

8/16-BIT MICROPROCESSOR DATA BOOK



8/16-BIT MICROPROCESSOR DATA BOOK



When using this document, keep the following in mind:

- This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

INDEX 8/16-Bit Microprocessor Data Book

General Information

1

DATA SHEETS

HD6300, HD6800 8-Bit Microcomputer Family

2

HD64180 8-Bit Microprocessor Family

3

HD68000 16-Bit Microprocessor Family

4



CONTENTS

SECTION 1

■ GENERAL INFORMATION

• Quick Reference Guide		i
• Introduction of Packages		1
 Sockets for Evaluating Surface 	and Through-Hole Mount Packages	14
• Device Packing		1.
 Reliability and Quality Assuran 	ce	23
Reliability Test Data of Microco	omputer	29
 Program Development and Sup 	port System	1:
Device Availability		40
SECTION 2		
■ DATA SHEETS		
HD6303R/A03R/B03R	CMOS Microprocessing Unit	4′
HD6303X/A03X/B03X	CMOS Microprocessing Unit	80
HD6303Y/A03Y/B03Y/C03Y	CMOS Microprocessing Unit	12
HD6305X2/A05X2/B05X2	CMOS Microcomputer Unit	17
HD6305Y2/A05Y2/B05Y2	CMOS Microcomputer Unit	202
HD63B09/C09	CMOS Microprocessing Unit	23
HD63B09E/C09E	CMOS Microprocessing Unit	27
HD6802	Microprocessing with Clock and RAM	31
HD6802W	Microprocessing with Clock and RAM	32
HD6803/6803-1	Microprocessing Unit	34
HD6809/A09/B09	Microprocessing Unit	36
HD6809E/A09E/B09E	Microprocessing Unit	40
SECTION 3		
HD64180R/Z	Microprocessing Unit	435
HD64180S	Network Processing Unit	568
HD641180X/3180X/7180X	Microcontroller Unit	69
HD648180W	Microcontroller Unit	793
SECTION 4		
HD68000/HC000	Microprocessor Unit	90
•Hitachi Sales Offices		992



8/16-BIT MICROPROCESSOR DATA BOOK

Section One

General Information

- Quick Reference Guide
- Introduction of Packages
 - Sockets
 - Device Packing
- Reliability and Quality Assurance
- Reliability Test Data of Microcomputer
- Program Development and Support System
 - Device Availability



QUICK REFERENCE GUIDE

■ NMOS 8-BIT MICROPROCESSOR

Type No.	HD6802	HD6802W	HD6803 HD6803-1	HD6809 HD68A09 HD68B09	HD6809E HD68A09E HD68B09E
Clock Frequency (MHz)	1.0	1.0	1.0 (HD6803) 1.25 (HD68031)	1.0 (HD6809) 1.5 (HD68A09) 2.0 (HD68B09)	1.0 (HD6809E) 1.5 (HD68A09E) 2.0 (HD68B09E)
Supply Voltage (V)	5.0	5.0	5.0	5.0	5.0
Operating Temperature* (°C)	-20~+75	−20~+75	0~+70	20∼+75	−20~+75
RAM (byte)	128	256	128	_	_
Oscillator	Yes	Yes	Yes	Yes	_
Package	DP-40	DP-40	DP-40	DP-40	DP-40
Features	Internal oscillate added to the HD 32 byte RAM Baup possible	06800	Upward instruction compatibility with the HD6800 On-chip SCI and timer		• Full software compatibility with the HD6809 • Bus employment on time sharing basis • External clock
Compatibility	MC6802	_	MC6803 MC6803-1	MC6809 MC68A09 MC68B09	MC6809E MC68A09E MC68B09E

^{*} Wide Temperature Range (-40~+85°C) version is available.

Quick Reference Guide

■ CMOS 8-BIT MICROPROCESSOR

Туре No.	HD6303R HD63A03R HD63B03R	HD6303X HD63A03X HD63B03X	HD6303Y HD63A03Y HD63B03Y HD63C03Y
Clock Frequency (MHz)	1.0 (HD6303R) 1.5 (HD63A03R) 2.0 (HD63B03R)	1.0 (HD6303X) 1.5 (HD63A03X) 2.0 (HD63B03X)	1.0 (HD6303Y) 1.5 (HD63A03Y) 2.0 (HD63B03Y) 3.0 (HD63C03Y)
Supply Voltage (V)	5.0	5.0	5.0
Operating Temperature* (°C)	0 ~ +70	0 ~ +70	0 ~ +70
RAM (byte)	128	192	256
External Memory Expansion (byte)	65k	65k	65k
Package	DP-40, FP-54 CG-40, CP-52, CP-44	DP-64S, FP-80, CP-68	DP-64S, FP-64, CP-68
Features	On-chip timer and synchrone Upward instruction compati Low power consumption mo	bility with the HD6800	

Type No.	HD6305X2 HD63A05X2 HD63B05X2	HD6305Y2 HD63A05Y2 HD63B05Y2	HD63B09/E HD63C09/E	HD64180R/Z
Clock Frequency (MHz)	1.0 (HD6305X2) 1.5 (HD63A05X2) 2.0 (HD63B05X2)	1.0 (HD6305Y2) 1.5 (HD63A05Y2) 2.0 (HD63B05Y2)	2.0 (HD63B09/E) 3.0 (HD63C09/E)	6.0 (HD64180R/Z-6) 8.0 (HD64180R/Z-8) 10.0 (HD64180R/Z-10)
Supply Voltage (V)	5.0	5.0	5.0	5.0
Operating Temperature* (°C)	0~+70	0~+70	−20 ~ + 75	−20 ~ + 75
RAM (byte)	128	256	_	
External Memory Expansion (byte)	16k	16k	65k	512k/1 M
Package	DP-64S, FP-64	DP-64S, FP-64	DP-40 CP-44	DP-64S CP-68 FP-80
Features	On-chip timer and Powerful bit manip Low power consulution stop and standby)	pulation instruction mption modes (wait,	Software compatibility with the HD6809/E Easy relocatable/ reentrant programming Flexible system expansion capabilities Powerful addressing mode	On-chip MMU, DMAC, synchronous/ asynchronous SCI and timer Software compatibility with Z80/8080 R version—68/63, 80xx interface Z version—Z80 interface

Quick Reference Guide

Туре No.	HD64180S	HD641180X	HD643180X	HD647180X
Clock Frequency (MHz)	8.0 (HD64180SLP-8) 10 0 (HD64180SLP-10)	4.0 (HD641180X-4) 6 0 (HD641180X-6) 8.0 (HD641180X-8L)	4 0 (HD643180X-4) 6 0 (HD643180X-6) 8 0 (HD643180X-8L)	4.0 (HD647180X-4) 6.0 (HD647180X-6) 8.0 (HD647180X-8L)
Supply Voltage (V)	5.0	5.0	5.0	5.0
Operating Temperature* (°C)	−20 ~ +75	-20 ~ +75	−20 ~ + 75	-20~+75
RAM (byte)	_	512	512	512
External Memory Expansion (byte)	1M	1M	1M	1M
Package	CP-84	CP-90S, FP-80B, CP-84	DP-90S, FP-80G, CP-84	DP-90S, FP-80B, CP-84, CG-84
Features	Software compatibility with HD64180R/Z 2-Channel Serial Interface	Software compatibility with HD64180R/Z No internal ROM (Romless)	Software compatibility with HD64180R/Z 16K byte Mask ROM	Software compatibility with HD64180R/Z 16K byte PROM

^{*}Wide Temperature Range (-40~+85°C) version is available. CP/M $^{\circledR}$ is the registered trade mark of Digital Research Inc.



Quick Reference Guide

■ NMOS 16-BIT MICROPROCESSOR

Туре No.	HD68000-8 HD68000-10 HD68000-12	HD68000Y8 HD68000Y10 HD68000Y12	HD68000P8	HD68000PS8	HD68000CP8
Clock Frequency (MHz)	8.0(HD68000-8) 10.0(HD68000-10) 12.5(HD68000-12)		8.0(HD68000P8)	8.0(HD68000PS8)	8.0(HD68000CP8)
Supply Voltage (V)			5.0		
Operating Temperature (°C)			0~+70		
Power Dissipation (W)		8MHz, 10MHz), 12.5 MHz)		0.9 (f = 8MHz)	
Package	DC-64	PGA-68	DP-64	DP-64S	CP-68
Feature	F	ligh performance MPI	U featuring 32-bit da	ta processing function	on
Compatibility	MC68000L6 MC68000L8 MC68000L10 MC68000L12	MC68000R6 MC68000R8 MC68000R10 MC68000R12	MC68000P6 MC68000P8		MC68000FN6 MC68000FN8

■ CMOS 16-BIT MICROPROCESSOR

Type No.	HD68HC000-8 HD68HC000-10 HD68HC000-12	HD68HC000Y8 HD68HC000Y40 HD68HC000Y42	HD68HC000P8 HD68HC000P10 HD68HC000P12	HD68HC000P98 HD68HC000PS10 HD68HC000PS12	HD68HC000CP8 HD68HC000CP10 HD68HC000CP12
Clock Frequency (MHz)	8.0(HD68HC000-8) 10.0(HD68HC000-10) 12.5(HD68HC000-12)	8.0(HD68HC000¥8) 10.0(HD68HC000¥10) 12.5(HD68HC000¥12)		8.0(HD68HC000P98) 10.0(HD68HC000P910) 12.5(HD68HC000P912)	
Supply Voltage (V)			5.0		
Operating Tempera- ture (°C)			0 ~ +70		
Current Dissipa- tion (mA)			25 (f = 8 MHz) 30 (f = 10 MHz) 35 (f = 12.5 MHz)		
Package	DC-64	PGA-68	DP-64	DP-64S	CP-68
Feature		High performan	ce MPU featuring 32-bit	data processing function	
Compati- bility	MC68HC000L8 MC68HC000L10 MC68HC000L12	MC68HC000R8 MC68HC000R10 MC68HC000R12	MC68HC000G8 MC68HC000G10 MC68HC000G12		MC68HC000FN8 MC68HC000FN10 MC68HC000FN12

INTRODUCTION OF PACKAGES


Hitachi microcomputer devices include various types of package which meet a lot of requirements such as ever smaller, thinner and more versatile electric appliances. When selecting a package suitable for the customers' use, please refer to the following for Hitachi microcomputer packages.

1. Package Classification

There are pin insertion types, surface mounting types and

multi-function types, applicable to each kind of mounting method. Also, plastic and ceramic materials are offered according to use.

Fig. 1 shows the package classification according to the mounting types on the Printed Circuit Board (PCB) and the materials



DIP; DUAL IN LINE PACKAGE
S-DIP; SHRINK DUAL IN LINE PACKAGE
PGA PIN GRID ARRAY
FLAT-DIP; FLAT DUAL IN LINE PACKAGE
FLAT-QUIP, FLAT QUAD IN LINE PACKAGE
CC CHIP CARRIER
SOP; SMALL OUTLINE PACKAGE
FPP; FLAT PLASTIC PACKAGE
PLCC; PLASTIC LEADED CHIP CARRIER
LCC; LEADLESS CHIP CARRIER

Fig. 1 Package Classification according to the Mounting Type on the Printed Circuit Board and the Materials.


2. Type No. and Package Code Indication

Type No. of Hitachi microprocessor is followed by package material and outline specifications, as shown below. The package type used for each device is identified by code as follows, illus-


trated in the data sheet of each device.

When ordering, please write the package code beside the type number.


Type No. Indication



Package Code Indication




(Note) PGA packages of 16-bit microcomputer devices have a different indication.



Date Code Indication

Assembly lot date code.




3. Package Dimensional Outline Hitachi microprocessor employs the packages shown in

Table 1 according to the mounting method on the PCB.


Table 1 Package List


Method of Mounting	Package	e Classification	Package Material	Package Code
	Standard Outline (DIP)		Plastic	DP-40 DP-64
Pin Insertion Type	Standard Odiline (Dill)		Ceramic	DC-64
	Shrink Outline	S-DIP	Plastic	DP-64S DP-90S
	PGA		Glass Sealed Ceramic	PGA-68
	Flat Package	FLAT-QUIP (FPP)	Plastic	FP-54 FP-64 FP-80 FP80B
Surface Mounting Type	Chip-Carrier	PLCC	Plastic	CP-44 CP-52 CP-68 CP-84
		LCC	Glass Sealed Ceramic	CG-40 CG-84


Plastic DIP Unit : mm(inch)





Unit: mm(inch)













Flat Package

Unit: mm(inch)





@HITACHI




Plastic Leaded Chip Carrier

Unit: mm(inch)







4. Mounting Method on Board

Lead pins of the package have surface treatment, such as solder coating or solder plating, to make them easy to mount on the PCB. The lead pins are connected to the package by eutectic solder. The following explains the common connecting method of leads and precautions.

4.1 Mounting Method of Pin Insertion Type Package

Insert lead pins of the package into through-holes (usually about \$\phi0.8mm) on the PCB. Soak the lead part of the package in a wave solder tub.

Lead pins of the package are held by the through-holes. Therefore, it is easy to handle the package through the process up to soldering, and easy to automate the soldering process. When soldering the lead part of the package in the wave solder tub, be careful not to get the solder on the package, because the wave solder will damage it.

4.2 Mounting Method of Surface Mounting Type Package

Apply the specified quantity of solder paste to the pattern on any printed board by the screen printing method, and put a package on it. The package is now temporarily fixed to the printed board by the surface tension of the paste. The solder paste melts when heated in a reflowing furnace, and the leads of the package and the pattern of the printed board are fixed together by the surface tension of the melted solder and the self alignment.

The size of the pattern where the leads are attached, partly depending on paste material or furnace adjustment, should be 1.1 to 1.3 times the leads' width.

The temperature of the reflowing furnace depends on package material and also package types. Fig. 2 lists the adjustment of the reflowing furnace for FPP. Pre-heat the furnace to 150°C. The surface temperature of the resin should be kept at 235°C max, for 10 minutes or less.

- The temperature of the leads should be kept at 260°C for 10 minutes or less.
- (2) The temperature of the resin should be kept at 235°C for 10 minutes or less.
- (3) Below is shown the temperature profile when soldering a package by the reflowing method.




Figure 2 Reflowing Furnace Adjustment for FPP

Ensure good heater or temperature controls because the material of a plastic package is black epoxy-resin which damages easily. When an infrared heater is used, if the temperature is higher than the glass transition point of epoxy-resin (about 150°C), for a long time, the package may be damaged and the reliability lowered. Equalize the temperature inside and outside the packages by lessening the heat of the upper surface of the packages.

Leads of FPP may be easily bent under shipment or during handling and cannot be soldered onto the printed board. If they are, heat the bent leads again with a soldering iron to reshape them.


Use a rosin flux when soldering. Don't use a chloric flux because the chlorine in the flux tends to remain on the leads and lower the reliability of the product.

Even if you use a rosin flux, remaining flux can cause the leads to deteriorate. Wash away flux from packages with alcohol, chlorothene or freon. But don't leave these solvents on the packages for a long time because the marking may disappear.


5. Marking

Hitachi trademark, product type No., etc. are printed on packages. Case I and Case II give examples of marks and Nos. Case I applies to products which have only a standard type No. Case II applies to products which have an old type No. and a standard type No.

Case I; Includes a standard type No.



Case II; Includes an old type No. and a standard type No.



Meaning of Each Mark

	•
(a)	Hitachi Trademark
(b)	Lot Code
(c)	Standard Type No.
(d)	Japan Mark
(e)	Old Type No.

SOCKETS FOR EVALUATING SURFACE AND THROUGH-HOLE MOUNT PACKAGES

1. SOCKET LIST

Table I lists the sockets available on the market for evaluating the characteristics of surface and through-hole package devices. For details, please inquire directly to the socket manufacturer.

Table 1 IC Socket List

Package Type	Package Code	Socket Code	Manufacturer Name
	FP-54	IC51-0544-517-2	Yamaichi Denkı
	FP-64	IC51-0644-472-2 FPQ-64-1.0-08A	Yamaichi Denki Enplas
QFP	FP-64A	IC51-0644-692-3 FPQ-64-0.8-01A	Yamaichi Denki Enplas
α	FP-80	IC51-0804-394-2 FPQ-80-0.8-11A	Yamaichı Denki Enplas
	FP-80B	IC51-0804-819-1 FPQ-80-0.8-11A FPQ-80-0.8-13A	Yamaichi Denkı Kogyo Enplas Enplas
	CP-44	IC51-0444-400	Yamaıchi Denkı Kogyo K.K.
	CP-52	IC51-0524-411	Yamaichi Denki Kogyo K.K.
PLCC	CP-68	IC51-0684-390 PLCC-68-1.27-02	Yamaichi Denki Kogyo K.K. Enplas
	CP-84	PC1-084050-003 IC51-0844-401-1	Nepenthe Yamaichi Denki Kogyo
	DP-40	IC37NR-4006-G4	Yamaichi Denki
DIP (Plastic)	DP-64	IC8620-6409-G4 IC86-6409	Yamaichı Denkı Kogyo
DIP (Plastic, Shrink)	DP-64S	IC7620-64075-G4 IC38-64075-G4	Yamaichi Denki Yamaichi Denki
,	DP-90S	IC121-9009-G4	Yamaıchi Denki Kogyo
Dip (Ceramic)	DC-64	IC8620-6409-G4	Yamaichi Denki Kogyo
PGA (Glass Sealed Ceramic)	PC-68	PPS68-AG2D	AUGAT
	CG-40	240-5084-00-1102	TEXTOOL
LCC (Glass Sealed Ceramic)	CG-84	PC1-084050-003 SHIM-0844-401-047 IC51-0844-401-1	Nepenthe Nepenthe Yamaıchi Denkı Kogyo

DEVICE PACKING

1. SHIPPING CONTAINERS AND HANDLING

1.1 SHIPPING CONTAINER FORMS

Figures 1 and 2 illustrate the shipping container forms for ordinary IC devices. Within the outer corrugated cardboard carton there are one or more inner cartons. These inner carton contain magazines, trays, or tape reels, which the IC devices are shipped in.

Plastic surface mount packages containing large chips can crack if they absorb moisture and are mounted by reflow soldering. These surface mount devices are packed with a moisture-proof material to prevent the packages from absorbing moisture during shipping and storage.




Figure 1. Shipping Containers



1.2 NOTES ON HANDLING

- Handles the outer cardboard carton with care. Sudden drops or shocks can cause damage to the enclosed products. Be sure not to overstack the cartons.
- (2) Prevent water leakage. Do not leave shipping containers outside or store them in high-temperature, high-humidity areas.
- (3) Handle the inner cartons with care. Dropping a box may dislodge a magazine stopper, allowing devices to slide out in which care their leads may be deformed. Dropping may also cause damage to ceramic packages and cause leaks to air-tight seals. The surface of transparent vinyl-chloride magazines are treated with an antistatic coating to prevent static charge. Be aware of the following notes concerning this coating:
- Water leakage will cause the anti-static material to peel off and lose it effectiveness.
- The anti-static material may become sticky in hightemperature, high-humidity environments.
- The anti-static material may warp over time; avoid storage beyond six months. Do not reuse the material.
- Note that the surface resistance of transparent magazines is less than 1×10¹⁰ Ohms, and the surface resistance of black magazines is less than 1×10⁶ Ohms.
- Store vinyl-chloride trays between -25°C and +40°C. Both the shape and color may change in an environment above 55°C.

1.3 PARTIAL SHIPMENTS PACKING




Figure 2. Partial Shipments

2. MOISTURE-PROOF (DRY PACK) PACKING AND HANDLING

If a surface mount package is mounted with solder reflow after it has absorbed moisture, then package cracks may occur. In order to prevent moisture absorption during shipping or storage, the packages are encased in vacuum packed moisture-proof (dry pack) packing material as shown in figure 3 The following sections describe how to handle this material.




Figure 3. Vacuum Packed Moisture-Proof (Dry Pack) Packing



2.1 STORAGE METHOD:

Storing packed ICs under inappropriate conditions can cause deterioration in solderability and performance. Hitachi recommends that products in vacuum packed moisture-proof (dry pack) packing material be stored in tray boxed. If this is not possible, packages should be stored under the following conditions:

- Temperature: 5 to 30°C
- Humidity less than 60% RH

Parts stored in unopened vacuum packed moisture-proof (dry pack) condition may remain solderable for three (3) to five (5) years.

2.2 HANDLING AFTER OPENING:

In order to prevent re-absorption after opening the moistureproof material, store under the conditions listed above and reflow mount the packages within one week. If the packages must be placed into storage again after opening, then seal in a new (non-moisture contaminated) silica gel (confirm with blue-colored indicator) and store under the conditions listed above. Try to reseal in vacuum packed moisture-proof (dry pack) packing material

3. PACKING SPECIFICATIONS FOR VARIOUS PACKAGES

3.1 PACKING SPECIFICATIONS for DIP Packages

2.3 BAKING BEFORE SOLDER REFLOW:

Baking is necessary if the indicator of the silica gel does not appear blue-colored throughout; more than one week has elapsed since opening (even stored under the conditions listed above); or the affixed label indicates baking is required.

2.4 RECOMMENDED BAKING CONDITIONS:

Baking should be performed under the following conditions:

- Temperature. 125°C
- Duration: 16 to 24 hours

The magazines, trays, and tape reels normally used for shipment are not heat-proof, therefore containers cannot be baked as shipped. Devices must first be transferred into a heat-proof container. Heat-proof magazines and trays are currently under development.

Tray labelled as heat-proof can be used, however do not bake with the moisture-proof bag. Bake on a level plane to prevent sliding.

Package Code	Illustration in		Quantity	/	Inner Box* Dimensions
(corresponding diagram)	figure 4(b)	ICs/Magazine	IC/MOS Pack	Magazines/Inner Box	$W \times H \times L$ in mm. and (inches)
DP-40	(A or B)	9		20	112.5 × 59.4 × 500
DF-40	(A OF B)	9	_	20	$(4\frac{1}{2} \times 2\frac{3}{8} \times 20)$
DP-64					
(DP-64S)	(C)	8		12	75 × 59.4 × 500
(DF-043)	(0)			12	$(3 \times 2\% \times 20)$
DP-90S					
DC-64	(D)		10	N/A	80 × 16 × 240
DO-04	(5)		10	19/74	$(3\frac{1}{8} \times \frac{5}{8} \times 9\frac{5}{8})$

Figure 4(a). Packing Specifications for DIP Packages *(see Fig 1, this section)





Figure 4(b). Packing Materials for DIP Packages




3.2 QFP AND LCC PACKING SPECIFICATION




†without holes ‡with holes

Package Code	Illustration in		Quantity	Inner Box* Dimensions	
Fackage Code Figure 5	IC/Tray	Trays/Inner Box	$W \times H \times L$ in mm. (in.)		
FP-54	54 (O + D)	50	10	147 × 70 × 325	
FF-34	(C or D)	50		$(5\frac{3}{4} \times 2\frac{3}{4} \times 13)$	
FP-64	(C or D)	50 10	147 × 70 × 325		
FF-04	FF-64 (C 01 D)		10	$(5\frac{3}{4} \times 2\frac{3}{4} \times 13)$	
FP-64A	(D)	P 644 (P)	B) 50 10	10	147 × 70 × 325
FF-04A	(B)	50	10	$(5\frac{3}{4} \times 2\frac{3}{4} \times 13)$	
FP-80	(C or D)	50	10	147 × 70 × 325	
FF-00	(0 0 0)	30		$(5\frac{3}{4} \times 2\frac{3}{4} \times 13)$	
FP-80B	D	50	10	147 × 70 × 325	
FF-60B	50		$(5\frac{3}{4} \times 2\frac{3}{4} \times 13)$		
CG-40	CC 40 (A)	50	10	147 × 70 × 325	
CG-40	(A)	30		$(5\frac{3}{4} \times 2\frac{3}{4} \times 13)$	

Figure 5. QFP and LCC Packing Specifications and Materials *(see Fig. 1, this section)





Package Code	Illustration in Figure 6	Quantity		Inner Box* Dimensions
		ICs Magazine	Magazines/Inner Box	$W \times H \times L$ in mm. (in.)
CP-44	(A)	26	30	113 × 56.3 × 493.8
OF-44	(A)	20		$(4\frac{1}{2} \times 2\frac{1}{4} \times 19\frac{3}{4})$
CP-52	(B)	23	18	118.8 × 65.6 × 500
OF-52	(6)	23		$(4\frac{1}{2} \times 2\frac{5}{8} \times 20)$
CP-68	(C)	18	28	118.8 × 65.6 × 493.8
OF-00				$(4\frac{1}{2} \times 2\frac{5}{8} \times 20)$
CP-84	(D)	15		

Figure 6. PLCC Packing Specifications and Materials *(see Fig. 1, this section)

4.0 PACKING LABELS




Figure 7. Outer Box Label

Figures 1 and 2 on pages 13 and 14 show the outer box label placement on the end and left adjacent side of the box. Placement is within one-half inch (1/2") of the box's corner. Figures 1 and 2 show the inner box label placement is on the end of the inner box. A packing list is afixed to the left adjacent side of the outer box's end and next to the bar code label.

PIN: QTY: Date Code:
QTY:

Figure 8. Inner Box Label

RELIABILITY AND QUALITY ASSURANCE

1. VIEWS ON QUALITY AND RELIABILITY

Basic views on quality in Hitachi are to meet individual user's purchase purpose and quality required, and to be at the satisfied quality level considering general marketability. Quality required by users is specifically clear if the contract specification is provided. If not, quality required is not always definite. In both cases, efforts are made to assure the reliability so that semiconductor devices delivered can perform their ability in actual operating circumstances. To realize such quality in manufacturing process, the key points should be to establish quality control system in the process and to enhance morale for quality.

In addition, quality required by users on semiconductor devices is going toward higher level as performance of electronic system in the market is going toward higher one and is expanding size and application fields. To cover the situation, actual bases Hitachi is performing is as follows;

- Build the reliability in design at the stage of new product development.
- (2) Build the quality at the sources of manufacturing process.
- (3) Execute the harder inspection and reliability confirmation of final products.
- (4) Make quality level higher with field data feed back.
- (5) Cooperate with research laboratories for higher quality and reliability.

With the views and methods mentioned above, utmost efforts are made for users' requirements.

2. RELIABILITY DESIGN OF SEMICONDUCTOR DEVICES

2.1 Reliability Targets

Reliability target is the important factor in manufacture and sales as well as performance and price. It is not practical to rate reliability target with failure rate at the certain common test condition. The reliability target is determined corresponding to character of equipments taking design, manufacture, inner process quality control, screening and test method, etc. into consideration, and considering operating circumstances of equipments the semiconductor device used in, reliability target of system, derating applied in design, operating condition, maintenance, etc.

2.2 Reliability Design

To achieve the reliability required based on reliability targets, timely sude and execution of design standardization, device design (including process design, structure design), design review, reliability test are essential.

(1) Design Standardization

Establishment of design rule, and standardization of parts, material and process are necessary. As for design rule, critical items on quality and reliability are always studied at circuit design, device design, layout design, etc. Therefore, as long as standardized process, material, etc. are used, reliability risk is extremely small even in new development devices, only except for in the case special requirements in function needed.

(2) Device Design

It is important for device design to consider total balance of process design, structure design, circuit and layout design. Especially in the case new process and new material are employed, technical study is deeply executed prior to device development.

(3) Reliability Evaluation by Test Site

Test site is sometimes called Test Pattern. It is useful method for design and process reliability evaluation of IC and LSI which have complicated functions.

- 1. Purposes of Test Site are as follows:
 - Making clear about fundamental failure mode
 - Analysis of relation between failure mode and manufacturing process condition
 - Search for failure mechanism analysis
- Establishment of QC point in manufacturing
- 2. Effectiveness of evaluation by Test Site are as follows;
 - Common fundamental failure mode and failure mechanism in devices can be evaluated.
 - Factors dominating failure mode can be picked up, and comparison can be made with process having been experienced in field.
 - Able to analyze relation between failure causes and manufacturing factors.
 - Easy to run tests.

etc.

2.3 Design Review

Design review is organized method to confirm that design satisfies the performance required including users' and design work follows the specified ways, and whether or not technical improved items accumulated in test data of individual major fields and field data are effectively built in. In addition, from the standpoint of enhancement of competitive power of products, the major purpose of design review is to ensure quality and reliability of the products. In Hitachi, design review is performed from the planning stage for new products and even for design changed products. Items discussed and determined at design review are as follows;

- (1) Description of the products based on specified design documents.
- (2) From the standpoint of specialty of individual participants, design documents are studied, and if unclear matter is found, sub-program of calculation, experiments, investigation, etc. will be carried out.
- (3) Determine contents of reliability and methods, etc. based on design document and drawing.
- (4) Check process ability of manufacturing line to achieve design goal.
- (5) Discussion about preparation for production.
- (6) Planning and execution of sub-programs for design change proposed by individual specialist, and for tests, experiments and calculation to confirm the design change.
- (7) Reference of past failure experiences with similar devices, confirmation of method to prevent them, and planning and execution of test program for confirmation of them. These studies and decisions are made using check lists made individually depending on the objects.

3. QUALITY ASSURANCE SYSTEM OF SEMICONDUCTOR DEVICES

3.1 Activity of Quality Assurance

General views of overall quality assurance in Hitachi are as follows:

(1) Problems in individual process should be solved in the

Reliability and Quality Assurance

process. Therefore, at final product stage, the potential failure factors have been already removed.

- (2) Feedback of information should be made to ensure satisfied level of process ability.
- (3) To assure reliability required as an result of the things mentioned above is the purpose of quality assurance.

The followings are regarding device design, quality approval at mass production, inner process quality control, product inspection and reliability tests.

3.2 Quality Approval

To ensure quality and reliability required, quality approval is carried out at trial production stage of device design and mass production stage based on reliability design described at section 2.

The views on quality approval are as follows;

- The third party performs approval objectively from the standpoint of customers.
- (2) Fully consider past failure experiences and information from field.
- (3) Approval is needed for design change and work change.
- (4) Intensive approval is executed on parts material and process.
- (5) Study process ability and fluctuation factor, and set up control points at mass production stage.

Considering the views mentioned above, quality approval shown in Fig. 1 is performed.

3.3 Quality and Reliability Control at Mass Production

For quality assurance of products in mass production, quality control is executed with organic division of functions

in manufacturing department, quality assurance department, which are major, and other departments related. The total function flow is shown in Fig. 2. The main points are described below.

3.3.1 Quality Control of Parts and Material

As the performance and the reliability of semiconductor devices are getting higher, importance is increasing in quality control of material and parts, which are crystal, lead frame, fine wire for wire bonding, package, to build products, and materials needed in manufacturing process, which are mask pattern and chemicals. Besides quality approval on parts and materials stated in section 3.2, the incoming inspection is, also, key in quality control of parts and materials. The incoming inspection is performed based on incoming inspection specification following purchase specification and drawing, and sampling inspection is executed based on MIL-STD-105D mainly.


The other activities of quality assurance are as follows:

- (1) Outside Vendor Technical Information Meeting
- (2) Approval on outside vendors, and guidance of outside vendors
- (3) Physical chemical analysis and test

The typical check points of parts and materials are shown in Table 1.

3.3.2 Inner Process Quality Control

Inner process quality control is performing very important function in quality assurance of semiconductor devices. The following is description about control of semi-final products, final products, manufacturing facilities, measuring equipments,



circumstances and sub-materials. The quality control in the manufacturing process is shown in Fig. 3 corresponding to the manufacturing process.

(1) Quality Control of Semi-final Products and Final Products
Potential failure factors of semiconductor devices should be

Potential failure factors of semiconductor devices should be removed preventively in manufacturing process. To achieve it, check points are set-up in each process, and products which have potential failure factor are not transfer to the next process. Especially, for high reliability semiconductor devices, manufacturing line is rigidly selected, and the quality control in the manufacturing process is tightly executed — rigid check in each process and each lot, 100% inspection in appropriate ways to remove failure factor caused by manufacturing fluctuation, and execution of screening needed, such as high temperature aging and temperature cycling. Contents of inner process quality control are as follows;

- Condition control on individual equipments and workers, and sampling check of semifinal products.
- Proposal and carrying-out improvement of work
- Education of workers
- Maintenance and improvement of yield
- Picking-up of quality problems, and execution of counter-

measures

- Transmission of information about quality
- (2) Quality Control of Manufacturing Facilities and Measuring Equipment

Equipments for manufacturing semiconductor devices have been developing extraordinarily with necessary high performance devices and improvement of production, and are important factors to determine quality and reliability. In Hitachi, automatization of manufacturing equipments are promoted to improve manufacturing fluctuation, and controls are made to maintain proper operation of high performance equipments and perform the proper function. As for maintenance inspection for quality control, there are daily inspection which is performed daily based on specification related, and periodical inspection which is performed periodically. At the inspection, inspection points listed in the specification are checked one by one not to make any omission. As for adjustment and maintenance of measuring equipments, maintenance number, specification are checked one by one to maintain and improve quality.

(3) Quality Control of Manufacturing Circumstances and Submaterials

Quality and reliability of semiconductor device is highly




Figure 2 Flow Chart of Quality Control in Manufacturing Process

Reliability and Quality Assurance

affected by manufacturing process. Therefore, the controls of manufacturing circumstances — temperature, humidity, dust — and the control of submaterials — gas, pure water — used in manufacturing process are intensively executed. Dust control is described in more detail below.

Dust control is essential to realize higher integration and higher reliability of devices. In Hitachi, maintenance and improvement of cleanness in manufacturing site are executed with paying intensive attention on buildings, facilities, airconditioning systems, materials delivered-in, clothes, work, etc., and periodical inspection on floating dust in room, falling dusts and dirtiness of floor.

3.3.3 Final Product Inspection and Reliability Assurance

(1) Final Product Inspection

Lot inspection is done by quality assurance department for products which were judged as good products in 100% test, which is final process in manufacturing department. Though 100% of good products is expected, sampling inspection is executed to prevent mixture of failed products by mistake of work, etc. The inspection is executed not only to confirm that the products meet users' requirement, but to consider potential factors. Lot inspection is executed based on MIL-STD-105D.

(2) Reliability Assurance Tests

To assure reliability of semiconductor devices, periodical reliability tests and reliability tests on individual manufacturing lot required by user are performed.

Table 1 Quality Control Check Points of Material and Parts (Example)

Material, Parts	Important Control Items	Point for Check
Wafer	Appearance Dimension Sheet Resistance Defect Density Crystal Axis	Damage and Contamina- tion on Surface Flatness Resistance Defect Numbers
Mask	Appearance Dimension Resistoration Gradation	Defect Numbers, Scratch Dimension Level Uniformity of Gradation
Fine Wire for Wire Bonding	Appearance Dimension Purity Elongation Ratio	Contamination, Scratch, Bend, Twist Purity Level Mechanical Strength
Frame	Appearance Dimension Processing Accuracy Plating Mounting Characteristics	Contamination, Scratch Dimension Level Bondability, Solderability Heat Resistance
Ceramic Package	Appearance Dimension Leak Resistance Plating Mounting Characteristics Electrical Characteristics Mechanical Strength	Contamination, Scratch Dimension Level Airtightness Bondability, Solderability Heat Resistance
Plastic	Composition Electrical Characteristics Thermal Characteristics Molding Performance Mounting Characteristics	Characteristics of Plastic Material Molding Performance Mounting Characteristics




Figure 3 Example of Inner Process Quality Control




Figure 4 Process Flow Chart of Field Failure

RELIABILITY TEST DATA OF MICROCOMPUTER

1. INTRODUCTION

Microcomputer is required to provide higher reliability and quality with increasing function, enlarging scale and widening application. To meet this demand, Hitachi is improving the quality by evaluating reliability, building up quality in process, strengthening inspection and analyzing field data etc..

This chapter describes reliability and quality assurance data for Hitachi 8-bit and 16-bit multi-chip microcomputer based on test and failure analysis results. More detail data and new information will be reported in another reliability data sheet.

2. PACKAGE AND CHIP STRUCTURE

2.1 Package

The reliability of plastic molded type has been greatly improved, recently their applications have been expanded to automobiles measuring and control systems, and computer terminal equipment operated under relatively severe conditions and production output and application of plastic molded type will continue to increase.

To meet such requirements, Hitachi has considerably improved moisture resistance, operation stability, and chip and plastic manufacturing process.

Plastic and ceramic package type structure are shown in Figure 1 and Table 1.




Figure 1 Package Structure

Table 1 Package Material and Properties

Item	Ceramic DIP	Plastic DIP	Plastic Flat Package
Package	Alumina	Ероху	Ероху
Lead	Tin plating Brazed Alloy 42	Solder dipping Alloy 42 or Cu	Solder plating Alloy 42
Seal	Au-Sn Alloy	N.A	N.A
Die bond	Au-Si	Au-Si or Ag paste	Au-Si or Ag paste
Wire bond	Ultrasonic	Thermo compression	Thermo compression
Wire	Al	Au	Au

2.2 Chip Structure

Hitachi microcomputers are produced in NMOS E/D technology or low power CMOS technology. Si-gate process is used

in both types because of high reliability and high density. Chip structure and basic circuit are shown in Figure 2.




Figure 2 Chip Structure and Basic Circuit

3. QUALITY QUALIFICATION AND EVALUATION

3.1 Reliability Test Methods

Reliability test methods shown in Table 2 are used to qualify and evaluate the new products and new process.

Table 2 Reliability Test Methods

Test Items	Test Condition	MIL-STD-883B Method No.
Operating Life Test	125°C, 1000hr	1005,2
High Temp, Storage Low Temp, Storage Steady State Humidity Steady State Humidity Biased	Tstg max, 1000hr Tstg min, 1000hr 65°C 95%RH, 1000hr 85°C 85%RH, 1000hr	1008,1
Temperature Cycling Temperature Cycling	-55°C ∼ 150°C, 10 cycles -20°C ∼ 125°C, 200 cycles	1010,4
Thermal Shock Soldering Heat	0°C ~ 100°C, 100 cycles 260°C, 10 sec	1011,3
Mechanical Shock	1500G 0.5 msec, 3 times/X, Y, Z	2002,2
Vibration Fatigue	60Hz 20G, 32hrs/X, Y, Z	2005,1
Variable Frequency	20~2000Hz 20G, 4 min/X, Y, Z	2007,1
Constant Acceleration	20000G, 1 min/X, Y, Z	2001,2
Lead Integrity	225gr, 90° 3 times	2004,3

3.2 Reliability Test Result

Reliability test result of 8-bit microprocessors is shown in Table 3 to Table 7, that of 16-bit microprocessors in Table 8,

Table 9. There is little difference according to device series, as the design and production process, etc. are standardized.

Table 3 Dynamic Life Test (8-bit microprocessor)

Device Type	Sample Size	Component Hours	Failures
HD6800 HD6802	248 pcs 452	248000 153712	0 1*
HD6809	85	85000	0
Total	785	486712	1

*leakage current

Estimated Field Failure Rate = 0.01% / 1000 hrs at Ta = 75°C (Activation Energy = 0.7eV, Confidence Level 60%)

Table 4 High Temperature, High Humidity Test (8-bit microprocessor) (Moisture Resistance Test)

(1) 85°C 85%RH Bias Test

Device Type	Vcc Bias	168 hrs	500 hrs	1000 hrs
HD6800P	5.5V	0/45	0/45	0/45
HD6802P	5.5V	0/38	0/38	0/38
HD6809P	5.5V	0/22	0/22	0/22
Total		0/105	0/105	0/105

(2) High Temperature-High Humidity Storage Life Test

Device Type	Condition	168 hrs	500 hrs	1000 hrs
HD6800P	65°C 95%RH	0/22	0/22	0/22
HD6802P	80°C 90%RH	0/22	0/22	0/22
HD6802P	65°C 95%RH	0/38	0/38	0/38
HD6809P	65°C 95%RH	0/45	0/45	0/45

(3) Pressure Cooker Test

(Condition ; 2atm 121°C)

Device Type	40 hrs	60 hrs	100 hrs
HD6800P	0/42	0/42	0/42
HD6802P	0/22	0/22	0/22

(4) MIL-STD-883B Moisture Resistance Test

(Condition; 65° C $\sim -10^{\circ}$ C, over 90%RH, Vcc = 5.5V)

Device Type	10 cycles	20 cycles	40 cycles
HD6800P	0/25	0/25	0/25
HD6802P	0/25	0/25	0/25

Table 5 Temperature Cycling Test (8-bit microprocessor) (-55° C $\sim 25^{\circ}$ C $\sim 150^{\circ}$ C)

Device Type	10 cycles	100 cycles	200 cycles
HD6800P	0/453	0/44	0/44
HD6802P	0/502	0/77	0/77
HD6809P	0/202	0/45	0/45

Table 6 High Temperature, Low Temperature Storage Life Test (8-bit microprocessor)

Device	Temperature	168 hrs	500 hrs	1000 hrs
AADI taaaal	150°C	0/88	0/88	0/88
MPU total	-55°C	0/76	0/76	0/76

Table 7 Mechanical and Environmental Test (8-bit microprocessor)

T 14	Condition	Plastic I	Plastic DIP		Flat Plastic Package	
Test Item	Condition	Sample Size	Failure	Sample Size	Failure	
Thermal Shock	0°C ∼ 100°C 10 cycles	110	0	100	0	
Soldering Heat	260°C, 10 sec.	180	0	20	0	
Salt Water Spray	35°C, NaCl 5% 24 hrs	110	0	20	0	
Solderability	230°C, 5 sec. Rosin flux	159	0	34	0	
Drop Test	75cm, maple board 3 times	110	0	20	0	
Mechanical Shock	1500G, 0.5 ms 3 times/X, Y, Z	110	0	20	0	
Vibration Fatigue	60 Hz, 20G 32 hrs/X, Y, Z	110	0	20	0	
Vibration Variable Freq.	100 ~ 2000 Hz 20G, 4 times/X, Y, Z	110	0	20	0	
Lead Integrity	225 g, 90° Bonding 3 times	110	0	20	0	

Table 8 Dynamic Life Test (16-bit microprocessor)

Davisa Tura	Cond	Condition		- 168 hrs 500 hrs		
Device Type	Ta	Vcc	100 nrs	500 nrs	1000 hrs	
HD68000	125°C	5.5∨	0/62	0/62	0/62	
HD08000	150°C	5.5V	0/52	0/52	0/52	

Estimated Field Failure Rate = 0.013%/1000 hrs at Ta = 75°C (Activation Energy 0.7eV, Confidence Level 60%)

Table 9 Mechanical and Environmental Test (16-bit microprocessor)

	0 IIII	Device '	Туре	
Test Item	Condition	Sample Size	Failure	
High Temperature Storage	Ta = 295°C, 1000 hrs	42	0	
Low Temperature Storage	Ta = -55°C, 1000 hrs	42	0	
Temperature Cycling (1)	-55°C ~ 25°C ~ 150°C 10 cycles 189		0	
Temperature Cycling (2)	-20°C ~ 25°C ~ 125°C 500 cycles		0	
Thermal Shock	-55°C ∼ 125°C 15 cycles 44		0	
Soldering heat	260°C, 10 sec	44	0	
Solderability	230°C, 5 sec	44	0	
Mechanical Shock	1500G, 0.5 msec 3 times/X, Y, Z		0	
Vibration Variable Freq.	20 ~ 2000 Hz, 20G 3 times/X, Y, Z		0	
Constant Acceleration	20000G 1 min/X, Y, Z	44	0	

4. PRECAUTION

4.1 Storage

It is preferable to store semiconductor devices in the following ways to prevent detrioration in their electrical characteristics, solderability, and appearance, or breakage.

- (1) Store in an ambient temperature of 5 to 30°C, and in a relative humidity of 40 to 60%.
- (2) Store in a clean air environment, free from dust and active gas.
- (3) Store in a container which does not induce static electricity.
- (4) Store without any physical load.
- (5) If semiconductor devices are stored for a long time, store them in the unfabricated form. If their lead wires are formed beforehand, bent parts may corrode during storage.
- (6) If the chips are unsealed, store them in a cool, dry, dark, and dustless place. Assemble them within 5 days after unpacking. Storage in nitrogen gas is desirable. They can be stored for 20 days or less in dry nitrogen gas with a dew point at -30°C or lower. Unpacked devices must not be stored for over 3 months.
- (7) Take care not to allow condensation during storage due to rapid temperature changes.

4.2 Transportation

As with storage methods, general precautions for other electronic component parts are applicable to the transportation of semiconductors, semiconductor-incorporating units and other similar systems. In addition, the following considerations must be given, too:

- Use containers or jigs which will not induce static electricity as the result of vibration during transportation. It is desirable to use an electrically conductive container or aluminium foil.
- (2) In order to prevent device breakage from clothes-induced static electricity, workers should be properly grounded with a resistor while handling devices. The resistor of about 1 M ohm must be provided near the worker to protect from electric shock.
- (3) When transporting the printed circuit boards on which semiconductor devices are mounted, suitable preventive measures against static electricity induction must be taken; for example, voltage built-up is prevented by shorting terminal circuit. When a belt conveyor is used, prevent the conveyor belt from being electrically charged by applying some surface treatment.
- (4) When transporting semiconductor devices or printed circuit boards, minimize mechanical vibration and shock.

4.3 Handling for Measurement

Avoid static electricity, noise and surge-voltage when semi-conductor devices are measured. It is possible to prevent breakage by shorting their terminal circuits to equalize electrical potential during transportation. However, when the devices are to be measured or mounted, their terminals are left open to provide the possibility that they may be accidentally touched by a worker, measuring instrument, work bench, soldering iron, belt conveyor, etc. The device will fail if it touches something which leaks current or has a static charge. Take care not to allow curve tracers, synchroscopes, pulse generators, D.C. stabilizing power supply units etc. to leak current through their terminals or housings.

Especially, while the devices are being tested, take care not

to apply surge voltage from the tester, to attach a clamping circuit to the tester, or not to apply any abnormal voltage through a bad contact from a current source.

During measurement, avoid miswiring and short-circuiting. When inspecting a printed circuit board, make sure that no soldering bridge or foreign matter exists before turning on the power switch.

Since these precautions depend upon the types of semiconductor devices, contact Hitachi for further details.

4.4 Soldering

Semiconductor devices should not be left at high temperatures for a long time. Regardless of the soldering method, soldering must be done in a short time and at the lowest possible temperature. Soldering work must meet soldering heat test conditions, namely, 260°C for 10 seconds and 350°C for 3 seconds at a point 1 to 1.5 mm away from the end of the device package.

Use of a strong alkali or acid flux may corrode the leads, deteriorating device characteristics. The recommended soldering iron is the type that is operated with a secondary voltage supplied by a transformer and grounded to protect from lead current. Solder the leads at the farthest point from the device package.

4.5 Removing Residual Flux

To ensure the reliability of electronic systems, residual flux must be removed from circuit boards. Detergent or ultrasonic cleaning is usually applied. If chloric detergent is used for the plastic molded devices, package corrosion may occur. Since cleaning over extended periods or at high temperatures will cause swollen chip coating due to solvent permeation, select the type of detergent and cleaning condition carefully. Lotus Solvent and Dyfron Solvent are recommended as a detergent. Do not use any trichloroethylene solvent. For ultrasonic cleaning, the following conditions are advisable:

- Frequency: 28 to 29 kHz (to avoid device resonation)
- Ultrasonic output: 15W/Q
- Keep the devices out of direct contact with the power generator.
- Cleaning time: Less than 30 seconds

PROGRAM DEVELOPMENT AND SUPPORT SYSTEM

■ PROGRAM DEVELOPMENT AND SUPPORT SYSTEM OF 8-BIT/16-BIT MICROPROCESSOR

H680SD200 is prepared as system development device to develop software and hardware of various types of microcomputer system.

Fig. 1 shows the program development procedure using this system development device.

H680SD200 loads a universal OS, CP/M-68K $\!\!\!^{\textcircled{\tiny \$}}$ developed jointly with Digital Research Inc. and operates with the existing CP/M $\!\!\!\!^{\textcircled{\tiny \$}}$

*CP/ $M^{@}$ and CP/M-68K $^{@}$ are registered trademarks of Digital Research Inc.




Fig. 1 Program Development Procedure

Program Development and Support System

Table 1 System Development Equipment SD200

MPU	Product Name	Product Code	Function	Note
	CP/M-68K	S680CPM3F	Single user Operating System 68000 Assembler, C compiler, Screen editor and Linker are included	
	VAX-11 Interface Program	S680CLC3F	 Interface Program between the SD200 and the VAX-11. File transfer function. VT52 Terminal Emulation. 	Option
_	DATA I/O EPROM Programmer Interface Program	S680CDI1F	• Interface Program between the SD200 and the DATA I/O EPROM Programmer model 22/29.	
	PKW-1000/7000 EPROM Programmer Interface Program	S680CPK2F	• Interface Program between the SD200 and the PKW-1000/7000 EPROM Programmer (Aval Corp. Japan),	
	FORTRAN	S680CFR1F	FORTRAN Compiler. (Subset of FORTRAN77)	Option
16-bit	Super PL/H	S680CPL1F	• Super PL/H Compiler.	Option
MPU HD68000	Symbolic Debugger	S680CSD2F	· Symbolic Debugger for programs written in 68000 Assembler or Super PL/H.	Option
	64180ASE	S180CAS1F	• Realtime In-circuit Emulator for 64180.	Supplied with H180AS01E
8 bit MPU/MCU	6305/63L05/6805 Macro Assembler	S35XAS6-F	• 6305Z/63L05/6805 Macro Assembler. • Linkage editor is included.	Option
	6301/6801/6800 Macro Assembler	S31XAS6-F	• 6301/6801/6800 Macro Assembler. • Linkage editor is included.	Option
	6301 C Compiler	S31CCLN-F	• C Compiler for 6301(6303).	Option

Program Development and Support System

Table 2 Cross System

MPU	Machine	os	Product Name	Product Code	Function
Intel MDS 8-bit MCU		ISIS-II	6305/63L05/6805 Assembler	S35MDS1-F	6305/63L05/6805 Assembler. Object code is absolute address format. Conditional assemble function.
		СР/М	6305/63L05/6805 Assembler	S35MDS2-F	6305/63L05/6805 Assembler. Object code is absolute address format. Conditional assemble function.
		ISIS-II	6301 Assembler	S31MDS1-F	6301/6801 Assembler. Object code is absolute address format. Conditional Assemble function.
		СР/М	6301 Assembler	S31MDS2-F	6301/6801 Assembler. Object code is absolute address format. Conditional Assemble function.
	IDM DC		6301 Macro Assembler	S31IAS1-F*	6301 Macro Assembler. Linkage Editor is included.
	IRM-SC	IBM-PC P	PC-DOS	6305 Macro Assembler	S35IAS1-F*

Program Development and Support System

Table 3 Third Parties' Products

Assemblers for HITACHI's microcomputers are provided by the other companies. Hitachi introduce some venders and their

products listed below. Please contact those venders directly if you have questions or requests to purchase these products.

Vender Name	Product Name	OS/System	Product Code
	6301 Assembler		ASM68
	6305 Assembler		ASM05
	6809 Assembler		ASM69
	68000 Assembler	1	ASM68K
	64180 Assembler	VAX11	ASM180
	64180 Simulator	1	INT180
AICROTEC 05W Olive, Suite 325	64180 C	1	MCC180
Sunnyvale, CA94086 408)733-2919 U.S.A.	64180 Pascal	1	PAS180
	6301 Assembler		ASM68
	6305 Assembler	IBM-PC	ASM05
	64180 Assembler	IBM-PC	ASM180
	64180 C		MCC180
	64180 Pascal		PAS180
AMELOT 9 London Road	6301 Assembler		
inebworth Herts, G3 6HG, ngland tevenage (0438) 812215	6305 Assembler	- IBM-PC	*
VOCET SYSTEMS, INC.			XASM-68
04 South State St. Pover, DE 19901 302) 734-0151	6805 Assembler	MS-DOS, CP/M CP/M-86	XASM-05
J.S.A.	6309/6809 Assembler	MS-DOS, CP/M CP/M-86	XASM-09
	64180 Assembler	MS-DOS, CP/M CP/M-86	XASM-180
IICROWARE SYSTEMS CORPORA- ION 835 Grand Avenue	6309/6809 Assembler	OS-9	-
USS GLANG AVENUE		OS-9	KCRS

*Under development



Development System for 4-Bit, 8-Bit, and 16-Bit Microcomputers <H680S D200>

The H680SD200 is a development system for Hitachi 4-bit, 8-bit and 16-bit microcomputers. It is a desktop system in which a 16-bit microprocessor HD68000 is loaded as the CPU. Its standard system configuration includes a CRT, a keyboard, and two floppy disk drives. An assembler, compiler, and incircuit emulator (ASE) associated with the user's MCU are available as options.

APPLICABLE DEVICES


- HMCS400 series
- HD6305U, HD6305V
- HD6301V, HD6301X, HD6301Y
- HD64180
- HD68000, HD68HC000

(Other 4-bit and 8-bit microcomputers will be supported in the future)

■ FEATURES

- Adopts general CP/M-68K[®] operating system
- Two internal 8 inch floppy disk drives (double-sided, double-density) and a 40M byte hard disk (available as an option) make it possible to provide substantial external memory.
- Since CRT editor (screen editor) is included in the standard system, efficient programming, editing, and debugging of source programs are possible.
- C compiler for HD68000 is included. FORTRAN and Super PL/H for HD68000 and C Compiler for HD6301 (HD6303) are available as options.
- User prototype system can easily be debugged using incircuit emulator (ASE) associated with the user's MCU.
- With connection of VAX-11[®] to RS-232C interface, H680SD200 operates as VAX-11[®] (OS, VMS) work station.
- When 2M byte memory board is connected, high-speed operation can be realized.
- Following interface are included
 - (1) EPROM programmer
 - (2) Printer (Centronics specification)
 - (3) Serial interface emulator for 4-bit and 8-bit single chip microcomputers

•CP/M[®] is a registered trade mark of Digital Research Inc. ••VAX-11[®] is a registered trade mark of Digital Equipment Corp.



HD64180 THIRD-PARTY DEVELOPMENT TOOLS

Product: Cross-Assemblers and Cross-Compilers

Company	ASM	S/W SIM	C COMP	PASCAL	BASIC
American Automation (714-731-1661)	V/I	V/I	V/I		
Microtec Research (408-733-2919)	V/I	V/I	V/I	V/I	
Avocet Systems (800-448-8500)	C/I	C/I			
2500AD Software (303-369-5001)	C/I				
BS0 (617-894-7800)	v	٧	V	V	
Sumitronics (408-737-7683)	V				
SLR Systems (800-833-3061)	С				
Uniware/SDS (312-971-8170)	V				
Softaid (800-433-8812)					С
Allen Ashley (818-793-5748)	1				
((I = IBM-PC	, V = VAX, C	= CP/M]		

Product: Support Tools

Company	Product Description
Electronic Molding	Shrink-DIP Adapter for Breadboarding
(401-769-3800)	P/N 28764-72-341
Robinson Nugent	Shrink-DIP Socket
(812-945-0211)	P/N TSS-6475-TNG
Yamaiche/Nepenthe	Shrink-DIP Socket P/N IC 38-64075-G4
(415-856-9332)	S-D Test Socket P/N IC 76-64075-G4
Methode Electronics (312-392-3500)	PLCC Adapter for Hitachi's ASE
TSI, Inc	64180 IBM-PC Card with DSD80 Remote
(800-874-2288)	Software Debugger
Micromint	64180 Evaluation Board
(800-635-3355)	P/N SB180

Product: Operating Systems

Company	Type of Operating System
Echelon (415-948-3820)	ZCPR3 (CP/M)
JMI Software (215-628-0840)	C Executive/80 Multi-Tasking Kernel
Decmation (408-980-1678)	Quick-Task Realtime Executive
Hunter & Ready (415-326-2950)	VRTX/80 Multi-Tasking Kernel (Z80)
IPI	MTOS/80 Multi-Tasking Kernel (Z80)

HITACHI ORDERING INFORMATION

Part Number	Description			
H180ASE02	Adaptive System Evaluator, ASE-II			
H680SM01S	256K Byte Emulation Memory Board (Option)			
H180ABX	8 MHz Buffer Box for ASE-I User, Includes V2.0 System Software			
H180CP01	PLCC-68 MPU Adapter for 1 Mbyte Addressing (Option)			

Device Availability


	Description	HD6303R	HD6303X	HD6303Y	HD6305X2 HD6305Y2	HD64180R	HD64180S
	Emulator	HS31VEML04H ⁽¹⁾ (H31MIX4) ⁽²⁾	HS31XEML02H ⁽¹⁾ (H31MIX2) ⁽²⁾	HS31YEML03H ⁽¹⁾ (H31MIX3) ⁽²⁾	HD35YEML05H ⁽¹⁾ (H35MIX5) ⁽²⁾	HD180ABX02H ⁽⁴⁾	HS180ABX05H ⁽⁴⁾
!	ASE (Adaptive System Emulator)					HS180AST01H	HS180AST01H
н	User Cable					HS180ACUC1H	
A R D	Emulation Memory Board up to 64K Byte		H64EMB02	H64EMB02			
w	Emulation Memory Board					H680SM01S(6)	H680SM01S(6)
A R	Evaluation Board						US180EVB01H
E	Programming Socket Adapter			HS31YESS11H			
	Programming Socket Adapter						
	Programming Socket Adapter						
SOFTWARE	Cross Assembler (IBM-PC)	S31IBMPC(3)	S31IBMPC(3)	S31IBMPC(3)	S35IBMPC(3)		
SOFTWARE	C Compiler (IBM-PC)	US31PCLI1SF	US31PCLI1SF	US31PCLI1SF			
L 1	Data Sheet	M21T006 M21T132	M21T006 M21T132	M21T006 M21T132	M21T006 M21T132	M21T132	M21T132
T E R	Hand Book	M21T019 ⁽⁵⁾	M21T019 ⁽⁵⁾	M21T019 ⁽⁵⁾	M21T020 ⁽⁵⁾		
A	Specification Sheet					M21T011	M21T013
U R	Hardware Manual					M21T053	M21T053
E	Product Brief					M21T025	

HD641180X HD643180X HD647180X	HD64180Z	HD648180W*	HD6309**	HD68HC000**	HD68000**	HD6802**	HD6803	HD6809**
HS180ABX04H ⁽⁴⁾	HS180ABX03H(4)						HG1EVT2 ⁽¹⁾	
HS180AST01H	HS180AST01H							
	HS180ACUC1M							
							H64EMB01	
H680SM01S(6)	H680SM01S ⁽⁷⁾	-						
HS18XESF01H HS18XESC01H								
HS18XESS01H								
HS18XESG01H								
M21T132	M21T132	M21T132	M21T132	M21T132 M22T003	M21T132 M22T003	M21T132	M21T006 M21T132	M21T132
M21T012	M21T011							
M21T113	M21T053							
M21T026	M21T025							

- (Note) 1. Emulator includes an RS-232 port for connection to IBM PC or PC compatible machines. Software not included.

 - 2. Same as footnote (1) above, but shipped with cross assembler (8" floppy disk) that operates with Hitach's H68SD5 development system.

 3. Developed by one of Hitach's engineering subsidiaries. Cross assembler include software utility to download/upload code between PC host and emulator.
 - 4. Must be used with ASE station (P/N: HS180AST01H)
 - 5. Includes user's manual, hardware and software application notes, and other relevant information
 - 6. 64K bytes user memory is provided in standard configuration. Can be expanded up to 512K bytes. Maximum of two 256K byte memory boards can be installed (optional).
- *Contact Marketing.
- **Refers to third-party support tools.



Typical Support Tools for HD6303/05 Series

■ SINGLE-CHIP MICROCOMPUTER SUPPORT SYSTEMS

Hitachi and its engineering subsidiaries make hardware and soft ware support tools to operate with many popular host computers and expedite the development of the microcomputer-based target system. The support system includes in-circuit emulators, cross assemblers, passive socket adapters for easily programming EPROM onchip devices, and documentation.

In addition to hardware and software support, Hitachi has Field Application Engineers (FAE) to help identify the most cost-effective IC(s) for your application and answer your technical questions

■ IN-CIRCUIT EMULATOR FUNCTIONS FOR HD6303/05 Series*

- Serial interface connection to many host computers via RS-232C port.
- Executes user's program in real-time on some emulators, or when loaded in emulator's memory starting from a selected address. Execution is interrupted when breakpoints are detected, or when RESET or ABORT is switched
- Single step tracing of user's program is possible. Data in registers and data in memory are displayed after every execution
- Breakpoints can be set in user's program by using the program counter address, data bus, or external signal probes Breakpoints can be displayed and changed.
- Data in internal registers of the subject microcomputer can be displayed or changed

- Real-time tracing is possible on most emulators, the emulator stores and displays bus data and external signals for up to 1011 machine cycles on some emulators, or 2035 machine cycles on other emulators before and after the address where a breakpoint is set.
- Line assembler and disassembler on some emulators
- *Functions listed in the overview may not exactly apply to all emulators. Refer to the applicable emulator user's manual for further information.

CROSS ASSEMBLER FUNCTIONS (PC-DOS)

The software is divided into six main parts.

Structured Relocatable Cross Macro Assembler
 The cross assembler is designed to meet the specification outlined
 in Hitachi's HD6303 and HD6305 assembler user's manual,
 which means that mnemonic, macro and directive compatibility
 is maintained

The assembler also offers a structured code facility, similar to that found in some high level languages. The main structured features are listed below

IF . . THEN . ELSE . . DO . WHILE . . . REPEAT . . UNTIL . . FOR . . TO

CALL (with parameters passed on the stack)

Linker

The linker concatenates and locates all relocatable modules into

@HITACHI

an executable object file (Motorola S-type format). Start addresses of relocatable program and data sections can be entered at linkage time

Macro Librarian

Named libraries of useful macros can be built by the user, saving time during generation of source code. The macro librarian is searched during assembly time for the appropriate macro definitions that do not appear in the source file

• Object Module Librarian

Named libraries of useful object modules can be built by the user. The libraries called up at linkage time are searched by the linker to see if unsatisfied external references can be resolved. Object modules which satisfy the unresolved references are automatically included in the executable object file (S-record format).

Emulator Interface Software
 The interface software allows connection between Hitachi's serially linked emulators and the IBM PC using an RS232 asynchronous interface.

Commands from the PC keyboard are directed to the emulator and responses are displayed on the screen. File upload and download in Motorola S-type format enables assembled and linked programs to be run on the emulator. Real time trace facilities are available on all serial linked emulators.

• EPROM Programmer Interface Software

The interface software allows connection to most proprietary EPROM Programmers for downloading (or uploading) executable object modules in Motorola S-type* data format. The programmers can be run either in REMOTE CONTROL or LOCAL mode.

In local mode, programmer commands can be entered on the programmer keyboard and upload/download of object modules can be activated using the IBM PC keyboard.

In remote control mode, all programmer commands are entered via the IBM PC keyboard

All programmer commands will be specific to the particular programmer used.

■ C COMPILER FUNCTIONS (PC-DOS)

The HD6303 and HD6305** compiler comprises three programs, a pre-processor, the main compiler and an optimiser. The system also provides standard library files (which facilitates I/O and floating point operations), the standard "include" files which contain the necessary declarations for the usage of library function. Runtime object files for integer and floating point arithmetic are included. Compatible with Hitachi and Microtec Research*** assemblers.

Compiler Options

The following tables indicate the options available during preprocessing and compiling.

Table 1. Pre-processor Options

No.	Option	Description
1	Α	Issues error messages to the pre-processor source program file
2	D	Defines a macro name
3	L	Inserts the original source program lines into the pre-processed source program as comments

Table 2. Compiler Options

No.	Option	Description
	Р	Generates object code which calls a profiler routine (a routine which profiles the history of the program execution) everytime a function is called (see Note 1).
3	L	Generates object code which calls a stack check routine everytime a function is called (see Note 1)

Note 1: The profiler routine and the stack check routine should be prepared in a separate module for your own target system.

Limits in Compilation

- (1) Length of an input line 512 characters
- (2) Length of a character string. 510 characters
- (3) Number of external names 156
- (4) Effective length of identifiers. 8 characters
- (5) Effective length of external identifiers 6
- (6) Nest of conditional complication 32 level
- (7) Nesting of file inclusion. 14 level
- (8) Number of macro parameters. 32
- (9) Length of a macro definition. 512 characters
- (10) Recursive expansion of a macro name: 32 times

Data Size

(1) Char type: 8 bit

(2) Short type, int type. 16 bit

(3) Long type: 32 bit

(4) Float type: 32 bit

(5) Double type: 64 bit

(6) Pointer type: 16 bit

No data alignment is done in allocation of structured data

^{*}Motorola S-type is a trademark of Motorola, Inc.


^{**}Conforms to Kerninghan and Ritchie C programming language standard rather than ANSI C programming language standard.

^{***}Microtec Research is a trademark of Microtec Research, Inc.

Device Availability

- (3) Character Handling Library Functions isalnum, isalpha, issascii, iscntl, isdigit, islower, isprint, ispunct, isspace, isupper, tolower, toupper.
- (4) Character String Handling Library Functions index, rindex, strcat, strcmp, strcpy, strlen, strncat, strncopy
- (5) Data Conversion Library Function atoi, atol
- (6) Memory Allocation Library Functions (see Note 2) malloc, calloc, free, cfree
- (7) Miscellaneous Library Functions

NOTE 2: To use the I/O library functions and Memory allocation library functions, low level routines must be prepared by the user according to the target system requirements.



■ IN-CIRCUIT EMULATOR FOR HD64180 SERIES

Hitachi's hardware emulator consists of the Adaptive System Emulator (ASE) plus emulator box for the corresponding microprocessor. The emulator supports hardware and software development when connected to a Vax-II, IBM-PC, or PC compatible host machine.

ASE FEATURES

- Serial connection to host computer, or console via RS-232C port allows loading, saving, and verifying of user programs.
- · Object formats: Intel HEX; and Motorola S.
- · Connects to centronics printer.
- Includes 3.5 inch floppy disk drive.

■ EMULATOR BOX FEATURES

- Executes program in realtime from 0.5 MHz to 8 MHz for all emulators except HS180 ABX05H which executes in realtime from 0.5 MHz to 10 MHz.
- · Memory:
- -Includes 64-kbyte user memory
- Expandable to 512 kbytes with an optional memory board (up to 6 MHz without wait states)

■ EMULATOR BOX FUNCTIONS

- Executes user's program loaded in emulator's memory:
 - -Realtime
 - -Single step
- Breaks on combination of specified number of the following conditions:
- --Program counter (logical or physical address)
- -Access to specified memory area
- -DMAC transfer request or completion
- -Eight external probe signals
- Up to 255 software breakpoints on RAM area
- Multi-break function: In multi-MPU system using several ASEs, an ASE break acts as a trigger which causes other ASEs to break. (HS180ABX05H).
- Sequential break: Analyzes order in which up to 4 software breakpoints were passed (HSI80ABX04H/05H).
- · Realtime tracing.
 - Stores or displays bus information, external signal, or I/O signals for up to 2048 machine cycles
 - Traces by bus cycle or 125 ns after user program execution stops at breakpoint
 - -Trace starting or extracting condition can be specified
- Pseudo-I/O emulation function (HS180ABX04H/05H)
- Dısassembler
- Line assembler
- Symbolic debugger
- Execution time measurement
- · Displays, sets, changes, or transfers data in memory

8/16-BIT MICROPROCESSOR DATA BOOK

DATA SHEETS

Section Two

HD6300, HD6800 8-Bit Microcomputer Family

	<u>.</u>	

HD6303R, HD63A03R, HD63B03R CMOS MPU (Micro Processing Unit)

The HD6303R is an 8-bit CMOS micro processing unit which has the completely compatible instruction set with the HD6301V1 128 bytes RAM, Serial Communication Interface (SCI), parallel I/O ports and multi function timer are incorporated in the HD6303R It is bus compatible with HMCS6800 and can be expanded up to 65k bytes. Like the HMCS6800 family, I/O level is TTL compatible with +5 0V single power supply As the HD6303R is CMOS MPU, power dissipation is extremely low. And also HD6303R has Sleep Mode and Stand-by Mode as lower power dissipation mode. Therefore, flexible low power consumption application is possible.

■ FEATURES

- Object Code Upward Compatible with the HD6800, HD6801, HD6802
- Multiplexed Bus (D₀/A₀~D₇/A₇A₈~A₁₅), Non Multiplexed Bus (D₀~D₇, A₀~A₁₅)
- Abundant On-Chip Functions Compatible with the HD6301V1; 128 Bytes RAM, 13 Parallel I/O Lines, 16-bit Timer, Serial Communication Interface (SCI)
- Low Power Consumption Mode, Sleep Mode, Stand-By Mode
- Minimum Instruction Execution Time

 $1\mu s$ (f=1MHz), $0.67\mu s$ (f=1 5MHz), $0.5\mu s$ (f=2.0MHz)

- Bit Manipulation, Bit Test Instruction
- Error Detecting Function, Address Trap, Op Code Trap
- Up to 65k Bytes Address Space
- Wide Operation Range


 V_{cc} = 3 to 6V (f = 0.1 \sim 0.5 MHz) f = 0.1 to 2.0 MHz (V_{cc} = 5V \pm 10%)

■ TYPE OF PRODUCTS


Type No.	Bus Timing
HD6303R	1.0 MHz
HD63A03R	1.5 MHz
HD63B03R	2.0 MHz

■ PROGRAM DEVELOPMENT SUPPORT TOOLS


- Cross assembler and C compiler software for IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles



HD6303R, HD63A03R, HD63B03R



BLOCK DIAGRAM



HD6303R, HD63A03R, HD63B03R

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	V
Input Voltage	V _{in}	-0.3 ~ V _{cc} +0.3	V
Operating Temperature	Topr	0 ~ +70	°C
Storage Temperature	T _{stg}	-55 ~+150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overyoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}. VSp. ≤ (V_{in} or V_{out}) ≤ V_{CC}.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, Ta = $0 \sim +70^{\circ}$ C, unless otherwise noted.)

it	em	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	_	Vcc	
Input "High" Voltage	EXTAL	V _{IH}		V _{CC} ×0.7	-	+0.3	٧
	Other Inputs			2.0		.0.0	
Input "Low" Voltage	All Inputs	VIL		- 0.3	-	0.8	٧
Input Leakage Current	NMI, IRQ ₁ , RES, STBY	li _{in} l	V _{in} = 0.5~V _{CC} -0.5V	_	_	1.0	μΑ
Three State (off-state) Leakage Current	$P_{10} \sim P_{17}, P_{20} \sim P_{24}, $ $D_0 \sim D_7, A_8 \sim A_{15}$	li _{TSI}	V _{in} = 0.5~V _{CC} -0.5V	-	_	1.0	μΑ
Output "High" Voltage	tput "High" Voltage All Outputs		I _{OH} = -200μA	2.4	-	-	٧
Output High Voltage	All Outputs	V _{OH}	I _{OH} = -10μA	V _{CC} -0.7	_	_	٧
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	-	-	0.55	٧
Input Capacitance	All Inputs	C _{in}	$V_{in} = 0V$, $f = 1.0MHz$, $Ta = 25^{\circ}C$	-	-	12.5	pF
Standby Current	Non Operation	I _{cc}	V _{IL} (STBY) =0~0.6V V _{IH} (RES) = V _{CC} -0.5~V _{CC} V V _{IL} (RES) = 0~0.6V		2.0	15.0	μΑ
Current Dissipation*			Operating (f=1 MHz * *)	_	6.0	10.0	mA
		1 _{cc}	Sleeping (f=1MHz**)	_	1.0	2.0	
RAM Stand-By Voltage		VRAM		2.0	_	_	٧

^{*} V_{IH} min = V_{CC}-1.0V, V_{IL} max = 0.8V

typ value (f = xMHz) = typ, value $(f = 1MHz) \times x$ max, value (f = xMHz) = max, value $(f = 1MHz) \times x$ (both the sleeping and operating)

^{••} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at f = x MHz operation are decided according to the following formula,

• AC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

BUS TIMING

4-				Test	Н	D630	3R	HD	63A0)3R	HD63B03R			
Item			Symbol	Con- dition	min	typ	max	mın	typ	max	mın	typ	max	Unit
Cycle Time			t _{cyc}		1	_	10	0.666	_	10	0.5		10	μs
Address Strobe P "High"	Address Strobe Pulse Width * "High"		PWASH		220		-	150	_		110	-	-	ns
Address Strobe F	lise Tim	ne	t _{ASr}		_	_	20	_	_	20	_	_	20	ns
Address Strobe F	all Tim	e	t _{ASf}		-		20	-	_	20	-	_	20	ns
Address Strobe D	elay Tı	me *	t _{ASD}		60		-	40	_	_	20	_	-	ns
Enable Rise Time	;		ter		_	_	20	-	_	20	_	-	20	ns
Enable Fall Time			t _{Ef}		-	_	20	-	_	20	_	_	20	ns
Enable Pulse Wid	th "Hig	h" Level*	PWEH		450	_	-	300	-	-	220	-	_	ns
Enable Pulse Wid	th "Lov	w" Level*	PWEL		450	-	_	300	_	_	220	-	_	ns
Address Strobe to Time	Address Strobe to Enable Delay* Time		tASED		60	-	-	40	-	-	20	-	_	ns
Address Delay Tu	ma		t _{AD1}		_	_	250	-		190	_	-	160	ns
Address Delay 11	Address Delay Time		t _{AD2}	Fig. 1	-	_	250	-		190		-	160	ns
Address Delay Ti	me for	Latch*	t _{ADL}	Fig. 2	-	_	250	-	-	190		-	160	ns
D C T		Write	t _{DSW}		230		-	150	-	-	100	_	-	ns
Data Set-up Time	;	Read	t _{DSR}		80	_	_	60	_	_	50	_	-	ns
D . U		Read	the		0	_	-	0	-	-	0	_	-	ns
Data Hold Time		Write	t _{HW}		20	_	_	20	-	_	20	_		ns
Address Set-up T	ime for	Latch *	tASL	1	60	_	_	40	_	-	20	-	-	ns
Address Hold Tir	ne for L	_atch	tAHL	1	30	_	_	20	-		20	-	-	ns
Address Hold Tir	Address Hold Time		t _{AH}	1	20	_	-	20	_	_	20	_	_	ns
A ₀ ~ A ₇ Set-up	A ₀ ~ A ₇ Set-up Time Before E*		t _{ASM}	1	200	_	-	110	-	-	60	-	_	ns
Peripheral Read Non-Multiplexed			(t _{ACCN})		-	_	650	-	-	395	-	-	270	ns
Access Time	Multip	lexed Bus*	(t _{ACCM})	_	_	650	-	_	395	-	-	270	ns
Oscillator stabiliz	ation T	ime	t _{RC}	Fig. 8	20		-	20	-	_	20	_	_	ms
Processor Contro	l Set-up	Time	t _{PCS}	Fig. 9	200	_	_	200	_	_	200	-	_	ns

^{*}These timings change in approximate proportion to t_{CVC} . The figures in this characteristics represent those when t_{CVC} is minimum (= in the highest speed operation)

PERIPHERAL PORT TIMING

item			Symbol	Test Con-	HD6303R			HD63A03R			HD63B03R			Unit
		Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Oint	
Peripheral Data Set-up Time	Port 1,	, 2	t _{PDSU}	Fig. 3	200	-	-	200	-	-	200	-	-	ns
Peripheral Data Hold Time	Port 1,	2	t _{PDH}	Fig. 3	200	-	-	200	-	_	200	_	_	ns
Delay Time, Enal tive Transition to pheral Data Valid	Peri-	Port 1, 2*	tpwD	Fig. 4	-	_	300	-	_	300	-	-	300	ns

^{*} Except P21

HD6303R, HD63A03R, HD63B03R

TIMER, SCI TIMING

l*	Sumbal	Test Con-	HD6303R			HD63A03R			HD63B03R			Unit
Item	Symbol	dition	min	typ	max	min	typ	max	min	typ	max	
Timer Input Pulse Width	t _{PWT}		2.0	_	_	2.0	_	_	2.0	_	-	t _{cyc}
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 5	_	-	400	-	-	400	_	-	400	ns
SCI Input Clock Cycle	t _{Scyc}		2.0	_	_	2.0	_	_	2.0	_	_	t _{cyc}
SCI Input Clock Pulse Width	tpwsck		0.4	-	0.6	0.4	_	0.6	0.4	_	0.6	t _{Scyc}

MODE PROGRAMMING

Item	Symbol	Test	HD6303R			HD63A03R			HD63B03R			Unit
item		dition	min	typ	max	min	typ	max	min	typ	max	
RES "Low" Pulse Width	PWRSTL		3	_	_	3	-	-	3	-	-	t _{cyc}
Mode Programming Set-up Time	t _{MPS}	Fig. 6	2	1	_	2	-	-	2	1	-	t _{cyc}
Mode Programming Hold Time	t _{MPH}		150	-	-	150	-	-	150	_	-	ns





Figure 6 Mode Programming Timing



@HITACHI

Figure 5 Timer Output Timing




Figure 7 Bus Timing Test Loads (TTL Load)




Figure 9 Reset Timing

■ FUNCTIONAL PIN DESCRIPTION

V_{cc}, V_{ss}

These two pins are used for power supply and GND. Recommended power supply voltage is $5V \pm 10\%$, 3 to 6V can be used for low speed operation ($100 \sim 500 \text{ kHz}$).

XTAL, EXTAL

These two pins are connected with parallel resonant funda-

mental crystal, AT cut. For instance, in order to obtain the system clock 1MHz, a 4MHz resonant fundamental crystal is used because the devide-by-4 circuitry is included. An example of the crystal interface is shown in Fig. 10. EXTAL accepts an external clock input of duty 45% to 55% to drive. For external clock, XTAL pin should be open. The crystal and capacitors should be mounted as close as possible to the pins.

AT Cut Parallel Resonance Crystal Co = 7 pF max




Figure 10 Crystal Interface

Standby (STBY)

This pin is used to place the MPU in the standby mode If this goes to "Low" level, the oscillation stops, the internal clock is tied to V_{SS} or V_{CC} and the MPU is reset. In order to retain information in RAM during standby, write "0" into RAM enable bit (RAME) RAME is bit 6 of the RAM Control Register at address \$0014 This disables the RAM, so the contents of RAM is guaranteed For details of the standby mode, see the Standby section

• Reset (RES)

This input is used to reset the MPU. RES must be held "Low" for at least 20ms when the power starts up. It should be noted that, before clock generator stabilize, the internal state and I/O ports are uncertain, because MPU can not be reset without clock. To reset the MPU during system operation, it must be held "Low" for at least 3 system clock cycles From the third cycle, all address buses become "high-impedance" and it continues while RES is "Low" If RES goes to "High", CPU does the following.

- I/O Port 2 bits 2,1,0 are latched into bits PC2, PC1, PC0 of program control register.
- (2) The contents of the two Start Addresses, \$FFFE, \$FFFF are brought to the program counter, from which program starts (see Table 1).
- (3) The interrupt mask bit is set In order to have the CPU recognize the maskable interrupts IRQ₁ and IRQ₂, clear it before those are used

• Enable (E)

This output pin supplies system clock. Output is a singlephase, TTL compatible and 1/4 the crystal oscillation frequency. It will drive two LS TTL load and 40pF capacitance

Non Maskable Interrupt (NMI)

When the falling edge of the input signal of this pin is recognized, NMI sequence starts. The current instruction is continued to complete, even if NMI signal is detected. Interrupt mask bit in Condition Code Register has no effect on NMI detection. In response to NMI interrupt, the information of Program Counter, Index Register, Accumulators, and Condition Code Register are stored on the stack. On completion of this sequence, vectoring address \$FFFC and \$FFFD are generated to load the contents to the program counter. Then the CPU branch to a non maskable interrupt service routine.

• Interrupt Request (IRQ1)

This level sensitive input requests a maskable interrupt sequence. When IRQ₁ goes to "Low", the CPU waits until it completes the current instruction that is being executed. Then, if the interrupt mask bit in Condition Code Register is not set, CPU begins interrupt sequence, otherwise, interrupt request is neglected

Once the sequence has started, the information of Program Counter, Index Register, Accumulator, Condition Code Register are stored on the stack. Then the CPU sets the interrupt mask bit so that no further inaskable interrupts may be responded.

Table 1 Interrupt Vectoring memory map

	Vec	tor	Interrupt
Highest	MSB	LSB	(Interropt
Priority	FFFE	FFFF	AES
	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	Software Interrupt (SWI)
	FFF8	FFF9	IRQ, (or IS3)
	FFF6	FFF7	ICF (Timer Input Capture)
	FFF4	FFF5	OCF (Timer Output Compare)
	FFF2	FFF3	TOF (Timer Overflow)
Lowest	FFF0	FFF1	SCI (RDRF + ORFE + TDRE)
Priority	-		

At the end of the cycle, the CPU generates 16 bit vectoring addresses indicating memory addresses \$FFF8 and \$FFF9, and loads the contents to the Program Counter, then branch to an interrupt service routine.

The Internal Interrupt will generate signal $(\overline{IRQ_2})$ which is quite the same as $\overline{IRQ_1}$ except that it will use the vector address \$FFF0 to \$FFF7

When $\overline{IRQ_1}$ and $\overline{IRQ_2}$ are generated at the same time, the former precedes the latter Interrupt Mask Bit in the condition code register, if being set, will keep the both interrupts off.

On occurrence of Address error or Op-code error, TRAP interrupt is invoked. This interrupt has priority next to RES. Regardless of the interrupt Mask Bit condition, the CPU will start an interrupt sequence. The vector for this interrupt will be SFFEE. SFFEF

Read/Write (R/W)

This TTL compatible output signals peripheral and memory devices whether CPU is in Read ("High"), or in Write ("Low"). The normal stand-by state is Read ("High") Its output will drive one TTL load and 90pF capacitance

Address Strobe (AS)

In the multiplexed mode, address strobe signal appears at this pin. It is used to latch the lower 8 bits addresses multiplexed with data at $D_0/A_0 \sim D_7/A_7$. The 8-bit latch is controlled by address strobe as shown in Figure 15. Thereby, $D_0/A_0 \sim D_7/A_7$ can become data bus during E pulse. The timing chart of this signal is shown in Figure 1

Address Strobe (AS) is sent out even if the internal address is accessed.

PORTS

There are two I/O ports on HD6303R MPU (one 8-bit ports and one 5-bit port). Each port has an independent write-only data direction register to program individual I/O pins for input or output.*

When the bit of associated Data Direction Register is "1", I/O pin is programmed for output, if "0", then programmed for

HD6303R, HD63A03R, HD63B03R

an input.

There are two ports: Port 1, Port 2. Addresses of each port and associated Data Direction Register are shown in Table 2.

 Only one exception is bit 1 of Port 2 which becomes either a data input or a timer output. It cannot be used as an output port.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001

I/O Port 1

This is an 8-bit port, each bit being defined individually as input or outputs by associated Data Direction Register. The 8-bit output buffers have three-state capability, maintaining in high impedance state when they are used for input. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0".

These are TTL compatible. After the MPU has been reset, all I/O lines are configured as inputs in Multiplexed mode. In Non Multiplexed mode, Port 1 will be output line for lower order address lines (Ao ~ A7), which can drive one TTL load and 30 pF capacitance.

• 1/O Port 2

This port has five lines, whose I/O direction depends on its data direction register. The 5-bit output buffers have three-state capability, going high impedance state when used as inputs. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0". After the MPU has been reset, I/O lines are configured as inputs. These pins on Port 2 (P20 \sim P22 of the chip) are used to program the mode of operation during reset. The values of these three pins during reset are latched into the upper 3 bits (bit 7, 6 and 5) of Port 2 Data Register which is explained in the MODE SELECTION section

In all modes, Port 2 can be configured as I/O lines. This port also provides access to the Serial I/O and the Timer. However, note that bit I (P_{21}) is the only pin restricted to data input or Timer output.

BUS

D₀/A₀ ~ D₁/A₁

This TTL compatible three-state buffer can drive one TTL load and 90 pF capacitance

Non Multiplexed Mode

In this mode, these pins become only data bus ($D_0 \sim D_7$) Multiplexed Mode

These pins becomes both the data bus $(D_0 \sim D_7)$ and lower bits of the address bus $(A_0 \sim A_7)$ An address strobe output is "High" when the address is on the pins.


A₈ ~ A₁₅

Each line is TTL compatible and can drive one TTL load and 90 pF capacitance. After reset, these pins become output for upper order address lines $(A_8 \sim A_{15})$

MODE SELECTION

The operation mode after the reset must be determined by the user wiring the P20, P21, and P22 externally. These three pins are lower order bits; I/O 0, I/O 1, I/O 2 of Port 2. They are latched into the control bits PC0, PC1, PC2 of I/O Port 2 register when RES goes "High". I/O Port 2 Register is shown below.

Port 2 DATA REGISTER



An example of external hardware used for Mode Selection is shown in Figure 11. The HD14053B is used to separate the peripheral device from the MPU during reset. It is necessary if the data may conflict between peripheral device and Mode generation circuit.

No mode can be changed through software because the bits 5, 6, and 7 of Port 2 Data Register are read-only The mode selection of the HD6303R is shown in Table 3.

The HD6303R operates in two basic modes: (1) Multiplexed Mode, (2) Non Multiplexed Mode.

Multiplexed Mode

The data bus and the lower order address bus are multiplexed in the $D_0/A_0 \sim D_7/A_7$ and can be separated by the Address Strobe

Port 2 is configured for 5 parallel I/O or Serial I/O, or Timer, or any combination thereof. Port 1 is configured for 8 parallel I/O

Non Multiplexed Mode

In this mode, the HD6303R can directly address HMCS6800 peripherals with no address latch. $D_0/A_0 \sim D_7/A_7$ become a data bus and Port 1 becomes $A_0 \sim A_7$ address bus.

In this mode, the HD6303R is expandable up to 65k bytes with no address latch.

• Lower Order Address Bus Latch

Because the data bus is multiplexed with the lower order address bus in $Do/Ao \sim Dr/A\tau$ in the multiplexed mode, address bits must be latched. It requires the 74LS373 Transparent octal D-type to latch the LSB. Latch connection of the HD6303R is shown in Figure 15.




Figure 11 Recommended Circuit for Mode Selection




Figure 12 HD14053B Multiplexers/De-Multiplexers




Figure 13 HD6303R MPU Multiplexed Mode

Figure 14 HD6303R MPU Non Multiplexed Mode




Figure 15 Latch Connection

Table 3 Mode Selection

Operating Mode	P ₂₀	P ₂₁	P ₂₂
Multiplayed Made	L	Н	L
Multiplexed Mode	L	L	Н
Non Multiplexed Mode	Н	L	L

L: logic "0" H: logic "1"

■ MEMORY MAP

The MPU can provide up to 65k byte address space. Figure 16 shows a memory map for each operating mode. The first 32 locations of each map are for the CPU's internal register only, as shown in Table 4.

Table 4 Internal Register Area

Register	Address
Port 1 Data Direction Register**	00*
Port 2 Data Direction Register**	01
Port 1 Data Register	02*
Port 2 Data Register	03
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	OA.
Output Compare Register (High Byte)	ОВ
Output Compare Register (Low Byte)	ОС
Input Capture Register (High Byte)	OD
Input Capture Register (Low Byte)	OE
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

- * External address in Non Multiplexed Mode
- ** 1 = Output, 0 = Input




Figure 16 HD6303R Memory Maps

■ PROGRAMMABLE TIMER

The HD6303R contains 16-bit programmable timer which may measure input waveform. In addition to that it can generate an output waveform by itself. For both input and output waveform, the pulse width may vary from a few microseconds to several seconds

The timer hardware consists of

- · an 8-bit control and status register
- · a 16-bit free running counter
- · a 16-bit output compare register
- · a 16-bit input capture register

A block diagram of the timer is shown in Figure 17.




Figure 17 Programmable Timer Block Diagram

• Free Running Counter (\$0009: \$000A)

The key element in the programmable timer is a 16-bit free running counter, that is driven by an E (Enable) clock to increment its values. The counter value will be read out by the CPU software at any time with no effects on the counter. Reset will clear the counter.


When the MSB of this counter is read, the LSB is stored in temporary latch. The data is fetched from this latch by the subsequent read of LSB. Thus consistent double byte data can be read from the counter.

When the CPU writes arbitrary data to the MSB (\$09), the value of \$FFF8 is being pre-set to the counter (\$09, \$0A) regardless of the write data value. Then the CPU writes arbitrary data to the LSB (\$0A), the data is set to the "Low" byte of the counter, at the same time, the data preceedingly written in the MSB (\$09) is set to "High" byte of the counter.

When the data is written to this counter, a double byte store instruction (ex. STD) must be used. If only the MSB of counter is written, the counter is set to \$FFF8.

The counter value written to the counter using the double byte store instruction is shown in Figure 18.

To write to the counter can disturb serial operations, so it should be inhibited during using the SCI. If external clock mode is used for SCI, this will not disturb serial operations.



(5AF3 written to the counter)

Figure 18 Counter Write Timing

• Output Compare Register (\$000B:\$000C)

This is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly being compared with current value of the free running counter.

When the contents match with the value of the free running counter, a flag (OCF) in the timer control/status register (TCSR) is set and the current value of an output level Bit (OLVL) in the TCSR is transferred to Port 2 bit 1. When bit 1 of the Port 2 data direction register is "1" (output), the OLVL value will appear on the bit 1 of Port 2. Then, the value of Output Compare Register and Output level bit may be changed for the next compare.

The output compare register is set to \$FFFF during reset.

The compare function is inhibited at the cycle of writing to the high byte of the output compare register and at the cycle just after that to ensure valid compare. It is also inhibited in same manner at writing to the free running counter.

In order to write a data to Output Compare Register, a double byte store instruction (ex.STD) must be used.

• Input Capture Register (\$000D: \$000E)

The input capture register is a 16-bit read-only register used to hold the current value of free running counter captured when the proper transition of an external input signal occurs.

The input transition change required to trigger the counter transfer is controlled by the input edge bit (IEDG).

To allow the external input signal to go in the edge detect unit, the bit of the Data Direction Register corresponding to bit 0 of Port 2 must have been cleared (to zero).

To insure input capture in all cases, the width of an input pulse requires at least 2 Enable cycles.


• Timer Control/Status Register (TCSR) (\$0008)

This is an 8-bit register. All 8-bits are readable and the lower 5 bits may be written. The upper 3 bits are read-only, indicating the timer status information as is shown below.

- (1) A proper transition has been detected on the input pin (ICF).
- (2) A match has been found between the value in the free running counter and the output compare register (OCF).
- 3) When counting up to \$0000 (TOF).

Each flag has an individual enable bit in TCSR which determines whether or not an interrupt request may occur (IRO₂). If the I-bit in Condition Code Register has been cleared, a prior vectored address occurs corresponding to each flag. A description of each bit is as follows.

Timer Control / Status Register



Bit 0 OLVL (Output Level); When a match is found in the value between the counter and the output com-

pare register, this bit is transferred to the Port 2 bit 1. If the DDR corresponding to Port 2 bit 1 is set "1", the value will appear on the output pin of Port 2 bit 1.

Bit 1 IEDG (Input Edge): This bit control which transition of an input of Port 2 bit 0 will trigger the data transfer from the counter to the input capture register. The DDR corresponding to Port 2 bit 0 must be clear in advance of using this function.

When IEDG = 0, trigger takes place on a negative edge ("High" to-"Low" transition). When IEDG = 1, trigger takes place on a positive edge ("Low"-to-"High" transition).

- Bit 2 ETOI (Enable Timer Overflow Interrupt); When set, this bit enables TOF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 3 EOCI (Enable Output Compare Interrupt); When set, this bit enables OCF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 4 EICI (Enable Input Capture Interrupt); When set, this bit enables ICF interrupt to generate the interrupt request (IRQ2). When cleared, the interrupt is inhibited.
- Bit 5 TOF (Timer Over Flow Flag); This read-only bit is set at the transition of \$FFFF to \$0000 of the counter. It is cleared by CPU read of TCSR (with TOF set) followed by a CPU read of the counter (\$0009)
- Bit 6 OCF (Output Compare Flag); This read-only bit is set when a match is found in the value between the output compare register and the counter. It is cleared by a read of TCSR (with OCF set) followed by a CPU write to the output compare register (\$000B or \$000C).
- Bit 7 ICF (Input Capture Flag); The read-only bit is set by a proper transition on the input, and is cleared by a read of TCSR (with ICF set) followed by a CPU read of Input Capture Register (\$000D).

Reset will clear each bit of Timer Control and Status Register.

■ SERIAL COMMUNICATION INTERFACE

The HD6303R contains a full-duplex asynchronous Serial Communication Interface (SCI). SCI may select the several kinds of the data rate. It consists of a transmitter and a receiver which operate independently but with the same data format and the same data rate. Both of transmitter and receiver communicate with the CPU via the data bus and with the outside world through Port 2 bit 2, 3 and 4 Description of hardware, software and register is as follows.

● Wake-Up Feature

In typical multiprocessor applications the software protocol will usually have the designated address at the initial byte of the message. The purpose of Wake-Up feature is to have the non-selected MPU neglect the remainder of the message. Thus the non-selected MPU can inhibit the all further interrupt process until the next message begins

Wake-Up feature is re-enabled by a ten consecutive "1"s which indicates an idle transmit line. Therefore software protocol must put an idle period between the messages and must prevent it within the message.

With this hardware feature, the non-selected MPU is reenabled (or "waked-up") by the next message.

Programmable Options

The HD6303R has the following programmable features.

- · data format; standard mark/space (NRZ)
- · clock source, external or internal
- baud rate; one of 4 rates per given E clock frequency or 1/8 of external clock
- · wake-up feature, enabled or disabled
- interrupt requests; enabled or masked individually for transmitter and receiver
- clock output; internal clock enabled or disabled to Port
 2 bit 2
- •Port 2 (bits 3, 4), dedicated or not dedicated to serial I/O individually

Serial Communication Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 19. The registers include:


- · an 8-bit control/status register
- · a 4-bit rate/mode control register (write-only)
- · an 8-bit read-only receive data register
- · an 8-bit write-only transmit data register

Besides these 4 registers, Serial I/O utilizes Port 2 bit 3 (input) and bit 4 (output). Port 2 bit 2 can be used when an option is selected for the internal-clock-out or the external-clock-in.

• Transmit/Receive Control Status Register (TRCSR)

TRCS Register consists of 8 bits which all may be read while only bits 0 to 4 may be written. The register is initialized to \$20 on RES. The bits of the TRCS Register are explained below.

Transmit / Receive Control Status Register



- Bit 0 WU (Wake Up); Set by software and cleared by hardware on receipt of ten consecutive "1"s. While this bit is "1", RDRF and ORFE flags are not set even if data are received or errors are detected. Therefore received data are ignored. It should be noted that RE flag must have already been set in advance of WU flag's set.
- Bit 1 TE (Transmit Enable); This bit enables transmitter. When this bit is set, bit 4 of Port 2 DDR is also forced to be set. It remains set even if TE is cleared. Preamble of ten consecutive "1"s is transmitted just after this bit is set, and then transmitter becomes ready to send data. If this bit is cleared, the transmitter is disabled and serial I/O affects nothing on Port 2 bit 4.
- Bit 2 TIE (Transmit Interrupt Enable); When this bit is set, TDRE (bit 5) causes an IRQ2 interrupt. When cleared, TDRE interrupt is masked.
- Bit 3 RE (Receive Enable); When set, Port 2 bit 3 can be used as an input of receive regardless of DDR value for this bit When cleared, the receiver is disabled.
- Bit 4 RIE (Receive Interrupt Enable); When this bit is set, RDRF (bit 7) or ORFE (bit 6) cause an TRQ2 interrupt. When cleared, this interrupt is masked.

- Bit 5 TDRE (Transmit Data Register Empty); When the data is transferred from the Transmit Data Register to Output Shift Register, this bit is set by hardware. The bit is cleared by reading the status register followed by writing the next new data into the Transmit Data Register. TDRE is initialized to 1 by RES.
- Bit 6 ORFE (Over Run Framing Error); When overrun or framing error occurs (receive only), this bit is set by hardware. Over Run Error occurs if the attempt is made to transfer the new byte to the receive data register while the RDRF is "1". Framing Error occurs when the bit counter is not synchronized with the boundary of the byte in the re-

ceiving bit stream. When Framing Error is detected, RDRF is not set. Therefore Framing Error can be distinguished from Overrun Error. That is, if ORFE is "1" and RDRF is "1", Overrun Error is detected. Otherwise Framing Error occurs. The bit is cleared by reading the status register followed by reading the receive data register, or by RES.

Bit 7 RDRF (Receive Data Register Full); This bit is set by hardware when the data is transferred from the receive shift register to the receive data register. It is cleared by reading the status register followed by reading the receive data register, or by RES.




Table 5 SCI Bit Times and Transfer Rates

		XTAL	2 4576 MHz	4 0 MHz	4 9152MHz
SS1	SS0	E	614 4 kHz	1 0 MHz	1 2288MHz
0	0	E - 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800Baud
0	1	E - 128	208µs/4,800 Baud	128 μs/7812.5 Baud	104 2µs/ 9,600Baud
1	0	E - 1024	1 67ms/600 Baud	1 024ms/976.6 Baud	833 3µs/ 1,200Baud
1	1	E - 4096	6 67ms/150 Baud	4 096ms/244 1 Baud	3 333ms/ 300Baud

Table 6 SCI Format and Clock Source Control

CC1	CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0	0	-	-	_	_	-
0	1	NRZ	Internal	Not Used ***	••	••
1	0	NRZ	Internal	Output*	••	••
1	1	NRZ	External	Input	••	••

- * Clock output is available regardless of values for bits RE and TE
- ** Bit 3 is used for serial input if RE = "1" in TRCS
- Bit 4 is used for serial output if TE = "1" in TRCS
- *** This pin can be used as I/O port

• Transfer Rate/Mode Control Register (RMCR)

The register controls the following serial I/O functions

- *Bauds rate *data format *clock source
- ·Port 2 bit 2 feature

It is 4-bit write-only register, cleared by RES. The 4 bits are considered as a pair of 2-bit fields. The lower 2 bits control the bit rate of internal clock while the upper 2 bits control the format and the clock select logic.

Bit 0 SS0) Bit 1 SS1

Speed Select

These bits select the Baud rate for the internal clock. The rates selectable are function of E clock frequency of the CPU. Table 5 lists the available Baud Rates.

Bit 2 CC0) Bit 3 CC1

Clock Control/Format Select

They control the data format and the clock select logic Table 6 defines the bit field

• Internally Generated Clock

If the user wish to use externally an internal clock of the serial I/O, the following requirements should be noted

- •CC1, CC0 must be set to "10"
- The maximum clock rate must be E/16.
- . The clock rate is equal to the bit rate
- . The values of RE and TE have no effect

Externally Generated Clock

If the user wish to supply an external clock to the Serial I/O, the following requirements should be noted

- The CC1, CC0 must be set to "11" (See Table 6).
- The external clock must be set to 8 times of the desired baud rate
- The maximum external clock frequency is E/2 clock

Serial Operations

The serial I/O hardware must be initialized by the software before operation. The sequence will be normally as follows

- •Writing the desired operation control bits of the Rate and Mode Control Register
- *Writing the desired operation control bits of the TRCS register

If Port 2 bit 3, 4 are used for serial I/O, TE, RE bits may be kept set When TE, RE bit are cleared during SCI operation, and subsequently set again, it should be noted that TE, RE must be kept "0" for at least one bit time of the current baud rate. If TE, RE are set again within one bit time, there may be the case where the initializing of internal function for transmitter and receiver does not take place correctly.

• Transmit Operation

Data transmission is enabled by the TE bit in the TRCS

register. When set, the output of the transmit shift register is connected with Port 2 bit 4 which is unconditionally configured as an output.

After RES, the user should initialize both the RMC register and the TRCS register for desired operation. Setting the TE bit causes a transmission of ten-bit pleamble of "1"'s Following the pleamble, internal synchronization is established and the transmitter is leady to operate. Then either of the following states (NISIS).

- If the transmit data register is empty (TDRE = 1), the consecutive "1"s are transmitted indicating an idle states
- (2) If the data has been loaded into the Transmit Data Register (TDRE = 0), it is transferred to the output shift register and data transmission begins.

During the data transfer, the start bit ("0") is first transferred. Next the 8-bit data (beginning at bit 0) and finally the stop bit ("1"). When the contents of the Transmit Data Register is transferred to the output shift register, the hardware sets the TDRE flag bit. If the CPU fails to respond to the flag within the proper time, TDRE is kept set and then a continuous string of 1's is sent until the data is supplied to the data register.

Receive Operation


The receive operation is enabled by the RE bit. The serial input is connected with Port 2 bit 3. The receiver operation is determined by the contents of the TRCS and RMC register. The received bit stream is synchronized by the first "0" (start bit). During 10-bit time, the data is strobed approximately at the center of each bit. If the tenth bit is not "1" (stop bit), the system assumes a framing error and the ORFE is set.

If the tenth bit is "1", the data is transferred to the receive data register, and the RDRF flag is set. If the tenth bit of the next data is received and still RDRF is preserved set, then ORFE is set indicating that an overrun error has occurred

After the CPU read of the status register as a response to RDRF flag or ORFE flag, followed by the CPU read of the receive data register, RDRF or ORFE will be cleared.

■ RAM CONTROL REGISTER

The register assigned to the address \$0014 gives a status information about standby RAM



Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used.

Bit 3 Not used.

Bit 4 Not used.

Bit 5 Not used.

Bit 6 RAM Enable (RAME).

Using this control bit, the user can disable the RAM RAM Enable bit is set on the positive edge of RES and RAM is enabled. The program can write "1" or "0" If RAME is cleared, the RAM address becomes external address and the CPU may read the data from the outside memory.

Bit 7 Standby Power Bit (STBY PWR)

This bit can be read or written by the user program. It is cleared when the V_{CC} voltage is removed. Normally this bit is set by the program before going into stand-by mode When the CPU recovers from stand-by mode, this bit should be checked. If it is "1", the data of the RAM is retained during stand-by and it is valid.

GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6303R has an upward object code compatible with the HD6801 to utilize all instruction sets of the HMCS6800. The execution time of the key instruction is reduced to increase the system through-put. In addition, the bit operation instruction, the exchange instruction between the index and the accumulator, the sleep instruction are added. This section describes

- * CPU programming model (See Fig. 20)
- · Addressing modes
- Accumulator and memory manipulation instructions (See Table 7)
- · New instructions
- •Index register and stack manipulation instructions (See Table 8)
- Jump and branch instructions (See Table 9)
- Condition code register manipulation instructions (See Table 10)
- · Op-code map (See Table 11)
- · Cycle-by-cycle operation (See Table 12)

CPU Programming Model

The programming model for the HD6303R is shown in Figure 20. The double accumulator is physically the same as the accumulator A concatenated with the accumulator B, so that the contents of A and B is changed with executing operation of an accumulator D.




Figure 20 CPU Programming Model

CPU Addressing Modes

The HD6303R has seven address modes which depend on both of the instruction type and the code. The address mode for

every instruction is shown along with execution time given in terms of machine cycles (Table 7 to 11). When the clock frequency is 4 MHz, the machine cycle will be microseconds. Accumulator (ACCX) Addressing

Only the accumulator (A or B) is addressed. Either accumulator A or B is specified by one-byte instructions.

Immediate Addressing

In this mode, the operand is stored in the second byte of the instruction except that the operand in LDS and LDX, etc are stored in the second and the third byte. These are two or three-byte instructions.

Direct Addressing

In this mode, the second byte of instruction indicates the address where the operand is stored. Direct addressing allows the user to directly address the lowest 256 bytes in the machine; locations zero through 255. Improved execution times are achieved by storing data in these locations. For system configuration, it is recommended that these locations should be RAM and be utilized preferably for user's data realm. These are two-byte instructions except the AIM, OIM, EIM and TIM which have three-byte.

Extended Addressing

In this mode, the second byte indicates the upper 8 bit addresses where the operand is stored, while the third byte indicates the lower 8 bits. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the Index Register. For each of AIM, OIM, EIM and TIM instructions, the contents of the third byte are added to the lower 8 bits in the Index Register. In addition, the resulting "carry" is added to the upper 8 bits in the Index Register. The result is used for addressing memory. Because the modified address is held in the Temporary Address Register, there is no change to the Index Register. These are two-byte instructions but AIM, OIM, EIM, TIM have three-byte.

Implied Addressing

In this mode, the instruction itself gives the address; stack pointer, index register, etc. These are 1-byte instructions.

Relative Addressing

In this mode, the contents of the second byte is added to the lower 8 bits in the program counter. The resulting carry or borrow is added to the upper 8 bits. This helps the user to address the data within a range of -126 to +129 bytes of the current execution instruction. These are two-byte instructions.



Table 7 Accumulator, Memory Manipulation Instructions

							Add	iress	ng I	Mod	les							C			on (liste		•
Operations	Mnemonic	IMI	MEI	D	DIF	REC	Т	IN	DE	x	EX	TEN	ID	IME	LIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	~	*	ОР	~	*	OP	~	*	OP	~	#	OP	~	#	Antimotic Operation	н	1	N	z	v	С
Add	ADDA	88	2	2	98	3	2	AB	4	2	88	4	3				A + M→ A	:	•	1	:	:	:
	ADDB	CB	2	2	DB	3	2	EB	4	2	FB	4	3				B + M → B	1	•	;	:	:	;
Add Double	ADDD	C3	3	3	D3	4	2	E3	5	2	F3	5	3				A B+M M+1 → A B	•	•	1	:	:	1
Add Accumulators	ABA				T									18	1	1	A + B → A	:	•	1	:	:	:
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3				A + M + C → A	;	•	;	:	:	:
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B + M + C → B	:	•	:	:	:	:
AND	ANDA	84	2	2	94	3	2	A4	4	2	84	4	3				A·M → A	•	•	:	:	R	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B·M → B	•	•	:	1	R	•
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B 5	4	3				A·M	•	•	:	:	R	•
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3				В∙М	•	•	1	1	R	•
Clear	CLR		Г				Г	6F	5	2	7F	5	3				00 → M	•	•	R	s	R	R
	CLRA		Г			Г			Γ					4F	1	1	00 → A	•	•	R	S	R	R
	CLRB	Π	Γ						Γ					5F	1	1	00 → B	•	•	R	s	R	R
Compare	CMPA	81	2	2	91	3	2	A1	4	2	В1	4	3				A - M	•	•	:	:	1	1
	СМРВ	C1	2	2	DI	3	2	E1	4	2	F1	4	3				B - M	•	•	:	1	1	:
Compare Accumulators	CEA													11	1	1	A - B	•	•	1	:	:	:
Complement, 1's	СОМ							63	6	2	73	6	3				M→M	•	•	1	1	R	S
	COMA	1				Г								43	1	1	Ā → A	•	•	:	1	R	S
	СОМВ													53	1	1	B → B	•	•	:	1	R	s
Complement, 2's	NEG							60	6	2	70	6	3				00 - M → M	•	•	:	1	1	2
(Negate)	NEGA	I				Г								40	1	1	00 - A → A	•	•	:	1	(1)	(2)
	NEGB			Г		Г							Γ	50	1	1	00 - B → B	•	•	:	1	(1)	(2)
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD characters into BCD format	•	•	:	1	:	3
Decrement	DEC					Г	Г	6A	6	2	7A	6	3				M - 1 → M	•	•	:	:	(1)	•
	DECA										Г		Γ	4A	1	1	A - 1 → A	•	•	:	:	0	•
	DECB												Г	5A	1	1	B - 1 → B	•	•	:	:	(4)	•
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	88	4	3	1		Г	A ⊕ M → A	•	•	:	1	R	•
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3				B ⊕ M→ B	•	•	1	1	R	•
Increment	INC						Ī	6C	6	2	7C	6	3				M + 1 → M	•	•	1	:	3	•
	INCA	1											Γ	4C	1	1	A + 1 → A	•	•	1	1	(3)	•
	INCB							1					1	5C	1	1	B + 1 → B	•	•	:	:	(3)	•
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3		1		M → A	•	•	:	1	R	•
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3				M → B	•	•	1	1	R	•
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3				M + 1 → B, M → A	•	•	:	:	R	•
Multiply Unsigned	MUL	I	Γ			Γ						Γ		3D	7	1	A×B→A B	•	•	•	•	•	0
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3				A + M → A	•	•	1	1	R	•
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3			1	B + M → B	•	•	1	1	R	•
Push Data	PSHA	1	T		T	1	T	1	T		1	1	1	36	4	1	A → Msp, SP – 1 → SP	•	•	•	•	•	•
	PSHB		Γ		Γ	Г	T	Г				1	Γ	37	4	1	B → Msp, SP ~ 1 → SP	•	•	•	•	•	•
Pull Deta	PULA	I				Γ	Γ		Г		Γ		Г	32	3	1	SP + 1 → SP, Msp → A	•	•	•	•	•	•
	PULB	I	Γ			1	Γ		Г	Г			Γ	33	3	1	SP + 1 → SP, Msp + B	•	•	•	•	•	•
Rotate Left	ROL	T	Γ			Г	Γ	69	6	2	79	6	3		T		¥	•	•	1	1	(1)	1
	ROLA	1	1			\vdash	Τ		1	Т	T		Γ	49	1	1	<u> </u>	•	•	1	1	(1)	1
	ROLB	1	1	1	t	1	t	1	1	1	1	1	1	59	1	1	8 6 57 50	-	•	1	1	0	1
Rotate Right	ROR	1	1	1	t	1	t	66	6	2	76	6	3		Ė	1	M,	•	•	1	1	0	1
	RORA	†	1	1			T	1	Ť	Ť	T-	+	† -	46	1	1	/ - CIIIIIII 	•	•	1	1	0	1
	RORB	+	1	+-	 	 -	+-	†	+	+	+	+	+-	56	1	1	в J С 67 60	•	•	1	1	8	1

Note) Condition Code Register will be explained in Note of Table 10

(to be continued)

Table 7 Accumulator, Memory Manipulation Instructions

		L					Add	iressi	ng f	Mod	es							C			on (•
Operations	Mnemonic	IMI	MEI	D	DIF	EC	T	IN	DE)	<	EX.	TEN	D	IM	PLIE	ED	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	~	*	OP	~	*	OP	~	*	OP	~	*	OP	~	*		н	•	N	z	v	¢
Shift Left	ASL		Т	Γ				68	6	2	78	6	3			Γ	M	•	•	:	:	6	1
Arithmetic	ASLA	1	T				Г							48	1	1	A D-0111111-0	•	•	1	1	•	1
	ASLB						Γ							58	1	1	B C 67 60	•	•	1	:	(6)	1
Double Shift Left, Arithmetic	ASLD													05	1	,	C-A7 A0 87 80-0	•	•	:	:	•	1
Shift Right	ASR	1	T	Γ				67	6	2	77	6	3		Г	Τ	M)	•	•	1	1	6	1
Arithmetic	ASRA		Г											47	1	1	\ \ <u>\</u>	•	•	:	:	6	
	ASRB													57	1	1	B) 67 60 C	•	•	1	1	6	
Shift Right	LSR							64	6	2	74	6	3				M ₁	•	•	R	:	6	
Logical	LSRA	I	Ι.				Γ		Γ				Γ	44	1	1]^\0+[;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	•	•	R	:	6	Ī
	LSRB													54	1	1] •) • /	•	•	R	1	6	I
Double Shift Right Logical	LSRD													04	1	1	0 → ACC A/ ACC B → C	•	•	R	1	6	
Store	STAA			Γ	97	3	2	A7	4	2	87	4	3			T	A → M	•	•	1	1	R	Ī
Accumulator	STAB			Γ	D7	3	2	E7	4	2	F7	4	3		Γ	Γ	B → M	•	•	1	1	R	Ī
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3				A → M B → M + 1	•	•	ı	:	R	ľ
Subtract	SUBA	80	2	2	90	3	2	AO	4	2	BO	4	3		1		A - M → A	•	•	1	1	1	Ŀ
	SUBB	8	2	2	DO	3	2	EO	4	2	FO	4	3				B - M → B	•	•	:	1	:	L
Double Subtract	SUBD	83	3	3	93	4	2	A3	5	2	B 3	5	3				A B-M M+1 → A B	•	•	:	1	1	I
Subtract Accumulators	SBA													10	1	1	A - B → A	•	•	:	1	;	I
Subtract	SBCA	82	2	2	92	3	2	A2	4	2	B 2	4	3		L	L	A - M - C → A	•	•	1	1:	1	L
With Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3		L	1	B - M - C → B	•		1:	1:	13	1
Trensfer	TAB	1	_	_		L	L	_	L	L	1	L	L	16	1	11	A → B	•	•	1	1	R	ľ
Accumulators	TBA	1_	1	L	L_	_	L	_	_	1	_	1	L	17	1	11	B → A		•	1	1	R	1
Test Zero or	TST		1	1	_	_	L	6D	4	2	70	4	3	_	1_	\perp	M - 00		•	1:	1:	R	1
Minus	TSTA	1	_	L	_	_	L	L		L	_	L	L	4D	1	1	A - 00	•		1:	+-	R	1
	TSTB	\perp	1	L	L	L	L	<u> </u>		L	L	L	L	5D	1	1	B - 00		•	1:	1	R	1
And Immediate	AIM		L	L	71	6	3	61	7	3		L	L			L	M IMM→M	•	•	:	1	R	I
OR immediate	OIM	<u> </u>			72	6	3	62	7	3							M+IMM→M	•	•	1	1	R	I
EOR Immediate	EIM		L		75	6	3	65	7	3		Γ	Γ			Γ	M⊕IMM→M	•	•	:	1:	R	Ī
Test Immediate	TIM	Ţ	Τ	Γ	78	4	3	6B	5	3	T	T	Τ	T	Τ	Τ	M IMM			1:	1:	R	1

Note) Condition Code Register will be explained in Note of Table 10

New Instructions

In addition to the HD6801 Instruction Set, the HD6303R has the following new instructions:

 $AIM - \cdots (M) \cdot (IMM) \rightarrow (M)$

Evaluates the AND of the immediate data and the memory, places the result in the memory.

 $OIM-\cdots(M)+(IMM)\rightarrow (M)$

Evaluates the OR of the immediate data and the memory, places the result in the memory.

 $EIM----(M) \oplus (IMM) \rightarrow (M)$

Evaluates the EOR of the immediate data and the memory, places the result in the memory.

TIM----(M) • (IMM)

Evaluates the AND of the immediate data and the memory, changes the flag of associated condition code register

Each instruction has three bytes; the first is op-code, the second is immediate data, the third is address modifier.

 $XGDX--(ACCD) \leftrightarrow (IX)$

Exchanges the contents of accumulator and the index register.

SLP----The MPU is brought to the sleep mode. For sleep mode, see the "sleep mode" section.

Table 8 Index Register, Stack Manipulation Instructions

							Ad	dress	ing	Mod	des						Boolean/	С		ditio Regi			•
Pointer Operations	Mnemonic	IM	ME	5	DII	REC	T	IN	DE	×	EX	TEN	ID	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		н	1	2	z	٧	C
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	вс	5	3				X-M M+1	•	•	1	1	1	:
Decrement Index Reg	DEX					1						1		09	1	1	X – 1 → X	•	•	•	1	•	•
Decrement Stack Pntr	DES											Π		34	1	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX											Γ		08	1	1	X + 1 → X	•	•	•	1	•	•
Increment Stack Potr	INS													31	1	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	(1	R	•
Loed Stack Potr	LDS	8E	3	3	9E	4	2	AE	5	2	BE	5	3				M → SPH. (M+1) → SPL	•	•	0	1	R	•
Store Index Reg	STX		I		DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	0	:	R	•
Store Stack Potr	STS				9F	4	2	AF	5	2	BF	5	3				SPH → M, SPL → (M+1)	•	•	0	:	R	•
Index Reg → Stack Pntr	TXS					Π			Г			T -		35	1	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX													30	1	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX													3A	1	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX	T				Γ	Γ							3C	5	1	X _L → M _{ep} , SP - 1 → SP	•	•	•	•	•	•
				1		1	l		l		1	l	İ		l	i	X _H → M _{sp} , SP - 1 → SP			l	l		l
Pull Data	PULX						Γ					1		38	4	1	SP + 1 → SP, M _{SP} → X _H	•	•	•	•	•	•
						1	1.			1		1	1		l	l	SP + 1 → SP, Map → XL		١.		1		
Exchange	XGDX	T				Γ	Г	T				Π		18	2	1	ACCD↔IX	•	•	•	•		

Note) Condition Code Register will be explained in Note of Table 10.

Table 9 Jump, Branch Instruction

							Ad	dres	ing	Мо	des							9			on (je
Operations	Mnemonic	REL	.ATI	VE	DII	REC	T	IN	DE	x	EX.	TEN	D	IMP	LIE	D	Branch Test	5	4	3	2	1	C
		OP	~	#	OP	~	*	OP	~	#	OP	~	#	OP	~	*		н	1	N	Z	٧	ŀ
Branch Always	BRA	20	3	2													None	•	•	•	•	•	T٠
Branch Never	BRN	21	3	2									Γ				None	•	•	•	•	•	T
Branch If Carry Clear	BCC	24	3	2												-	C = 0	•	•	•	•	•	T
Branch If Carry Set	BCS	25	3	2	1	† · -	1		-		1	1	t	1	† -	T-	C = 1	•	•	•	•	•	t
Branch If = Zero	BEQ	27	3	2								1-			_		Z = 1	•	•	•	•	•	1
Branch If > Zero	BGE	2C	3	2						1		-	1				N ⊕ V = 0	•	•	•	•	•	T
Branch If > Zero	BGT	2E	3	2		T	1			ļ		1 -	1		ţ -		Z + (N @ V) = 0	•	•	•	•	•	T
Branch If Higher	вні	22	3	2		T	1					Τ-	† -	T	1	T	C + Z = 0	•	•	•	•	•	t
Branch If < Zero	BLE	2F	3	2	1	T -	1 -		_								Z + (N () V) = 1	•	•	•	•	•	Ť
Branch If Lower Or Same	BLS	23	3	2		-	-							-			C+Z+1	•	•	•	•	•	ļ
Branch If < Zero	BLT	2D	3	2			-			1			† -	1 -	1 -	-	N ⊕ V = 1	•	•	•	•	•	t
Branch If Minus	BMI	28	3	2	1		†	\vdash		\vdash			1	-		_	N = 1	•	•	•	•	•	t,
Brench If Not Equal Zero	BNE	26	3	2				1							-		z - 0	•	•	•	•	•	Ţ.
Branch If Overflow Clear	BVC	28	3	2	Γ								Γ				v-0	•	•	•	•	•	T.
Branch If Overflow Set	BVS	29	3	2	1		1		-			1	1		1		V = 1	•	•	•	•	•	t
Branch If Plus	BPL	2A	3	2		T	1										N = 0	•	•	•	•	•	T
Branch To Subroutine	BSR	80	5	2			T			T								•	•	•	•	•	T
Jump	JMP	t^-	-	-	1	†-	1	6E	3	2	7E	3	3	1				•	•	•	•	•	t.
Jump To Subroutine	JSR	1	T		9D	5	2	AD	5	2	BD	6	3			_	1	•	•	•	•	•	t
No Operation	NOP					Г	Γ						Ī	01	1	1	Advances Prog Cntr Only	•	•	•	•	•	ļ
Return From Interrupt	RTI	T					T	T		Г				3B	10	1		1.	_	- (D	_	_
Return From Subroutine	RTS		Γ	Γ	1	Γ	Γ			Γ		Γ		39	5	,	1	•	•	•	•	•	I
Software Interrupt	SWI	1		1	1	1	T	†	1	1	-	1	T	3F	12	1	1	•	s	•	•	•	Ť
Wait for Interrupt*	WAI	1							Г			1		3E	9	1	1	•	0	•	•	•	Ť٠
Sleep	SLP	1	1	1	†	1	1	 	\vdash	1	1-	t	\vdash	1A	4	1		1.	•	•	•	•	t

Note) *WAI puts R/W high, Address Bus goes to FFFF; Data Bus goes to the three state Condition Code Register will be explained in Note of Table 10



67

Table 10 Condition Code Register Manipulation Instructions

		Addre	ssingf	Aodes		C	ondit	on C	ode l	Regist	er
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	-			н	1	N	2	V	С
Clear Carry	CLC	ОС	1	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	1	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	R	
Set Carry	SEC	00	1	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	1	1	1 → 1	•	S	•	•	•	•
Set Overflow	SEV	08	1	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	1	1	A→ CCR			_ (<u> </u>		
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•	•

[NOTE 1] Condition Code Register Notes (Bit set if test is true and cleared otherwise)

- (Bit V) Test Result = 10000000?
- Test Result \$ 000000007 (Bit C)
- Test BCD Character of high-order byte greater than 9? (Not cleared if previously set) (Bit C) 3
- Test Operand = 10000000 prior to execution? (Rit V)
- Test Operand = 01111111 prior to execution? (Rit V) Test Set equal to N⊕C=1 after the execution of instructions
- (Bit V) Test Result less than zero? (Bit 15=1) (Rit N)
- (All Bit) Load Condition Code Register from Stack
- Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait (Bit I)
- state (All Bit) Set according to the contents of Accumulator A (10)
- Result of Multiplication Bit 7=1 of ACCB? (Bit C)

[NOTE 2] CLI instruction and interrupt

LLI instruction and interrupt if interrupt is requested (\overline{IRQ}_1 = "0" or \overline{IRQ}_2 = "0"), and then CLI instruction is executed, the CPU responds as follows

- The next instruction of CLI is one-machine cycle instruction Subsequent two instructions are executed before the interrupt is responded.
- That is, the next and the next of the next instruction are executed.
- The next instruction of CLI is two-machine cycle (or more) instruction.
 Only the next instruction is executed and then the CPU jump to the interrupt routine
 Even if TAP instruction is used, instead of CLI, the same thing occurs.

Table 11 OP-Code Map

OF						ACC	ACC		EXT		ACCA	or SP			ACCE	or X		
COD	E					A	В	IND	DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1
<u>_</u>	11	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	7
ro 🖯	\	0	1	2	3	4	5	6	7	8	9	A	8	С	D	Ε	F	٦
0000	0		SBA	BRA	TSX		N	EG					S	UB				Ι
1000	1	NOP	CBA	BRN	INS			A	IM				CI	MP				1
010	2			BHI	PULA			0	IM				S	BC				
0011	3			BLS	PULB		C	MC			SU	BD			AD	DD		
0100	4	LSRD		BCC	DES		L	SR					Al	ND				
0101	5	ASLD		BCS	TXS			E	M				В	IT				
0110	6	TAP	TAB	BNE	PSHA		R	OR					L(DA				1
0111	7	TPA	TBA	BEQ	PSHB		A	SR				STA				STA		
1000	8	INX	XGDX	BVC	PULX		A	SL					E	OR				
1001	9	DEX	DAA	BVS	RTS		R	OL					A	DC				
1010	A	CLV	SLP	BPL	ABX		D	EC					0	RA				
1011	8	SEV	ABA	BMI	RTI			T	IM				Al	סס				
1100	С	CLC		BGE	PSHX		11	NC .			C	PX			L	D		
1101	٥	SEC		BLT	MUL		. 7	ST		BSR		JSR				STD		
1110	E	CLI		BGT	WAI			JI	MP		LI	os			L	X		
1111	F	SEI		BLE	SWI		C	LR		_		STS				ŞTX		
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	

UNDEFINED OF CODE

* Only for instructions of AIM, OIM, EIM, TIM

• Instruction Execution Cycles

In the HMCS6800 series, the execution cycle of each instruction is the number of cycles between the start of the current instruction fetch and just before the start of the subsequent instruction fetch.

The HD6303R uses a mechanism of the pipeline control for the instruction fetch and the subsequent instruction fetch is performed during the current instruction being executed.

Therefore, the method to count instruction cycles used in the HMCS6800 series cannot be applied to the instruction cycles such as MULT, PULL, DAA and XGDX in the HD6303R.

Table 12 provides the information about the relationship among each data on the Address Bus, Data Bus, and R/W status in cycle-by-cycle basis during the execution of each instruction.

Table 12 Cycle-by-Cycle Operation

	s Mode &	Cycles	Cycle	Address Bus	R/W	Data Bus
Instr	uctions		#		لـــــــــــــــــــــــــــــــــــــ	
MMEDIA	TE					
ADC	ADD	1	1	Op Code Address+1	1	Operand Data
AND	BIT		2	Op Code Address + 2	1 1	Next Op Code
CMP	EOR	2				
LDA	ORA					
SBC	SUB					
ADDD	CPX	<u> </u>	1	Op Code Address + 1	1	Operand Data (MSB)
LDD	LDS	3	2	Op Code Address+2	1 1	Operand Data (LSB)
LDX	SUBD		3	Op Code Address+3	1	Next Op Code
DIRECT						
ADC	ADD		1	On Code Address I 1	1 1	Add of Od (I CR)
AND	BIT		2	Op Code Address + 1 Address of Operand	1 1	Address of Operand (LSB) Operand Data
CMP	EOR	3	3	Op Code Address+2	1 1	• * *
		3	3	Op Code Address+2	1 '	Next Op Code
LDA	ORA					
SBC	SUB					
STA		1 0	1	Op Code Address + 1	1	Destination Address
		3	2	Destination Address	0	Accumulator Data
		+	3	Op Code Address + 2	1	Next Op Code
ADDD	CPX	1	1	Op Code Address + 1	1	Address of Operand (LSB)
LDD	LDS	4	2	Address of Operand	1	Operand Data (MSB)
LDX	SUBD		3	Address of Operand+1	1	Operand Data (LSB)
	<u></u> <u></u>		4	Op Code Address + 2	1 1	Next Op Code
STD	STS		1	Op Code Address + 1	1	Destination Address (LSB)
STX		4	2	Destination Address	0	Register Data (MSB)
			3	Destination Address + 1	0	Register Data (LSB)
		1	4	Op Code Address + 2	1	Next Op Code
JSR			1	Op Code Address + 1	1	Jump Address (LSB)
			2	FFFF	1 1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
			4	Stack Pointer – 1	0	Return Address (MSB)
		1	5	Jump Address	1	First Subroutine Op Code
TIM			1	Op Code Address + 1	1 1	Immediate Data
		4	2	Op Code Address + 2	1	Address of Operand (LSB)
		-	3	Address of Operand	1	Operand Data
			4	Op Code Address+3	1	Next Op Code
AIM	EIM	1	1	Op Code Address + 1	1	Immediate Data
OIM			2	Op Code Address+2	1 1	Address of Operand (LSB)
		6	3	Address of Operand	1	Operand Data
		0	4	FFFF	1	Restart Address (LSB)
		1	5	Address of Operand	0	New Operand Data
			6	Op Code Address+3	1	Next Op Code



Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle	Address Bus	R/W	Data Bus
INDEXED		L			
JMP		1	Op Code Address + 1	T 1	Offset
JIVII	3	2	FFFF	1	Restart Address (LSB)
	٦	3	Jump Address	1	First Op Code of Jump Routine
ADC ADD		1	Op Code Address + 1	1	Offset
AND BIT		2	FFFF	1	Restart Address (LSB)
CMP EOR		3	IX + Offset	1	Operand Data
LDA ORA	4	4	Op Code Address + 2	1	Next Op Corde
SBC SUB		7	Op code Address 1 2	' '	Next op code
TST					
STA		1 -	Op Code Address + 1	1 1	Offset
• • • • • • • • • • • • • • • • • • • •		2	FFFF	1	Restart Address (LSB)
	4	3	IX + Offset	o	Accumulator Data
		4	Op Code Address + 2	1	Next Op Code
ADDD		1	Op Code Address+1	1	Offset
CPX LDD		2	FFFF	1	Restart Address (LSB)
LDS LDX	5	3	IX + Offset	1	Operand Data (MSB)
SUBD	_	4	IX + Offset + 1	1	Operand Data (LSB)
		5	Op Code Address+2	1	Next Op Code
STD STS	1	1	Op Code Address + 1	1	Offset
STX		2	FFFF	1	Restart Address (LSB)
	5	3	IX + Offset	0	Register Data (MSB)
		4	IX + Offset + 1	0	Register Data (LSB)
		5	Op Code Address+2	1	Next Op Code
JSR		1	Op Code Address+1	1 1	Offset
		2	FFFF	1	Restart Address (LSB)
	5	3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
		5	IX+Offset	1	First Subroutine Op Code
ASL ASR		1	Op Code Address + 1	1	Offset
COM DEC		2	FFFF	1	Restart Address (LSB)
INC LSR	6	3	IX+Offset	1	Operand Data
NEG ROL	0	4	FFFF	1	Restart Address (LSB)
ROR		5	IX+Offset	0	New Operand Data
		6	Op Code Address + 2	1	Next Op Code
TIM		1	Op Code Address + 1	1	Immediate Data
		2	Op Code Address+2	1	Offset
	5	3	FFFF	1	Restart Address (LSB)
		4	IX+Offset	1	Operand Data
		5	Op Code Address+3	1_1_	Next Op Code
CLR		1	Op Code Address + 1	1	Offset
		2	FFFF	1	Restart Address (LSB)
	5	3	IX+Offset	1	Operand Data
		4	IX+Offset	0	00
		5	Op Code Address+2	1	Next Op Code
AIM EIM		1	Op Code Address + 1	1	Immediate Data
OIM	1	2	Op Code Address + 2	1	Offset
		3	FFFF	1 1	Restart Address (LSB)
	7	4	IX + Offset	1	Operand Data
		5	FFFF	1	Restart Address (LSB)
		6	IX + Offset	0	New Operand Data
		7	Op Code Address + 3	1	Next Op Code

Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R W	Data Bus
XTEND					
JMP		1	Op Code Address+1	1	Jump Address (MSB)
	3	2	Op Code Address + 2	1	Jump Address (LSB)
		3	Jump Address	1	Next Op Code
ADC ADD TST	1	1	Op Code Address + 1	1	Address of Operand (MSE
AND BIT	١.	2	Op Code Address + 2	1	Address of Operand (LSB)
CMP EOR	4	3	Address of Operand	1	Operand Data
LDA ORA SBC SUB		4	Op Code Address+3	1	Next Op Code
STA	†	1	Op Code Address+1	1	Destination Address (MSB
	١.	2	Op Code Address + 2	1	Destination Address (LSB)
	4	3	Destination Address	0	Accumulator Data
		4	Op Code Address+3	1	Next Op Code
ADDD	1	1	Op Code Address + 1	1 1	Address of Operand (MSE
CPX LDD		2	Op Code Address + 2	1	Address of Operand (LSB
LDS LDX	5	3	Address of Operand	1	Operand Data (MSB)
SUBD		4	Address of Operand + 1	1	Operand Data (LSB)
		5	Op Code Address+3	1	Next Op Code
STD STS	†	1	Op Code Address + 1	1	Destination Address (MSE
STX		2	Op Code Address + 2	1	Destination Address (LSB
	5	3	Destination Address	0	Register Data (MSB)
	1	4	Destination Address + 1	0	Register Data (LSB)
		5	Op Code Address+3	1	Next Op Code
JSR	1	1	Op Code Address + 1	1 - 1	Jump Address (MSB)
		2	Op Code Address + 2	1 1	Jump Address (LSB)
	_	3	FFFF	1	Restart Address (LSB)
	6	4	Stack Pointer	0	Return Address (LSB)
		5	Stack Pointer – 1	0	Return Address (MSB)
		6	Jump Address	1	First Subroutine Op Code
ASL ASR	1	1 1	Op Code Address + 1	1	Address of Operand (MSI
COM DEC	İ	2	Op Code Address + 2	1	Address of Operand (LSB
INC LSR	_	3	Address of Operand	1	Operand Data
NEG ROL	6	4	FFFF	1	Restart Address (LSB)
ROR		5	Address of Operand	0	New Operand Data
	1	6	Op Code Address+3	1	Next Op Code
CLR	1	1	Op Code Address + 1	1	Address of Operand (MSI
		2	Op Code Address + 2	1	Address of Operand (LSB
	5	3	Address of Operand	1	Operand Data
		4	Address of Operand	0	00
		5	Op Code Address + 3	1	Next Op Code

Table 12 Cycle-by-Cycle Operation (Continued)

MPLIED		s Mode &	Cycles	Cycle #	Address Bus	R/W	Data Bus
ABA ABX ASL ASLD ASR CBA CLC CLI CLR CLV COM DEC DES DEX INC INS INX LSR 1 LSRD ROL ROR NOP SBA SEC SEI SEV TAB TAP TST TSX TXS DAA XGDX 2 1 Op Code Address + 1 1 Next Op Code 8			-l	<u></u>	L.,		
ASL ASLD ASR CBA CLC CLI CLR CLV COM DEC DES DEX INC INS INX LSR 1 LSRD ROL ROR NOP SBA SEC SEI SEV TAB TAP TBA TPA TST TSX TXS DAA XGDX 2 1 Op Code Address + 1 1 Next Op Code Restart Address (LSB) PULA PULB 3 2 FFFF 1 Next Op Code Restart Address (LSB) PSHA PSHB 1 Op Code Address + 1 1 Next Op Code Restart Address (LSB) PSHA PSHB 1 Op Code Address + 1 1 Next Op Code Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB)			T	1	On Code Address + 1	T 1	Next On Code
ASR CBA CLC CLI CLR CLV COM DEC DES DEX INC INS INX LSR 1 LSRD ROL ROR NOP SBA SEC SEI SEV TAB TAP TBA TPA TST TSX TXS DAA XGDX 2 1 Op Code Address + 1 1 Next Op Code Restart Address (LSB) PULA PULB 3 2 FFFF 1 Next Op Code Restart Address (LSB) PSHA PSHB 1 Op Code Address + 1 1 Next Op Code Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB)					op code Address 1 1	'	Next op code
CLC CLI CLR CLV COM DEC DES DEX INC INS INX LSR INX LSR INX LSR ROR NOP SBA SEC SEI SEV TAB TAP TBA TPA TST TSX TXS DAA VGDX 2 2 1 OP Code Address + 1 1 Next OP Code Restart Address (LSB) PSHA PSHB 1 Op Code Address + 1 1 Next OP Code Restart Address (LSB) 1 Restart Address (LSB) 2 FFFF 1 Restart Address (LSB) 2 FFFF 1 1 Restart Address (LSB) 2 FFFF 1 3 Stack Pointer 0 4							
CLR CLV COM DEC DES DEX INC INS INX LSR INX LSR INX LSR ROR NOP SBA SEC SEI SEV TAB TAP TBA TPA TST TSX TXS DAA VGDX 2 2 2 FFFF 1 Next Op Code Restart Address (LSB) PSHA PSHB 1 Op Code Address + 1 1 Next Op Code Restart Address (LSB) Data from Stack PSHA PSHB 1 Op Code Address + 1 1 Next Op Code FFFF 1 1 Next Op Code Restart Address (LSB) 1 Restart Address (LSB) 2 FFFF 3 Stack Pointer							
COM DEC DES DEX							
DES DEX							
INC							
INX							
LSRD ROL ROR NOP SBA SEC SEI SEV TAB TAP TBA TPA TST TSX TXS DAA XGDX 2 1 Op Code Address + 1 1 Next Op Code Restart Address (LSB) PULA PULB 3 2 FFFF 1 Next Op Code Restart Address (LSB) Stack Pointer + 1 1 Next Op Code Restart Address (LSB) Data from Stack PSHA PSHB 1 Op Code Address + 1 1 Next Op Code Restart Address (LSB) Data from Stack PSHA PSHB 1 Op Code Address + 1 1 Next Op Code Restart Address (LSB) Data from Stack PSHA PSHB 1 Op Code Address + 1 1 Next Op Code Restart Address (LSB) Restart Address			1 ,				
ROR NOP SBA SEC SEI SEV TAB TAP TBA TPA TST TSX TXS DAA XGDX 2 1 Op Code Address + 1 1 Next Op Code Restart Address (LSB) PULA PULB 3 2 FFFF 1 Next Op Code 3 2 FFFF 1 Next Op Code Restart Address (LSB) Stack Pointer + 1 Data from Stack PSHA PSHB 1 Op Code Address + 1 1 Next Op Code 4 2 FFFF 1 Restart Address (LSB) Restart Address (LSB) Stack Pointer 1 Next Op Code Restart Address (LSB) Next Op Code Next Op Cod			'				
SBA SEC SEI SEV TAB TAP TBA TPA TST TSX TXS							
SEI SEV							
TAB			1				
TBA							
TST TSX TXS							
TXS			1				
DAA XGDX 2 1 Op Code Address + 1 1 Next Op Code Restart Address (LSB) PULA PULB 1 Op Code Address + 1 1 Next Op Code Restart Address (LSB) 3 2 FFFF 1 Restart Address (LSB) PSHA PSHB 1 Op Code Address + 1 1 Data from Stack PSHA PSHB 1 Op Code Address + 1 1 Next Op Code 4 2 FFFF 1 Restart Address (LSB) 3 Stack Pointer 0 Accumulator Data		15X	1				
PULA PULB 1 Op Code Address + 1 1 Next Op Code		V05V					
PULA PULB 1 Op Code Address + 1 1 Next Op Code 3 2 FFFF 1 Restart Address (LSB) 3 Stack Pointer + 1 1 Data from Stack PSHA PSHB 1 Op Code Address + 1 1 Next Op Code 4 2 FFFF 1 Restart Address (LSB) 3 Stack Pointer 0 Accumulator Data	DAA	XGDX	2		•	1	•
3 2 FFFF 1 Restart Address (LSB) 3 Stack Pointer + 1 1 Data from Stack			1				
3 Stack Pointer + 1 1 Data from Stack	PULA	PULB					
PSHA PSHB 1 Op Code Address + 1 1 Next Op Code 4 2 FFFF 1 Restart Address (LSB) 3 Stack Pointer 0 Accumulator Data			3				
4 2 FFFF 1 Restart Address (LSB) 3 Stack Pointer 0 Accumulator Data	******		1				
4 3 Stack Pointer 0 Accumulator Data	PSHA	PSHB				1	
3 Stack Pointer 0 Accumulator Data			4			1 1	
4 Op Code Address + 1 1 Next Op Code			'	_		- 1	
			L .				
PULX 1 Op Code Address+1 1 Next Op Code	PULX					1 '	
4 2 FFFF 1 Restart Address (LSB)			4			1	
3 Stack Pointer+1 1 Data from Stack (MSB)			1	-			Data from Stack (MSB)
4 Stack Pointer + 2 1 Data from Stack (LSB)	WATE SAME TOWN						
PSHX 1 Op Code Address+1 1 Next Op Code	PSHX						
2 FFFF 1 Restart Address (LSB)			!	2	FFFF	1	Restart Address (LSB)
5 3 Stack Pointer 0 Index Register (LSB)			5	3	Stack Pointer	0	Index Register (LSB)
4 Stack Pointer – 1 O Index Register (MSB)					Stack Pointer – 1	0	Index Register (MSB)
5 Op Code Address+1 1 Next Op Code					Op Code Address + 1		Next Op Code
RTS 1 Op Code Address+1 1 Next Op Code	RTS			1	Op Code Address + 1	1	Next Op Code
2 FFFF 1 Restart Address (LSB)				2	FFFF	1 1	Restart Address (LSB)
5 3 Stack Pointer + 1 1 Return Address (MSB)			5	3	Stack Pointer + 1	1	Return Address (MSB)
4 Stack Pointer + 2 1 Return Address (LSB)				4	Stack Pointer + 2	1 1	Return Address (LSB)
5 Return Address 1 First Op Code of Return Ro				5	Return Address	1	First Op Code of Return Routine
MUL 1 Op Code Address+1 1 Next Op Code	MUL				Op Code Address + 1	1	Next Op Code
2 FFFF 1 Restart Address (LSB)				2	FFFF	1 1	Restart Address (LSB)
3 FFFF 1 Restart Address (LSB)				3	FFFF	1 1	
7 4 FFFF 1 Restart Address (LSB)			7	4	FFFF	1	Restart Address (LSB)
5 FFFF 1 Restart Address (LSB)				5	FFFF	1	Restart Address (LSB)
6 FFFF 1 Restart Address (LSB)				6	FFFF	1 1	
7 FFFF 1 Restart Address (LSB)				7	FFFF	1 1	

Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode &	Cycles	Cycle	Address Bus	R/W	Data Bus
Instructions	Cycles	#	Address bus	11/44	Data bus
MPLIED					
WAI		1	Op Code Address+1	1	Next Op Code
***	-	2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	Ö	Return Address (LSB)
		4	Stack Pointer – 1	Ö	Return Address (MSB)
	9	5	Stack Pointer – 2	0	Index Register (LSB)
		6	Stack Pointer – 3	Ö	Index Register (MSB)
		7	Stack Pointer – 4	0	Accumulator A
		8	Stack Pointer - 5	0	Accumulator B
	1	9	Stack Pointer – 6	l ő	Conditional Code Register
RTI	+	1	Op Code Address+1	1	Next Op Code
****	1	2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer +1	1 1	Conditional Code Register
		4	Stack Pointer + 2	1 1	Accumulator B
		5	Stack Pointer + 3	l i	Accumulator A
	10	6	Stack Pointer +4	1	Index Register (MSB)
	1	7	Stack Pointer + 5	1 1	Index Register (LSB)
	1	8	Stack Pointer + 6	1 1	Return Address (MSB)
	1	9	Stack Pointer + 7	1 1	Return Address (LSB)
		10	Return Address	1 1	First Op Code of Return Routing
SWI	+	1	Op Code Address+1	+	Next Op Code
3441	[2	FFFF	1 1	Restart Address (LSB)
	1	3	Stack Pointer	o	Return Address (LSB)
	1	4	Stack Pointer – 1	0	Return Address (MSB)
		5	Stack Pointer — 1	0	Index Register (LSB)
]	6	Stack Pointer – 3	0	Index Register (MSB)
	12	7	Stack Pointer – 3	0	Accumulator A
	1	8	Stack Pointer – 5	0	Accumulator B
		9	Stack Pointer – 6	0	Conditional Code Register
	1	10	Vector Address FFFA	1	Address of SWI Routine (MSB)
		11	Vector Address FFFB	1	Address of SWI Routine (LSB)
	1	12	Address of SWI Routine	1	First Op Code of SWI Routine
SLP		1	Op Code Address + 1	+	Next Op Code
JLI	1	2	FFFF	1	Restart Address (LSB)
		1 1	FFFF	'	High Impedance-Non MPX Mo
					Address Bus -MPX Mode
	4	Sleep			Address bus -WIFA WIODE
		3	↓ FFFF		Restart Address (LSB)
		4	Op Code Address + 1		Next Op Code

	ess Mode & tructions	Cycles	Cycle #	Address Bus	R∕W	Data Bus
RELATI	√E					
BCC	BCS		1	Op Code Address+1	1	Branch Offset
BEQ	BGE	3	2	FFFF	1	Restart Address (LSB)
BGT	ВНІ		3	Branch Address -Test="1"		First Op Code of Branch Routine
BLE	BLS		3	Op Code Address + 1 · Test = "0"	'	Next Op Code
BLT	BMT					
BNE	BPL					
BRA	BRN					
BVC	BVS					
BSR			1	Op Code Address + 1	1	Offset
			2	FFFF	1	Restart Address (LSB)
		5	3	Stack Pointer	0	Return Address (LSB)
			4	Stack Pointer - 1	0	Return Address (MSB)
			5	Branch Address	1	First Op Code of Subroutine

Table 12 Cycle-by-Cycle Operation (Continued)

■ LOW POWER CONSUMPTION MODE

The HD6303R has two low power consumption modes; sleep and standby mode.

Sleep Mode

On execution of SLP instruction, the MPU is brought to the sleep mode. In the sleep mode, the CPU stops its operation, but the contents of the registers in the CPU are retained. In this mode, the peripherals of CPU will remain active. So the operations such as transmit and receive of the SCI data and counter may keep in operation. In this mode, the power consumption is reduced to about 1/6 the value of a normal operation.

The escape from this mode can be done by interrupt, RES, STBY. The RES resets the MPU and the STBY brings it into the standby mode (This will be mentioned later). When interrupt is requested to the CPU and accepted, the sleep mode is released, then the CPU is brought in the operation mode and jumps to the interrupt routine. When the CPU has masked the interrupt, after recovering from the sleep mode, the next instruction of SLP starts to execute. However, in such a case that the timer interrupt is inhibited on the timer side, the sleep mode cannot be released due to the absence of the interrupt request to the CPU.




Figure 21 Standby Mode Timing

This sleep mode is available to reduce an average power consumption in the applications of the HD6303R which may not be always running.

Standby Mode

Bringing STBY "Low", the CPU becomes reset and all clocks of the HD6303R become inactive. It goes into the standby mode. This mode remarkably reduces the power consumptions of the HD6303R.

In the standby mode, if the HD6303R is continuously supplied with power, the contents of RAM is retained. The standby mode should escape by the reset start. The following is the typical application of this mode.

First, NMI routine stacks the CPU's internal information and the contents of SP in RAM, disables RAME bit of RAM control register, sets the standby bit, and then goes into the standby mode. If the standby bit keeps set on reset start, it means that the power has been kept during stand-by mode and the contents of RAM is normally guaranteed. The system recovery may be possible by returning SP and bringing into the condition before the standby mode has started. The timing relation for each line in this application is shown in Figure 21.

■ ERROR PROCESSING

When the HD6303R fetches an undefined instruction or fetches an instruction from unusable memory area, it generates the highest priority internal interrupt, that may protect from system upset due to noise or a program error,

Op-Code Error

Fetching an undefined op-code, the HD6303R will stack the CPU register as in the case of a normal interrupt and vector to the TRAP (\$FFEE, \$FFEF), that has a second highest priority (RES is the highest).

Address Error

When an instruction is fetched from other than a resident RAM, or an external memory area, the CPU starts the same interrupt as op-code error. In the case which the instruction is fetched from external memory area and that area is not usable, the address error can not be detected.

The address which cause address error are shown in Table 13.

This feature is applicable only to the instruction fetch, not to normal read/write of data accessing.

Transitions among the active mode, sleep mode, standby mode and reset are shown in Figure 22.

Figures 23, 24 show a system configuration.

The system flow chart of HD6303R is shown in Figure 25.

Table 13 Address Error

Address Error
\$0000 ~ \$001F




Figure 23 HD6303R MPU Multiplexed Mode




Figure 22 Transitions among Active Mode, Standby Mode, Sleep Mode, and Reset




Figure 24 HD6303R MPU Non-Multiplexed Mode





Figure 25 HD6303R System Flow Chart

■ PRECAUTION TO THE BOARD DESIGN OF OSCILLA-TION CIRCUIT

As shown in Fig. 26, there is a case that the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this. Crystal and C_L must be put as near the HD6303R as possible.



Do not use this kind of print board design

Figure 26 Precaution to the boad design of oscillation circuit




Fig. 27 Example of Oscillation Circuits in Board Design

■ PIN CONDITIONS AT SLEEP AND STANDBY STATE

Sleep State

The conditions of power supply pins, clock pins, input pins and E clock pin are the same as those of operation. Refer to Table 14 for the other pin conditions.

Standby State

Only power supply pins and STBY are active. As for the clock pin EXTAL, its input is fixed internally so the MPU is not influenced by the pin conditions. XTAL is in "1" output. All the other pins are in high impedance.

Table 14 Pin Condition in Sleep State

Pin	Mode	Non Multiplexed Mode	Multiplexed Mode
	Function	I/O Port	I/O Port
P ₂₀ ~ P ₂₄	Condition	Keep the condition just before sleep	
Ao /P10 ~	Function	Address Bus (A ₀ ~A ₇)	I/O Port
A7/P17	Condition	Output "1"	Keep the condition just before sleep
A8 ~ A15	Function	Address Bus (A ₈ ~ A ₁₅)	Address Bus (A ₈ ~ A ₁₅)
A8 - A15	Condition	Output "1"	
Do/Ao ~	Function	Data Bus (D ₀ ∼D ₇)	Ē: Address Bus (A₀ ~A₁), E: Data Bus
D7/A7	Condition	High Impedance	E: Output "1", E: High Impedance
- TT	Function	R/W Signal	R/W Signal
R/₩	Condition	Output "1"	
AS		-	Output AS

Table 15 Pin Condition during RESET

Mode Pın	Non-Multiplexed Mode	Multiplexed Mode
$P_{20} \sim P_{24}$	High Impedance	4
Ao/P10 ~ A7/P17	High Impedance	4
A8 ~ A15	High Impedance	American and the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s
Do/Ao ~ D7/A7	High Impedance	E "1" Output E "1" Output ^(Note) (High Impedance)
R/W	"1" Output	
AS	E . "1" Output E · High Impedance	

(Note) In the multiplexed mode, the data bus is set to "1" output state during E = "1" and it causes the conflict with the output of external memory. Following 1 and 2 should be done to avoid the conflict.

- (1) Construct the system that disables the external memory during reset
- (2) Add 4.7 kΩ pull-down resistance to the AS pin to make AS pin "0" level during E = "1". This operation makes the data bus high impedance state.

■ DIFFERENCE BETWEEN HD6303 AND HD6303R

The HD6303R is an upgraded version of the HD6303. The difference between HD6303 and HD6303R is shown in Table 16

Table 16 Difference between HD6303 and HD6303R

Item	HD6303	HD6303R	
Operating Mode	Mode 2 Not defined	Mode 2: Multiplexed Mode (Equivalent to Mode 4)	
Electrical Character- istics	The electrical character- istics of 2MHz version (B version) are not spec- ified.	Some characteristics are improved. The 2MHz version is guaranteed.	
Timer	Has problem in output compare function. (Can be avoided by software.)	The problem is solved.	


■ RECEIVE MARGIN OF THE SCI

Receive margin of the SCI contained in the $HD6303\,R$ is shown in Table 17

Note SCI = Serial Communication Interface

Table 17

	Bit distortion tolerance (t-to) /to	Character distortion tolerance (T-To) /To
HD6303R	±37 5%	+3.75% -2.5%



■ APPLICATION NOTE FOR HIGH SPEED SYSTEM DESIGN USING THE HD6303R

This note describes the solutions of the potential problem caused by noise generation in the system using the HD6303R. The CMOS ICs and LSIs featured by low power consumption

and high noise immunity are generally considered to be enough with simply designed power source and the GND line.

But this does not apply to the applications configured of high speed system or of high speed parts. Such high speed system may have a chance to work incorrectly because of the noise



by the transient current generated during switching. One of example is a system in which the HD6303R directly accesses high speed memory such as the HM6264. The noise generation owing to the over current (Sometimes it may be several hundreds mA for peak level.) during switching may cause data write error

This noise problem may be observed only at the Expanded Mode (Mode 1, 2, 4, 5 and 6) of the HD6303R

Assuming the HD6303R is used as CPU in a system

I. Noise Occurrence

If the HD6303R is connected to high speed RAM, a write error may occur. As shown in Fig. 28, the noise is generated in address bus during write cycle and data is written into an unexpected address from the HD6303R. This phenomenon causes random failures in systems whose data bus load capacitance exceeds the specification value (90 pF max.) and/or the impedance of the GND line is high.




Fig. 28 Noise Occurrence in address bus during write cycle

If the data bus $D_0 \sim D_7$ changes from "FF" to "00", extremely large transient current flows through the GND line. Then the noise is generated on the LSI's V_{SS} pins proportioning to the transient current and to the impedance [Zg] of the GND line.





Fig 29 Noise Source

This noise level, V_n , appears on all output pins on the LSI including the address bus.

Fig. 30 shows the dependency of the noise voltage on the each parameter.



- Vn Noise Voltage Zg GND Impedance Cd Data bus load capacitance
- N Number of data bus lines switching from H to L

Fig 30 Dependency of the noise voltage on each parameter


II. Noise Protection

To avoid the noise on the address bus during the system operation mentioned before, there are two solutions as follows

The one method is to isolate the HD6303R from peripheral devices so that peripherals are not affected by the noise. The other is to reduce noise level to the extent of not affecting peripherals using analog method.

1. Noise Isolation

Addresses should be latched at the negative edge of the AS signal or at the positive edge of the E signal. The 74LS373 is often used in this case.



2. Noise Reduction

As the noise level depends on each parameter such Cd, V_{CC} , Zg, the noise level can be reduced to the allowable level by controlling those analog parameters.

(a) Transient Current Reduction

- (1) Reduce the data bus load capacitance. If large load capacitance is expected, a bus buffer should be in-
- (2) Lower the power supply voltage V_{CC} within specification.
- (3) Increase a time constant at transient state by inserting a resistor ($100 \sim 200\Omega$) to Data Buses in series to keep noise level down.

Table 18 shows the relationship between a series resistor and noise level or a resistor and DC/AC characteristics.




Table 18.

Item		Resistor	No	100Ω	200Ω	
	Noise Voltage Leve	ı		See Fig. 31		
DC Character	istics	loL	1.6 mA	1.6 mA	1.0 mA	
	f = 1 MHz		No	change		
AC	f = 1 5 MHz	^t ADL	190 ns	190 ns	210 ns	
Charac- teristics		^t ACCM	395 ns	395 ns	375 ns	
terratica	161131163		^t ADL	160 ns	180 ns	200 ns
	f = 2 MHz	^t ASL	20 ns	20 ns	0 ns	
		^t ACCM	270 ns	250 ns	230 ns	

Fig 31 shows an example of the dependency of the noise voltage on the load capacitance of the data bus.*




Fig. 31

*Note The value of series resistor should be carefully selected because it heavily depends on each parameter of actual application system.




Fig. 32

- (b) Reduction of GND line impedance
 - (1) Widen the GND line width on the PC board.
 - (2) Place the HD6303R close by power source.
- (3) Insert a bypass capacitor between the V_{CC} line and the GND of the HD6303R. A tantalum capacitor (about $0.1\mu F$) is effective on the reduction.




Fig. 33 Layout of the HD6303R on the PC board

■ WARNING CONCERNING POWER START-UP

RES must be held low for at least 20 ms when the power starts up. In this case, the internal reset function is not effective until the oscillation begins at power-on. The RES signal is input to the LSI in synchronism with the internal clock ϕ (shown in Figure 34.)

Therefore, after power starts up, the LSI conditions such as its I/O ports and operating mode, are unstable. Fix the level of I/O ports by means of an external circuit to determine the level for system operation during the oscillator stabilization time.




Figure 34 RES circuit

■ NOTICE ON HD6303R

The HD6303R is the same die as the HD6301V1. The on-chip Mask ROM is disabled by mask option; therefore not all modes of operation are available on the HD6303R. Please note that wherever HD6301V1 is referenced, the information also applies to the HD6303R.


WRITE-ONLY REGISTER

When the CPU reads a write-only register, the read data is always \$FF, regardless of the value in the write-only register. Therefore, be careful of the results of instructions which read a write-only register and perform an arithmetic or logical operation on its contents, such as AIM, ADD, or ROL, is executed, because the arithmetic or logical operation is always done with the data \$FF. In particular, don't use the AIM, OIM or EIM instruction to manipulate the DDR bit of PORT.

■ NOTICE ON HD6303R1

The HD6303R has been upgraded to HD6303R1. Refer to the following figures for differences between the devices. All other characteristics remain the same.

■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0



■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0 (Continued)

	Item HD6301V		HD63701V0	
	Port Reset	state is undefined from provid start (max 20ms)	nchronously with E clock I/O ding power supply till oscillation U internal reset	The DDR of port is reset asynchronously with E clock. CPU enters into high impedance state (input state) by bringing RES Low Reset release and MCU internal reset is performed synchronously with E clock I/O Port reset MCU internal reset reset
	Standby Mode	STBY signal is latched synci	nronously with E clock	STBY signal is latched asynchronously with E clock CPU enters into standby state by bringing STBY low
Function	AS (Address Strobe)	In Expanded Multiplexed Mode (mode 0, 2, 4 or 6), AS becomes high impedance state for a half E clock cycle during reset. Therefore, I/O Port 3 functions as data bus during reset	normally.	AS
	SCI Receive Margin	HD6301V1, HD6303R, HD6303R1 The SCI receive margin is shown below. Bit distortion tolerance (t-t ₀)/t ₀ Character distortion + 3 5% tolerance -2.5% (T-T ₀)/T ₀	HD63P01M1 The SCI receive margin is shown below Bit distortion tolerance (t-t ₀)/t ₀ Character distortion tolerance ±3 75% (T-T ₀)/T ₀	The SCI receive margin is shown below START 1 2 3 4 5 6 7 8 STOP Ideal Waveform To Bit distortion tolerance (t-t ₀)/t ₀ ±37.5% Character distortion tolerance (T-T ₀)/T ₀ ±3.75%

■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0 (Continued)

	Item	HD6	301V	HD6	3701V0			
		HD6301V1, HD6303R, HD6303R1	HD63P01M1					
	Supply Voltage	$ \begin{array}{llllllllllllllllllllllllllllllllllll$		$V_{CC} = 5V \pm 10\% (f = 0.1 \sim 2 \text{ MHz})$				
Function	Address/Data Hold Time (t _{AH} , t _{HW})	t _{AH} = 20 ns min. t _{HW} = 20 ns min. t _{AH} and t _{HW} are constant in quency.	t _{AH} , t _{HW} = 60 ns (f = 1 MHz) = 40 ns (f = 1.5 MHz) = 30 ns (f = 2 MHz) t _{AH} and t _{HW} are proportion to 1/f. (f = operating frequency)			quency)		
	Address Delay Time	(1) t _{AD1} and t _{AD2} are constar frequency. In HD63B01V and t _{AD2} are 160 ns max operation. (2) t _{ADL} is related to operating tion to 1/f. f = operating f	are in proportion to 1/f. f = operating frequency). Therefore, if HD637B01V operates at lower operating frequency, t_{AD1} , t_{AD2} and t_{ADL} will become 160 ns or more. t_{AD1} , t_{AD2} and t_{AD2} and t_{AD2} and t_{AD3} and t_{AD					
ion	l _{in} and C _{in} of RES	I _{In} = 1.0 μA max., C _{In} = 12.5	$I_{\rm in}=10~\mu{\rm A}$ max. $C_{\rm in}=50~{\rm pF}$ max. Since $\overline{\rm RES}$ is multiplexed with V _{PP} , $C_{\rm in}$ and $I_{\rm in}$ are larger than those of HD6301V.					
Specification	Load Capacitance of E	2 - LSTTL + 40pF I _{OL} = 0.8 mA, I _{OH} = -200 μA		1 – TTL + 90pF I _{OL} = 1.6 mA, I _{OH} = -200 μA				
	Load Capacitance of Port 1	1 – TTL + 30pF		1 – TTL + 90pF				
				Spec.				
	Spec. of Crystal	Spec.		Clock frequency (MHz)	2.5	4.0	6.0	8.0
	Oscillator			Rs max. (Ω)	500	120	80	60
	Storage Temperature	T _{stg} = -55 - + 150°C		T _{stg} = -55 - + 125°C				

■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0 (Continued)

	item	HD6301V		HD63701V0
		HD6301V1, HD6303R	HD6303R1, HD63P01M1	
Function	GND Noise	If load capacitance in each data line and GND impedance are large, noise may appear on address bus during MCU write cycle and data won't be written into RAM correctly. The noise is caused by GND impedance which becomes large when large transient current flows into GND at High to Low transition of data line.	Noise is reduced by 33%.	Noise is reduced by 50%.
	Miscellaneous			er from those of the HD63701V0. Therefore, actual spec. and D1V0. Please carefully examine your system before applying

HD6303X, HD63A03X, HD63B03X CMOS MPU (Micro Processing Unit)

The HD6303X is a CMOS 8-bit micro processing unit (MPU) which includes a CPU compatible with the HD6301VI, 192 bytes of RAM, 24 parallel I/O pins, a Serial Communication Interface (SCI) and two timers on chip


FEATURES

- Instruction Set Compatible with the HD6301V1
- 192 Bytes of RAM
- 24 Parallel I/O Pins
 16 I/O Pins-Port 2, 6
 8 Input Pins-Port 5
- Darlington Transistor Drive (Port 2, 6)
- 16-Bit Programmable Timer Input Capture Register x 1 Free Running Counter x 1 Output Compare Register x 2
- 8-Bit Reloadable Timer
 - External Event Counter Square Wave Generation
- Serial Communication Interface
- Memory Ready
- Halt
- Error-Detection (Address Trap, Op-Code Trap)
- Interrupts . . . 3 External, 7 Internal
- Up to 65k Bytes Address Space
- Low Power Dissipation Mode Sleep Mode Standby Mode
- Minimum Instruction Execution Time -0.5μs (f = 2.0 MHz)
- Wide Range of Operation

$$V_{cc} = 3 \sim 6V$$
 (f = 0.1 \sim 0.5 MHz).
 $f = 0.1 \sim 1.0$ MHz; HD6303X
 $f = 0.1 \sim 1.5$ MHz; HD63A03X
 $f = 0.1 \sim 2.0$ MHz; HD63R03X


■ PROGRAM DEVELOPMENT SUPPORT TOOLS

- Cross assembler and C compiler software for IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles




■ PIN ARRANGEMENT


HD6303XP,HD63A03XP,HD63B03XP



● HD6303XCP,HD63A03XCP,HD63B03XCP




HD6303XF.HD63A03XF,HD63B03XF



HD6303X, HD63A03X, HD63B03X

■ BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	V
Input Voltage	V _{in}	-0.3 ~ V _{CC} +0.3	V
Operating Temperature	T _{opr}	0 ~ +70	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°c

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in} , V_{out} : $V_{SS} \subseteq (V_{in} \text{ or } V_{out}) \subseteq V_{CC}$

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

ltem)	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	_	V _{CC} +0.3	٧
Input "High" Voltage	EXTAL	ViH		V _{cc} x0.7	_		
	Other Inputs			2.0	_	10.3	
Input "Low" Voltage	All Inputs	VIL		-0.3	_	0.8	٧
Input Leakage Current	\overline{NMI} , \overline{RES} , \overline{STBY} , $\overline{MP_0}$, $\overline{MP_1}$, \overline{Port} 5	I _m	$V_{in} = 0.5 \sim V_{CC} - 0.5V$	-	-	1.0	μΑ
Three State (off-state) Leakage Current	$A_0 \sim A_{15}$, $D_0 \sim D_7$, \overline{RD} , \overline{WR} , R/\overline{W} , Port 2, Port 6	I _{TSI}	$V_{in} = 0.5 \sim V_{CC} - 0.5V$	-	_	1.0	μΑ
Output "High" Voltage	All Outputs	V _{он}	I _{OH} = -200μA	2.4	_	-	V
			I _{OH} = -10μA	V _{cc} -0.7	_	_	V
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	-	_	0.4	V
Darlington Drive Current	Ports 2, 6	-1он	Vout = 1.5V	1.0	-	10.0	mA
Input Capacitance	All Inputs	C _{in}	$V_{in} = 0V$, $f = 1MHz$, $Ta = 25^{\circ}C$	-	_	12.5	pF
Standby Current	Non Operation	I _{STB}			3.0	15.0	μΑ
			Sleeping (f = 1MHz**)	_	1.5	3.0	mA
		ISLP	Sleeping (f = 1.5MHz**)	_	2.3	4.5	mA
Current Dissipation*			Sleeping (f = 2MHz**)	-	3.0	6.0	mA
Current Dissipation			Operating (f = 1MHz**)	-	7.0	10.0	mA
		Icc	Operating (f = 1.5MHz**)	_	10.5	15.0	mA
			Operating (f = 2MHz**)	_	14.0	20.0	mA
RAM Standby Voltage		VRAM		2.0	_		V

 $^{^*}$ V_{IH} min = V_{CC}-1 0V, V_{IL} max = 0 8V , All output terminals are at no load

typ value (f = x MHz) = typ value (f = 1MHz) x x max value (f = x MHz) = max value (f = 1MHz) x x

(both the sleeping and operating)

^{**} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ-or-max values about Current Dissipations at x MHz operation are decided according to the following formula,

HD6303X, HD63A03X, HD63B03X

• AC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim +70^{\circ}C$, unless otherwise noted.)

BUS TIMING

Item	water grade to the state of the state of	Symbol	Test	Н	D6303	<	н	063A03	3X	Н	D63B0	3X	Unit
rtem	1.6111		Condition	min	typ	max	min	typ	max	mın	typ	max	וויט
Cycle Time		t _{cyc}		1	-	10	0.666	-	10	0.5	_	10	μs
Enable Rise Time		t _{Er}		-	_	25	_		25	-	-	25	ns
Enable Fall Time		t _{Ef}		_	-	25	-	-	25	-	-	25	ns
Enable Pulse Width "Hi	gh" Level*	PWEH		450	-		300	_	-	220	_	-	ns
Enable Pulse Width "Lo	w" Level*	PWEL		450			300	-	_	220	_	-	ns
Address, R/W Delay Tir	ne*	t _{AD}		_	_	250			190	-		160	ns
Data Delay Time	Write	t _{DDW}		-	_	200	-	_	160		-	120	ns
Data Set-up Time	Read	tosa	Fig. 1	80	_	_	70	-		70		-	ns
Address, R/W Hold Tim	ne *	t _{AH}		80	_	-	50	_	_	35	-		ns
Data Hold Time	Write*	t _{HW}		80			50	_	_	40		-	ns
	Read	t _{HR}		0		_	0			0			ns
RD, WR Pulse Width*	RD, WR Pulse Width*			450	-	-	300	-	_	220		_	ns
RD, WR Delay Time		tRWD	1	-	-	40	-	-	40	-	_	40	ns
RD, WR Hold Time	RD, WR Hold Time		1	-	_	30	_		30			25	ns
LIR Delay Time		tolR]	_	_	200	-	-	160	-	-	120	ns
LIR Hold Time		tHLR		10		-	10	_	-	10		-	ns
MR Set-up Time*		t _{SMR}		400	-		280		-	230	_	-	ns
MR Hold Time*		t _{HMR}	Fig. 2	_	_	90	_	_	40	-	_	0	ns
E Clock Pulse Width at	E Clock Pulse Width at MR			-	_	9			9		_	9	μs
Processor Control Set-up Time		t _{PCS}	Fig. 3, 10, 11	200	***	-	200	_	-	200	-	-	ns
Processor Control Rise Time		t _{PCr}	F 0.0	_	_	100	-		100			100	ns
Processor Control Fall Time		t _{PCf}	Fig 2, 3	_		100		_	100	_	_	100	ns
BA Delay Time t		t _{BA}	Fig. 3	_	-	250	-		190	_	_	160	ns
Oscillator Stabilization	Oscillator Stabilization Time t		Fig. 11	20		_	20			20	_	_	ms
Reset Pulse Width		PWRST		3	_	_	3	_		3	_	_	t _{cyc}

[•] These timings change in approximate proportion to t_{CVC} The figures in this characteristics represent those when t_{CVC} is minimum (= in the highest speed operation)

PERIPHERAL PORT TIMING

Item		Symbol	Test Condition	HD6303X			HD63A03X			HD63B03X			Unit	
				min	typ	max	mın	typ	max	mın	typ	max	Onit	
Peripheral Data Set-up Time	Ports 2, 5, 6		tpDSU	Fig. 5	200	were	_	200	_	_	200	-	_	ns
Peripheral Data Hold Time	Ports 2, 5, 6 t		t _{PDH}	Fig 5	200	_		200			200		_	ns
Delay Time (Enable Negative Transition to Peripheral Data Valid)		t _{PWD}	Fig. 6	_	_	300	-		300			300	ns	

TIMER, SCI TIMING

Item		Symbol	Test Condition	۰	D6303	X	HD63A03X			HD63B03X			11
				mın	typ	max	min	typ	max	min	typ	max	Unit
Timer 1 Input	Pulse Width	tpwT	Fig. 8	2.0	-	_	2.0	-	-	2.0	-	-	t _{cyc}
Delay Time (Enable Positive Transition to Timer Output)		t _{TOD}	Fig. 7	-	-	400	_	-	400	-	_	400	ns
SCI Input	Async. Mode		Fig. 8	1.0	_	_	1.0	_	_	1.0		-	t _{cyc}
Clock Cycle	Clock Sync.	t _{Scyc}	Fig. 4, 8	2.0	_	_	2.0	-	-	2.0	_	-	t _{cyc}
SCI Transmit Data Delay Time (Clock Sync. Mode)		t _{TXD}	Fig. 4	-	-	200	-	_	200	_	-	200	ns
SCI Receive Data Set-up Time (Clock Sync. Mode)		tsax		290	-	-	290	_	_	290	-	-	ns
SCI Receive Data Hold Time (Clock Sync. Mode)		t _{HRX}		100	_	-	100	-	_	100	_	-	ns
SCI Input Clock Pulse Width		[†] PWSCK		0.4	-	0.6	0.4	-	0.6	0 4	-	0.6	t _{Scyc}
Timer 2 Input Clock Cycle		t _{tcyc}		2.0	_	-	2.0	_	_	2.0	_	-	t _{cyc}
Timer 2 Input Clock Pulse Width		[†] PWTCK	Fig. 8	200	-	-	200	-	-	200	_	_	ns
Timer 1·2, SCI Input Clock Rise Time		t _{CKr}		_	-	100	-	_	100	_	_	100	ns
Timer 1.2, SCI Input Clock Fall Time		t _{CKf}		_	_	100	-	-	100	-	-	100	ns




Figure 1 Bus Timing




Figure 2 Memory Ready and E Clock Timing





Figure 3 HALT and BA Timing



2.0V is high level when clock input
 2.4V is high level when clock output

Figure 4 SCI Clocked Synchronous Timing






Figure 5 Port Data Set-up and Hold Times (MPU Read)

Figure 6 Port Data Delay Times (MPU Write)

2 4V 0 8V Data Valid

HD6303X, HD63A03X, HD63B03X





(a) Timer 1 Output Timing

(b) Timer 2 Output Timing

Figure 7 Timer Output Timing




Figure 8 Timer 1-2, SCI Input Clock Timing




Figure 9 Bus Timing Test Loads (TTL Load)




Figure 10 Interrupt Sequence




Figure 11 Reset Timing

FUNCTIONAL PIN DESCRIPTION

V_{CC}, V_{SS}

 V_{CC} and V_{SS} provide power to the MPU with 5V±10% supply. In the case of low speed operation (fmax = 500kHz), the MPU can operate with three through six volts. Two V_{SS} pins should be tied to ground.

XTAL, EXTAL

These two pins interface with an AT-cut parallel resonant crystal Divide-by-four circuit is on chip, so if 4MHz crystal oscillator is used, the system clock is 1MHz for example.

AT Cut Parallel Resonant Crystal Oscillator




Figure 12 Crystal Interface

EXTAL pin can be drived by the external clock of 45 to 55% duty, and one fourth frequency of the external clock is produced in the LSI. The external clock frequency should be less than four times of the maximum operable frequency When using the external clock, XTAL pin should be open Fig. 12 shows an example of the crystal interface The crystal and CL1, CL2 should be mounted as close as possible to XTAL

and EXTAL pins. Any line must not cross the line between the crystal oscillator and XTAL, EXTAL.

• STBY

This pin makes the MPU standby mode. In "Low" level, the oscillation stops and the internal clock is stabilized to make reset condition. To retain the contents of RAM at standby mode, "0" should be written into RAM enable bit (RAME). RAME is the bit 6 of the RAM/port 5 control register at \$0014. RAM is disabled by this operation and its contents is sustained.

Refer to "LOW POWER DISSIPATION MODE" for the standby mode.

• Reset (RES)

This pin resets the MPU from power OFF state and provides a startup procedure During power-on, RES pin must be held "Low" level for at least 20ms.

The CPU registers (accumulator, index register, stack pointer, condition code register except for interrupt mask bit), RAM and the data register of a port are not initialized during reset, so their contents are unknown in this procedure.

To reset the MPU during operation, RES should be held "Low" for at least 3 system-clock cycles. At the 3rd cycle during "Low" level, all the address buses become "High". When RES remains "Low", the address buses keep "High". If RES becomes "High", the MPU starts the next operation.

- (1) Latch the value of the mode program pins; MP₀ and MP₁.
- (2) Initialize each internal register (Refer to Table 3)
- (3) Set the interrupt $\overline{\text{mask bit.}}$ For the CPU to recognize the maskable interrupts $\overline{\text{IRQ}_1}$, $\overline{\text{IRQ}_2}$ and $\overline{\text{IRQ}_3}$, this bit should be cleared in advance.
- (4) Put the contents (= start address) of the last two addresses (SFFFE, SFFFF) into the program counter and start the program from this address (Refer to Table 1).
 - *The MPU is usable to accept a reset input until the clock

becomes normal oscillation after power on (max. 20ms). During this transient time, the MPU and I/O pins are undefined. Please be aware of this for system designing.

• Enable (E)

This pin provides a TTL-compatible system clock to external circuits. Its frequency is one fourth that of the crystal oscillator or external clock. This pin can drive one TTL load and 90pF capacitance.

Non-Maskable Interrupt (NMI)

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As well as the IRQ mentioned below, the instruction being executed at $\overline{\text{NMI}}$ signal detection will proceed to its completion. The interrupt mask bit of the condition code register doesn't affect non-maskable interrupt at all.

When starting the acknowledge to the NMI, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack. Upon completion of this sequence, a vector is fetched from \$FFFC and \$FFFD to transfer their contents into the program counter and branch to the non-maskable interrupt service routine

(Note) After reset start, the stack pointer should be initialized on an appropriate memory area and then the falling edge

Lowest

FFF0

should be input to NMI pin.

● Interrupt Request (IRQ1, IRQ2)

These are level-sensitive pins which request an internal interrupt sequence to the CPU. At interrupt request, the CPU will complete the current instruction before its request acknowledgement. Unless the interrupt mask in the condition code register is set, the CPU starts an interrupt sequence; if set, the interrupt request will be ignored. When the sequence starts, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack, then the CPU sets the interrupt mask bit and will not acknowledge the maskable request. During the last cycle, the CPU fetches vectors depicted in Table 1 and transfers their contents to the program counter and branches to the service routine.

The CPU uses the external interrupt pins, $\overline{IRQ_1}$ and $\overline{IRQ_2}$, also as port pins P_{50} and P_{51} , so it provides an enable bit to Bit 0 and 1 of the RAM port 5 control register at \$0014 Refer to "RAM/PORT 5 CONTROL REGISTER" for the details.

When one of the internal interrupts, ICI, OCI, TOI, CMI or SIO is generated, the CPU produces internal interrupt signal (IRQ₃) IRQ₃ functions just the same as $\overline{IRQ_1}$ or $\overline{IRQ_2}$ except for its vector address. Fig. 13 shows the block diagram of the interrupt circuit.

Priority	Vec	tor	latary and
ritority	MSB	LSB	Interrupt
Highest	FFFE	FFFF	RES
†	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	SWI (Software Interrupt)
	FFF8	FFF9	ĪRO ₁
	FFF6	FFF7	ICI (Timer 1 Input Capture)
	FFF4	FFF5	OCI (Timer 1 Output Compare 1, 2)
	FFF2	FFF3	TOI (Timer 1 Overflow)
	FFEC	FFED	CMI (Timer 2 Counter Match)
1	FFEA	FFEB	ĪRQ ₂

SIO (RDRF+ORFE+TDRE)

FFF1

Table 1 Interrupt Vector Memory Map




Figure 13 Interrupt Circuit Block Diagram

Mode Program (MP₀, MP₁)

To operate MPU, MP_0 pin should be connected to "High" level and MP_1 should be connected to "Low" level (refer to Fig. 15)

Read/Write (R/W)

This signal, usually be in read state ("High"), shows whether the CPU is in read ("High") or write ("Low") state to the peripheral or memory devices. This can drive one ITL load and 30pF capacitance.

RD, WR

These signals show active low outputs when the CPU is reading/writing to the peripherals or memories. This enables the CPU easy to access the peripheral LSI with RD and WR input pins. These pins can drive one TTL load and 30pF capacitance.

Load Instruction Register (LIR)

This signal shows the instruction opecode being on data bus (active low) This pin can drive one TT1 load and 30pF capacitance

Memory Ready (MR, P₅₂)

This is the input control signal which stretches the system clock's "High" period to access low-speed memories. During this signal is in "High", the system clock operates in normal sequence. But this signal in "Low", the "High" period of the system clock will be stretched depending on its "Low" level duration in integral multiples of the cycle time. This allows the CPU to interface with low-speed memories (see Fig. 2). Up to 9 us can be stretched.

During internal address space access or nonvalid memory

access, MR is prohibited internally to prevent decrease of operation speed. Even in the halt state, MR can also stretch "High" period of system clock to allow peripheral devices to access low-speed memories. As this signal is used also as P₅₂, an enable bit is provided at bit 2 of the RAM/port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for more details

Halt (HALT: Psa)

This is an input control signal to stop instruction execution and to release buses. When this signal switches to "Low", the CPU stops to enter into the halt state after having executed the present instruction. When entering into the halt state, it makes BA (P₇₄) "High" and also an address bus, data bus, RD, WR, R/W high impedance. When an interrupt is generated in the halt state, the CPU uses the interrupt handler after the halt is cancelled.

- (Note) 1 Please don't switch the HALT signal to "Low" when the CPU executes the WAI instruction and is in the interrupt wait state to avoid the trouble of the CPU's operation after the halt is cancelled.
 - When power is supplied with the condition that HALT is "low", MCU cannot sometimes release the reset condition, even if RESET becomes "High". HALT should be low before RESET rises up.

Bus Available (BA)

This is an output control signal which is normally "Low" but "High" when the CPU accepts HALT and releases the buses. The HD6800 and HD6802 make BA "High" and release the buses at WAI execution, while the HD6303X doesn't make BA "High" under the same condition. But if the HALT becomes

"Low" when the CPU is in the interrupt wait state after having executed the WAI, the CPU makes BA "High" and releases the buses. And when the \overline{HALT} becomes "High", the CPU returns to the interrupt wait state.

PORT


The HD6303X provides three I/O ports. Table 2 gives the address of ports and the data direction register and Fig. 14 the block diagrams of each port.


Table 2 Port and Data Direction Register Address

Port	Port Address	Data Direction Register
Port 2	\$0003	\$0001
Port 5	\$0015	_
Port 6	\$0017	\$0016

Port 2

An 8-bit input/output port. The data direction register (DDR) of port 2 controls the I/O state. It provides two bits:






bit 0 decides the I/O direction of P₂₀ and bit 1 the I/O direction of P₂₁ to P₂₇ ("0" for input, "1" for output).

Port 2 is also used as an I/O pin for the timers and the SCI. When used as an I/O pin for the timers and the SCI, port 2 except P_{20} automatically becomes an input or an output depending on their functions regardless of the data direction register's value.

Port 2 Data Direction Register



A reset clears the DDR of port 2 and configures port 2 as an input port. This port can drive one TTL and 30pF capacitance. In addition, it can produce 1mA current when $V_{out} = 1.5V$ to drive directly the base of Darlington transistors.




Figure 14 Port Block Diagram

Port 5

An 8-bit port for input only. The lower four bits are also usable as input pins for interrupt, MR and \overline{HALT} .

Port 6

An 8-bit I/O port. This port provides an 8-bit DDR corresponding to each bit and can specify input or output by the bit ("0" for input, "1" for output). This port can drive one TTL load and 30pF capacitance. A reset clears the DDR of port 6. In addition, it can produce 1mA current when V_{out} = 1.5V to drive directly the base of Darlington transistors.

- BUS

D₀~D₁

These pins are data bus and can drive one TTL load and 90pF capacitance respectively.


• A₀~A₁₅

These pins are address bus and can drive one TTL load and 90pF capacitance respectively.

■ RAM/PORT 5 CONTROL REGISTER

The control register located at \$0014 controls on-chip RAM and port 5.

RAM/Port 5 Control Register



Bit 0, Bit 1 IRQ1, IRQ2 Enable Bit (IRQ1E, IRQ2E)

When using P_{50} and P_{51} as interrupt pins, write "1" in these bits. When "0", the CPU doesn't accept an external interrupt or a sleep cancellation by the external interrupt. These bits become "0" during reset.

Bit 2 Memory Ready Enable Bit (MRE)

When using P_{52} as an input for Memory Ready signal, write "1" in this bit. When "0". the memory ready function is pro-

hibited and P_{52} can be used as I/O port. This bit becomes "1" during reset.

Bit 3 Halt Enable bit (HLTE)

When using P_{53} as an input for Halt signal, write "1" in this bit. When "0", the halt function is prohibited and P_{53} can be used as I/O port. This bit becomes "1" during reset.

(Note) When using P₅₂ and P₅₃ as the input ports in mode 1 and 2, MRE and HLTE bit should be cleared just after the reset

Notice that memory ready and halt function is enable till MRE and HLTE bit is cleared

Bit 4, Bit 5 Not Used.

Bit 6 RAM Enable (RAME)

On-chip RAM can be disabled by this control bit By resetting the MPU, "1" is set to this bit, and on-chip RAM is enabled. This bit can be written "1" or "0" by software. When RAM is in disable condition (= logic "0"), on-chip RAM is invalid and the CPU can read data from external memory. This bit should be "0" before getting into the standby mode to protect on-chip RAM data.

Bit 7 Standby Power Bit (STBY PWR)

When $V_{\rm CC}$ is not provided in standby mode, this bit is cleared. This is a flag for both read/write by software. If this bit is set before standby mode, and remains set even after returning from standby mode, $V_{\rm CC}$ voltage is provided during standby

mode and the on-chip RAM data is valid




Figure 15 Operation Mode

■ MEMORY MAP

The MPU can address up to 65k bytes Fig 16 gives memory map of HD6303X, 32 internal registers use addresses from "00" as shown in Table 3

Table 3 Internal Register

Address	Registers	R/W***	Initialize at RESET
00	_	_	_
01	Port 2 Data Direction Register	W	\$FC
02*	-	_	_
03	Port 2	R/W	Undefined
04*	-	-	-
05	-		_
06*	-	_	-
07*	_	_	_
08	Timer Control/Status Register 1	R/W	\$00
09	Free Running Counter ("High")	R/W	\$00
0A	Free Running Counter ("Low")	R/W	\$00
OB	Output Compare Register 1 ("High")	R/W	\$FF
0C	Output Compare Register 1 ("Low")	R/W	\$FF
O D	Input Capture Register ("High")	R	\$00
0E	Input Capture Register ("Low")	R	\$00
0F	Timer Control/Status Register 2	R/W	\$10
10	Rate, Mode Control Register	R/W	\$00
11	Tx/Rx Control Status Register	R/W	\$20
12	Receive Data Register	R	\$00
13	Transmit Data Register	w	\$00
14	RAM/Port 5 Control Register	R/W	\$7C or \$FC
15	Port 5	R	-
16	Port 6 Data Direction Register	W	\$00



Address	Registers	R/W***	Initialize at RESET
17	Port 6	R/W	Undefined
18*	-		_
19	Output Compare Register 2 ("High")	R/W	\$FF
1A	Output Compare Register 2 ("Low")	R/W	\$FF
1B	Timer Control/Status Register 3	R/W	\$20
1C	Time Constant Register	W	\$FF
1D	Timer 2 Up Counter	R/W	\$00

Table 3 Internal Register

1F**

* External Address

1F

** Test Register Do not access to this register.

Test Register

R : Read Only Register
W : Write Only Register
R/W: Read/Write Register




Figure 16 HD6303X Memory Map

TIMER 1

The HD6303X provides a 16-bit programmable timer which can simultaneously measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

Timer 1 is configurated as follows (refer to Fig. 18)

- Control/Status Register 1 (8 bit)
- · Control/Status Register 2 (7 bit)
- Free Running Counter (16 bit)
- Output Compare Register 1 (16 bit)
- Output Compare Register 2 (16 bit)
- · Input Capture Register (16 bit)


• Free-Running Counter (FRC) (\$0009 : 000A)

The key timer element is a 16-bit free-running counter driven

and incremented by system clock. The counter value is readable by software without affecting the counter. The counter is cleared by reset.

When writing to the upper byte (\$09), the CPU writes the preset value (\$FFF8) into the counter (address \$09, \$0A) regardless of the write data value. But when writing to the lower byte (\$0A) after the upper byte writing, the CPU writes not only the lower byte data into lower 8 bit, but also the upper byte data into higher 8 bit of the FRC.

The counter will be as follows when the CPU writes to it by double store instructions (STD, STX etc.).



In the case of the CPU write (\$5AF3) to the FRC

Figure 17 Counter Write Timina

Output Compare Register (OCR) (\$000B, \$000C; OCR1) (\$0019, \$001A; OCR2)

The output compare register is a 16-bit read/write register which can control an output waveform. The data of OCR is always compared with the FRC.

When the data matches, output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in the TCSR2 is "1", an output level bit (OLVL) in the TCSR will be output to bit 1 (Tout 1) and bit 5 (Tout 2) of port 2. To control the output level again by the next compare, the value of OCR and OLVL should be changed. The OCR is set to \$FFFF at reset. The compare function is inhibited for a cycle just after a write to the OCR or to the upper byte of the FRC. This is to begin the comparison after setting the 16-bit value valid in the register and to inhibit the compare function at this cycle, because the CPU writes the upper byte to the FRC, and at the next cycle the counter is set to \$FFF8.

 For data write to the FRC or the OCR, 2-byte transfer instruction (such as STX etc.) should be used.

Input Capture Register (ICR) (\$000D : 000E)

The input capture register is a 16-bit read only register which stores the FRC's value when external input signal transition

generates an input capture pulse. Such transition is controlled by input edge bit (IEDG) in the TCSR1.

In order to input the external input signal to the edge detecter, a bit of the DDR corresponding to bit 0 of port 2 should be cleared ("0"). When an input capture pulse occurs by the external input signal transition at the next cycle of CPU's high-byte read of the ICR, the input capture pulse will be delayed by one cycle. In order to ensure the input capture operation, a CPU read of the ICR needs 2-byte transfer instruction. The input pulse width should be at least 2 system cycles. This register is cleared (\$0000) during reset

• Timer Control/Status Register 1 (TCSR1) (\$0008)

The timer control/status register 1 is an 8-bit register. All bits are readable and the lower 5 bits are also writable. The upper 3 bits are read only which indicate the following timer status.

- Bit 5 The counter value reached to \$0000 as a result of counting-up (TOF)
- Bit 6 A match has occured between the FRC and the OCR 1 (OCF1)
- Bit 7 Defined transition of the timer input signal causes the counter to transfer its data to the ICR (ICF).

counter to transfer its data to the ICR (ICF).

The followings are each bit descriptions.

Timer Control/Status Register 1

7 6 5 4 3 2 1 0 ICF OCF1 TOF EICI EOCI1 ETOI IEDG OLVLI \$0008

Bit 0 OLVL1 Output Level 1

OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and the OCR1. If bit 0 of the TCSR2 (OE1) is set to "1", OLVL1 will appear at bit 1 of port 2

Bit 1 IEDG Input Edge

This bit determines which edge, rising or falling, of input signal of port 2, bit 0 will trigger data transfer from the counter to the ICR. For this function, the DDR corresponding to port 2, bit 0 should be cleared beforehand

IEDG=0, triggered on a falling edge ("High" to "Low")

IEDG=1, triggered on a rising edge ("Low" to "High")

Bit 2 ETOI Enable Timer Overflow Interrupt

When this bit is set, an internal interrupt (IRQ3) by TOI interrupt is enabled When cleared, the interrupt is inhibited

Bit 3 EOCI1 Enable Output Compare Interrupt 1

When this bit is set, an internal interrupt (IRQ3) by OCII interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 4 EICI Enable Input Capture Interrupt

When this bit is set, an internal interrupt (IRQ3) by ICI interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 5 TOF Timer Overflow Flag

This read-only bit is set when the counter increments from \$FFFF by 1. Cleared when the counter's upper byte (\$0009) is ready by the CPU after the TCSR1 read

Bit 6 OCF1 Output Compare Flag 1

This read-only bit is set when a match occurs between the OCR1 and the FRC. Cleared when writing

to the OCR1 (\$000B or \$000C) after the TCSR1 or TCSR2 read.

Bit 7 ICF Input Capture Flag

This read-only bit is set when an input signal of port 2, bit 0 makes a transition as defined by IEDG and the FRC is transferred to the ICR. Cleared when reading the upper byte (\$000D) of the ICR following the TCSR1 or TCSR2 read.

• Timer Control/Status Register 2 (TCSR2) (\$000F)

The timer control/status register 2 is a 7-bit register. All bits are readable and the lower 4 bits are also writable. But the upper 3 bits are read-only which indicate the following timer status

- Bit 5 A match has occured between the FRC and the OCR2 (OCF2).
- Bit 6 The same status flag as the OCF1 flag of the TCSR1, bit 6.
- Bit 7 The same status flag as the ICF flag of the TCSR1, bit 7. The followings are the each bit descriptions.

Timer Control/Status Register 2

7	6	5	4	3	2	1	0	
ICF	OCF1	OCF2	-	EOC12	OLVL 2	OE2	OE1	\$ 000F

Bit 0 OE1 Output Enable 1

This bit enables the OLVL1 to appear at port 2, bit 1 when a match has occurred between the counter and the output compare register 1 When this bit is cleared, bit 1 of port 2 will be an I/O port. When set, it will be an output of OLVL1 automatically.

Bit 1 OE2 Output Enable 2

This bit enables the OLVL2 to appear at port 2, bit 5 when a match has occurred between the counter and the output compare register 2. When this bit is cleared, port 2, bit 5 will be an I/O port. When set, it will be an output of OLVL2 automatically.

Bit 2 OLVL2 Output Level 2

OLVL2 is transferred to port 2, bit 5 when a match has occurred between the counter and the OCR2. If bit 5 of the TCSR2 (OE2) is set to "1", OLVL2 will appear at port 2, bit 5.

Bit 3 EOCI2 Enable Output Compare Interrupt 2

When this bit is set, an internal interrupt (IRQ3) by OC12 interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 4 Not Used

Bit 5 OCF2 Output Compare Flag 2

This read-only bit is set when a match has occurred between the counter and the OCR2. Cleared when writing to the OCR2 (\$0019 or \$001A) after the TCSR2 read.

Bit 6 OCF1 Output Compare Flag 1

Bit 7 ICF Input Capture Flag

OCF1 and ICF addresses are partially decoded. The CPU read of the TCSR1/TCSR2 makes it possible to read OCF1 and ICF into bit 6 and bit 7.

Both the TCSR1 and TCSR2 will be cleared during reset.

(Note) If OE1 or OE2 is set to "1" before the first output compare match occurs after reset restart, bit 1 or bit 5 of port 2 will produce "0" respectively.




Figure 18 Timer 1 Block Diagram

TIMER 2

In addition to the timer 1, the HD6303X provides an 8-bit reloadable timer, which is capable of counting the external event. This timer 2 contains a timer output, so the MPU can generate three independent waveforms (refer to Fig. 19).

The timer 2 is configured as follows.

Control/Status Register 3 (7 bit)

8-bit Up Counter

Time Constant Register (8 bit)

• Timer 2 Up Counter (T2CNT) (\$001D)

This is an 8-bit up counter which operates with the clock decided by CKS0 and CKS1 of the TCSR3. The CPU can read the value of the counter without affecting the counter. In addition, any value can be written to the counter by software even during counting.

The counter is cleared when a match occurs between the counter and the TCONR or during reset.

If a write operation is made by software to the counter at the cycle of counter clear, it does not reset the counter but put the write data to the counter.

• Time Constant Register (TCONR) (\$001C)


The time constant register is an 8-bit write only register. It is always compared with the counter.

When a match has occurred, counter match flag (CMF) of the timer control status register 3 (TCSR3) is set and the value selected by TOSO and TOS1 of the TCSR3 will appear at port 2, bit 6. When CMF is set, the counter will be cleared simultaneously and then start counting from \$00. This enables regular interrupts and waveform outputs without any software support. The TCONR is set to "\$FF" during reset.

• Timer Control/Status Register 3 (TCSR3) (\$001B)

The timer control/status register 3 is a 7-bit register. All bits are readable and 6 bits except for CMF can be written.

The followings are each pin descriptions.






Figure 19 Timer 2 Block Diagram

Bit 0 CKS0 Input Clock Select 0
Bit 1 CKS1 Input Clock Select 1

Input clock to the counter is selected as shown in Table 4 depending on these two bits. When an external clock is selected, bit 7 of port 2 will be a clock input automatically. Timer 2 detects the rising edge of the external clock and increments the counter. The external clock is countable up to half the frequency of the system clock

Table 4 Input Clock Select

CKS1	CKS0	Input Clock to the Counter
0	0	E clock
0	1	E clock/8*
1	0	E clock/128*
1	1	External clock

^{*} These clocks come from the FRC of the timer 1. If one of these clocks is selected as an input clock to the up counter, the CPU should not write to the FRC of the timer 1.

Bit 2 TOS0 Timer Output Select 0

Bit 3 TOS1 Timer Output Select 1

When a match occurs between the counter and the TCONR timer 2 outputs shown in Table 5 will appear at port 2, bit 6 depending on these two bits When both TOSO and TOS1 are "0", bit 6 of port 2 will be an I/O port.

Table 5 Timer 2 Output Select

TOS1	TOS0	Timer Output
0	0	Timer Output Inhibited
0	1	Toggle Output*
1	0	Output "0"
1	1	Output "1"

When a match occurs between the counter and the TCONR, timer 2 output level is reversed. This leads to production of a square wave with 50% duty to the external without any software support.

Bit 4 T2E Timer 2 Enable Bit

When this bit is cleared, a clock input to the up counter is prohibited and the up counter stops. When set to "1", a clock selected by CKS1 and CKS0 (Table 4) is input to the up counter

(Note) P₂₆ outputs "0" when T2E bit cleared and timer 2 set in output enable condition by TOS1 or TOS0. It also outputs "0" when T2E bit set "1" and timer 2 set in output enable condition before the first counter match occurs

Bit 5 Not Used

Bit 6 ECMI Enable Counter Match Interrupt

When this bit is set, an internal interrupt (IRQ3) by CMI is enabled When cleared, the interrupt is inhibited.

Bit 7 CMF Counter Match Flag

This read-only bit is set when a match occurs between the up counter and the TCONR. Cleared by writing "0" by software write (unable to write "1" by software).

Each bit of the TCSR3 is cleared during reset.

■ SERIAL COMMUNICATION INTERFACE (SCI)

The HD6303X SCI contains two operation modes; one is an asynchronous mode by the NRZ format and the other is a clocked synchronous mode which transfers data synchronizing with the serial clock.

The SCI consists of the following registers as shown in Fig. 20 Block Diagram.

- · Control/Status Register (TRCSR)
- Rate/Mode Control Register (RMCR)
- · Receive Data Register (RDR)
- Receive Data Shift Register (RDSR)
- · Transmit Data Register (TDR)
- · Transmit Data Shift Register (TDSR)

The serial I/O hardware requires an initialization by software for operation. The procedure is usually as follows.

- Write a desirable operation mode into each corresponding control bit of the RMCR.
- Write a desirable operation mode into each corresponding control bit of the TRCSR.

When using bit 3 and 4 of port 2 for serial I/O only, there is no problem even if TE and RE bit are set. But when setting the baud rate and operation mode, TE and RE should be "0". When clearing TE and RE bit and setting them again, more than 1 bit cycle of the current baud rate is necessary. If set in less than 1 bit cycle, there may be a case that the internal transmit/receive initialization fails.

Asynchronous Mode

An asynchronous mode contains the following two data formats:

1 Start Bit + 8 Bit Data + 1 Stop Bit

1 Start Bit + 9 Bit Data + 1 Stop Bit

In addition, if the 9th bit is set to "1" when making 9 bit data format, the format of

1 Start bit + 8 Bit Data + 2 Stop Bit is also transferred.

Data transmission is enabled by setting TE bit of the TRCSR, then port 2, bit 4 will become a serial output independently of the corresponding DDR.

For data transmit, both the RMCR and TRCSR should be set under the desirable operating conditions. When TE bit is set during this process, 10 bit preamble will be sent in 8-bit data format and 11 bit in 9-bit data format. When the preamble is produced, the internal synchronization will become stable and the transmitter is ready to act.

The conditions at this stage are as follows.

1) If the TDR is empty (TDRE=1), consecutive 1's are produced to indicate the idle state.

2) If the TDR contains data (TDRE=0), data is sent to the transmit data shift register and data transmit starts.

During data transmit, a start bit of "0" is transmitted first. Then 8-bit or 9-bit data (starts from bit 0) and a stop bit "1" are transmitted.

When the TDR is "empty", hardware sets TDRE flag bit. If the CPU doesn't respond to the flag in proper timing (the TDRE is in set condition till the next normal data transfer starts from the transmit data register to the transmit sift register), "1" is transferred instead of the start bit "0" and continues to be transferred till data is provided to the data register. While the TDRE is "1", "0" is not transferred.

Data receive is possible by setting RE bit. This makes port 2, bit 3 be a serial input. The operation mode of data receive is decided by the contents of the TRCSR and RMCR. The first "0" (space) synchronizes the receive bit flow. Each bit of the following data will be strobed in the middle. If a stop bit is not "1", a framing error assumed and ORFE is set

When a framing error occurs, receive data is transferred to the receive data register and the CPU can read error-generating data. This makes it possible to detect a line break.

If the stop bit is "1", data is transferred to the receive data register and an interrupt flag RDRF is set. If RDRF is still set when receiving the stop bit of the next data, ORFE is set to indicate overrun generation.

When the CPU read the receive data register as a response to RDRF flag or ORFE flag after having read TRCS, RDRF or ORFE is cleared.

(Note) Clock Source in Asynchronous Mode

If CC1 . CC0 = 10, the internal bit rate clock is provided at P_{22} regardless of the values for TE or RE. Maximum clock rate is E_{\pm} 16.

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to P₂₂ at sixteen times (16x) the desired bit rate, but not greater than E.

Clocked Synchronous Mode

In the clocked synchronous mode, data transmit is synchronized with the clock pulse. The HD6303X SC1 provides functionally independent transmitter and receiver which makes full duplex operation possible in the asynchronous mode. But in the clocked synchronous mode an SCI clock I/O pin is only P_{22} , so the simultaneous receive and transmit operation is not available. In this mode, TE and RE should not be in set condition ("1") simultaneously. Fig. 21 gives a synchronous clock and a data format in the clocked synchronous mode.




Figure 20 Serial Communication Interface Block Diagram


Data transmit is realized by setting TE bit in the TRCSR. Port 2, bit 4 becomes an output unconditionally independent of the value of the corresponding DDR.

Both the RMCR and TRCSR should be set in the desirable operating condition for data transmit.

When an external clock input is selected, data transmit is

performed under the TDRE flag "0" from port 2, bit 4, synchronizing with 8 clock pulses input from external to port 2, bit 2.

Data is transmitted from bit 0 and the TDRE is set when the transmit data shift register is "empty". More than 9th clock pulse of external are ignored.



- Transmit data is output from a falling edge of a synchronous clock to the next falling edge
- · Receive data is latched at the rising edge

Figure 21 Clocked Synchronous Mode Format

When data transmit is selected to the clock output, the MPU produces transmit data and synchronous clock at TDRE flag clear.

Data receive is enabled by setting RE bit. Port 2, bit 3 will be a serial input. The operating mode of data receive is decided by the TRCSR and the RMCR.

If the external clock input is selected, RE bit should be set when P22 is "High". Then 8 external clock pulses and the synchronized receive data are input to port 2, bit 2 and bit 3 respectively. The MPU put receive data into the receive data shift register by this clock and set the RDRF flag at the termination of 8 bit data receive. More than 9th clock pulse of external input are ignored. When RDRF is cleared by reading the receive data register, the MPU starts

receiving the next data. So RDRF should be cleared with P_{22} "High"

When data receive is selected to the clock output, 8 synchronous clocks are output to the external by setting RE bit. So receive data should be input from external, synchronously with this clock. When the first byte data is received, the RDRF flag is set. After the second byte, receive operation is performed and output the synchronous clock to the external by clearing the RDRF bit.

Transmit/Receive Control Status Register (TRCSR) (\$0011)
 The TRCSR is composed of 8 bits which are all readable. Bits
 0 to 4 are also writable. This register is initialized to \$20 during reset. Each bit functions as follows.



Transmit/Receive Control Status Register

7	6	5	4	3	2	1	0	
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	wυ	\$0011

Bit 0 WU Wake-up

In a typical multi-processor configuration, the software protocol provides the destination address at the first byte of the message In order to make uninterested MPU ignore the remaining message, a wake-up function is available. By this, uninterested MPU can inhibit all further receive processing till the next message starts.

Then wake-up function is triggered by consecutive 1's with 1 frame length (10 bits for 8-bit data, 11 for 9-bit). The software protocol should provide the idle time between messages.

By setting this bit, the MPU stops data receive till the next message. The receive of consecutive "1" with one frame length wakes up and clears this bit and then the MPU restarts receive operation. However, the RE flag should be already set before setting this bit. In the clocked synchronous mode WU is not available, so this bit should not be set

Bit 1 TE Transmit Enable

When this bit is set, transmit data will appear at port 2, bit 4 after one frame preamble in asynchronous mode, while in clocked synchronous mode it appears immediately. This is executed regardless of the value of the corresponding DDR. When TE is cleared, the serial I/O doesn't affect port 2, bit 4.

Bit 2 TIE Transmit Interrupt Enable

When this bit is set, an internal interrupt (IRQ_3) is enabled when TDRE (bit 5) is set. When cleared, the interrupt is inhibited.

Bit 3 RE Receive Enable

When set, a signal is input to the receiver from port 2, bit 3 regardless of the value of the DDR. When RE is cleared, the serial I/O doesn't affect port 2, bit 3.

Bit 4 RIE Receive Interrupt Enable

When this bit is set, an internal interrupt, IRQ3 is enabled when RDRF (bit 7) or ORFE (bit 6) is set. When cleared, the interrupt is inhibited.

Bit 5 TDRE Transmit Data Register Empty

TDRE is set when the TDR is transferred to the transmit data shift register in the asynchronous mode, while in clocked synchronous mode when the TDSR is "empty". This bit is reset by reading the TRCSR and writing new transmit data to the transmit data register. TDRE is set to "1" during reset.

(Note) TDRE should be cleared in the transmittable state after the TE set.

Bit 6 ORFE Overrun Framing Error

ORFE is set by hardware when an overrun or a framing error is generated (during data receive only). An overrun error occurs when new receive data is ready to

be transferred to the RDR during RDRF still being set. A framing error occurs when a stop bit is "0". But in clocked synchronous mode, this bit is not affected. This bit is cleared when reading the TRCSR, then the RDR, or during reset.

Bit 7 RDRF Receive Data Register Full

RDRF is set by hardware when the RDSR is transferred to the RDR. Cleared when reading the TRCSR, then the RDR, or during reset.

(Note) When a few bits are set between bit 5 to bit 7 in the TRCSR, a read of the TRCSR is sufficient for clearing those bits. It is not necessary to read the TRCSR everytime to clear each bit.

Transmit Rate/Mode Control Register (RMCR)

The RMCR controls the following serial I/O:

- · Baud Rate
- · Data Format
- · Clock Source
- Port 2. Bit 2 Function

In addition, if 9-bit data format is set in the asynchronous mode, the 9th bit is put in this register. All bits are readable and writable except bit 7 (read only). This register is set to \$00 during reset.

Transfer Rate/Mode Control Register

7	6	5	4	3	2	1	0	
RD8	TD8	SS2	CC2	CC1	ссо	SS1	sso	\$0 010

Bit 0 SS0 Bit 1 SS1 Speed Select

These bits control the baud rate used for the SC1. Table 6 lists the available baud rates. The timer 1 FRC (SS2=0) and the timer 2 up counter (SS2=1) provide the internal clock to the SCI. When selecting the timer 2 as a baud rate source, it functions as a baud rate generator. The timer 2 generates the baud rate listed in Table 7 depending on the value of the TCONR.

(Note) When operating the SCI with internal clock, do not perform write operation to the timer/counter which is the clock source of the SCI.

Bit 2 CC0
Bit 3 CC1
Bit 4 CC2
Clock Control/Format Select*

These bits control the data format and the clock source (refer to Table 8)

* CCO, CC1 and CC2 are cleared during reset and the MPU goes to the clocked synchronous mode of the external clock operation. Then the MPU sets port 2, bit 2 into the clock input state. When using port 2, bit 2 as an output port, the DDR of port 2 should be set to "1" and CC1 and CC0 to "0" and "1" respectively.

Table 6 SCI Bit Times and Transfer Rates

(1) Asynchronous Mode

			XTAL	2 4576MHz	4 OMHz	4 9152MHz
SS2	SS1	SS0	E	614 4kHz	1 OMHz	1 2288MHz
0	0	0	E÷16	26 µs 38400Baud	16 µs. 62500Baud	13 μs/76800Baud
0	0	1	E-128	208 μs/4800Baud	128µs/7812 5Baud	104 2 μs/9600Baud
0	1	0	E-1024	1 67ms/600Baud	1 024ms 976 6Baud	833 3 µs, 1200 Baud
0	1	1	E∸4096	6 67ms/150Baud	4 096ms/244 1Baud	3 333ms /300Baud
1		_	_	*	*	*

^{*}When SS2 is "1", Timer 2 provides SCI clocks. The baud rate is shown as follows with the TCONR as N

Baud Rate =
$$\frac{f}{32 \text{ (N+1)}}$$
 $\begin{pmatrix} f & \text{input clock frequency to the} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{pmatrix}$

(2) Clocked Synchronous Mode *

			XTAL	4 OMHz	6 OMHz	8 OMHz
SS2	SS1	SS0	E	1 OMHz	1 5MHz	2 OMHz
0	0	0	E÷2	2μs bit	1 33μs/bit	1 µs√bit
0	0	1	E÷16	16µs/bit	10 7μs/bit	8μs/bit
0	1	0	E∸128	128µs/bit	85 3μs/bit	64 _µ s/bit
0	1	1	E÷512	512µs/bit	341 μs/bit	256μs bit
1		_		**	**	**

^{*} Bit rates in the case of internal clock operation. In the case of external clock operation, the external clock is operatable up to DC $\sim 1/2$ system clock.

Table 7 Baud Rate and Time Constant Register Example

XTAL Baud Rate (Baud)	2 4576MHz	3 6864MHz	4 OMHz	4 9152MHz	8 OMHz
110	21*	32.	35*	43*	70°
150	127	191	207	255	51°
300	63	95	103	127	207
600	31	47	51	63	103
1200	15	23	25	31	51
2400	7	11	12	15	25
4800	3	5	_	7	12
9600	1	2		3	-
19200	0		-	1	_
38400		-		0	

^{*} E/8 clock is input to the timer 2 up counter and E clock otherwise.

^{**} The bit rate is shown as follows with the TCONR as N.

Table 8 SCI Format and Clock Source Control

CC2	CC1	CC0	Format	Mode	Clock Source	Port 2, Bit 2	Port 2, Bit 3	Port 2, Bit 4
0	0	0	8-bit data	Clocked Synchronous	External	Input	h	
0	0	1	8-bit data	Asynchronous	Internal	Not Used**		
0	1	0	8-bit data	Asynchronous	Internal	Output*	When the TRCSR bit 3 is used as a s	
0	1	1	8-bit data	Asynchronous	External	Input	Dit 3 is used as a s	eriai iriput.
1	0	0	8-bit data	Clocked Synchronous	Internal	Output	}	
1	0	1	9-bit data	Asynchronous	Internal	Not Used**	ll	
1	1	0	9-bit data	Asynchronous	Internal	Output*	When the TRCSR	•
1	1	1	9-bit data	Asynchronous	External	Input	bit 4 is used as a s	eriai output.

^{*} Clock output regardless of the TRCSR, bit RE and TE.

Bit 6 TD8 Transmit Data Bit 8

When selecting 9-bit data format in the asynchronous mode, this bit is transmitted as the 9th data. In transmitting 9-bit data, write the 9th data into this bit then write data to the receive data register.

Bit 7 RD8 Receive Data Bit 8

When selecting 9-bit data format in the asynchronous mode, this bit stores the 9th bit data. In receiving 9-bit data, read this bit then the receive data register.

■ PRECAUTION 1

In the synchronous clocked receive operation with clock-output, there are three cases for clock pulse timing after RDRF clear as shown below.

Please consider above in designing system, since transmitting receiving time is not uniform.

The clock-output of case 1 or case 2 is determined by "1" or "0" of SCI internal operation clock of RDRF clearing cycle. In addition, in the case of low voltage operation ($V_{\rm CC} < 4.5 \rm V$), the clock-output of case 1 may transfer to case 3.

** Not used for the SCI.

■ PRECAUTION 2

When transmitting through clock-synchronous serial communication interface, TE bit should not be cleared with TDRE of TRCSR (\$11) is "0".

The TDRE set and clear conditions of SCI are shown as follows.


	Set condition	Clear condition
TDRE	TDR → transmit shift register (asynchronous) Transmit shift register is empty. (clock-synchronous) RES = 0	When writing to TDR after TRSCR read, with TDRE = 1, TDRE is cleared.

If transmit data is written to TDR, and then TE but is cleared with TDRE = 0 to stop transmitting, TDRE remains "0".

In this case, even if TE bit is set and transmit data is written again, the TDR data is not transmitted.

Please note that TE bit must be cleared after the last data has been transmitted.

(This caution is not applied to asynchronous serial communication interface.)



Precaution 1 Diagram



■ TIMER, SCI STATUS FLAG

Table 9 shows the set and reset conditions of each status flag in the timer 1, timer 2 and SCI.

As for Timer 1 and Timer 2 status flag, if the set and reset condition occur simultaneously, the set condition is prior to the reset condition. But in case of SCI control status flag, the reset condition has priority. Especially as for OCF1 and

OCF2 of Timer 1, the set signal is generated periodically whenever FRC matches OCR after the set, and which can cause the unclear of the flag. To clear surely, the method is necessary to avoid the occurence of the set signal between TCSR Read and OCR write. For example, match the OCR value to FRC first, and next read TCSR, and then write OCR at once.

Table 9 Timer 1, Timer 2 and SCI Status Flag

		Set Condition	Reset Condition
	ICF	FRC → ICR by edge input to P ₂₀ .	1 Read the TCSR1 or TCSR2 then ICRH, when ICF = 1 2. RES=0
Timer	OCF1	OCR1=FRC	Read the TCSR1 or TCSR2 then write to the OCR1H or OCR1L, when OCF1=1 RES=0
1	OCF2	OCR2=FRC	1 Read the TCSR2 then write to the OCR2H or OCR2L, when OCF2=1 2. RES=0
	TOF	FRC=\$FFFF+1 cycle	1. Read the TCSR1 then FRCH, when TOF=1 2. RES=0
Tımer 2	CMF	T2CNT=TCONR	1. Write "0" to CMF, when CMF = 1 2. RES=0
	RDRF	Receive Shift Register → RDR	 Read the TRCSR then RDR, when RDRF=1 RES=0
SCI	ORFE	Framing Error (Asynchronous Mode) Stop Bit = 0 Overrun Error (Asynchronous Mode) Receive Shift Register → RDR when RDRF=1	1. Read the TRCSR then RDR, when ORFE=1 2. RES=0
	TDRE	 Asynchronous Mode TDR → Transmit Shift Register Clocked Synchronous Mode Transmit Shift Register is "empty" RES=0 	Read the TRCSR then write to the TDR, when TDRE=1 (Note) TDRE should be reset after the TE set.

(Note) 1. →, transfer

2 For example, "ICRH" means High byte of ICR

■ LOW POWER DISSIPATION MODE

The HD6303X provides two low power dissipation modes, sleep and standby.

Sleep Mode

The MPU goes to the sleep mode by SLP instruction execution. In the sleep mode, the CPU stops its operation, while the registers' contents are retained. In this mode, the peripherals except the CPU such as timers, SCI etc. continue their functions. The power dissipation of sleep-condition is one fifth that of operating condition.

The MPU returns from this mode by an interrupt, RES or STBY, it goes to the reset state by RES and the standby mode by STBY. When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks this interrupt, it cancels the sleep mode and executes the next instruction. However, for example if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.

This sleep mode is effective to reduce the power dissipation

for a system with no need of the HD6303X's consecutive operation.

Standby Mode

The HD6303X stops all the clocks and goes to the reset state with \overline{STBY} "Low". In this mode, the power dissipation is reduced conspicuously. All pins except for the power supply, the \overline{STBY} and XTAL are detached from the MPU internally and go to the high impedance state.

In this mode the power is supplied to the HD6303X, so the contents of RAM is retained. The MPU returns from this mode during reset. The followings are typical usage of this mode.

Save the CPU information and SP contents on RAM by $\overline{\text{NMI}}$. Then disable the RAME bit of the RAM control register and set the STBY PWR bit to go to the standby mode. If the STBY PWR bit is still set at reset start, that indicates the power is supplied to the MPU and RAM contents are retained properly. So system can restore itself by returning their pre-standby informations to the SP and the CPU. Fig. 22 depicts the timing at each pin with this example.




Figure 22 Standby Mode Timing

TRAP FUNCTION

The CPU generates an interrupt with the highest priority (TRAP) when fetching an undefined instruction or an instruction from non-memory space. The TRAP prevents the systemburst caused by noise or a program error

Op Code Error

When fetching an undefined op code, the CPU saves CPU registers as well as a normal interrupt and branches to the TRAP (\$FFEE, \$FFEF) This has the priority next to reset.

Address Error

When an instruction fetch is made from internal register (\$0000~\$001F), the MPU generates an interrupt as well as an op-code error. But on the system with no memory in its external memory area, this function is not applicable if an instruction fetch is made from the external non-memory area.

This function is available only for an instruction fetch and is not applicable to the access of normal data read/write (Note) The TRAP interrupt provides a retry function different-

ly from other interrupts. This is a program flow return to the address where the TRAP occurs when a sequence returns to a main routine from the TRAP interrupt routine by RTI. The retry can prevent the system burst caused by noise etc.

However, if another TRAP occurs, the program repeats the TRAP interrupt forever, so the consideration is necessary in programming.

■ INSTRUCTION SET

The HD6303X provides object code upward compatible with the HD6801 to utilize all instruction set of the HMCS6800. It also reduces the execution times of key instructions for throughput improvement.

Bit manipulation instruction, change instruction of the index register and accumulator and sleep instruction are also added.

The followings are explained here.

- · CPU Programming Model (refer to Fig. 23)
- Addressing Mode

- Accumulator and Memory Manipulation Instruction (refer to Table 10)
- New Instruction
- Index Register and Stack Manipulation Instruction (refer to Table 11)
- · Jump and Branch Instruction (refer to Table 12)
- Condition Code Register Manipulation (refer to Table 13)
- · Op Code Map (refer to Table 14)

Programming Model

Fig. 23 depicts the HD6303X programming model. The double accumulator D consists of accumulator A and B, so when using the accumulator D, the contents of A and B are destroyed.




Figure 23 CPU Programming Model

CPU Addressing Mode

The HD6303X provides 7 addressing modes. The addressing mode is decided by an instruction type and code. Table 10 through 14 show addressing modes of each instruction with the execution times counted by the machine cycle.

When the clock frequency is 4 MHz, the machine cycle time

becomes microseconds directly.

Accumulator (ACCX) Addressing

Only an accumulator is addressed and the accumulator A or B is selected. This is a one-byte instruction.

Immediate Addressing

This addressing locates a data in the second byte of an instruction. However, LDS and LDX locate a data in the second and third byte exceptionally. This addressing is a 2 or 3-byte instruction.

Direct Addressing

In this addressing mode, the second byte of an instruction shows the address where a data is stored 256 bytes (\$0 through \$255) can be addressed directly. Execution times can be reduced by storing data in this area so it is recommended to make it RAM for users' data area in configurating a system. This is a 2-byte instruction, while 3-byte with regard to AIM, OIM, EIM and TIM.

Extended Addressing

In this mode, the second byte shows the upper 8 bit of the data stored address and the third byte the lower 8 bit This indicates the absolute address of 3-byte instruction in the memory.

Indexed Addressing

The second byte of an instruction and the lower 8 bit of the index register are added in this mode. As for AIM, OIM, EIM and TIM, the third byte of an instruction and the lower 8 bits of the index register are added.

This carry is added to the upper 8 bit of the index register and the result is used for addressing the memory. The modified address is retained in the temporary address register, so the contents of the index register doesn't change. This is a 2-byte instruction except AIM, OIM, EIM and TIM (3-byte instruction).

Implied Addressing

An instruction itself specifies the address. That is, the instruction addresses a stack pointer, index register etc. This is a one-byte instruction.

Relative Addressing

The second byte of an instruction and the lower 8 bits of the program counter are added. The carry or borrow is added to the upper 8 bit. So addressing from -126 to +129 byte of the current instruction is enabled. This is a 2-byte instruction.

(Note) CLI, SEI Instructions and Interrupt Operation

When accepting the IRQ at a preset timing with CLI and SEI instructions, more than 2 cycles are necessary between the CLI and SEI instructions. For example, the following program (a) (b) don't accept the IRQ but (c) accepts it.

•	•	
•		
•		
		CLI
CLI	CLI	NOF
SEI	NOP	NOF
	SEI	SEI
•	•	
•	•	
•	•	•
(a)	(b)	(c)

The same thing can be said to the TAP instruction instead of the CLI and SEI instructions.

Table 10 Accumulator, Memory Manipulation Instructions

_							Add	dress	ng i	Mod	des							1			on (je
Operations	Mnemonic	IM	ME	D -	DIF	REC	T	IN	DE	x	EX	TEN	ID	IMI	LIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	To
		OP	~	#	ОР	~	#	OP	~	#	ОР	~	#	OP	~	#	Antimient Operation	н	•	N	z	v	c
Add	ADDA	88	2	2	98	3	2	AB	4	2	вв	4	3			Г	A + M→ A	1	•	:	\$	1	1
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3				B + M → B	1	•	1	:	1	1
Add Double	ADDD	C3	3	3	D3	4	2	E3	5	2	F3	5	3				A B+M M+1 → A B	•	•	1	1	1	1
Add Accumulators	ABA	1				$\overline{}$	T		1					18	1	1	A + B → A	1	•	:	:	1	1
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3				A + M + C → A	1	•	:	:	:	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3		Г		B + M + C → B	1	•	:	:	1	1
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3				A·M → A	•	•	:	1	R	
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B·M → B	•	•	1	:	R	1
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B5	4	3				A-M	•	•	:	1	R	•
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3				B·M	•	•	1	:	R	•
Clear	CLR	1	1			1	†	6F	5	2	7F	5	3			1	00 → M	•	•	R	s	R	F
	CLRA	†	†	\vdash	_	-	†	-	-	1	1-	†-	-	4F	1	1	00 → A	•	•	R	s	R	F
	CLRB	1	1			_	1	-		T	1	1	1	5F	1	1	00 → B	•	•	R	s	R	F
Compare	CMPA	81	2	2	91	3	2	AI	4	2	B1	4	3	-	-	1	A - M	•	•	1	1	1	1
	СМРВ	C1	2	2	DI	3	2	E1	4	2	FI	4	3	_		1	B - M		•	;	1	:	1
Compare Accumulators	СВА		Ť	-			T		T	Γ				11	1	1	A - B	•	•	:	1	:	1:
Complement, 1's	сом						T	63	6	2	73	6	3				M→M	•	•	:	1	R	15
	COMA	+	1	1	1	1	+		t	t	†	+	-	43	1	1	Ā→A	•	•	1	1	R	15
	СОМВ	1	T	T		\vdash	T		1	T		1		53	1	1	8 →8	•	•	1	1	R	15
Complement, 2's	NEG	+	1	1	 	\vdash	†	60	6	2	70	6	3	-	-	1	00 - M → M		•	:	1	to	to
(Negate)	NEGA	1	1		 	\vdash	T		1	Ť	 	+		40	1	1	00 - A → A	•		1	:	lo	
	NEGB		1	\vdash	_		1	1		1	+-	1	\vdash	50	1	1	00 - B → B			:	1	o	de
Decimal Adjust, A	DAA		T	T			T			Ī		1		19	2	1	Converts binary add of BCD characters into BCD format	•	•	:	;	:	+
Decrement	DEC	1-	1		_		t^-	6A	6	2	7A	6	3		† -	1	M - 1 → M	•	•	1	1	0	, 1
	DECA	+-	1	1	-	t	t	-	1	-	 	1		4A	1	1	A - 1 → A			1	1:	•	١,
	DECB	<u> </u>	1	T	_	\vdash	1			1	 	1		5A	1	1	B - 1 → B		•	1	1	4	
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	88	4	3	<u> </u>	-	t-	A ⊕ M → A		•	1	1	R	-
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3		-	-	B ⊕ M→ B		•	1	1	R	+
Increment	INC	+	+-	† ⁻ -	1	Ė	+	6C	6	2	7C	6	3		1	+-	M + 1 → M		•	1	1	3	١.
	INCA	+ -	+	1	 	+	+	-	+-	F	+	+	Ť	4C	1	١,	A + 1 → A		•	1	1	3	1
	INCB	+	+	+-	-	╁	+-	-	+	-	+	+-	-	5C		1	B + 1 → B			1	1	6	-
Load	LDAA	86	2	2	96	3	2	A6	4	2	86	4	3	100	†	Ė	M → A	-		1	1	R	-
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3	 	1	+	M → B			1	i	R	+
Load Double Accumulator	LDD	cc	3	3	DC	4	2	EC	5	2	FC	5	3			1	M + 1 → B, M → A	•	•	;	1	R	+
Multiply Unsigned	MUL	1-	t	1	1	1	T	1	1	-	1	1	1	3D	7	1	A×B → A B	•	•	•	•		6
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3	-	F-	1	A + M → A	•	•	1	1	R	-
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	-	+-	+-	B + M → B		•	1	1	R	ı
Push Data	PSHA	+-	Ť	Ť-	+	Ė	Ť	+-	+	Ť	+	÷	Ť	36	4	1	A → Msp. SP – 1 → SP	•	•	•	•		1
	PSHB	†	†	1-	_	1	+	-	1	-	 	+	+	37	4	1	B → Msp, SP - 1 → SP		•	•	•		+,
Pull Data	PULA	+-	†	t-		 	+	1	1	1	1	+-	+-	32	3	1	SP + 1 → SP, Msp → A	•	•	•	•		+
	PULB	+	t	1	 	<u> </u>	+	t-	1	1	+-	+	+	33	3	1	SP + 1 → SP, Msp → B	+-		•	-	-	+
Rotate Left	ROL	+-	t	+	 	\vdash	$^{+}$	69	6	2	79	6	3	133	۲	۲	G Gr., 141ap - G	1.	•	1	-	0	+
	ROLA	+-	+	+	+	+	+-	13	+ -	۴	1.3	10	۲	49	1	1	M (40-4000000000000000000000000000000000	-	•	1:	1:	6	-
	ROLB	+	+	+-		-	+	+	+	-	+	+	+-	59	1	1	V CP1	٠		1:	1:	6	1
Rotate Right	ROR	+	╁	+-	-	-	+	66	6	2	76	6	3	33	+-	╀.		+		1:	+	0	_
notate riight	RORA	+-	╁	 -	+	+	+	100	10	+	1,0	10	-	46	1	1	*) +0+111111+	-		:	÷	0	_
	HUNA	1	1	1_	L		1	L	1	L.	1	1	1	40	L'	L'	C b7 b0	Ľ	Ľ	1	+	6	+

(Note) Condition Code Register will be explained in Note of Table 13

Table 10 Accumulator, Memory Manipulation Instructions

_		L					Add	ressi	ng P	Mod	es							C			on C		e
Operations	Mnemonic	IMI	ME	5	DIF	REC	Т	IN	DE	<	EX.	ren	D	IMI	PLIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	-	*	OP	~	*	OP	~	*	OP	~	#	OP	~	*		н	1	N	z	v	•
Shift Left	ASL							68	6	2	78	6	3				м,	•	•	1	:	6	
Arithmetic	ASLA													48	1	1	A D+CIIII TIP+ 0	•	•	1		6	Ι
	ASLB						Г					Γ		58	1	1	B C 67 60	•	•	1	:	6	Γ
Double Shift Left, Arithmetic	ASLD													05	1	1	ACC A/ ACC B 0 C A7 A0 B7 B0	•	•	ı	1	6	
Shift Right	ASR		Ī					67	6	2	77	6	3				M)	•	•	1	:	6	Ī
Arithmetic	ASRA									_				47	1	1		•	•	1		6	T
	ASRB													57	1	1	8) 67 60 C	•	•	:	1	6	İ
Shift Right	LSR		Γ					64	6	2	74	6	3				M1	•	•	R	:	6	Ī
Logical	LSRA												Г	44	1	1	^ 0 + []	•	•	R	:	6	Ī
	LSRB													54	1	1	B) 67 60 C	•	•	R	1	6	Ī
Double Shift Right Logical	LSRD													04	1	1	0 - ACC A/ ACC B - A7 A0 B7 B0 C	•	•	R	;	6	
Store	STAA		Г		97	3	2	A7	4	2	87	4	3				A → M	•	•	1	1	R	Ì
Accumulator	STAB		Г		D7	3	2	E7	4	2	F7	4	3				B → M	•	•	1	1	R	Ī
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3				A → M B → M + 1	•	•	1	;	R	I
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	во	4	3				A - M → A	•	•	1	1	1	1
	SUBB	CO	2	2	DO	3	2	E0	4	2	FO	4	3			L	B - M → B	•	•	1	:	:	I
Double Subtract	SUBD	83	3	3	93	4	2	А3	5	2	В3	5	3				A B-M M+1 → A B	•	•	1	1	1	1
Subtract Accumulators	SBA													10	1	ŀ	A - B → A	•	•	1	1	1	I
Subtract	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3			L	A - M - C → A	•	•	1	1	1	1
With Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3		L		B - M - C → B	•	•	:	1:	1:	1
Transfer	TAB	<u> </u>	L	L		_	L	L	L	L	L	1	L	16	1	1	A → B		•	1	1	R	1
Accumulators	TBA	↓	L	L		_	1		1	L	_	1	L	17	1	1	B → A		•	1	1	R	1
Test Zero or	TST	1	1	L	L.	_	L	6D	4	2	70	4	3	<u> </u>	1	L	M - 00		•	1	1	R	
Minus	TSTA	L_	L	L	L	L	L		L	L	_	1	L	4D	1	1	A - 00		•	1	1	R	-
	TSTB	L	L	L	L	L	L			L	L	1	L	5D	1	1	B - 00	•	•	1	1	R	
And immediate	AIM	L_	L	_	71	6	3	61	7	3	<u></u>	L	L	_	L	L	M IMM→M	•	•	:	1:	R	
OR Immediate	OIM	_	L	L	72	6	3	62	7	3							M+IMM +M	•	•	:	1	R	
EOR Immediate	EIM		L	L	75	6	3	65	7	3					L		M±IMM +M	•	•	1	:	R	
Test Immediate	TIM		Г		7B	4	3	6B	5	3		Г			1		M IMM			1:	1:	R	1

(Note) Condition Code Register will be explained in Note of Table 13

Additional Instruction

In addition to the HD6801 instruction set, the HD6303X prepares the following new instructions.

$$AIM \ldots (M) \cdot (IMM) \rightarrow (M)$$

Executes "AND" operation to immediate data and the memory contents and stores its result in the memory.

$$OIM \dots (M) + (IMM) \rightarrow (M)$$

Executes "OR" operation to immediate data and the memory contents and stores its result in the memory.

$$EIM \dots (M) \oplus (IMM) \rightarrow (M)$$

Executes "EOR" operation to immediate data and the memory contents and stores its result in the memory.

Executes "AND" operation to immediate data and changes the relative flag of the condition code register.

These area 3-byte instructions; the first byte is op code, the second immediate data and the third address modifier.

$$XGDX \dots (ACCD) \leftrightarrow (IX)$$

Exchanges the contents of accumulator and the index register.

SLP

Goes to the sleep mode. Refer to "LOW POWER DIS-SIPATION MODE" for more details of the sleep mode.

Table 11 Index Register, Stack Manipulation Instructions

							Add	dress	ing	Mo	des						Boolean/	C		ditio Reg			•
Pointer Operations	Mnemonic	IM	ME	0	DII	REC	T	IN	DE	×	EX.	TEN	D	IMF	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		H	1	N	Z	V	C
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	ВС	5	3		Γ		X-MM+1	•	•	:	1	:	:
Decrement Index Reg	DEX	T												09	1	1	X – 1 → X	•	•	•	1	•	•
Decrement Stack Pntr	DES													34	1	1	SP - 1 - SP	•	•	•	•	•	•
Increment Index Reg	INX													08	1	1	X + 1 → X	•	•	•	1	•	•
Increment Stack Potr	INS								Г					31	1	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$.	•	•	0	1	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				M → SPH. (M+1) → SPL	•	•	0	1	R	•
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	0	1	R	•
Store Stack Pntr	STS	T			9F	4	2	AF	5	2	BF	5	3				SPH → M, SPL → (M+1)	•	•	0	1	R	•
Index Reg → Stack Potr	TXS													35	1	1	X - 1 → SP	•	•	•	•	•	•
Stock Pntr → Index Reg	TSX	T												30	1	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX	1				Γ								3A	1	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX	T				1	T							3C	5	1	X _L → M _{sp} , SP - 1 → SP	•	•	•	•	•	•
		1	1	1					l	1				ļ	1		XH → Map, SP - 1 → SP						
Pull Data	PULX	T		Г			Ī		Ī	1	T	1	1	38	4	1	SP + 1 → SP, M _{sp} → X _H	•	•	•	•	•	•
		1					1	1							į		SP + 1 → SP, M _{SP} → X _L						
Exchange	XGDX	T			1		Γ		Г	Γ				18	2	1	ACCDIX	•	•	•		•	•

(Note) Condition Code Register will be explained in Note of Table 13

Table 12 Jump, Branch Instructions

							Ad	dres	sing	Мо	des						İ	1			on (liste		ie
Operations	Mnemonic	REL	ATI	VE	DI	REC	T	IN	DE	×	EX.	EN	D	IMP	LIE	D	Branch Test	5	4	3	2	1	C
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		Н	ī	N	z	v	0
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	1
Branch If Carry Clear	BCC	24	3	2													C = 0	•	•	•	•	•	Ī
Branch If Carry Set	BCS	25	3	2													C = 1	•	•	•	•	•	t
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	ŀ
Branch If > Zero	BGE	2C	3	2					1								N (+) V = 0	•	•	•	•	•	Ī
Branch If > Zero	BGT	2E	3	2													Z + (N + V) = 0	•	•	•	•	•	Ī
Branch If Higher	вн	22	3	2													C + Z = 0	•	•	•	•	•	t
Branch If ≤ Zero	BLE	2F	3	2	-					-					,		Z + (N (V) = 1	•	•	•	•	•	T
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	1
Branch If < Zero	BLT	2D	3	2					1				1			į	N (+) V = 1	•	•	•	•	•	T
Branch If Minus	вмі	2B	3	2												1	N = 1	•	•	•	•	•	ţ,
Branch If Not Equal Zero	BNE	26	3	2												!	2 = 0	•	•	•	•	•	Ī
Branch If Overflow Clear	BVC	28	3	2												† I	V = 0	•	•	•	•	•	Ī
Branch If Overflow Set	BVS	29	3	2									1				V = 1	•	•	•	•	•	T.
Branch If Plus	BPL	2A	3	2									Ī				N = 0	•	•	•	•	•	ŀ
Branch To Subroutine	BSR	8D	5	2														•	•	•	•	•	T
Jump	JMP	†		1	T-		1	6E	3	2	7 E	3	3		-	1		•	•	•	•	•	T
Jump To Subroutine	JSR	1		1	9D	5	2	AD	5	2	BD	6	3	1		1	1	•	•	•	•	•	T
No Operation	NOP													01	1	1	Advances Prog Cntr Only	•	•	•	•	•	Ī
Return From Interrupt	RTI	T											Γ	3B	10	1		1.		- (B		_
Return From Subroutine	RTS													39	5	1		•	•	•	•	•	1
Software Interrupt	SWI													3F	12	1		•	S	•	•	•	I
Wait for Interrupt*	WAI	T		Π			Γ							3E	9	1		•	9	•	•	•	T
Sleep	SLP	1	1	1	1	1		1			_	_	$\overline{}$	1A	4	1		1.	•	•	•		t

(Note) *WAI puts R/W high, Address Bus goes to FFFF, Data Bus goes to the three state Condition Code Register will be explained in Note of Table 13

Table 13 Condition Code Register Manipulation Instructions

		Addre	ssingñ	Aodes		С	ondit	ion (ode	Regist	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		Н	1	N	Z	V	C
Clear Carry	CLC	oc	1	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	1	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	OA.	1	1	0 - V	•	•	•	•	R	•
Set Carry	SEC	OD	1	1	1 → C	•	•	•	•	•	s
Set Interrupt Mask	SEI	OF	1	1	1 → 1	•	S	•	•	•	•
Set Overflow	SEV	ОВ	1	1	1 → V	•	•	•	•	S	
Accumulator A → CCR	TAP	06	1	1	A→ CCR			_ (•		
CCR → Accumulator A	TPA	07	1	1	CCR → A	•					

LEGEND

- OP Operation Code (Hexadecimal)
- ~ Number of MCU Cycles
- MSP Contents of memory location pointed to by Stack Pointer
- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Boolean AND
- + Boolean Inclusive OR
- ⊕ Boolean Exclusive OR
- M Complement of M
- → Transfer into
- 0 Bit = Zero
- 00 Byte = Zero

CONDITION CODE SYMBOLS

- H Half-carry from bit 3 to bit 4
 - Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- Overflow, 2's complement
- C Carry/Borrow from/to bit 7
- R Reset Always
- S Set Always
- \$ Set if true after test or clear
- Not Affected

(Note) Condition Code Register Notes (Bit set if test is true and cleared otherwise)

- 1 (Bit V) Test Result = 10000000?
- 2 (Bit C) Test Result \$ 00000000?
- (Bit C) Test BCD Character of high-order byte greater than 10? (Not cleared if previously set)
- (Bit V) Test Operand = 10000000 prior to execution?
- 6 (Bit V) Test Operand = 01111111 prior to execution?
- 6 (Bit V) Test Set equal to N⊕ C = 1 after the execution of instructions
- 7 (Bit N) Test Result less than zero? (Bit 15=1)
- 8 (All Bit) Load Condition Code Register from Stack
- 9 (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state
- 10 (All Bit) Set according to the contents of Accumulator A
- (Bit C) Result of Multiplication Bit 7=12 (ACCB)

Table 14 OP-Code Map

OF	-					ACC	ACC	IND	EXT		ACCA	or SP			ACCE	3 or X		1
COL	ÞΕ					A	В	IND	DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1
F	11	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	1
ro ,	\	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	1
0000	0		SBA	BRA	TSX		N	EG					SI	JB			decrees are an an	T
0001	1	NOP	CBA	BRN	INS			A	IM				CI	MP				1
0010	2			вні	PULA			0	IM				S	BC			-	1
0011	3			BLS	PULB		C	MC			SU	BD			AC	DD		1
0100	4	LSRD		BCC	DES		L	SR					Al	ND				T
0101	5	ASLD		BCS	TXS			E	IM				В	IT				T
0110	6	TAP	TAB	BNE	PSHA		R	OR			Marian access		LI	DA				1
0111	7	TPA	TBA	BEQ	PSHB		A	SR				STA				STA		T
1000	8	INX	XGDX	BVC	PULX		А	SL					E	OR				I
1001	9	DEX	DAA	BVS	RTS		R	OL					Al	DC				I
1010	A	CLV	SLP	BPL	ABX		D	EC					0	RA				T
1011	В	SEV	ABA	BMI	RTI			T	M				A	DD				T
1100	С	CLC		BGE	PSHX		17	NC			С	PX			LI	OD		Ī
1101	D	SEC		BLT	MUL	1	T	ST		BSR		JSR				STD		T
1110	Ε	CLI		BGT	WAI			J	MP		LI	DS			LI	DX		T
1111	F	SEI		BLE	SWI		С	LR				STS				STX		1
		0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F	1

UNDEFINED OP CODE

* Only each instructions of AIM, OIM, EIM, TIM

- CPU OPERATION

• CPU Instruction Flow

When operating, the CPU fetches an instruction from a memory and executes the required function. This sequence starts with \overline{RES} cancel and repeats itself limitlessly if not affected by a special instruction or a control signal, SWI, RTI, WAI and SLP instructions change this operation, while \overline{NMI} , $\overline{IRQ_1}$, $\overline{IRQ_2}$, $\overline{IRQ_3}$, \overline{HALT} and \overline{STBY} control it. Fig. 24 gives the CPU mode transition and Fig. 25 the CPU system flow chart. Table 15 shows CPU operating states and port states.

• Operation at Each Instruction Cycle

Table 16 shows the operation at each instruction cycle. By the pipeline control of the HD6303X, MULT, PUL, DAA and XGDX instructions etc. prefetch the next instruction. So attention is necessary to the counting of the instruction cycles because it is different from the usual one op code fetch to the next instruction op code.

Table 15 CPU Operation State and Port State

Port	Reset	STBY***	HALT	Sleep
A ₀ ~ A ₇	Н	Т	Т	Н
Port 2	Т	Т	Keep	Keep
$D_0 \sim D_7$	Т	Т	Т	Т
A ₈ ~ A ₁₅	Н	Т	Т	Н
Port 5	Т	Т	Т	Т
Port 6	Т	Т	Keep	Keep
Control Signal	*	Т	**	*

- H; High, L, Low, T, High Impedance
- RD, WR, R/W, LIR = H, BA = L
- ** RD, WR, R/W = T, LIR, BA = H
- *** E pin goes to high impedance state




Figure 24 CPU Operation Mode Transition




Figure 25 HD6303X System Flow Chart

Table 16 Cycle-by-Cycle Operation

	ss Mode &	Cycles	Cycle	Address Bus	R/W	RD	WR	LIR	Data Bus
Inst	ructions	1-,	=				L	L	l
MMEDI	ATE								
ADC	ADD	7	1	Op Code Address + 1	1	0	1	1	Operand Data
AND	BIT		2	Op Code Address + 2	1	0	1	0	Next Op Code
CMP	EOR	2					1		
LDA	ORA								
SBC	SUB				1				
ADDD	CPX	1	1	Op Code Address + 1	1	0	1	1	Operand Data (MSB)
LDD	LDS	3	2	Op Code Address + 2	1	0	1	1	Operand Data (LSB)
LDX	SUBD	1	3	Op Code Address + 3	1	0	1	0	Next Op Code
DIRECT									<u> </u>
ADC	ADD	Τ	1	Op Code Address + 1	1 1	0	1	1	Address of Operand (LSE
AND	BIT		2	Address of Operand	1	o	1	1	Operand Data
CMP	EOR	3	3	Op Code Address + 2	1	o	1	١٥	Next Op Code
LDA	ORA	"							
SBC	SUB				i		1	ł	1
STA		+		Op Code Address + 1	1 1	0	1	1	Destination Address
•		3	2	Destination Address	0	1	o	1	Accumulator Data
			3	Op Code Address + 2	1	ò	1	0	Next Op Code
ADDD	CPX	+	1	Op Code Address + 1	†-i	0	1	1	Address of Operand (LSI
LDD	LDS		2	Address of Operand	1	ō	1 1	l i	Operand Data (MSB)
LDX	SUBD	4	3	Address of Operand + 1	1	0	1	1	Operand Data (LSB)
			4	Op Code Address + 2	1	0	1	0	Next Op Code
STD	STS	+	1	Op Code Address + 1	+	0	1	1	Destination Address (LSE
STX			2	Destination Address	0	1	0	1	Register Data (MSB)
		4	3	Destination Address + 1	0	1	0	1	Register Data (LSB)
			4	Op Code Address + 2	1	0	1	0	Next Op Code
JSŘ		+	1 7	Op Code Address + 1	1	0	1	1	Jump Address (LSB)
			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
		1	4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
			5	Jump Address	1	0	1	0	First Subroutine Op Code
TIM		 	1	Op Code Address + 1	1 1	0	1	1	Immediate Data
			2	Op Code Address + 2	1	0	1	1	Address of Operand (LSI
		4	3	Address of Operand	1	0	1	1	Operand Data
			4	Op Code Address + 3	1	0	1	0	Next Op Code
AIM	EIM	1	1 -	Op Code Address + 1	1 -1	0 -		1	Immediate Data
OIM			2	Op Code Address + 2	1	0	1	1	Address of Operand (LSI
			3	Address of Operand	1	0	1	1	Operand Data
		6	4	FFFF	1	1	1	1	Restart Address (LSB)
			5	Address of Operand	0	1	0	1	New Operand Data
			6	Op Code Address + 3	1	0	1	0	Next Op Code



	Mode & ctions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
NDEXED									
JMP		T	1	Op Code Address + 1	1	0	1	1	Offset
		3	2	FFFF	1	1	1	1	Restart Address (LSB)
		1	3	Jump Address	1	0	1	0	First Op Code of Jump Routin
ADC	ADD		1	Op Code Address + 1	1	0	1	1	Offset
AND	BIT		2	FFFF	1	1	1	1	Restart Address (LSB)
CMP	EOR	4	3	IX+Offset	1	0	1	1	Operand Data
LDA	ORA	4	4	Op Code Address + 2	1	0	1	0	Next Op Code
SBC	SUB				1			l	l
TST					<u> </u>				
STA			1	Op Code Address + 1	1	0	1	1	Offset
		4	2	FFFF	1	1	1	1	Restart Address (LSB)
		1	3	IX + Offset	0	1	0	1	Accumulator Data
		1	4	Op Code Address + 2	1	0	1	0	Next Op Code
ADDD			1	Op Code Address + 1	1	0	1	1	Offset
	LDD		2	FFFF	1	1	1	1	Restart Address (LSB)
	LDX	5	3	IX + Offset	1	0	1	1	Operand Data (MSB)
SUBD			4	IX+Offset+1	1	0	1	1	Operand Data (LSB)
			5	Op Code Address + 2	1	0	1	0	Next Op Code
	STS		1	Op Code Address + 1	1	0	1	1	Offset
STX		_	2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	IX + Offset	0	1	0	1	Register Data (MSB)
			4	IX + Offset + 1	0	1	0	1	Register Data (LSB)
			5	Op Code Address + 2	1	0	1	0	Next Op Code
JSR			1	Op Code Address + 1	1	0	1	1	Offset
		_	2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
			4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
ASL	ASR		5	IX + Offset Op Code Address + 1	1	0	1	0	First Subroutine Op Code
	ASH DEC		2	FFFF					Offset
			_	IX+Offset	1	1	1	1	Restart Address (LSB)
	LSR ROL	6	3	FFFF	1	0	1	1	Operand Data Restart Address (LSB)
ROR	nOL		5	IX+Offset	0	1	0	1 1	New Operand Data
NON		1	6	Op Code Address + 2	1	o	1	6	Next Op Code
TIM		+	1	Op Code Address + 1	+	0	+	1	Immediate Data
11141			2	Op Code Address + 2	1 1	0	1	1 ;	Offset
		5	3	FFFF	1	1	1	1	Restart Address (LSB)
			4	IX + Offset	1	Ö	i	;	Operand Data
			5	Op Code Address + 3	li	0	i	0	Next Op Code
CLR		 	1	Op Code Address + 1	 	0	 i 	 	Offset
U L			2	FFFF	1	1	1	1 ;	Restart Address (LSB)
		5	3	IX + Offset	1	o	1	1	Operand Data
		"	4	IX + Offset	ò	1	Ö	;	00
		1	5	Op Code Address + 2	1	o	1	o	Next Op Code
AIM	EIM	 	1	Op Code Address + 1	+	0	 	1	Immediate Data
OIM			2	Op Code Address + 2	i	ő	1	1	Offset
			3	FFFF	1	1	1	,	Restart Address (LSB)
		7	4	IX + Offset	1	o	1	1	Operand Data
		'	5	FFFF	1	1	١,	1	Restart Address (LSB)
			6	IX + Offset	ò	1	o	1	New Operand Data
			7	Op Code Address + 3	1	o	1	Ö	Next Op Code

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus		
EXTEND										
JMP	T	1	Op Code Address + 1	1	0	1	1	Jump Address (MSB)		
	3	2	Op Code Address + 2	1	0	1	1	Jump Address (LSB)		
		3	Jump Address	1	0	1	0	Next Op Code		
ADC ADD TST	-	1	Op Code Address + 1	1	0	1	1	Address of Operand (MSB		
AND BIT	4	2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)		
CMP EOR	4	3	Address of Operand	1 1	0	1	- 1	Operand Data		
LDA ORA	1	4	Op Code Address + 3	1	0	1	0	Next Op Code		
SBC SUB				1		ĺ				
STA	1	1	Op Code Address + 1	1	0	1	1	Destination Address (MSB		
	4	2	Op Code Address + 2	1 1	0	1	1	Destination Address (LSB)		
	4	3	Destination Address	0	1	0	1	Accumulator Data		
		4	Op Code Address + 3	1	0	1	0	Next Op Code		
ADDD		1	Op Code Address + 1	1	0	1	1	Address of Operand (MSB		
CPX LDD		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)		
LDS LDX	5	3	Address of Operand	1	0	1	1	Operand Data (MSB)		
SUBD	1	4	Address of Operand + 1	1	0	1	1	Operand Data (LSB)		
	}	5	Op Code Address + 3	1	0	1	0	Next Op Code		
STD STS		1	Op Code Address + 1	1	0	1	1	Destination Address (MSB		
STX		2	Op Code Address + 2	1	0	1	1	Destination Address (LSB)		
	5	3	Destination Address	0	1	0	1	Register Data (MSB)		
		4	Destination Address + 1	0	1	0	1	Register Data (LSB)		
		5	Op Code Address + 3	1	0	1	0	Next Op Code		
JSR	1	1	Op Code Address + 1	1	0	1	1	Jump Address (MSB)		
		2	Op Code Address + 2	1	0	1	1	Jump Address (LSB)		
	6	3	FFFF	1	1	1	1	Restart Address (LSB)		
	0	4	Stack Pointer	0	1	0	1	Return Address (LSB)		
		5	Stack Pointer - 1	0	1	0	1	Return Address (MSB)		
		6	Jump Address	1	0	1	0	First Subroutine Op Code		
ASL ASR	1	1	Op Code Address + 1	1	0	1	1	Address of Operand (MSB		
COM DEC		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)		
INC LSR	6	3	Address of Operand	1	0	1	1	Operand Data		
NEG ROL	0	4	FFFF	1	1	1	1	Restart Address (LSB)		
ROR		5	Address of Operand	0	1	0	1	New Operand Data		
		6	Op Code Address + 3	1	0	1	0	Next Op Code		
CLR		1	Op Code Address + 1	1	0	1	1	Address of Operand (MSB		
	1	2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)		
	5	3	Address of Operand	1	0	1	1	Operand Data		
		4	Address of Operand	0	1	0	1	00		
		5	Op Code Address + 3	1	0	1	0	Next Op Code		




		Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
							<u> </u>	1	l
	Instructions						Y		
			1	Op Code Address + 1	1	0	1	0	Next Op Code
		1							
		1					Ì		
					1				
INC							l		į.
INX		1					l		
LSRD		1							
ROR		1							
SBA									
SEI		İ			1				
TAB									
TBA		1							
TST	TSX	Ì							
TXS					1				
DAA	XGDX	1	1	Op Code Address + 1	1	0	1	0	Next Op Code
		2	2	FFFF	1	1	1	1	Restart Address (LSB)
PULA	PULB		1	Op Code Address + 1	1	0	1	0	Next Op Code
		3		FFFF	1	1	1	1	Restart Address (LSB)
		1	3	Stack Pointer + 1	1	0	1	1	Data from Stack
PSHA	PSHB		1	Op Code Address + 1	1	0	1	1	Next Op Code
		١.	2	FFFF	1 1	1	1	1	Restart Address (LSB)
		4	3	Stack Pointer	0	1	0	1	Accumulator Data
			4	Op Code Address + 1	1	0	1	0	Next Op Code
PULX		T	1	Op Code Address + 1	1	0	1	0	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
		4	3	Stack Pointer + 1	1	0	1	1	Data from Stack (MSB)
		1	4	Stack Pointer + 2	1	0	1	1	Data from Stack (LSB)
PSHX		 	1	Op Code Address + 1	11	0	1	1	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Index Register (LSB)
		1	4	Stack Pointer - 1	1 0	1	0	1	Index Register (MSB)
			5	Op Code Address + 1	1 1	0	1	0	Next Op Code
RTS		 	1	Op Code Address + 1		0	1	1	Next Op Code
		1	2		1	1	1	1	Restart Address (LSB)
		5		Stack Pointer + 1	1	0	1	1	Return Address (MSB)
		1		Stack Pointer + 2	1	o	1	1	Return Address (LSB)
				Return Address	1 1	o	i	Ö	First Op Code of Return Rout
MUL		+	1	Op Code Address + 1		0	- i -	ŏ	Next Op Code
			2	FFFF	i	1	1	1	Restart Address (LSB)
			3	FFFF	1 1	1 ;	, !	1	Restart Address (LSB)
		7	4	FFFF	1 1	,	1 1	1	Restart Address (LSB)
		'	5	FFFF	li	1	1	1	Restart Address (LSB)
			6	FFFF	ì	1	1	1	
		1	7	FFFF	1 ;	;	1	1	Restart Address (LSB) Restart Address (LSB)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
IMPLIED								
WAI	T	1	Op Code Address + 1	1	0	1	1	Next Op Code
	1	2	FFFF	1	1	1	1	Restart Address (LSB)
	1	3	Stack Pointer	o	1	0	1	Return Address (LSB)
	i	4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
	9	5	Stack Pointer – 2	ŏ	i	0	1	Index Register (LSB)
		6	Stack Pointer - 3	ō	1	0	1	Index Register (MSB)
		7	Stack Pointer - 4	o	1	0	1	Accumulator A
	i	8	Stack Pointer - 5	ō	1	0	1	Accumulator B
	l	9	Stack Pointer - 6	ō	1	0	1	Conditional Code Register
RTI	 	1	Op Code Address + 1	1	0	1	1	Next Op Code
	i	2	FFFF	1	1	1	1	Restart Address (LSB)
	1	3	Stack Pointer + 1	1	0	1	1	Conditional Code Register
	ł	4	Stack Pointer + 2	1	0	1	1	Accumulator B
	1	5	Stack Pointer + 3	1	o	1	1	Accumulator A
	10	6	Stack Pointer +4	1	o	1	1	Index Register (MSB)
	1	7	Stack Pointer + 5	1	0	1	1	Index Register (LSB)
	1	8	Stack Pointer + 6	1	0	1	1	Return Address (MSB)
	l	9	Stack Pointer + 7	1	0	1	1	Return Address (LSB)
	1	10	Return Address	1	0	1	0	First Op Code of Return Routine
SWI		1	Op Code Address + 1	1	0	1	1	Next Op Code
	1	2	FFFF	1	1	1	1	Restart Address (LSB)
	ł	3	Stack Pointer	0	1	0	1	Return Address (LSB)
	ļ	4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
	1	6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)
	12	7	Stack Pointer - 4	0	1	0	1	Accumulator A
		8	Stack Pointer - 5	0	1	0	1	Accumulator B
	1	9	Stack Pointer - 6	0	1	0	1	Conditional Code Register
	1	10	Vector Address FFFA	1	0	1	1	Address of SWI Routine (MSB)
	1	11	Vector Address FFFB	1	0	1	1	Address of SWI Routine (LSB)
	1	12	Address of SWI Routine	1	0	1	0	First Op Code of SWI Routine
SLP	 	1	Op Code Address + 1	1	0	1	1	Next Op Code
	1	2	FFFF	1	1	1	1	Restart Address (LSB)
	1	ĺĪ		1 1		1	1	
	1 .	1 _ !		1 1		l i		
	4	Sleep		1 1		1		
	1					1	1 1	1 1
	1	3	FFFF	i	i	i	1	Restart Address (LSB)
	ł	4	Op Code Address + 1	1	0	1	0	Next Op Code
			<u> </u>	<u> </u>			·	
RELATIVE								
BCC BCS	T	1 1	Op Code Address + 1	1	0	1 1	Γ 1	Branch Offset
BEQ BGE	3	2	FFFF	1	l ĭ	li	1 ;	Restart Address (LSB)
BGT BHI	1	i -	Branch Address Test = 1	1	1	1	[First Op Code of Branch Routing
BLE BLS	1	3	Op Code Address + 1 Test = 0	1	0	1	0	Next Op Code
BLT BMT	1	l]	l	1	l	1	1
BNE BPL	1	1		1			1	
BRA BRN		1			1		1	
BVC BVS	1	1		1	1	l	l	
BSR	+	1	Op Code Address + 1	 	0	1	1	Offset
	1	2	FFFF	1	1	l i	i	Restart Address (LSB)
	5	3	Stack Pointer	اه	l i	Ö	i	Return Address (LSB)
	1	4	Stack Pointer - 1	0	l i	lő	i i	Return Address (MSB)
	1	, -	1 Clock Former	١ ٧	0	1	Ö	I TOTAL IL MUUTESS (MISE)

WARNING CONCERNING THE BOARD DESIGN OF OSCILLATION CIRCUIT

When designing a board, note that crosstalk may disturb the normal oscillation if signal lines are placed near the oscillation circuit as shown in Figure 26. Place the crystal and C_L as close to the HD6303X as possible.



Do not use this kind of printed-circuit board design.

Figure 26 Warning concerning board design

of oscillation circuit

RECEIVE MARGIN OF THE SCI

Receive margin of the SCI contained in the HD6303X is shown in Table 17.

Note: SCI = Serial Communication Interface





Figure 27 Example of Oscillation Circuits in Board Design

	Table 17	
	Bit distortion tolerance (t-to) /to	Character distortion tolerance (T-To) /To
HD6303X	±43.7%	±4.37%



■ WARNING CONCERNING WAI INSTRUCTION

If the HALT signal is accepted by the MCU while the WAI instruction is executing, the CPU will not operate correctly after HALT mode is canceled.

WAI is a instruction which waits for an interrupt. The corresponding interrupt routine is executed after an interrupt occurs.

However, during the execution of the WAI instruction, HALT input makes the CPU malfunction and fetch an abnormal interrupt vectoring address.

In HALT mode, the CPU operates correctly without the WAI instruction, and WAI is executed correctly without HALT input. Therefore, if HALT input is necessary, make interrupts wait during the loop routine, as shown in Figure 28.





Figure 28 MAC function during WAI





- 1) MAL function
- ii) Recommended method

Figure 29 Program to wait for interrupt

WRITE-ONLY REGISTER

When the CPU reads a write-only register, the read data is always \$FF, regardless of the value in the write-only register. Therefore, be careful of the results of instructions which read write-only register and perform an arithmetic or logical operation on its contents, such as AIM, ADD, or ROL, is executed, because the arithmetic or logical operation is always done with the data \$FF. In particulars, don't use the AIM, OIM or EIM instruction to manipulate the DDR bit of PORT.

■ WARNING CONCERNING POWER START-UP

RES must be held low for at least 20 ms when the power starts up. In this case, the internal reset function is not effective until the oscillation begins at power-on. The RES signal is input to the LSI in synchronism with the internal clock ϕ (shown in Figure 30.)

Therefore, after power starts up, the LSI conditions such as its I/O ports and operating mode, are unstable. Fix the level of I/O ports by means of an external circuit to determine the level for system operation during the oscillator stabilization time.




Figure 30 RES circuit

HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y CMOS MPU (Micro Processing Unit)

The HD6303Y is a CMOS 8-bit single-chip microprocessing unit which contains a CPU compatible with the CMOS 8-bit microcomputer HD6301V, 256 bytes of RAM, 24 parallel I/O pins, Serial Communication Interface (SCI) and two timers

■ FEATURES

- Instruction Set Compatible with the HD6301V1
- 256 Bytes of RAM
- 24 Parallel I/O Pins
- Parallel Handshake Interface (Port 6)
- Darlington Transistor Drive (Port 2, 6)
- 16-Bit Programmable Timer Input Capture Register × 1 Free Running Counter × 1
- Output Compare Register × 2

 8-Bit Reloadable Timer

External Event Counter

Square Wave Generation

Serial Communication Interface (SCI)

Asynchronous Mode (8 Transmit Formats, Hardware Parity)
Clocked Synchronous Mode

- Memory Ready
- 3 Kinds of Memory Ready
- Halt
- Error Detection
 - (Address Error, Op-code Error)
- Interrupt External 3, Internal 7
- Maximum 65k Bytes Address Space
- Low Power Dissipation Mode Sleep Mode

Sleep Mode


Standby Mode (Hardware Standby, Software Standby)

- Minimum Instruction Execution Time $-0.5\mu s$ (f = 2MHz)
- Wide Range of Operation

$$\begin{array}{ll} V_{CC}\!=\!3\text{ to }5.5\text{V} & \text{ (f=0.1 to 0.5MHz)} \\ V_{CC}\!=\!5\text{V}\!\pm\!10\% & \text{ f=0.1 to 1.0MHz : HD6303Y} \\ f\!=\!0.1\text{ to 1.5MHz . HD63A03Y} \\ f\!=\!0.1\text{ to 2.0MHz . HD63B03Y} \\ f\!=\!0.1\text{ to 3.0MHz ; HD63C03Y} \end{array}$$


PROGRAM DEVELOPMENT SUPPORT TOOLS

- Cross assembler and C compiler software for IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles




■ PIN ARRANGEMENT


 HD6303YP, HD63A03YP, HD63B03YP, HD63C03YP




 HD6303YF, HD63A03YF, HD63B03YF, HD63C03YF



 HD6303YCP, HD63A03YCP, HD63B03YCP, HD63C03YCP




 HD6303YH, HD63A03YH, HD63B03YH, HD63C03YH



(Top View)

BLOCK DIAGRAM



HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3~+7.0	٧
Input Voltage	V _{in}	-0.3~V _{cc} +0.3	٧
Operating Temperature	T _{opr}	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55~+150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field

But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}: V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $T_a = -20$ °C $\sim +75$ °C, unless otherwise noted.)

Ite	m	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	_		
Input "High" Voltage	EXTAL	V _{IH}		V _{CC} ×0.7	_	V _{CC} +0.3	V
	Other Inputs	1		2.0	-		
Input "Low" Voltage	All inputs	V _{IL}		-0.3	_	0.8***	٧
Input Leakage Current	NMI, RES, STBY, MP ₀ , MP ₁	I _{in}	V _{in} = 0.5~V _{CC} -0.5V	-	-	1.0	μΑ
Three State Leakage Current	A ₀ ~A ₁₅ , D ₀ ~D ₇ , RD, WR, R/W, Ports 2, 5, 6	ITSI	V _{in} = 0.5~V _{CC} -0.5V	_	-	1.0	μΑ
Output "High" Voltage	All Outputs	V	$I_{OH} = -200\mu A$	2.4	I -	_	٧
Output High Voltage	All Outputs	V _{ОН}	$I_{OH} = -10\mu A$	V _{CC} -0.7	_	_	٧
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	-	_	0.4	٧
Darlington Drive Current	Ports 2, 6	Іон	V _{out} = 1.5V	1.0	_	10.0	mA
Input Capacitance	All Inputs	C _{in}	$V_{in} = OV, f = 1MHz,$ Ta = 25°C	_	_	12.5	pF
Standby Current	Non Operation	I _{STB}		_	3.0	15.0	μΑ
			Sleeping (f=1MHz**)	-	1.5	3.0	mA
		I _{SLP}	Sleeping (f=1.5MHz**)	-	2.3	4.5	mA
			Sleeping (f=2MHz**)**	-	3.0	6.0	mA
Current Dissipation*			Steeping (f=3 MHz)	_	4.5	9.0	mΑ
Carrent Dissipation			Operating (f= 1MHz**)	_	7.0	10.0	mA
		Icc	Operating (f=1.5MHz**)	_	10.5	15.0	mA
			Operating (f=2MHz**)**	_	14.0	20.0	mA
			Operating (f=3 MHz)	-	21.0	30.0	mA
RAM Standby Voltage		V _{RAM}		2.0	_	_	٧

^{*} $V_{IH} \min = V_{CC} - 1.0V$, $V_{IL} \max = 0.8V$ (All output terminals are at no load)

typ. value (f = X MHz) = typ. value (f = 1MHz) $\times X$ max value (f = X MHz) = max. value (f = 1MHz) $\times X$

(both the sleeping and operating)

*** SCLK 0.6V (-20°C~0°C)

Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typior maxivalues about Current
Dissipations at X MHz operation are decided according to the following formula.

HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

ullet AC CHARACTERISTICS (V_{CC} = 5.0V \pm 10%, V_{SS} = 0V, T_a = -20 \sim +75°C, unless otherwise noted.)

BUS TIMING

Item		Symbol	Test	Н	D6301Y	' 0	HC	63A01Y	0	н	D63B01	Y0	HE	63C01	7 0	Unit	
item		Symbol	Condition	mın.	typ	max	mın	typ	max	mın	typ	max	mın	typ	max	Onit	
Cycle Time		t _{cyc}		1	-	10	0.666	-	10	05	-	10	0 333	-	10	μS	
Enable Rise Time		t _{Er}		_	_	25		_	25	_	-	25	-	_	20	ns	
Enable Fall Time Enable Pulse Width "High" Level*		t _{Ef}		_	_	25	_	-	25	_	_	25		_	20	ns	
Enable Pulse Width "High" Level*		PWEH		450	_	_	300	-	_	220	_	_	140		_	ns	
Enable Pulse Width "Low" L	evel*	PW _{EL}		450	_	_	300	_	_	220	_	_	140			ns	
Address, R/W Delay Time*		t _{AD}		-	-	250	_	_	190	_	_	160	_	_	120	ns	
Data Delay Time	Write	t _{DDW}		_	_	200	_	_	160	_	_	120	_	-	100	ns	
Data Set-up Time	Read	t _{DSR}		80	_	_	70	_		60	_	_	50	_	_	ns	
Address, R/W Hold Time*		t _{AH1}		80	_	-	50	_	_	40	_	_	20	_	-	ns	
Data Hold Time	Write*	t _{HW1}	Fig 1	80	_	_	50	_	_	40	_	_	20	_	_	ns	
RD, WR Address Hold Time		t _{AH2}		70	_	_	50	_	_	40	-	_	20	-	_	ns	
RD, WR Data Hold Time*		t _{HW2}		70	_	_	50	_	_	40	_	I -	20	_	-	ns	
Data Hold Time	Read	t _{HR}		0	_	_	0	_	_	0	_	T -	0	_	_	ns	
RD, WR Pulse Width*		PW _{RW}			450		_	300	_	_	220	_	-	140	_	_	ns
RD, WR Delay Time		t _{RWD}			_	_	40	_	_	40	_	_	40	_	_	40	ns
RD, WR Hold Time		t _{HRW}		_	_	20	_	_	20	_	_	20	_	_	20	ns	
LIR Delay Time		t _{DLR}		-	_	200	_	_	160	-	_	120	_	_	80	ns	
LIR Hold Time		t _{HLR}		10	_	-	10	_	_	10	_	Ī —	5	_	_	ns	
Peripheral Read Access Tim	е	tACC		_	-	_	_	_	_	_	-	_	180			ns	
MR Set-up Time*		t _{SLR}		400	-	_	280	_	_	230	_	_	170	_	_	ns	
MR Hold Time*		t _{HMR}	Fig 2	_	_	100	_	_	70	_	_	50		_	25	ns	
E Clock Pulse Width at MR		PW _{EMR}		_	_	9	_	_	9	_	_	9	_	_	9	μS	
Processor Control Set-up Tir	Processor Control Set-up Time		Fig 3, 13, 14	200	-	_	200	-	_	200	_	_	100	_	T -	ns	
Processor Control Rise Time		t _{PCr}	E . 0 0	_	_	100	_	-	100	-	-	100	_	-	50	ns	
Processor Control Fall Time		t _{PCf}	Fig. 2, 3	_	-	100	_	_	100	 		100	 	-	50	ns	
BA Delay Time	BA Delay Time		Fig. 3	_	-	250	_	T -	190	T -	-	160	_	 	120	ns	
Oscillator Stabilization Time		t _{RC}	Fig. 14	20	-	-	20	 	1 -	20	_	-	20	-		ms	
Reset Pulse Width		PWRST		3	T -	T-	3	<u> </u>	 	3	<u> </u>	Γ-	3	-	T -	t _{cyc}	

^{*}These timings change in approximate proportion to toyo The figures in this characteristics represent those when toyo is minimum (= in the highest speed operation)


Peripheral Port Timing

İtem		Symbol	Test	HD6303 Y			HD63A03Y			HD63B03Y			н	Unit		
Item		Symbol	condition	min	typ	max	min	typ	max	mın	typ	max	min	typ	max	Unit
Peripheral Data Set Up Time	Port 2,5,6	^t pDSU		200	-	-	200	-	_	200	-	-	200	-	-	ns
Peripheral Data Hold Time	Port 2,5,6	^t pDH	Fig. 5	200	-	-	200	-	_	200		-	200	-	-	ns
Delay Time (From Enable Fall Edge to Peripheral Output)	Port 2,5,6	^t pWD	Fig. 6	-	-	300	-	-	300	-	-	300	-	_	300	ns
Input Strobe Pulse W	idth	tpWIS		200	Ι-	-	200	-	-	200	-	_	200	_	1-	ns
Input Data Hold Time	Port 6	ίн	Fig.10	150	-	-	150	-	-	150	-	-	150	-	-	ns
Input Data Set-Up Time	Port 6	tis		100	-	-	100	-	-	100	-	-	100	-	-	ns
Output Strobe Delay Time		tDSD1	Fig.11	<u> </u>		200			200			200			200	T
	tDSD2	rig.ii	-	_	200	_	-	200	-	-	200	-	-	200	ns	

HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

TIMER, SCI TIMING

item		Symbol	Test	⊦	1D6303	Y	н	D63A03	Υ	н	D63B03	ΒY	н	D63C03	Υ	Unit
nem		Symbol	Condition	mın	typ	max	mın	typ	max	mın	typ	max	min	typ	max	1 01111
Timer 1 Input Pulse Wid	lth	t _{PWT}	Fig 9	20	_	_	2.0	_	_	20	_	_	20	_	_	t _{cyc}
Delay Time (Enable Positive Transition to Timer Output)		t _{TOD}	Fig 7, 8	_	_	400	_	_	400	_	_	400	_	-	400	ns
SCI Input Clock Cycle Async Mode			Fig 9	10	_	_	10	_	_	10	_	_	10	_	-	t _{cyc}
Clock Sync		t _{Scyc}	Fig 4	20	_	_	20	_	_	20	_	_	20	_	_	t _{cyc}
SCI Transmit Data Delay Time (Clock Sync Mode)		t _{TXD}		-	_	220	_	-	220	_	_	220		_	220	ns
SCI Receive Data Set-up Time (Clock Sync Mode)		t _{SRX}		260	_	_	260		-	260		_	260	_	_	ns
SCI Receive Data Hold Time (Clock Sync Mode)		t _{HRX}	Fig 4	100	_	_	100	_	-	100	_	_	100	_	_	ns
SCI Input Clock Pulse Width		t _{PWSCK}		04	_	0.6	0.4	_	06	0.4	_	0.6	0 4	_	06	t _{Scyc}
Timer 2 Input Clock Cycle		t _{tcyc}		20	_	_	20	_		20		_	20	_	_	t _{cyc}
Timer 2 Input Clock Pulse Width		t _{PWTCK}	Fig 9	200	_		200	_	_	200	_	_	200		_	ns
Timer 1-2, SCI Input Clock Rise Time		t _{CKr}	rig a	-	_	100	_		100	-	_	100		-	50	ns
Timer 1-2, SCI Input Cl	ock Fall Time	t _{CKI}		_	_	100	_	l –	100	_	_	100			50	ns






Figure 2 Memory Ready and E Clock Timing





Figure 3 HALT and BA Timing



*2 OV is high level when clock input 2.4V is high level when clock output

Figure 4 SCI Clocked Synchronous Timing




Figure 5 Port Data Set-up and Hold Times (MPU Read)




Figure 6 Port Data Delay Times (MPU Write)




Figure 7 Timer 1 Output Timing





Figure 9 Timer 1-2, SCI Input Clock Timing



2 4V

Ν

◆
− tτορ

-2 4V

-0 8V

(TCONR=N)

Figure 8 Timer 2 Output Timing

\$00

Ε

T2CNT

P₂₆

(Input)

Output

Figure 10 Port 6 Input Latch Timing




Figure 11 Output Strobe Timing




Figure 12 Bus Timing Test Loads (TTL Load)




Figure 13 Interrupt Sequence




Figure 14 Reset Timing

■ FUNCTIONAL PIN DESCRIPTION

V_{CC}, V_{SS}

 V_{CC} and V_{SS} provide power to the MPU with $5V\pm10\%$ supply. In the case of low speed operation (fmax=500kHz), the MPU can operate with 3 to 5.5 volts. Two V_{SS} pins should be tied to ground.

XTAL, EXTAL

These two pins interface with an AT-cut parallel resonant crystal. Divide-by-four circuit is on chip, so if 4MHz crystal oscillator is used, the system clock is 1MHz for example.

EXTAL pin can be drived by the external clock with 45% to 55% duty. The system clock which is one fourth frequency of the external clock is generated in the LSI. The external clock frequency should be less than four times of the maximum operating frequency. When using the external clock, XTAL pin should be open. Fig. 15 shows examples of connection circuit. The crystal and C_{L1}, C_{L2} should be mounted as close as possible to XTAL and EXTAL pins. Any line must not cross the line between the crystal oscillator and XTAL, EXTAL.

AT Cut Parallel Resonant Crystal Oscillator




Figure 15 Connection Circuit

• STBY

This pin makes the MPU standby mode. In "Low" level, the oscillation stops and the internal clock is stabilized to make reset condition. To retain the contents of RAM at standby mode, "0" should be written into RAM enable bit (RAME). RAME is the bit 6 of the RAM/port 5 control register at \$0014. RAM is disabled by this operation and its contents is sustained.

Refer to "LOW POWER DISSIPATION MODE" for the standby mode.

• Reset (RES)

This pin resets the MPU from power OFF state and provides a startup procedure. During power-on, RES pin must be held "Low" level for at least 20ms.

The CPU registers (accumulator, index register, stack pointer, condition code register except for interrupt mask bit), RAM and the data register of ports are not initialized during reset, so their contents are undefined in this procedure.

To reset the MPU during operation, RES should be held "Low" for at least 3 system-clock cycles. At the 3rd cycle during "Low" level, all the address buses become "High". When RES remains "Low", the address buses keep "High". If RES becomes "High", the MPU starts the next operation.

- (1) Latch the value of the mode program pins; MP₀ and MP₁.
- (2) Initialize each internal register (Refer to Table 4).
- (3) Set the interrupt mask bit. For the CPU to recognize the maskable interrupts IRQ₁, IRQ₂ and IRQ₃, this bit should be cleared in advance.
- (4) Put the contents (=start address) of the last two addresses (\$FFFE, \$FFFF) into the program counter and start the program from this address. (Refer to Table 1).

• Enable (E

This pin provides a TTL-compatible system clock to external circuits. Its frequency is one fourth that of the crystal oscillator or external clock. This pin can drive one TTL load and 90pF capacitance.

Non-Maskable Interrupt (NMI)

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As

well as the IRQ mentioned below, the instruction being executed at NMI signal detection will proceed to its compeletion. The interrupt mask bit of the condition code register doesn't affect non-maskable interrupt at all.

In response to an NMI interrupt, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack. Upon completion of this sequence, a vector is fetched from \$FFFC and \$FFFD to transfer their contents into the program counter and branch to the non-maskable interrupt service routine.

(Note) At reset start, the stack pointer should be initialized on an appropriate memory area and then the falling edge be input to \overline{NMI} pin.

Interrupt Request (IRQ1, IRQ2)

These are level-sensitive pins which request an internal interrupt sequence to the CPU. At interrupt request, the CPU will complete

the current instruction before the acceptance of the request. Unless the interrupt mask in the condition code register is set, the CPU starts an interrupt sequence; if set, the interrupt request will be ignored. When the sequence starts, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack, then the CPU sets the interrupt mask bit and will not acknowledge the maskable request. During the last cycle, the CPU fetches vectors depicted in Table 1 and transfers their contents to the program counter and branches to the service routine.

The CPU uses the external interrupt pins $(\overline{1RQ_1} \text{ and } \overline{1RQ_2})$ also as port pins P_{so} and P_{si} , so it provides an enable bit to Bit 0 and 1 of the RAM port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for the details.

When one of the internal interrupts, ICI, OCI, TOI, CMI or SIO is generated, the CPU produces internal interrupt signal (IRQ₂). IRQ₃ functions just the same as $\overline{IRQ_1}$ or $\overline{IRQ_2}$ except for its vector address. Fig. 16 shows the block diagram of the interrupt circuit.




Table 1 Interrupt Vector Memory Map

Duinnit	Ve	ctor	1-4
Priority	MSB	LSB	Interrupt
Highest	FFFE	FFFF	RES
†	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	SWI (Software Interrupt)
	FFF8	FFF9	ĪRQ₁, ISF (port 6 Input Strobe)
	FFF6	FFF7	ICI (Timer 1 Input Capture)
	FFF4	FFF5	OCI (Timer 1 Output Compare 1, 2)
	FFF2	FFF3	TOI (Timer 1 Overflow)
	FFEC	FFED	CMI (Timer 2 Counter Match)
į	FFEA	FFEB	TRO ₂
Lowest	FFFO	FFF1	SIO (RDRF+ORFE+TDRE+PER)

Mode Program (MP₀, MP₁) Set MP, "High" and MP, "Low"

Read/Write (R/W)

This signal, usually be in read state ("High"), shows whether the CPU is in read ("High") or write ("Low") state to the peripheral or memory devices. This can drive one TTL load and 30pF ca-

• RD. WR

These signals show active low outputs when the CPU is reading/ writing to the peripherals or memories. This enables the CPU easy to access the peripheral LSI with RD and WR input pins. These pins can drive one TTL load and 30pF capacitance.

Load Instruction Register (LIR)

This signal shows the instruction opecode being on data bus (active low). This pin can drive one TTL load and 30pF capacitance.

Memory Ready (MR; P₆₂)

This is the input control signal which stretches the system clock's "High" period to access low-speed memories. HD6303Y can select three kinds of low-speed memory access method by RAM/Port 5 Control Register's MRE bit and AMRE bit. In the case that CPU accesses low-speed memories by the external MR signal (MRE="1", AMRE="0"), the system clock operates in normal sequence when this signal is in "High".

But this signal in "Low", the "High" period of the system clock will be stretched depending on its "Low" level duration in integral multiples of the cycle time. This allows the CPU to interface with low-speed memories (See Fig. 2). Up to 9µs can be stretched.

During internal address space access or nonvalid memory access, MR is prohibited internally to prevent decrease of operation speed. Even in the halt state, MR can also stretch "High" period of system clock to allow peripheral devices to access low-speed memories. Refer to "RAM/PORT 5 CONTROL REGISTER" for more details.

Halt (HALT; P₅₃)

This is an input control signal to stop instruction execution and to release buses. When this signal switches to "Low", the CPU stops to enter into the halt state after having executed the present instruction. When entering into the halt state, it makes BA "High" and also an address bus, data bus, RD, WR, R/W high impedance. When an interrupt is generated in the halt state, the CPU uses the interrupt handler after the halt is cancelled. When halted during the sleep state, the CPU keeps the sleep state, while BA is "High" releases the buses. Then the CPU returns to the previous sleep state when the HALT signal becomes "High"

(Note) Please don't switch the HALT signal to "Low" when the CPU executes the WAI instruction and is in the interrupt wait state to avoid the trouble of the CPU's operation after the halt is cancelled.

Bus Available (BA)

This is an output control signal which is normally "Low" but "High" when the CPU accepts HALT and releases the buses. The HD6800 and HD6802 make BA "High" and release the buses at WAI execution, while the HD6303Y doesn't make BA "High" under the same condition.

■ PORT

The HD6303Y provides three 8-bit I/O ports. Each port provides Data Direction Register (DDR) which controls the I/O state

Table 2 Port and Data Direction Register Address

Port	Port Address	Data Direction Register
Port 2	\$0003	\$0001
Port 5	\$0015	\$0020
Port 6	\$0017	\$0016


Port 2

An 8-bit I/O port. Port 2 DDR (P2DDR) controls the I/O state. This port provides DDR corresponding to each bit and can define input or output by the bit ("0" for input, "1" for output).

As Port 2 DDR is cleared during reset, it will be an input port. Port 2 is also used as an I/O pin for timer 1, Timer 2 and the SCI. Pins for Timers and the SCI set or reset each DDR depending on their functions and become I/O pins. When port 2 functions as an I/ O port after used as I/O pins of the timers or the SCI, the I/O direction of the pins remain as it is used as the I/O pin of timer and SCI.

Port 2 can drive one TTL load and 30pF capacitance. This port can produce 1mA when Vout=1.5V to drive directly the base of Darlington transistor.


 P_{20} (Tin) P_{20} is also used as an external input pin for the input-capture. This pin is an I/O port which is an input or output as defined by the Data Direction Register (P20DDR) ("0" for an input and "1" for an output) Then either a signal to or from P_{20} ("to" for an output port, "from" for an input port) is always input to the Timer 1 input capture.



P₂₁ (Tout 1), P₂₄ (Tx), P₂₅ (Tout 2), P₂₆ (Tout 3)


These four pins can be also used as output pins for Timer 1,
Timer 2 and a transmit output of the SCI. Timer 1, and the SCI

have a register which enables output. By setting these registers, they automatically will be output pins of timer or the SCI.




P₂₂ (SCLK)

P₂₂ is also used as a clock I/O pin for the SCI. It is selected as a clock input or output pin by the operating mode of the SCI. It is usable as an I/O port when the SCI has no clock input or output (as an output port if P₂₂ DDR=1, as an input port if P₂₂ DDR=0).



P₂₃ (Rx), P₂₇ (TCLK)
P₂₃ and P₂₇ are also used as received data input pins for the SCI and external clock input pins for Timer 2. The SCI and Timer 2 have registers which enable input. If the registers are set, the DDR $(P_{23}DDR, P_{27}DDR)$ are cleared and P_{23} and P_{27} will be input pins for Rx and TCLK

Since the SCI will be a clocked synchronous mode by an external clock-input during reset, the DDR of P_{22} is cleared automatically and P_{22} is an input port. Set the SCI to a mode where P_{22} is not used (CC0 or CC1 of the RMC Register is "0" or "1" respectively) and write "1" to the P_{22} DDR to make P_{22} an output port



Port 5

An 8-bit I/O port. The DDR of port 5 controls I/O state. Each bit of port 5 has a DDR which defines I/O state ("0" for input and "1"


During reset, the DDR of port 5 is cleared and port 5 becomes an input port.

Port 5 is also usable as $\overline{IRQ_1}$, $\overline{IRQ_2}$, \overline{HALT} , MR and the strobed signal of port 6 for handshake (\overline{IS} , \overline{OS}). It is set to input or output automatically if it is used as these control signal pins (except P₅₄, IS). Since the DDR of port 5, as is port 2, is set or reset by the control signal, I/O directions of the I/O ports are retained after the control signal is disabled. Port 5 can drive one TTL load and 90pF capacitance.

P50 (IRQ1), P51 (IRQ2)

Pso and Ps, are also usable as interrupt pins. The RAM/port 5 control registers of $\overline{IRQ_1}$ and $\overline{IRQ_2}$ have enable bits (IQ1E, IQ2E). When these bits are set to "1", P_{50} and P_{51} will automatically be interrupt input pins.


 $\begin{array}{c} \textbf{P_{52} (MR), P_{53} (\overline{HALT})} \\ \textbf{P_{52} and P_{53} are also usable as MR and } \\ \overline{HALT} \ \text{inputs. MR and} \\ \overline{HALT} \ \text{have} \underline{\ \text{enable bits (MRE, HLTE)}} \ \text{in the RAM/Port 5 Control} \end{array}$ Register as $\overline{IRQ_1}$ and $\overline{IRQ_2}$. Since MRE is cleared during reset, P_{52} is usable as an I/O port, and HLTE is set during reset, the DDR of P_{53} will be automatically reset to be a HALT input pin. HLTE of the RAM/Port 5 Control Register has to be cleared to use P₅₃ as an I/O



* Initializing value during reset; IRQ1E = "0", IRQ2E = "0", MRE = "0", HLTE = "1"


 $\mathbf{P_{54}}$ ($\overline{\mathbf{IS}}$) $\mathbf{P_{54}}$ is also usable as the input strobe ($\overline{\mathbf{IS}}$) for port 6 handshake interface. This pin, as is P20, is always an I/O port. If P34 is used as an

output port (set the DDR of P54 to "1"), an output signal from P54 will be the input to IS.




 P_{85} (\overline{OS}) P_{85} is also usable as the output strobe (\overline{OS}) for port 6 handshake interface. It will be an I/O port during reset, and an \overline{OS} output pin

by setting the \overline{OS} enable register (OSE) of the port 6 Control Status Register (P6CSR).



 P_{56} , P_{57} P_{56} and P_{57} are I/O ports.




• Port 6

8-bit I/O port, Port 6 DDR controls I/O state. Each bit of port 6 has a DDR and designates input or output ("0" for input, "1" for output). During reset, Port 6 DDR is cleared and port 6 becomes an input port.

Port 6 controls parallel handshake interface besides functions as an I/O port. Therefore, it provides DDRs to control and IS LATCH to latch the input data.

Port 6 can drive one TTL load and 30pF capacitance. It can drive directly the base of Darlington transistor as port 2.



BUS

Address Bus $(A_0 \sim A_{15})$ Address Bus $(A_0 \sim A_{15})$ is used for addressing the memory and peripheral LSI.

This bus can interface with the bus of HMCS 6800 and drive one TTL load and 90pF capacitance.

Data Bus (D₀ ~ D₇)

8-bit parallel data bus for data transmit between the memory or peripheral LSI. This bus can drive one TTL load and 90pF capaci-

■ RAM/PORT 5 CONTROL REGISTER

The control register located at \$0014 controls on-chip RAM and port 5.

RAM/Port 5 Control Register (RP5CR)

7	6	_ 5	4	3	2	1	0	
STBY PWR	RAME	STBY FLAG	AMR E	HLTE	MRE	IRQ₂ E	IRQ1	\$0014

Bit 0, Bit 1 IRQ1, IRQ2 Enable Bit (IRQ1E, IRQ2E)

When using P_{50} and P_{51} as interrupt pins, write "1" in these bits. When the bit is set to "1", the DDRs corresponding to P_{50} and

 P_{51} are cleared and become \overline{IRQ}_1 input pin and \overline{IRQ}_2 input pin. When IRQ1E and IRQ2E are set, P50 and P51 cannot be used as an output ports. When "0", the CPU doesn't accept an external interrupt or a sleep cancellation by the external interrupt. These bits are cleared during reset.

Bit 2 Memory Ready Enable Bit (MRE)

When using P₅₂ as an input pin of the "memory ready" signal, write "1" in this bit When set, P52 DDR is automatically cleared and becomes the MR input pin. The bit is cleared during reset.

Bit 3 Halt Enable Bit (HLTE)

When using P_{53} as an input pin of the \overline{HALT} signal, write "1" in this bit. When this bit is set, P₅₃ DDR is automatically cleared and becomes the Halt input pin. If the bit is "0", the Halt function is inhibited and P₅₃ is used as an I/O port. The bit is set to "1" during

Bit 4 Auto Memory Ready Enable Bit (AMRE)

When the bit is set and the CPU accesses the external address, "memory ready" operates automatically and stretches the E clock's "High" duration for one system clock. When MRE bit of bit 2 is cleared and when the CPU accesses the external address space, the function operates. When MRE bit is set and then the CPU accesses the external address space with P_{so}(MR) pin in "low", "memory ready" operates automatically. This bit is set to "1" during reset.

Table 3 "Memory Ready" Function

MRE	AMRE	Function
0	0	"Memory ready" inhibited.
0	1	When the CPU accesses the external address, "High" duration of E clock automatically becomes one-cycle longer. This state is retained during reset.
1	0	"Memory ready" operates by P ₅₂ (MR) pin The function is the same as that of the HD6301X0
1	1	When the CPU accesses the external address space with the P ₅₂ (MR) pin in "low", the "auto memory ready" operates. This function is effective if it has both "high-speed memory" and "slow memory" outside. Input CS signal of "slow memory" to MR pin.

Bit 5 Standby Flag (STBY FLAG)

By clearing this flag, HD6303Y gets into the standby mode by software. This flag is set to "1" during reset, so the standby mode is canceled with RES pin in "low". The RES pin should be in "low" until oscillation becomes stable (min 20ms.). If the \overline{STBY} pin in is in "low", the standby mode can not be canceled with the \overline{RES} pin in "low".


Bit 6 RAM Enable (RAME)


On-chip RAM can be disabled by this control bit By resetting the MPU, "1" is set to this bit, and on-chip RAM is enabled When

this bit is cleared (=logic "0") on-chip RAM is invalid and the CPU can read data from external memory. This bit should be "0" before getting into the standby mode to protect on-chip RAM data.

Bit 7 Standby Power Bit (STBY PWR)

When V_{CC} is not provided in standby mode, this bit is cleared This is a flag for read/write and can be read by software. If this bit is set before standby mode, and remains set even after returning from standby mode, V_{CC} voltage is provided during standby mode and the on-chip RAM data is valid.









Figure 17 Memory Ready Timing

■ Port 6 Control/Status Register

This is the Control/Status Register for parallel handshake interface using Port 6. The functions are as follows,

- 1) Latches input data to Port 6 at the IS (P34) falling edge
- Outputs a strobe signal OS (P₅₅) outward by reading or writing to port 6.
- When IS FLAG is set at the IS falling edge, an interrupt occurs.

The following shows Port 6 Control/Status Register (P6CSR).



*Bit 7 is Read-Only bit

OHITACHI

Rit O

Bit 1 Not used.

Bit 2

Bit 3: Latch Enable

This register controls the input latch for Port 6 (ISLATCH). When this bit is set to "1", the input data to port 6 will be latched inward at the IS (Ps.) falling edge. An input latch will be canceled by reading Port 6, which enables to latch the next data. If cleared, the input latch remains canceled and this bit functions as a usual input port. This bit is cleared during reset.

Bit 4: OSS Output Strobe Select

This register initiates an output strobe (OS) from P₅₅ by reading or writing to port 6. When cleared, OS occurs by reading Port 6. When set, OS occurs by writing to Port 6. This bit is cleared during

Bit 5: OSE Output Strobe Enable

This register decides the enabling or disabling of the output

strobe. When cleared, P₅₆ functions as an I/O port. When set, P₅₅ functions as an OS output pin. (P55 DDR is set by OSE.) This bit is cleared during reset.

Bit 6: IS IRQ 1 Enable Input Strobe Interrupt Enable When set, an $\overline{IRQ_1}$ interrupt to the CPU occurs by setting IS FLAG of bit 7. When cleared, the interrupt does not occur. This bit is cleared during reset.

Bit 7: IS Flag Input Strobe Flag

This flag is set at the IS (P₅₄) falling edge. This flag is for readonly. When set, the flag is cleared by reading or writing to Port 6 after reading the Port 6 Control Status Register. This bit is cleared during reset.

■ MEMORY MAP

The MPU can address up to 65k bytes. Memory map is shown in Fig. 20. 40 addresses (\$0000 ~ \$0027 except \$00, \$02, \$04, \$05, \$06, \$07, \$18) are the internal registers as shown in Table 4.




Figure 18 Input Strobe Interrupt block Diagram





Figure 19 HD6303Y Operating Function

Table 4 Internal Register

Address	Register		Abbreviation	R/W**	Initialized value during reset***
00.	Port 1 DDR (Data Direction Register)	P1	DDR	w	\$FE
01	Port 2 DDR	P2	DDR	w	\$00
02°	Port 1	PC	RT1	R/W	indefinite
03	Port 2	PC	RT2	R/W	ındefinite
04*	Port 3 DDR	P3	DDR	w	\$FE
05*	Port 4 DDR	P4	DDR	w	\$00
06*	Port 3	PC	ORT3	R/W	ındefinite
07*	Port 4	PC	RT4	R/W	ındefinite
08	Timer Control/Status Register 1	TC	SR1	R/W	\$00
09	Free Running Counter (MSB)	FR	СН	R/W	\$00
0A	Free Running Counter (LSB)	FR	CL	R/W	\$00
OB	Output Compare Register 1 (MSB)	loc	CR1H	R/W	\$FF
OC	Output Compare Register 1 (LSB)	00	CR1L	R/W	\$FF
OD	Input Capture Register (MSB)	ICI	RH	R	\$00
OE	Input Capture Register (LSB)	ici	RL	R	\$00
OF	Timer Control/Status Register 2	T T C	SR2	R/W	\$10
10	Rate/Mode Control Register	RN	MCR	R/W	\$CO
11	Tx/Rx Control Status Register 1	TR	ICSR1	R/W	\$20
12	Receive Data Register	RD	R	R	\$00
13	Transmit Data Register	į TC	R	w	ındefinite
14	RAM/Port 5 Control Register	RP	5CR	R/W	\$F8 or \$78
15	Port 5	PC	RT5	R/W	indefinite
16	Port 6 DDR	P6	DDR	w	\$00
17	Port 6	PC	RT6	R/W	indefinite
18	Port 7	PC	DRT7	R/W	ındefinite
19	Output Compare Register 2 (MSB)	00	CR2H	R/W	\$FF
1 A	Output Compare Register 2 (LSB)	00	CR2L	R/W	\$FF
1B	Timer Control/Status Register 3	тс	SR3	R/W	\$20
1 C	Time Constant Register	тс	ONR	w	\$FF
1D	Timer 2 Up Counter	Т2	CNT	R/W	\$00
1 E	Tx/Rx Control Status Register 2	TF	CSR2	R/W	\$28
1F****	Test Register*	TS	TREG	_	_
20	PORT 5 DDR	P5	DDR	w	\$00
21	PORT 6 Control/Status Register	Pe	CSR	R/W	\$07
22		-		_	- -
23		_		_	_
24				_	_
25	R	Reserved		_	_
26		_		_	_
27		_		_	_

^{*} External address
** R Read-only register, W Write-only register, R/W Read/Write register
*** When empty bit is in the register, it is set to "1"
**** Register for test Don't access this register



*This mode does not include the addresses. \$00, \$02, \$04, \$05, \$06, \$07 or \$18 which can be used externally.

Figure 20 HD6303Y Memory Map

m TIMER 1

The HD6303Y provides a 16-bit programmable timer which can simultaneously measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

Timer 1 is configured as follows (refer to Fig. 22).


- · Control/Status Register 1 (8 bit)
- · Control/Status Register 2 (7 bit)
- · Free Running Counter (16 bit)
- · Output Compare Register 1 (16 bit)
- · Output Compare Register 2 (16 bit)
- · Input Capture Register (16 bit)

• Free-Running Counter (FRC)(\$0009:000A)

The key timer element is a 16-bit free-running counter driven and incremented by system clock The counter value is readable by software without affecting the counter. The counter is cleared during reset.

When writing to the upper byte (\$09), the CPU writes the preset value (\$FFF8) into the counter (address \$09, \$0A) regardless of the write data value. But when writing to the lower byte (\$0A) after the upper byte writing, the CPU writes not only lower byte data into lower 8 bit, but also upper byte data into higher 8 bit of the FRC.

The counter will be as follows when the CPU writes to it by double store instructions (STD, STX, etc.)



In the case of the CPU write (\$5AF3) to the FRC

Figure 21 Counter Write Timing

Output Compare Register (OCR) (\$000B, \$000C; OCR1) (\$0019, \$001A: OCR2)

The output compare register is a 16-bit read/write register which can control an output waveform. The data of OCR is always compared with the FRC.

When the data matches, output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in the TCSR2 is "1", an output level bit (OLVL) in the TCSR will be output to bit 1 (OCR 1) and bit 5 (OCR 2) of port 2. To control the output level again by the next compare, the value of OCR and OLVL should be changed. The OCR is set to \$FFFF at reset. The compare function is inhibited for a cycle just after a write to the upper byte of the OCR or FRC. This is to set the 16-bit value valid in the counter register for compare. In addition, it is because counter is to set \$FFF8 at the next cycle of the CPU's upper byte write to the FRC.

* For data write to the FRC or the OCR, 2-byte transfer instruction (such as STX, etc.) should be used.

• Input Capture Register (ICR) (\$000D : 000E)

The input capture register is a 16-bit read-only register which stores the FRC's value when external input signal transition generates an input capture pulse. Such transition is controled by input edge bit (IEDG) in the TCSR1.

In order to input the external input signal to the edge detector, a bit of the DDR corresponding to bit 0 of port 2 should be cleared ("0"). When an input capture pulse occurs by external input signal transition at the next cycle of CPU's high-byte read of the ICR, the input capture pulse will be delayed by one cycle. In order to ensure the input capture operation, a CPU read of the ICR needs 2-byte transfer instruction. The input pulse width should be at least 2 system cycles. This register is cleared (\$0000) during reset.

• Timer Control/Status Register 1 (TCSR1) (\$0008)

The timer control/status register 1 is an 8-bit register. All bits are readable and the lower 5 bits are also writable. The upper 3 bits are read-only which indicate the following timer status.


Bit 5 The counter value reached to \$0000 as a result of counting-up (TOF).

Bit 6 A match has occurred between the FRC and the OCR 1 (OCF1).

Bit 7 Defined transition of the timer input signal causes the counter to transfer its data to the ICR (ICF).

The followings are the each bit descriptions.

Timer Control/Status Register 1



Bit 0 OLVL1 Output Level 1

OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and the OCR1. If bit 0 of the TCSR2 (OE1), is set to "1", OLVL1 will appear at bit 1 of port 2.

Bit 1 IEDG Input Edge

This bit determines which edge, rising or falling, of input signal of bit 0 of port 2 will trigger data transfer from the counter to the ICR For this function, the DDR corresponding to port 2, bit 0 should be cleared beforehand.

IEDG=0, triggered on a falling edge ("High" to "Low") IEDG=1, triggered on a rising edge

("Low" to "High") Bit 2 ETOI Enable Timer Overflow Interrupt

When this bit is set, an internal interrupt $(I\dot{R}Q_a)$ by TOI interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 3 EOCI1 Enable Output Compare Interrupt 1

When this bit is set, an internal interrupt (IRQ_3) by OC11 interrupt is enabled. When cleared, the interrupt is inhibited.

Sit 4 EICI Enable Input Capture Interrupt
When this bit is set, an internal interrupt (IRQ₃) by ICI interrupt is enabled. When cleared, the interrupt is inhibited

Bit 5 TOF Timer Overflow Flag

This read-only bit is set when the counter increments from \$FFFF by 1. Cleared when the counter's MSB byte (\$0009) is read by the CPU after the TCSR1 read at TOF=1.

Bit 6 OCF1 Output Compare Flag 1

This read-only bit is set when a match occurs between the OCR1 and the FRC Cleared when writing to the OCR1 (\$000B or \$000C) after the TCSR1 or TCSR2 read at OCF=1

Bit 7 ICF Input Capture Flag

This read-only bit is set when an input signal of port 2, bit 0 makes a transition as defined by IEDG and the FRC is transferred to the ICR. Cleared when reading the upper byte (\$000D) of the ICR after the TCSR1 or TCSR2 read at ICF= 1.


• Timer Control/Status Register 2 (TCSR2) (\$000F)

The timer control/status register 2 is a 7-bit register. All bits are readable and the lower 4 bits are also writable. But the upper 3 bits are read-only which indicate the following timer status.

Bit 5 A match has occurred between the FRC and the OCR2 (OCF2).

Bit 6

Timer Control/Status Register 2



Bit 7 The same status flag as the ICF flag of the TCSR1, bit 7 The followings are the each bit descriptions

Bit 0 OE1 Output Enable 1

This bit enables the OLVL1 to appear at port 2, bit 1 when a match has occurred between the counter and the output compare register 1. When this bit is cleared, bit 1 of port 2 will be an I/O port. When set, it will be an output of OLVL1 automatically

Bit 1 OE2 Output Enable 2

This bit enables the OLVL2 to appear at port 2, bit 5 when a match has occurred between the counter and the output compare register 2. When this bit is cleared, port 2, bit 5 will be an I/O port. When set, it will be an output of OLVL2 automatically.

it 2 OLVL2 Output Level 2

OLVL2 is transferred to port 2, bit 5 when a match has occurred between the counter and the OCR2 If bit 5 of the TCSR2 (OE2), is set to "1", OLVL2 will appear at port 2, bit 5.

it 3 EOCI2 Enable Output Compare Interrupt 2

When this bit is set, an internal interrupt (IRQ₃) by OC12 interrupt is enabled. When cleared, the interrupt is inhibited

Bit 4 Not used

Bit 5 OCF2 Output Compare Flag 2

This read-only bit is set when a match has occurred between the counter and the OCR2 Cleared when writing to the OCR2 (\$0019 or \$001A) after the TCSR2 read at OCF2=1

Bit 6 OCF1 Output Compare Flag 1

Bit 7 ICF Input Capture Flag

OCF1 and ICF are dual addressed If which register, TCSR1 or TCSR2, CPU reads, it can read OCF1 and ICF to bit 6 and bit 7

Both the TCSR1 and TCSR2 will be cleared during reset.

(Note) If OE1 or OE2 is set to "1" before the first output compare match occurs after reset restart, bit 1 or bit 5 of port 2 will produce "0" respectively.




Figure 22 Timer 1 Block Diagram

m TIMER 2

In addition to the timer 1, the HD6303Y provides an 8-bit reloadable timer, which is capable of counting the external event. The timer 2 contains a timer output, so the MPU can generate three independent waveforms. (Refer to Fig. 23.)

The timer 2 is configured as follows:

- · Control/Status Register 3 (7 bits)
- · 8-bit Up Counter
- · Time Constant Register (8 bits)

• Timer 2 Up Counter (T2CNT) (\$001D)

This is an 8-bit up counter which operates with the clock decided by CKSO and CKS1 of the TCSR3. The CPU can read the value of the counter without affecting the counter. In addition, any value can be written to the counter by software even during counting.

The counter is cleared when a match occurs between the counter and the TCONR or during reset.

If the write operation is made by software to the counter at the cycle of counter clear, it does not reset the counter but put the write data to the counter.

• Time Constant Register (TCONR) (\$001C)

The time constant register is an 8-bit write only register. The data of register is always compared with the counter.


When a match has occurred, the counter match flag (CMF) of the timer control status register 3 (TCSR3) is set and the value selected by TOS0 and TOS1 of the TCSR3 will appear at port 2, bit 6. When CMF is set, the counter will be cleared simultaneously and then start counting from \$00. This enables regular interrupts and waveform outputs without any software support. The TCONR is set to "\$FF" during reset.

Timer Control/Status Register 3 (TCSR3) (\$001B)

The timer control/status register 3 is a 7-bit register. All bits are readable and 6 bits except for CMF can be written.

The followings are each pin descriptions.

Timer Control/Status Register 3



Bit 0 CKS0 Input Clock Select 0 Bit 1 CKS1 Input Clock Select 1

Input clock to the counter is selected as shown in Table 5 depending on these two bits. When an external clock is selected, bit 7 of port 2 will be a clock input automatically. Timer 2 detects the rising edge of the external clock and increments the counter. The external clock is countable up to half the frequency of the system clock.




Figure 23 Timer 2 Block Diagram

Table 5 Input Clock Select

CKS1	CKSO	Input Clock to the Counter
0	0	E clock
0	1	E clock/8°
1	0	E clock/128°
1	1	External clock

^{*} These clocks come from the FRC of the timer 1. If one of these clocks is selected as an input clock to the up counter, the CPU should not write to the FRC of the timer 1.

Bit 2 TOSO Timer Output Select 0 Bit 3 TOS1 Timer Output Select 1

When a match occurs between the counter and the TCONR timer 2 outputs shown in Table 6 will appear at port 2, bit 6 depending on these two bits. When both TOS0 and TOS1 are "0", bit 6 of port 2 will be an I/O port.

Table 6 Timer 2 Output Select

TOS1	TOSO	Timer Output
0	0	Timer Output Inhibited
0	1	Toggle Output*
1	0	Output "O"
1	1	Output "1"

When a match occurs between the counter and the TCONR, timer 2 output level is reversed. This leads to production of a square wave with 50% duty to the external without any software support.

Bit 4 T2E Timer 2 Enable Bit

When this bit is cleared, a clock input to the up counter is inhibited and the up counter stops When set to "1", a clock

selected by CKS1 and CKS0 (Table 5) is input to the up counter.

(Note) P₂₆ outputs "0" when T2E bit cleared and timer 2 set in output enable condition by TOS1 or TOS0. It also outputs "0" when T2E bit set "1" and timer 2 set in output enable condition before the first counter match occurs.

Bit 5 Not Used

Bit 6 ECMI Enable Counter Match Interrupt

When this bit is set, an internal interrupt (IRQ₃) by CMI is enabled. When cleared, the interrupt is inhibited.

Bit 7 CMF Counter Match Flag

This read-only bit is set when a match occurs between the up counter and the TCONR. Cleared by writing "0" at CMF=1 by software (unable to write "1" by software). Each bit of the TCSR3 is cleared during reset.


■ SERIAL COMMUNICATION INTERFACE (SCI)

The Serial Communication Interface (SCI) in the HD6303Y contains the following two operating modes: asynchronous mode by the NRZ format, and clocked synchronous mode which transfers data synchronously with the clock. In the asynchronous mode, data length, parity bits and number of stop bits can be selected, and eight transfer formats are provided.

The SCI consists of the following registers as shown in Fig. 24 Block Diagram.

- · Transmit/Receive Control Status Register 1 (TRCSR1)
- · Rate/Mode Control Register (RMCR)
- Transmit/Receive Control Status Register 2 (TRCSR2)
- · Receive Data Register (RDR)
- Recevie Shift Register
- · Transmit Data Register (TDR)
- · Transmit Shift Register

To operate the SCI, initialize the RMCR and TRCSR2, after selecting the desirable operating mode and transfer format. Next, set the enable bit (TE or RE) of the TRCSR1. Operating mode and transfer format should be changed when the enable bit (TE, RE) is cleared. When setting the TE or RE again after changing the operating mode or transfer format, interval of more than a 1-bit cycle of the baud rate or bit rate is necessary. If a 1-bit cycle or more is not allowed, the SCI block may not be initialized.





Asynchronous Mode

Asynchronous mode contains 8 transfer formats as shown in Fig. 25.

Data transmission is enabled by setting TE bit of the TRCSR1, then port 2, bit 4 will unconditionally become a serial output independently of the corresponding DDR

To transmit data, set the desirable transmit format with RMCR and TRCSR2 When the TE bit is set, the data can be transmitted after transmitting the one frame of preamble ('1').

The conditions at this stage are as follows.

- If the TDR is empty (TDRE=1), consecutive 1's are produced to indicate the idle state.
- If the TDR contains data (TDRE=0), data is sent to the Transmit Shift Register and data transmit starts.

During data transmit, a start bit of "0" is transmitted first. Then 7-bit or 8-bit data (starts from bit 0) is transmitted. With PEN=1, the parity bit, even or odd, selected by EOP bit is added, lastly the stop bit (1 bit or 2 bis) is sent.

When the TDR is "empty", hardware sets TDRE flag bit. If the CPU doesn't respond to the flag in proper timing (the TDRE is in set condition till the next normal data transfer starts from the transmit data register to the transmit sift register), "1" is transferred instead of the start bit "0" and continues to be transferred till data is provided to the data register While the TDRE is "1", "0" is not transferred.

Data receive is possible by setting RE bit. This makes port 2, bit 3 a serial input. The operation mode of data receive is decided by

the contents of the TRCSR2 and RMCR at first, and set RE bit of TRCSR1. The first "0" (space) synchronizes the receive bit flow. Each bit of the followin g data will be strobed in the middle. If a stop bit is not "1", a framing error assumed and ORFE is set

When a framing error occurs, receive data is transferred to the Receive Data Register and the CPU can read the error-generating data. This makes it possible to detect a line break.

When PEN bit is set, the parity check is done. If the parity bit does not match the EOP bit, a parity error occurs and the PER bit is set, not the RDRF bit. Also, when the parity error occurs the receive data can be read just like in the case of the framing error.

The RDRF flag is set when the data is received without a framing error and a parity error.

If RDRF is still set when receiving the stop bit of the next data, ORFE is set to indicate the overrun generation. CPU can get the receive data by reading RDR. When 7 bit data format is selected, the 8th bit of RDR is "0".

When the CPU read the receive Data Register as a response to RDRF flag or ORFE flag after having read TRCSR, RDRF or ORFE is cleared.

(Note) Clock Source in Asynchronous Mode

If CC1:CC0=10, the internal bit rate clock is provided at P_{22} regardless of the values for TE or RE. Maximum clock rate is $E \div 16$.

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to P_{22} at sixteen times (16×) the desired bit rate, but not greater than E.




Figure 25 Asynchronous Mode Transfer Format

• Clocked Synchronous Mode

In the clocked synchronous mode, data transmit is synchronized with the clock pulse. The HD6303Y SCI provides functionally independent transmitter and receiver which makes full duplex operation possible in the asynchronous mode. But in the clocked synchronous mode an SCI clock I/O pin is only $P_{\rm 22}$, so the simultaneous receive and transmit operation is not available. In this mode, TE and RE should not be in set condition ("1") simultaneously. Fig 26 gives a synchronous clock and a data format in the clocked synchronous mode

1) Data transmit

Data transmit is realized by setting TE bit in the TRCSR1 Port 2, bit 4 becomes an output unconditionally independent of the value of the corresponding DDR

Both the RMCR and TRCSR should be set in the desirable operating condition for data transmit.

When an external clock input is selected and the TDRE flag is "0", data transmit is performed from port 2, bit 4, synchronizing with 8 clock pulses input from external to port 2, bit 2.

Data is transmitted from bit 0 and the TDRE is set when the Transmit Shift Register (TSR) is "empty". More than 9th clock pulse of external are ignored

When data transmit is selected to the clock output, the MPU produces transmit data and synchronous clock at TDRE flag clear.

2) Data receive


Data receive is enabled by setting RE bit. Port 2, bit 3 will be a serial input. The operating mode of data receive is decided by the TRCSR1 and the RMCR.

If the external clock input is selected, 8 external clock pulses and the synchronized receive data are input to port 2, bit 2 and bit 3 respectively. The MPU put receive data into the receive data shift register by this clock and set the RDRF flag at the termination of 8 bit

data receive. More than 9th clock pulse of external input are ignored. When RDRF is cleared, the MPU starts receiving the next data instantly. So, RDRF should be cleared with P_{yy} "High".

When data receive is selected with the clock output, 8 synchronous clocks are output to the external by setting RE bit So re-

ceive data should be input from external synchronously with this clock. When the first byte data is received, the RDRF flag is set. After the second byte, receive operation is performed by sending the synchronous clock to the external after clearing the RDRF bit.



- · Transmit data is produced from a falling edge of a synchronous clock to the next falling edge
- · Receive data is latched at the rising edge

Figure 26 Clocked Synchronous Mode Format

Transmit/Receive Control Status Register (TRCSR1) (\$0011)

The TRCSR1 is composed of 8 bits which are all readable Bits 0 to 4 are also writable. This register is initialized to \$20 during reset. Each bit functions are as follows.

Transmit/Receive Control Status Register

7	6	5	4	3	2	1	0	
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	wυ	\$0011

Bit 0 WU Wake-up

In a typical multi-processor configuration, the software protocol provides the destination address at the first byte of the message. In order to make uninterested MPU ignore the remaining message, a wake-up function is available. By this, uninterested MPU can inhibit all further receive processing till the next message starts.

Then wake-up function is triggered by consecutive 1's with 1 frame length. The software protocol should provide the idle time between messages.

By setting this bit, the MPU stops data receive till the next message. The receive of consecutive "1" with one frame length wakes up and clears this bit by hardware and then the MPU restarts receive operation. However, the RE flag should be already set before setting this bit. In the clocked synchronous mode WU is not available, so this bit should not be set.

Bit 1 TE Transmit Enable

When this bit is set, transmit data will appear at port 2, bit 4 after one frame preamble in asynchronous mode, while in clocked synchronous mode it appears immediately. This is executed regardless of the value of the corresponding DDR When TE is cleared, the serial I/O doesn't affect port 2, bit 4

Bit 2 TIE Transmit Interrupt Enable

When this bit is set, an internal interrupt (IRQ₃) is enabled when TDRE (bit 5) is set. When cleared, the interrupt is inhibited.

Bit 3 RE Receive Enable

When set, a signal is input to the receiver from port 2, bit 3 regardless of the value of the DDR. When RE is cleared, the serial I/O doesn't afffect port 2, bit 3.

Bit 4 RIE Receive Interrupt Enable

When this bit is set, an internal interrupt (IRQ,) is enabled when RDRF (bit 7) or ORFE (bit 6) is set When cleared, the interrupt is inhibited.

Bit 5 TDRE Transmit Data Register Empty

TDRE is set by hardware when the TDR is transferred to the Transmit Shift Register in the asynchronous mode, while in clocked synchronous mode when the TDSR is "empty". This bit is cleared by reading the TRCSR1 or TRCSR2 and writing new transmit data to the TDR when TDRE=1 TDRE is set to "1" during reset.

Bit 6 ORFE Overrun Framing Error

ORFE is set by hardware when an overrun or a framing error is generated (during data-receive only). An overrun error occurs when new receive data is ready to be transferred to the RDR during RDRF still being set. A framing error occurs when a stop bit is "0". But in clocked synchronous mode, this bit is not affected. This bit is cleared by reading the TRCSR1 or TRCSR2, and the RDR, when RDRF=1 ORFE is cleared during reset.

Bit 7 RDRF Receive Data Register Full

RDRF is set by hardware when data is received normally and transferred from the Receive Shift Register (RSR) to the RDR This bit is cleared by reading TRCSR1 or TRCSR2, and the RDR, when RDRF=1. This bit is cleared during reset.


• Transmit Rate/Mode Control Register (RMCR)

The RMCR controls the following serial I/O

- · Baud Rate
- Data Format
- Clock source
 Operation Mode
- · Port 2, Bit 2 Function

All bits are readable/writable. Bit 0 to 5 of the RMCR are cleared during reset.

Transfer Rate/Mode Control Register



Bit 0 SSO

Bit 1 SS1 Speed Select

Bit 5 SS2

These bits control the baud rate used for the SCI. Table 7 lists the available baud rates The timer 1 FRC (SS2=0) and the timer 2 up counter (SS2=1) provide the internal clock to the SCI. When selecting the timer 2 as a baud rate clock source, it functions as a baud rate generator The timer 2 generates the baud rate listed in Table 8 depending on the value of the TCONR.

Note) When operating the SCI with internal clock, do not perform write operation to the timer/counter which is the

Table 7 SCI Bit Times and Transfer Rates

(1) Asynchronous Mode

			XTAL	2.4576MHz	4 OMHz	4.9152MHz
SS2	SS1	SSO	Ε	614 4kHz	1 OMHz	1.2288MHz
0	0	0	E-16	26 /s/38400Baud	16µs/62500Baud	13 us/76800Baud
0	0	1	E-128	208 µs/4800Baud	128µs/7812 5Baud	104 2 µs/9600Baud
0	1	0	E-1024	1 67ms/600Baud	1 024ms/976 6Baud	833 3 µs/1200Baud
0	1	1	E-4096	6 67ms/150Baud	4 096ms/244 1Baud	3 333ms/300Baud
1	-	-	_	*		*

^{*} When SS2 is "1", Timer 2 provides SCI clocks. The baud rate is shown as follows with the TCONR as N

Baud Rate =
$$\frac{f}{32 \text{ (N+1)}}$$

$$\begin{pmatrix} f & \text{input clock frequency to the} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{pmatrix}$$

(2) Clocked Synchronous Mode*

-			XTAL	4 0 MHz	6 0 MHz	8 0 MHz	12 0 MHz
SS2	SS1	SS0	E	1 0 MHz	1 5 MHz	2 0 MHz	3 0 MHz
0	0	0	E - 2	2 μs/bit	1 33 μs/bit	1 μs/bit	0 667 μs/bit
0	0	1	E - 16	16 μs/bit	10 7 μs/bit	8 μs/bit	5 33 μs/bit
0	1	0	E - 128	128 μs/bit	85 3 μs/bit	64 μs/bit	42 7 μs/bit
0	1	1	E - 512	512 μs/bit	341 μs/bit	256 μs/bit	171 μs/bit
1	_	-	_	**	**	**	**

^{*}Bit rates in the case of internal clock operation. In the case of external clock operation, the external clock is operatable up to DC ~ 1/2 system clock.

Table 8 Baud Rate and Time Constant Register Example

Baud Rate (Baud)	2 4576MHz	3 6864MHz	4 OMHz	4 9152MHz	8 OMHz
110	21.	32.	35.	43'	70'
150	127	191	207	255	511
300	63	95	103	127	207
600	31	47	51	63	103
1200	15	23	25	31	51
2400	7	11	12	15	25
4800	3	5		7	12
9600	1	2	-	3	-
19200	0			1	
38400		_		0	_

^{*}E/8 clock is input to the timer 2 up counter and E clock otherwise

Table 9 SCI Format and Clock Source Control

CC2	CC1	CCO	Format	Mode	Clock Source	Port 2, Bit 2	Port 2, Bit 3	Port 2, Bit 4	
0	0	0	8 bit data	Clocked Synchronous	External	Input)		
0	0	1	8-bit data	Asynchronous	Internal	Not Used**			
0	1	0	8-bit data	Asynchronous	Internal	Output*	When the TRCSR1, RE bit is "1", bit 3 is used as a serial input		
0	1	1	8-bit data	Asynchronous	External	Input		scrior input	
1	0	0	8-bit data	Clocked Synchronous	Internal	Output	}		
1	0	1	7-bit data	Asynchronous	Internal	Not Used**	II		
1	1	0	7-bit data	Asynchronous	Internal	Output*	When the TRCSF		
1	1	1	7-bit data	Asynchronous	External	Input) sit 4 is asso as a serial output		

^{*} Clock output regardless of the TRCSR1, bit RF and TI

^{**} The bit rate is shown as follows with the TCONR as N

^{**} Not used for the SCI

clock source of the SCI.

Bit 2 CC0

Bit 3 CC1 Clock Control/Format Select*

Bit 4 CC2

These bits control the data format and the clock source (refer to Table 9).

* CC0, CC1 and CC2 are cleared during reset and the MPU goes to the clocked synchronous mode of the external clock operation. Then the MPU automatically set port 2, bit 2 into the clock input state. When using port 2, bit 2 as an output port, the DDR of port 2 should be set to "1" and CC1 and CC0 to "0" and "1" respectively.

Bit 6 Not Used Bit 7 Not Used

• Transmit/Receive Control Status Register 2 (TRCSR2)

The TRCSR2 is a 7-bit register which can select a data format in the asynchronous mode. The upper 3 bits are the same address as the TRCSR1. Therefore, the RDRF, ORFE and TDRE can be read by either the TRCSR1 or TRCSR2. Bits 0 to 2 of the TRCSR2 are used for read/write. Bits 4 to 7 are used only for read.

Transmit/Receive Control Status Register 2

7_	6	5	4	3	2	1_	0	
RDRF	ORFE	TDRE	PER	-	PEN	EOP	SBL	\$001E

Bit 0 SBL Stop Bit Length

This bit selects the stop bit length in the asynchronous mode.

■ PRECAUTION 1

In the synchronous clocked receive operation with clock-output, there are three cases for clock pulse timing after RDRF clear as shown below.

Please consider above in designing system, since transmitting receiving time is not uniform.

If this bit is "0", the stop bit is 1-bit. If "1", the stop bit is 2-bit. This bit is cleared during reset.

Bit 1 EOP Even/Odd Parity

This bit selects the parity generated and checked when the PEN is "1". If this bit is "0", the parity is even. If "1", it is odd. This bit is cleared during reset.

Bit 2 PEN Parity Enable

This bit decides whether the parity bit should be generated and checked in the asynchronous mode or not. If this bit is "0", the parity bit is neither generated nor checked If "1", it is generated and checked. This bit is cleared during reset

The 3 bits above do not affect the SCI operation in the clocked synchronous mode.

Bit 3 Not Used

Bit 4 PER Parity Error

This bit is set when the PEN is "1" and a parity error occurs. It is cleared by reading the RDR after reading the TRCSR2, when PER=1

Bit 5 TDRE

Transmit Data Register Empty

Bit 6 ORFE


Overrun/Framing Error

Bit 7 RDRF

Receive Data Register Full

 Each flag of the TDRE, ORFE, and RDRF can be read from either the TRCSR1 or TRCSR2

The clock-output of case 1 or case 2 is determined by "1" or "0" of SCI internal operation clock of RDRF clearing cycle. In addition, in the case of low voltage operation ($V_{CC} < 4.5V$), the clock-output of case 1 may transfer to case 3.



®HITACHI

■ PRECAUTION 2

When transmitting through clock-synchronous serial communication interface, TE bit should not be cleared with TDRE of TRCSR (\$11) is "0".

The TDRE set and clear conditions of SCI are shown as follows.

	Set condition	Clear condition
TDRE	TDR → transmit shift register (asynchronous) Transmit shift register is empty. (clock-synchronous) RES = 0	When writing to TDR after TRSCR read, with TDRE = 1, TDRE is cleared.

If transmit data is written to TDR, and then TE bit is cleared with TDRE = 0 to stop transmitting, TDRE remains "0".

In this case, even if TE bit is set and transmit data is written again, the TDR data is not transmitted.

Please note that TE bit must be cleared after the last data has been transmitted.

(This caution is not applied to asynchronous serial communication interface.)

■ TIMER, SCI STATUS FLAG

Table 10 shows the set and reset conditions of each status flag in the timer 1, timer 2 and SCI.

Table 10 Timer 1, Timer 2 and SCI Status Flag

		Set Condition	Clear Condition
P6CSR	IS FLAG	Falling edge input to P ₅₄ (IS)	Read the P6CSR then read or write the P0RT6, when IS FLAG = 1 RES = 0
	ICF	FRC → ICR by Rising or Falling edge input to P ₂₀ (Selecting with the IEDG bit)	Read the TCSR1 or TCSR2 then ICRH, when ICF = 1 RES = 0
	OCF1	OCR1 = FRC	1 Read the TCSR1 or TCSR2 then write to the OCR1H or OCR1L, when OCF1 = 1 2 RES = 0
Timer 1	OCF2	OCR2 = FRC	Read the TCSR2 then write to the OCR2H or OCR2L, when OCF2 = 1 RES = 0
	TOF	FRC = \$FFFF+1 cycle	Read the TCSR1 then FRCH, when TOF = 1 RES = 0
Timer 2	CMF	T2CNT = TCONR	1. Write "0" to CMF, when CMF = 1 2 RES = 0
	RDRF	Receive Shift Register → RDR	Read the TRCSR1 or TRCSR2 then RDR, when RDRF = 1 RES = 0
SCI	ORFE	1 Framing Error (Asynchronous Mode) Stop Bit = 0 2 Overrun Error (Asynchronous Mode) Receive Shift Register → RDR when RDRF = 1	Read the TRCSR1 or TRCSR2 then RDR, when ORFE = 1 RES = 0
	TDRE	1 Asynchronous Mode TDR → Transmit Shift Register 2 Clocked Synchronous Mode Transmit Shift Register is "empty" 3. RES = 0	Read the TRCSR1 or TRCSR2 then write to the TDR, when TDRE = 1
	PER	Parity when PEN= 1	Read the TRCSR2 then RDR, when PER= 1 RES=0

(Note) → , Transfer = , equal

ICRH, Upper byte of ICR OCR1H, Upper byte of OCR1 OCR2H, Upper byte of OCR2 OCR1L, Lower byte of OCR1 OCR2L; Lower byte of OCR2 FRCH, Upper byte of FRC



■ LOW POWER DISSIPATION MODE

The HD6303Y provides two low power dissipation modes; sleep and standby.

Sleep Mode

The MPU goes to the sleep mode by SLP instruction execution. In the sleep mode, the CPU stops its operation, while the registers' contents are retained. In this mode, the peripherals except the CPU such as timers, SCI, etc. continue their functions. The power dissipation of sleep-condition is one fourth that of operating condition.

The MPU returns from this mode by an interrupt, RES or STBY; it goes to the reset state by RES and the standby mode by STBY. When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks this interrupt, it cancels the sleep mode and executes the next instruction. However, for example, if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.

This sleep mode is effective to reduce the power dissipation for a system with no need of the HD6303Y's consecutive operation.

. Standby Mode

The MPU goes to the standby mode with the STBY "Low" or by clearing the STBY flag. In this mode, the HD6303Y stops all the clocks and goes to the reset state. In this mode, the power dissipation is reduced to several μ A. During standby, all pins, except the power supply (V_{CC} , V_{SS}), the STBY, RES and XTAL (which outputs "0"), go to the high impedance state. In this mode, power (V_{CC}) is supplied to the HD6303Y, and the contents of RAM is retained. The MPU returns from this mode during reset. When the MPU goes to the standby mode with STBY "Low", it will restart at the timing shown in Fig. 27(a). When the MPU goes to the standby mode by clearing the STBY flag, it will restart only by keeping the RES "Low" for longer than the oscillating stabilization time. (Fig. 27(b))




Figure 27 Standby Mode Timing

■ TRAP FUNCTION

The CPU generates an interrupt with the highest priority (TRAP) when fetching an undefined instruction or an instruction from non-memory space. The TRAP prevents the system-burst caused by noise or a program error.

Op Code Error

When fetching an undefined op code, the CPU saves registers as well as a normal interrupt and branches to the TRAP (\$FFEE, \$FFEF). This has the priority next to reset.

Address Error

When an instruction fetch is made from the address of internal register, the MPU generaters an interrupt as well as an op code error. But on the system with no memory in its external memory area, this function is not applicable if an instruction fetch is made from the external non-memory area. Addresses where an address error occurs are from \$0000 to \$0027.

This function is available only for an instruction fetch and is not applicable to the access of normal data read/write.

The TRAP interrupt provides a retry function differently from other interrupts. This is a program flow return to the address where the TRAP occurs when a sequence returns to a main routine from the TRAP interrupt routine by RTI. The retry can prevent the system burst caused by noise, etc.

However, if another TRAP occurs, the program repeats the TRAP interrupt forever, so the consideration is necessary in programming.

m INSTRUCTION SET

The HD6303Y provides object code upward compatible with the HD6801 to utilize all instruction set of the HMCS6800. It also reduces the execution times of key instructions for throughput improvement.

Bit manipulation instruction, change instruction of the index register and accumulator and sleep instruction are also added

The followings are explained here.

- · CPU Programming Model (refer to Fig. 28)
- · Addressing Mode
- Accumulator and Memory Manipulation Instruction (refer to Table 11)
- · New Instruction
- Index Register and Stack Manipulation Instruction (refer to Table 12)
- Jump and Branch Instruction (refer to Table 13)
- · Condition Code Register Manipulation (refer to Table 14)
- · Op Code Map (refer to Table 15)

Programming Model

Fig 28 depicts the HD6303Y programming model The double accumulator D consists of accumulator A and B, so when using the accumulator D, the contents of A and B are destroyed.

• CPU Addressing Mode

The HD6303Y provides 7 addressing modes. The addressing mode is determined by an instruction type and code. Tables 11 through 15 show addressing modes of each instruction with the execution times counted by the machine cycle

When the clock frequency is 4MHz, the machine cycle time becomes microseconds directly

Accumulator (ACCX) Addressing

Only an accumulator is addressed and the accumulator A or B is selected. This is a one-byte instruction.

Immediate Addressing

This addressing locates a data in the second byte of an instruction. However, LDS and LDX locate a data in the second and third byte exceptionally. This addressing is a 2 or 3-byte instruction.

Direct Addressing

In this addressing mode, the second byte of an instruction shows




Figure 28 CPU Programming Model

the address where a data is stored. 256 bytes (\$0 through \$255) can be addressed directly. Execution times can be reduced by storing data in this area so it is recommended to make it RAM for users' data area in configurating a system. This is a 2-byte instruction, while 3 byte with regard to AIM, OIM, EIM and TIM.

Extended Addressing

In this mode, the second byte shows the upper 8 bit of the data stored address and the third byte the lower 8 bit. This indicates the absolute address of 3 byte instruction in the memory.

Indexed Addressing

The second byte of an instruction and the lower 8 bit of the index register are added in this mode As for AIM, OIM, EIM and TIM, the third byte of an instruction and the lower 8 bits of the index register are added.

This carry is added to the upper 8 bit of the index register and the result is used for addressing the memory. The modified address is retained in the temporary address register, so the contents of the index register doesn't change. This is a 2-byte instruction except AIM, OIM, EIM and TIM (3-byte instruction)

Implied Addressing

An instruction itself specifies the address This is, the instruction addresses a stack pointer, index register, etc. This is a one-byte instruction.

Relative Addressing

The second byte of an instruction and the lower 8 bits of the program counter are added. The carry or borrow is added to the upper 8 bit. So addressing from -126 to +129 byte of the current instruction is enabled. This is a 2-byte instruction

(Note) CLI, SEI Instructions and Interrupt Operation

When accepting the IRQ at a preset timing with CLI and SEI instructions, more than 2 cycles are necessary between the CLI and SEI instructions. For example, the following program (a)(b) don't accept the IRQ but (c) accepts it

	•	
	•	CLI
CLI	CLI	NOP
SEI	NOP	NOP
	SEI	SEI
	•	
(a)	(b)	(c)

The same thing can be said to the TAP instruction instead of the CLI and SEI instructions



Table 11 Accumulator, Memory Manipulation Instructions

_							Add	dress	ng f	Mod	es							°			on (iste		•
Operations	Mnemonic	IM	MEI	D	DIF	REC	T	IN	DE:	x	EX.	TEN	ID	IMF	LIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	~	*	OP	~	*	OP	~	*	OP	~	*	OP	~	*	Antimotic Operation	н	ı	N	z	v	С
Add	ADDA	88	2	2	98	3	2	AB	4	2	вв	4	3	_			A + M→ A	1	•	1	1	=	:
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3				B + M → B	1	•	1	1	1	:
Add Double	ADDD	C3	3	3	D3	4	2	E3	5	2	F3	5	3				A B+M M+1 → A B	•	•	:	1	1	1
Add Accumulators	ABA	1	T	1			T							1B	1	1	A + B → A	1	•	1	1	1	1
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3				A + M + C → A	:	•	:	:	1	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B + M + C → B	:	•	:	1	1	1
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3				A·M → A	•	•	:	1	R	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B·M → B	•	•	1	1	R	1
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	85	4	3				A·M	•	•	:	1	R	
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3			Γ	B·M	•	•	:	1	R	•
Clear	CLR		T					6F	5	2	7F	5	3				00 → M	•	•	R	s	R	F
	CLRA	1	1		Г		Т			1	T-	\Box	Г	4F	1	1	00 → A	•	•	R	s	R	F
	CLRB		1			Γ	T		1	Γ		1	Γ	5F	1	1	00 → B	•	•	R	s	R	F
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3				A - M	•	•	1	1	1	1
	СМРВ	C1	2	2	DI	3	2	E1	4	2	F1	4	3		Γ	Γ	B ~ M	•	•	1	1	1	1
Compare Accumulators	СВА		T				T			Γ				11	1	1	A - B	•	•	:	ī	:	1
Complement, 1's	COM	T	T	T			T	63	6	2	73	6	3			Г	M→M	•	•	1	1	R	1
	COMA	1	1	T			1		1	1		1	T	43	1	1	Ā→A	•	•	1	1	R	1
	COMB	1	T				T							53	1	1	B → B	•	•	1	1	R	1
Complement, 2's	NEG	1	1	1			T	60	6	2	70	6	3		T	1	00 - M → M	•	•	1	1	1	17
(Negate)	NEGA						T						T	40	1	1	00 - A → A	•	•	1	1	ī	1
	NEGB	T	T	T			1							50	1	1	00 - B → B	•	•	1	1	C	13
Decimal Adjust, A	DAA		Ī				Γ							19	2	1	Converts binary add of BCD characters into BCD format	•	•	:	1	1	1
Decrement	DEC	T	1	T		T	T	6A	6	2	7A	6	3				M ~ 1 → M	•	•	1	1	(6)	1
	DECA	1		T	1		T	Г		1				4A	1	1	A - 1 → A	•	•	1	1	0	1
	DECB	T	T			T	T							5A	1	1	B ~ 1 → B	•	•	1	1	(1
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	88	4	3				A ⊕ M → A	•	•	1	1	R	t
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3	1			B ⊕ M→ B	•	•	1	1	R	t
Increment	INC	1	T	T	1		1	6C	6	2	7C	6	3			Г	M + 1 → M	•	•	1	1	3	1
	INCA	1	\top		1									4C	1	1	A + 1 → A	•	•	1	1	3	1
	INCB	T	T	T		T	†			1		1		5C	1	1	B + 1 → B	•	•	1	1	3	1
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3				M → A	•	•	1	1	R	1
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3				M → B	•	•	1	1	R	T
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3			Γ	M + 1 → B, M → A	•	•	1	1	R	•
Multiply Unsigned	MUL	I	T	T		Π	T		Г	Π		Γ		3D	7	1	A×B → A B	•	•	•	•	•	0
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3		Г	Γ	A+M → A	•	•	1	1	R	1
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	1		1	B + M → B	•	•	1	1	R	1
Push Data	PSHA	t^-	†	1	1	\vdash	†		1			†	T	36	4	1	A → Msp, SP - 1 → SP	•	•	•	•	•	t.
	PSHB	t^-	1	T	T	T	T		1			T	T	37	4	1	B → Msp, SP - 1 → SP	•	•	•	•	•	t,
Pull Data	PULA	1	T	1	T	T	T	1	1	1		Τ	1	32	3	1	SP + 1 → SP, Msp → A	•	•	•	•	•	t
	PULB	T	T	T		1	T		T	1		Γ		33	3	1	SP + 1 → SP, Msp → B		•	•	•	•	ţ.
Rotate Left	ROL	T	T	1		T	1	69	6	2	79	6	3			Г	V	•	•	1	1	(0)	†
	ROLA	\top	t	t	1	1	\dagger	1	1	1	1	t-	T	49	1	1		•	•	1	1	6	†
	ROLB	+	+	+	+-	+	+	+	+	+	1	t	t	59	1	1	B C b7 b0	•	•	1	1	6	t
Rotate Right	ROR	+-	+	+-	+	+	+	66	6	2	76	6	3	<u> </u>	1	1	M,	•	•	1	1	6	t
	RORA	1	+	+	1	1	1	1	Ť	1	1	1	1	46	1	1		•	•	1	1	8	4
	RORB	+	+-	+-	+	+-	+	+	+-	+-	 	+-	+	56	1	1	1a, C b7 b0	•		1,	1:	8	t

(Note) Condition Code Register will be explained in Note of Table 14

(continued)



Table 11 Accumulator, Memory Manipulation Instructions

							Add	ressi	ng M	Aod	es							C			on (jiste		•
Operations	Mnemonic	IM	ME)	DIF	REC	T	IN	DE)	(EX.	EN	D	IM	PLI	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	~	*	OP	~	#	OP	~	#	OP	~	#	OP	~	*		н	1	N	z	v	c
Shift Left	ASL		Γ				Г	68	6	2	78	6	3		Г		м,	•	•	1	1	6	1
Arithmetic	ASLA		Ţ											48	1	1		•	•	1	1	6	:
	ASLB		T											58	ī	1	B C 67 60	•	•	1	1	6	;
Double Shift Left, Arithmetic	ASLD													05	1	,	ACC A/ ACC B 4-0	•	•	1	:	6	:
Shift Right	ASR	1	T				T	67	6	2	77	6	3		1	1	M)	•	•	:	:	6	1
Arithmetic	ASRA	1	1	-		-	1-						-	47	1	1		•	•	1	1	6	1
	ASRB	1	1							1			-	57	1	1	B) 67 60 C	•	•	1	1	6	:
Shift Right	LSR		Ī					64	6	2	74	6	3				M,	•	•	R	1	6	:
Logical	LSRA		T											44	1	1	^ 0+ +	•	•	R	1	6	1
	LSRB	T											Ī	54	1	1	8, 6, 60 0	•	•	R	1	6	:
Double Shift Right Logical	LSRD													04	,	1	0 + ACC A/ ACC B + A7 A0 B7 B0 C	•	•	R	1	6	1
Store	STAA	1	T		97	3	2	A7	4	2	B7	4	3		T	Ť	A → M	•	•	1	1	R	•
Accumulator	STAB		1		D7	3	2	E 7	4	2	F7	4	3		1	1	B + M	•	•	1	1	R	•
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3		I		A → M B → M + 1	•	•	:	:	R	•
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	во	4	3		1	1	A - M → A	•	•	1	1	1	1
	SUBB	co	2	2	DO	3	2	EO	4	2	FO	4	3	Ι_	Ι	Ι.	B - M → B	•	•	1	1	1	:
Double Subtract	SUBD	83	3	3	93	4	2	А3	5	2	В3	5	3				A B-M M+1-A B	•	•	1	1	1	:
Subtract Accumulators	SBA													10	1	1	A - B → A	•	•	:	:	1:	1
Subtrect	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3	1	1	1	A - M - C → A	•	•	1	1	1	Ŀ
With Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3	ļ	1-	1	B - M - C → B		•	1	1:	1	1:
Transfer Accumulators	TAB	1_	1	_	L_		L		_	<u> </u>		L	L	16	1	1.	A → B	•		1	1	R	ŀ
Accumulators	TBA	-	1	_		1_	L	1_	_	<u> </u>	_	Ļ.,	1	17	11	11	B → A	•		13	1	R	ļ٠
Test Zero or Minus	TST	1	1_	_	L	L-	1	6D	4	2	70	4	3	<u>Ļ</u> .	1	1_	M - 00			1:	1:	R	F
minus	TSTA	_	1	L	L-	1	1	_	L.	L	<u> </u>	L	1	4D	1	1	A - 00	1.	•	1	1:	R	F
	TSTB	+	1_	1	_	_	1	1_	1	1	1_	L	L	50	1	1	B - 00	1.	1.	1	1	R	F
And Immediate	AIM	1	1	_	71	6	3	61	7	3	_	L	1	1_	1_	1	M IMM→M		•	1	11	R	
OR Immediate	OIM	1		L	72	6	3	62	7	3		L	L		1_	L.	M+IMM -M	•	•	1:	1:	R	1
EOR Immediate	EIM			L	75	6	3	65	7	3			L		L		M⊕IMM →M	•	•	1	:	R	•
Test Immediate	TIM		[7B	4	3	6B	5	3		1	[Г	Г	M IMM	•		1	Ti	R	T

(Note) Condition Code Register will be explained in Note of Table 14.

• Additional Instruction

In addition to the HD6801 instruction set, the HD6303Y prepares the following new instructions

AIM (M)·(IMM) → (M)

Executes "AND" operation to immediate data and the memory contents and stores its result in the memory

 $OIM \dots (M) + (IMM) \rightarrow (M)$

Executes "OR" operation to immediate data and the memory contents and stores its result in the memory.

EIM (M) ⊕ (IMM) → (M)
Executes "EOR" operation to immediate data and the memory contents and stores its result in the memory

TIM (M)·(IMM)

Executes "AND" operation to immediate data and changes the relative flag of the condition code register.

These are the 3-byte instructions; the first byte is op code, the second immediate data and the third address modifier.

XGDX (ACCD)→(IX)

Exchanges the contents of accumulator and the index regis-

Goes to the sleep mode. Refer to "LOW POWER DISSIPA-TION MODE" for more details of the sleep mode.

Table 12 Index Register, Stack Manipulation Instructions

							Ad	dress	ıng	Mod	jes						Boolean/	C		ditio Reg			e
Pointer Operations	Mnemonic	IM	MEI	D	DII	REC	T	IN	DE	×	EX.	EN	D	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	*	OP	~	*	OP	[~	*	OP	~	*	OP	~	*		н	-	N	Z	V	С
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	ВС	5	3				X-MM+1	•	•	1	1	t	1
Decrement Index Reg	DEX	1	_						Γ					09	1	1	X – 1 → X	•	•	•	1	•	•
Decrement Stack Pntr	DES								Π					34	1	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX								Γ					08	1	1	X + 1 → X	•	•	•	1	•	•
Increment Stack Potr	INS	T	1											31	1	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	Œ.	:	R	•
Load Stack Pntr	LD\$	8E	3	3	9E	4	2	AE	5	2	BE	5	3				M → SPH, (M+1) → SPL	•	•	n,	:	R	•
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	T,	:	R	•
Store Stack Potr	STS				9F	4	2	AF	5	2	BF	5	3				SPH → M, SPL → (M+1)	•	•	7	:	R	•
Index Reg → Stack Pntr	TXS								T					35	1	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX		1	Г										30	1	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX					Γ								3A	1	1	8 + X → X	•	•	•	•	•	•
Push Data	PSHX	1		Г		Г		T						3C	5	1	X _L → M _{sp.} SP - 1 → SP	•	•	•	•	•	•
		1	1		1				1		ŀ						XH → Map. SP - 1 → SP						
Pull Data	PULX	1	1	-		Γ			Π	Γ				38	4	1	SP + 1 → SP, M _{SP} → X _H	•	•	•	•	•	•
		1							1	1	1		1		}	1	SP + 1 → SP, M _{SP} → XL						
xchange	XGDX	1				1	1					Г		18	2	1	ACCDIX	•	•	•	•	•	•

(Note) Condition Code Register will be explained in Note of Table 14.

Table 13 Jump, Branch Instruction

							Ad	dres	sing	Мо	des							1			on i		de
Operations	Mnemonic	REL	ATI	VE		REC	T	_	DE:	x	EX	-	D	IMP		D	Branch Test	5	4	3	2	1	-
		OP	~	*	OP	~	*	OP	~	*	OP	~	*	OP	~	*		Н	1	N	Z	V	1
Branch Always	BRA	20	3	2													None	•	•	•	•	•	Ŀ
Branch Never	BRN	21	3	2		L											None	•	•	•	•	•	Γ
Branch If Carry Clear	BCC	24	3	2													C = 0	•	•	•	•	•	T
Branch If Carry Set	BCS	25	3	2			Г										C = 1	•	•	•	•	•	Ī
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	Ι
Branch If > Zero	BGE	2C	3	2			1										N ⊕ V = 0	•	•	•	•	•	Ţ
Branch If > Zero	BGT	2E	3	2				Г		Г			Π	П			Z + (N (V) = 0	1.	•	•	•	•	T
Branch If Higher	ВНІ	22	3	2													C+Z = 0	•	•	•	•	•	T
Branch If < Zero	BLE	2F	3	2													Z + (N (V) = 1	•	•	•	•	•	T
Branch If Lower Or Same	BLS	23	3	2													C+Z=1	•	•	•	•	•	T
Branch If < Zero	BLT	2D	3	2									Γ				N ⊕ V = 1	1.	•	•	•	•	1
Branch If Minus	BMI	28	3	2		1	T			Г							N = 1	•	•	•	•	•	†
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	T
Branch If Overflow Clear	BVC	28	3	2		Г							Γ				v-0	•	•	•	•	•	Ī
Branch If Overflow Set	BVS	29	3	2		1-											V = 1	•	•	•	•	•	Ī
Branch If Plus	BPL	2A	3	2									Γ		Γ		N = 0	•	•	•	•	•	T
Branch To Subroutine	BSR	80	5	2														•	•	•	•	•	T
Jump	JMP	1	_	1	1	1	1	6E	3	2	7E	3	3	 	_	1		•	•	•	•	•	1
Jump To Subroutine	JSR	1	1	T	9D	5	2	AD	5	2	BD	6	3			T		•	•	•	•	•	Ť.
No Operation	NOP			Γ		Ī	Γ			Γ				01	1	,	Advances Prog Cntr Only	•	•	•	•	•	Ī
Return From Interrupt	RTI	1		Г										38	10	1		1-	_	- (_	_
Return From Subroutine	RTS								Γ					39	5	1		•	•	•	•	•	I
Softwere Interrupt	SWI													3F	12	1		•	S	•	•	•	Ť
West for Interrupt*	WAI	T		Г	Γ	Π		1	I			Γ	Π	3E	9	1		•	9	•	•	•	T
Sleep	SLP	1	1	1	1-		1		$\overline{}$	1	1	1	1	1A	4	1		1.	•	•	•	•	t

(Note) *WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state.

Condition Code Register will be explained in Note of Table 14

Table 14 Condition Code Register Manipulation Instructions

		Addre	ssingA	Aodes		C	ondit	ion C	ode l	Regist	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		Н	1	N	Z	V	C
Clear Carry	CLC	OC.	1	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mesk	CLI	OE	1	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	OA.	1	1	0 → ∨	•	•	•	•	R	•
Set Carry	SEC	OD	1	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	1	,	1 - 1	•	5	•	•	•	
Set Overflow	SEV	OB	1	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	1	1	A→ CCR			(19 ~		
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•		•		

LEGEND

- OP Operation Code (Hexadecimal)
- ~ Number of MCU Cycles

MSP Contents of memory location pointed by Stack Pointer

- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Boolean AND
- + Boolean Inclusive OR
- Boolean Exclusive OR
- M Complement of M
- → Transfer into
-) Bit = Zero
- 00 Byte = Zero

CONDITION CODE SYMBOLS

- H Half-carry from bit 3 to bit 4
- I Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from/to bit 7 R Reset Always
- Set Always
- \$ Set if true after test or clear
- Not Affected
- (Note) Condition Code Register Notes. (Bit set if test is true and cleared otherwise)
 - (1) (Bit V) Test: Result = 10000000?
 - (2) (Bit C) Test. Result \ 000000000?
 - 3 (Bit C) Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set)
 - (Bit V) Test: Operand = 10000000 prior to execution?
 - (5) (Bit V) Test. Operand = 01111111 prior to execution?
 - (6) (Bit V) Test. Set equal to No C = 1 after the execution of instructions
 - (7) (Bit N) Test Result less than zero? (Bit 15=1)
 - (All Bit) Load Condition Code Register from Stack
 - (Bit I) Set when interrupt occurs If previously set, a Non-Maskable Interrupt is required to exit the wait state
 - (i) (All Bit) Set according to the contents of Accumulator A
 - (II) (Bit C) Result of Multiplication Bit 7=17 (ACCB)

Table 15 OP-Code Map

OP					7	ACC	ACC		EXT		ACCA	or SP			ACCE	or X		1
COL	E				l	A	В	IND	DIR.	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1
-	11	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111]
ro ,		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	L
0000	0		SBA	BRA	TSX		N	EG					S	UB				0
0001	1	NOP	CBA	BRN	INS			A	IM				CI	MP				1
0010	2			BHI	PULA			0	IM				S	ВС				2
0011	3			BLS	PULB		CC	М			SU	BD			AD	DD		3
0100	4	LSRD		BCC	DES		L	SR					Al	ND				4
0101	5	ASLD		BCS	TXS			E	IM				8	uT				5
0110	6	TAP	TAB	BNE	PSHA		R	OR					LI	DA				6
0111	7	TPA	TBA	BEQ	PSHB		A	SR				STA				STA		7
1000	8	INX	XGDX	BVC	PULX		A	SL					E	OR				8
1001	9	DEX	DAA	BVS	RTS		R	OL					A	DC				9
1010	A	CLV	SLP	BPL	ABX		D	EC					0	RA				A
1011	B	SEV	ABA	BMI	RTI			T	IM				A	DD				В
1100	С	CLC		BGE	PSHX		11	NC			С	PX			LI	00		С
1101	D	SEC		BLT	MUL		Т	ST		BSR		JSR				STD		D
1110	E	CLI		BGT	WAI			J	MP		L	DS			LI	ΣX		Ε
1111	F	SEI		BLE	SWI		С	LR				STS				STX		F
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	J

UNDEFINED OP CODE

^{*} Only each instructions of AIM, OIM, EIM, TIM

■ CPU OPERATION

• CPU Instruction Flow

When operating, the CPU fetches an instrution from a memory and executes the required function. This sequence starts with \overline{RES} cancel and repeats itself limitlessly if not affected by a special instruction or a control signal. SWI, RTI, WAI and SLP instructions change this operation, while \overline{NMI} , \overline{IRQ}_1 , \overline{IRQ}_2 , IRQ_3 , \overline{HALT} and \overline{STBY} control it. Fig. 29 gives the CPU mode transition Fig. 30 the CPU system flow chart. Table 16 shows CPU operating states

and port states.

Operation at Each Instruction Cycle

Table 17 shows the operation at each instruction cycle. By the pipeline control of the HD6303Y, MULT, PUL, DAA and XGDX instructions, etc. prefetch the next instruction. So attention is necessary to the counting of the instruction cycles because it is different from the usual one—from op code fetch to the next instruction op code.




Figure 29 CPU Operation Mode Transition

Table 16 CPU Operation State and Port, Bus, Control Signal State

Port	Reset	STBY'3	HALT	Sleep
$A_0 \sim A_7$	Н	Т	Т	Н
A ₀ ~ A ₇ Port 2	T	Т	Keep	Кеер
$D_0 \sim D_7$	Т	Т	Т	T
$D_0 \sim D_7$ $A_8 \sim A_{15}$ Port 5	Н	T	Т	Н
Port 5	T	T	Keep	Keep
Port 6	T	T	Keep	Keep
Control Signal	•1	T	•2	•1

^{*1} \overline{RD} , \overline{WR} , R/\overline{W} , $\overline{LIR} = H$, BA = L

^{•2} \overline{RD} , \overline{WR} , $R/\overline{W} = T$, \overline{LIR} , BA = H

^{*3} E pin goes to high impedance state




Figure 30 HD6303Y System Flow Chart

Table 17 Cycle-by-Cycle Operation

	ss Mode & ructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
IMMEDIA	ATE								
ADC	ADD	T	1	Op Code Address + 1	1	0	1	1	Operand Data
AND	BIT		2	Op Code Address + 2	1	0	1	0	Next Op Code
CMP	EOR	2					1		
LDA	ORA								
SBC	SUB	l .							
ADDD	CPX		1	Op Code Address + 1	1	0	1	1	Operand Data (MSB)
LDD	LDS	3	2	Op Code Address + 2	1	0	1	1	Operand Data (LSB)
LDX	SUBD	1	3	Op Code Address + 3	1	0	1	0	Next Op Code
DIRECT									
ADC	ADD	T	1	Op Code Address + 1	1	0	1	1	Address of Operand (LSE
AND	BIT		2	Address of Operand	1	0	1	1	Operand Data
CMP	EOR	3	3	Op Code Address + 2	1	0	1	0	Next Op Code
LDA	ORA						Ì	l	
SBC	SUB						l	ĺ	
STA		†	1	Op Code Address + 1	1	0	1	1	Destination Address
		3	2	Destination Address	0	1	0	1	Accumulator Data
			3	Op Code Address + 2	1	0	1	0	Next Op Code
ADDD	CPX		1	Op Code Address + 1	1	0	1	1	Address of Operand (LSE
LDD	LDS		2	Address of Operand	1	0	1 1	1	Operand Data (MSB)
LDX	SUBD	4	3	Address of Operand + 1	1 1	0	1	1	Operand Data (LSB)
			4	Op Code Address + 2	1 1	0	1	0	Next Op Code
STD	STS	1	1	Op Code Address + 1	1	0	1	1	Destination Address (LSB
STX		4	2	Destination Address	0	1	0	1	Register Data (MSB)
		4	3	Destination Address + 1	0	1	0	1	Register Data (LSB)
		1	4	Op Code Address + 2	1 1	0	1	0	Next Op Code
JSR		-	1	Op Code Address + 1	1	0	1	1	Jump Address (LSB)
			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
			4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
			5	Jump Address	1 1	0	1	0	First Subroutine Op Code
TIM			1	Op Code Address + 1	1	0	1	1	Immediate Data
		4	2	Op Code Address + 2	1	0	1	1	Address of Operand (LSE
		•	3	Address of Operand	1	0	1	1	Operand Data
			4	Op Code Address + 3	1	0	1	0	Next Op Code
AIM	EIM		1	Op Code Address + 1	1	0	1	1	Immediate Data
OIM			2	Op Code Address + 2	1 1	0	1	1	Address of Operand (LSE
		6	3	Address of Operand	1 1	0	1	1	Operand Data
		٠	4	FFFF	1	1	1	1	Restart Address (LSB)
			5	Address of Operand	0	1	0	1	New Operand Data
		1	6	Op Code Address + 3	1 1	0	1	0	Next Op Code

(Continued)

	Mode & uctions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
DEXED									
JMP			1	Op Code Address + 1	1	0	1	1	Offset
		3	2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Jump Address	1 1	0	1	0	First Op Code of Jump Routin
ADC	ADD	 	1	Op Code Address + 1	1	0	1	1	Offset
AND	BIT		2	FFFF	1 1	1	1	1	Restart Address (LSB)
CMP	EOR	١.	3	IX+Offset	1	0	1	1	Operand Data
LDA	ORA	4	4	Op Code Address + 2	1	0	1	0	Next Op Code
SBC	SUB								
TST					[İ
STA		1	1	Op Code Address + 1	1	0	1	1	Offset
		4	2	FFFF	1	1	1	1	Restart Address (LSB)
		4	3	IX+Offset	0	1	0	1	Accumulator Data
			4	Op Code Address+2	1	0	1	0	Next Op Code
ADDD		1	1	Op Code Address + 1	1	0	1	1	Offset
CPX	LDD	1	2	FFFF	1	1	1	1	Restart Address (LSB)
LDS	LDX	5	3	IX+Offset	1	0	1	1	Operand Data (MSB)
SUBD		j	4	IX+Offset+1	1	0	1	1	Operand Data (LSB)
			5	Op Code Address + 2	1 1	0	1	0	Next Op Code
STD	STS		1	Op Code Address + 1	1	0	1	1	Offset
STX			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	IX+Offset	0	1	0	1	Register Data (MSB)
			4	IX+Offset+1	0	1	0	1	Register Data (LSB)
			5	Op Code Address + 2	1	0	1	0	Next Op Code
JSR			1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
		}	4	Stack Pointer – 1	0	1	0	1	Return Address (MSB)
			5	IX+Offset	1	0	1	0	First Subroutine Op Code
ASL	ASR	T	1	Op Code Address + 1	1	0	1	1	Offset
COM	DEC	1	2	FFFF	1	1	1	1	Restart Address (LSB)
INC	LSR	6	3	IX+Offset	1	0	1] 1	Operand Data
NEG	ROL		4	FFFF	1	1	1	1	Restart Address (LSB)
ROR			5	IX + Offset	0	1	0	1	New Operand Data
		<u> </u>	6	OP Code Address + 2	1	0	1	0	Next Op Code
TIM			1	Op Code Address + 1	1	0	1	1	Immediate Data
			2	Op Code Address + 2	1	0	1	1	Offset
		5	3	FFFF	1	1	1	1	Restart Address (LSB)
			4	IX + Offset	1	0	1	1	Operand Data
		1	5	Op Code Address + 3	1	0	1	0	Next Op Code
CLR			1	Op Code Address + 1	1	0	1	1	Offset
		1 _	2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	IX+Offset	1	0	1 1	1	Operand Data
			4	IX+Offset	0	1	0	1	00
4146	F13.4	-	5	Op Code Address + 2	1	0	1	0	Next Op Code
AIM	EIM	1	1	Op Code Address + 1	1	0	1	!	Immediate Data
OIM		1	2	Op Code Address + 2	1	0	1	1	Offset
		1 _	3	FFFF	1	1	1	1	Restart Address (LSB)
		7	4	IX + Offset	1	0	1	1	Operand Data
		1	5 6	FFFF	0	1	1 0	1	Restart Address (LSB) New Operand Data
				IX + Offset					

(Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
XTEND								
JMP	1	1	Op Code Address + 1	T 1	0	1	1	Jump Address (MSB)
	3	2	Op Code Address + 2	1	0	1	1	Jump Address (LSB)
		3	Jump Address	1 1	0	1	0	Next Op Code
ADC ADD TS	T	1	Op Code Address + 1	1	0	1	1	Address of Operand (MSE
AND BIT	١.	2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB
CMP EOR	4	3	Address of Operand	1	0	1	1	Operand Data
LDA ORA		4	Op Code Address + 3	1 1	0	1	0	Next Op Code
SBC SUB			•					
STA		1	Op Code Address + 1	1	0	1	1	Destination Address (MSE
		2	Op Code Address + 2	1 1	0	1	1	Destination Address (LSB
	4	3	Destination Address	0	1	0	1	Accumulator Data
		4	Op Code Address + 3	1	0	1	0	Next Op Code
ADDD		1	Op Code Address + 1	1	0	1	1	Address of Operand (MSE
CPX LDD	İ	2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB
LDS LDX	5	3	Address of Operand	1	0	1	1	Operand Data (MSB)
SUBD	_	4	Address of Operand + 1	1	0	1	1	Operand Data (LSB)
		5	Op Code Address + 3	1	0	1	0	Next Op Code
STD STS		1	Op Code Address + 1	1 1	0	1	1	Destination Address (MSE
STX		2	Op Code Address + 2	1	0	1	1	Destination Address (LSB
	5	3	Destination Address	0	1	0	1	Register Data (MSB)
	1	4	Destination Address + 1	0	1	0	1	Register Data (LSB)
		5	Op Code Address + 3	1	0	1	0	Next Op Code
JSR		1	Op Code Address + 1	17	0	1	1	Jump Address (MSB)
		2	Op Code Address + 2	1	0	1	1	Jump Address (LSB)
		3	FFFF	1	1	1	1	Restart Address (LSB)
	6	4	Stack Pointer	0	1	0	1	Return Address (LSB)
		5	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		6	Jump Address	1	0	1	0	First Subroutine Op Code
ASL ASR		1 1	Op Code Address + 1	+	0	 	1	Address of Operand (MSE
COM DEC		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB
INC LSR		3	Address of Operand	1	0	1	1	Operand Data
NEG ROL	6	4	FFFF	1	1	1	1	Restart Address (LSB)
ROR		5	Address of Operand	0	1	0	1	New Operand Data
,	l	6	Op Code Address + 3	1	0	1	0	Next Op Code
CLR		1	Op Code Address + 1	+-;-	0	1	1	Address of Operand (MSI
	1	2	Op Code Address + 2	1	ō	1	1	Address of Operand (LSB
	5	3	Address of Operand	1 1	ō	1	1	Operand Data
		4	Address of Operand	0	1	o	1	00
	}	5	Op Code Address + 3	1 1	o	1	Ö	Next Op Code

(Continued)

Address Mode & Instructions		Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
IMPLIED		<u> </u>					·	L	
ABA	ABX		1	Op Code Address + 1	1 1	0	1	0	Next Op Code
ASL	ASLD		'	Op Code Address 1	1 '	U	'	"	Next Op Code
ASR	CBA	1			1		ļ		
CLC	CLI	1					ļ		
CLR	CLV				}			ĺ	
COM	DEC				}			ĺ	
DES	DEX				1				
INC	INS				1				
INX	LSR	1			1				
LSRD	ROL	'			1				
ROR	NOP				1		ĺ		
SBA	SEC		[1				
SEI	SEV	İ					1		
TAB	TAP				1		ł		
TBA	TPA				1				
TST	TSX	İ	1				i		
TXS	132	1							
DAA	XGDX	+	1	Op Code Address + 1	+-1	0	1	0	Next Op Code
DAA	AGDA	2	2	FFFF	i	1	i	1	Restart Address (LSB)
PULA	PULB		1	Op Code Address + 1	+-	Ö	1	0	Next Op Code
, 014	. 020	3	2	FFFF	1	1	i	1	Restart Address (LSB)
		"	3	Stack Pointer + 1		o	i	i	Data from Stack
PSHA	PSHB	 	1	Op Code Address + 1	+	0		1	Next Op Code
1 3117	1 3116		2	FFFF	i	1	1	i	Restart Address (LSB)
		4	3	Stack Pointer	o	1	o	1	Accumulator Data
		1	4	Op Code Address + 1	1	ò	1	Ö	Next Op Code
PULX		+	1	Op Code Address + 1	+i	0	-	0	Next Op Code
IOLX		4	2	FFFF	i	1	l i	1	Restart Address (LSB)
			3	Stack Pointer + 1	i	Ö	i	1	Data from Stack (MSB)
			4	Stack Pointer + 2	li	ŏ	l i	i	Data from Stack (LSB)
PSHX		5	1	Op Code Address + 1	+i	0	1	1	Next Op Code
			2	FFFF	1	1	i	1	Restart Address (LSB)
			3	Stack Pointer	0	1 1	ò	i	Index Register (LSB)
			4	Stack Pointer - 1	l o	1 1	o	i	Index Register (MSB)
			5	Op Code Address + 1	1	0	1	Ö	Next Op Code
RTS		+	1	Op Code Address + 1	- - -	0	1-i-	1	Next Op Code
			2	FFFF	1	1	i	1	Restart Address (LSB)
		5	3	Stack Pointer + 1	1	0	1	1	Return Address (MSB)
			4	Stack Pointer + 2	1	0	1	1	Return Address (LSB)
			5	Return Address	1	0	i	ò	First Op Code of Return Routine
MUL		+	1	Op Code Address + 1	+	0	- i	ō	Next Op Code
			2	FFFF	1	1	i	1	Restart Address (LSB)
			3	FFFF	1	1	1	1	Restart Address (LSB)
		7	4	FFFF	1	1	i	1	Restart Address (LSB)
			5	FFFF	1	1	1	1	Restart Address (LSB)
			6	FFFF	1	1	1	1	Restart Address (LSB)
		1	7	FFFF	1	1	1	1	Restart Address (LSB)


HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
IMPLIED								
WAI	T	1	Op Code Address + 1	1	0	1	1	Next Op Code
	1	2	FFFF	1	1	1	1	Restart Address (LSB)
	İ	3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
	9	5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
		6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)
	}	7	Stack Pointer - 4	0	1	0	1	Accumulator A
		8	Stack Pointer - 5	0	1	0	1	Accumulator B
		9	Stack Pointer - 6	0	1	0	1	Conditional Code Register
RTI	1	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer + 1	1 1	0	1	1	Conditional Code Register
		4	Stack Pointer + 2	1 1	0	1	1	Accumulator B
		5	Stack Pointer + 3	1 1	0	1	1	Accumulator A
	10	6	Stack Pointer + 4	1 1	0	1	1	Index Register (MSB)
		7	Stack Pointer + 5	1	0	1	1	Index Register (LSB)
	1	8	Stack Pointer + 6	1	0	1	1	Return Address (MSB)
	1	9	Stack Pointer + 7	1 1	0	1	1	Return Address (LSB)
	1	10	Return Address	1 1	0	1	0	First Op Code of Return Routin
SWI	†	1	Op Code Address + 1	1 1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
		6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)
	12	7	Stack Pointer - 4	0	1	0	1	Accumulator A
		8	Stack Pointer - 5	0	1	0	1	Accumulator B
		9	Stack Pointer - 6	0	1	0	1	Conditional Code Register
	}	10	Vector Address FFFA	1 1	0	1	1	Address of SWI Routine (MSB
		11	Vector Address FFFB	1 1	0	1	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1	0	1	0	First Op Code of SWI Routine
SLP		1	Op Code Address+1	1 1	0	1	1	Next Op Code
		2	FFFF	1 1	1	1	1	Restart Address (LSB)
	4				Ì			-
	4	Sleep						
						- I		
		3	FFFF	1	1	1	1	Restart Address (LSB)
		4	Op Code Address + 1	1	0	1	0	Next Op Code
RELATIVE	,							
BCC BCS	_	1	Op Code Address + 1	1	0	1	1	Branch Offset
BEQ BGE	3	2	FFFF	1	1	1	1	Restart Address (LSB)
BGT BHI		3	Branch Address Test="1	1	0	1	0	First Op Code of Branch Routin
BLE BLS	1	_	Op Code Address + 1 Test = '0	'	•	·	J	Next Op Code
BLT BMT	1							
BNE BPL	1							
BRA BRN	1							
BVC BVS	1							
BSR	1	1	Op Code Address + 1	1	0	1	1	Offset
	1 -	2	FFFF	1	1	1	1	Restart Address (LSB)
	5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
	1	5	Branch Address	1 1	0	1	0	First Op Code of Subroutine

HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

WARNING CONCERNING THE BOARD DESIGN OF OSCILLATION CIRCUIT

When designing a board, note that crosstalk may disturb the normal oscillation if signal lines are placed near the oscillation circuit as shown in Figure 31. Place the crystal and C_L as close to the HD6303Y as possible.



Do not use this kind of printed-circuit board design.

Figure 31 Warning concerning board design of oscillation circuit




Figure 32 Example of Oscillation Circuits in Board Design


■ RECEIVE MARGIN OF THE SCI

Receive margin of the SCI contained in the HD6303Y is shown in Table 18 $\,$

Note: SCI = Serial Communication Interface

Table 18

	Bit distortion tolerance (t-to) /to	Character distortion tolerance (T-To) /To				
HD6303Y	±43.7%	±4.37%				



HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

■ WARNING CONCERNING WAI INSTRUCTION

If the HALT signal is accepted by the MCU while the WAI instruction is executing, the CPU will not operate correctly after HALT mode is canceled.

WAI is a instruction which waits for an interrupt. The corresponding interrupt routine is executed after an interrupt occurs.

However, during the execution of the WAI instruction, HALT input makes the CPU malfunction and fetch an abnormal interrupt vectoring address.

In HALT mode, the CPU operates correctly without the WAI instruction, and WAI is executed correctly without HALT input. Therefore, if HALT input is necessary, make interrupts wait during the loop routine, as shown in Figure 33.

■ WRITE-ONLY REGISTER

When the CPU reads a write-only register, the read data is always \$FF, regardless of the value in the write-only register. Therefore, be careful of the results of instructions which read write-only register and perform an arithmetic or logical operation on its contents, such as AIM, ADD, or ROL, is executed, because the arithmetic or logical operation is always done with the data \$FF. In particulars, don't use the AIM, OIM or EIM instruction to manipulate the DDR bit of PORT.

■ WARNING CONCERNING POWER START-UP

 \overline{RES} must be held low for at least 20 ms when the power starts up. In this case, the internal reset function is not effective until the oscillation begins at power-on. The \overline{RES} signal is input to the LSI in synchronism with the internal clock ϕ (shown in Figure 35.)

Therefore, after power starts up, the LSI conditions such as its I/O ports and operating mode, are unstable. Fix the level of I/O ports by means of an external circuit to determine the level for system operation during the oscillator stabilization time.





Figure 33 MAC function during WAI



- () MAL function
- ii) Recommended method

Figure 34 Program to wait for interrupt




Figure 35 RES circuit


HD6305X2, HD63A05X2, HD63B05X2 CMOS MCU (Microcomputer Unit)

The HD6305X2 is memory expandable versions of the HD6305X0, which is CMOS 8-bit single chip microcomputer. A CPU, a clock generator, a 128-byte RAM, I/O terminals, two timers and a serial communication interface (SCI) are built in the HD6305X2.

The HD6305X2 has the same functions as the HD6305X0's except for the number of I/O terminals. The HD6305X2 is a microcomputer unit which includes no ROM and its memory space is expandable to 16k bytes externally.

■ HARDWARE FEATURES

- 8-bit based MCU
- 128-bytes of RAM
- · A total of 31 terminals, including 24 I/O's, 7 inputs
- Two timers
 - 8-bit timer with a 7-bit prescaler (programmable prescaler, event counter)
- 15-bit timer (commonly used with the SCI clock divider)
- On-chip serial interface circuit (synchronized with clock)
- Six interrupts (two external, two timer, one serial and one software)
- · Low power dissipation modes
 - Wait In this mode, the clock oscillator is on and the CPU halts but the timer/serial/interrupt function is operable.
 - Stop..... In this mode, the clock stops but the RAM data,
 I/O status and registers are held.
 - Standby . . In this mode, the clock stops, the RAM data is held, and the other internal condition is reset.
- · Minimum instruction cycle time
 - —HD6305X2...1 μ s (f = 1 MHz)
- —HD63A05X2...0.67 μ s (f = 1.5 MHz)
- —HD63B05X2...0.5 μ (f = 2 MHz)
- Wide operating range
 - $V_{CC} = 3 \text{ to } 6V \text{ (f = 0.1 to 0.5 MHz)}$
- —HD6305X2.. f = 0.1 to 1 MHz ($V_{CC} = 5V \pm 10\%$)
- —HD63A05X2. f = 0.1 to 1.5 MHz ($V_{CC} = 5V \pm 10\%$)
- —HD63B05X2. f = 0.1 to 2 MHz ($V_{CC} = 5V \pm 10\%$)



SOFTWARE FEATURES


- Similar to HD6800
- · Byte efficient instruction set
- Powerful bit manipulation instructions (Bit Set, Bit Clear, and Bit Test and Branch usable for all RAM bits and all I/O terminals)
- · A variety of interrupt operations
- Index addressing mode useful for table processing
- · A variety of conditional branch instructions
- Ten powerful addressing modes
- All addressing modes adaptable to RAM, and I/O instructions
- Three new instructions, STOP, WAIT and DAA, added to the HD6805 family instruction set

■ PROGRAM DEVELOPMENT SUPPORT TOOLS


- Cross assembler software for use with IBM PCs and compatibles
- . In circuit emulator for use with IBM PCs and compatibles

■ PIN ARRANGEMENT


HD6305X2P, HD63A05X2P, HD63B05X2P



• HD6305X2F, HD63A05X2F, HD63B05X2F



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 ~ +7.0	V
Input Voltage	V _{in}	$-0.3 \sim V_{CC} + 0.3$	V
Operating Temperature	T _{opr}	0 ~ +70	°c
Storage Temperature	T _{stg}	-55 ∼ +150	°c

[NOTE] These products have a protection circuit in their input terminals against high electrostatic voltage or high electric fields. Notwithstanding, be careful not to apply any voltage higher than the absolute maximum rating to these high input impedance circuits. To assure normal operation, we recommended V_{in} , V_{out} ; $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{CC}$

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = GND$, Ta = $0 \sim +70^{\circ}$ C, unless otherwise noted.)

	Item	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	_	V _{CC} +0.3	
Input "High" Voltage	EXTAL	ViH		V _{CC} x0.7		V _{CC} +0.3	V
	Other Inputs			2.0	-	V _{CC} +0.3	
Input "Low" Voltage	All Inputs	VIL		-0.3	-	0.8	V
Output "High" Voltage	All Outputs	VoH	I _{OH} = -200μA	2.4	-	-	V
Output riigii voitage	Air Outputs	∨он	I _{OH} = -10μA	V _{CC} -0.7		_	٧
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	_	_	0.55	٧
Input Leakage Current	TIMER, INT, $D_1 \sim D_7$, STBY	11,12		_	-	1.0	μΑ
Three-state Current	$A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$, $ADR_0 \sim ADR_{13}^*$, $DATA_0 \sim DATA_7$, E^* , R/W^*	I _{TSI}	$Vin = 0.5 \sim V_{CC} - 0.5$	-	_	1.0	μΑ
	Operating			_	5	10	mA
Current Dissipation**	Wait		f = 1MHz***	-	2	5	mA
Current Dissipation	Stop	lcc	I - IWITZ	_	2	10	μΑ
	Standby			_	2	10	μΑ
Input Capacitance	All Terminals	Cin	f = 1MHz, Vin = 0V	_	_	12	рF

^{*} Only at standby

• AC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = GND$, $Ta = 0 \sim +70^{\circ}C$, unless otherwise noted.)

Item	Symbol	Test Condition	H	ID6305	K 2	Н	D63A0	5X2	Н	D63B0	5X2	Unit
rtem	Symbol		min	typ	max	min	typ	max	mın	typ	max	Unit
Cycle Time	t _{cyc}		1	_	10	0.666	_	10	0.5		10	μs
Enable Rise Time	ter			-	20	-		20	_		20	ns
Enable Fall Time	tef		_	_	20	_	_	20	_	_	20	ns
Enable Pulse Width("High" Level)	PWEH		450	_	_	300	-		220	-	1 -	ns
Enable Pulse Width ("Low" Level)	PWEL	1	450	_	_	300	_	_	220	_	_	ns
Address Delay Time	t _{AD}	Fig 1			250	-		190	_	_	180	ns
Address Hold Time	t _{AH}	1	40	_	_	30	-	_	20	_	I -	ns
Data Delay Time	t _{DW}		-	-	200	-	-	160	_	_	120	ns
Data Hold Time (Write)	t _{HW}		40	-	_	30	-	_	20	_	T -	ns
Data Set-up Time (Read)	tosa	1	80	-	_	60	_	_	50	_	T -	ns
Data Hold Time (Read)	t _{HR}	1 1	0	_	_	0	_	_	0	_	_	ns

^{**} V_{IH} min = V_{CC}-1 0V, V_{IL} max = 0 8V
*** The value at f = xMHz is given by using I_{CC} (f = xMHz) = I_{CC} (f = 1MHz) x x

• PORT TIMING (V_{CC} = 5.0V \pm 10%, V_{SS} = GND, Ta = 0 \sim +70°C, unless otherwise noted.)

ltem	Symbol	Test Condition	HD6305X2			HD63A05X2			HD63B05X2			Unit
	O y mbo		mın	typ	max	mın	typ	max	mın	typ	max	Unit
Port Data Set-up Time (Port A, B, C, D)	t _{PDS}	Fig. 2	200	-	_	200	-	_	200	_	_	ns
Port Data Hold Time (Port A, B, C, D)	t _{PDH}		200	_	_	200	-	-	200		_	ns
Port Data Delay Time (Port A, B, C)	t _{PDW}	Fig. 3	_	_	300	-	_	300	_	_	300	ns

• CONTROL SIGNAL TIMING (V_{CC} = 5.0V ±10%, V_{SS} = GND, Ta = 0 \sim +70°C, unless otherwise noted.)

Item	Symbol	Test	HD6305X2			Н	D63A05	5X2	ŀ	1D63B0	5X2	Unit
	Symbol	Condition	mın	typ	max	mın	typ	max	mın	typ	max	Unit
INT Pulse Width	t _{IWL}		t _{cyc} +250	_	_	tcyc +200	_	_	t _{cyc} +200		_	ns
INT ₂ Pulse Width	t _{IWL2}		t _{cyc} +250	-	-	t _{cyc} +200	_	_	t _{cyc} +200	_	-	ns
RES Pulse Width	t _{RWL}		5		_	5	_	-	5	_	_	t _{cyc}
Control Set-up Time	t _{CS}	Fig 5	250		-	250	-	-	250	_	_	ns
Timer Pulse Width	t _{TWL}		t _{cyc} +250	-	-	t _{cyc} +200		-	t _{cyc} +200	_	-	ns
Oscillation Start Time (Crystal)	tosc	Fig 5,Fig 20*	_		20	_		20	-	_	20	ms
Reset Delay Time	t _{RHL}	Fig. 19	80			80	_	-	80	_	-	ms

^{*} C_L = 22pF ±20%, R_s = 60Ω max.

• SCI TIMING (V_{CC} = 5.0V±10%, V_{SS} = GND, Ta = 0 \sim +70°C, unless otherwise noted.)

ltem	Symbol	Test Condition	HD6305X2		HD63A05X2			HD63B05X2			Unit	
			mın	typ	max	mın	typ	max	mın	typ	max	0
Clock Cycle	t _{Scyc}		1		32768	0.67	_	21845	0.5	_	16384	μs
Data Output Delay Time	t _{TXD}	Fig 6,	_	-	250	-	_	250		_	250	ns
Data Set-up Time	t _{SRX}	Fig. 7	200	-	-	200	-	-	200	-	-	ns
Data Hold Time	tHRX		100	_	_	100	_	_	100	-	_	ns






Figure 4 Interrupt Sequence









Figure 6 SCI Timing (Internal Clock)

Figure 7 SCI Timing(External Clock)



[NOTES] 1. The load capacitance includes stray capacitance caused by the probe, etc

2. All diodes are 1S2074 (H)

Figure 8 Test Load

DESCRIPTION OF TERMINAL FUNCTIONS

The input and output signals of the MCU are described here.

•Vcc, Vss

Voltage is applied to the MCU through these two terminals. V_{CC} is 5.0V \pm 10%, while V_{SS} is grounded.

• INT, INT2

External interrupt request inputs to the MCU. For details, refer to "INTERRUPT" The $\overline{INT_2}$ terminal is also used as the port D_6 terminal

• XTAL, EXTAL

These terminals provide input to the on-chip clock circuit. A crystal oscillator (AT cut, 2.0 to 8.0 MHz) or ceramic filter is connected to the terminal. Refer to "INTERNAL OSCILLATOR" for using these input terminals.

• TIMER

This is an input terminal for event counter. Refer to "TIMER" for details.

• RES

Used to reset the MCU. Refer to "RESET" for details.

- NI IM

This terminal is not for user application. In case of the HD6305X1, this terminal should be connected to V_{CC} through $10k\Omega$ resistance. In case of the HD6305X2, this terminal should be connected to V_{SS} .

• Enable (E)

This output terminal supplies E clock. Output is a single-phase, TTL compatible and 1/4 crystal oscillation frequency or 1/4 external clock frequency. It can drive one TTL load and a 90pF condenser.

• Read/Write (R/W)

This TTL compatible output signal indicates to peripheral and memory devices whether MCU is in Read ("High"), or in Write ("Low") The normal standby state is Read ("High") Its output can drive one TTL load and a 90pF condenser.

Data Bus (DATA₀ ~ DATA₇)

This TTL compatible three-state buffer can drive one TTL load and 90pF.

Address Bus (ADR₀ ∼ ADR₁₃)

Each terminal is TTL compatible and can drive one TTL load and 90pF.

• Input/Output Terminals (A₀ \sim A₇, B₀ \sim B₇, C₀ \sim C₂)

These 24 terminals consist of three 8-bit I/O ports (A, B, C). Each of them can be used as an input or output terminal on a bit through program control of the data direction register. For details, refer to "I/O PORTS."

• Input Terminals (D₁ ~ D7)

These seven input-only terminals are TTL or CMOS compatible. Of the port $D^{\prime}s$, D_6 is also used as $\overline{INT_2}$. If D_6 is used as a port, the $\overline{INT_2}$ interrupt mask bit of the miscellaneous register must be set to "1" to prevent an $\overline{INT_2}$ interrupt from being accidentally accepted.

• STBY

This terminal is used to place the MCU into the standby mode. With \overline{STBY} at "Low" level, the oscillation stops and the internal condition is reset. For details, refer to "Standby Mode."

The terminals described in the following are 1/O pins for serial communication interface (SCI). They are also used as ports C_5 , C_6 and C_7 . For details, refer to "SERIAL COMMUNICATION INTERFACE."

• CK (Cs)

Used to input or output clocks for serial operation.

• Rx (C₆)


Used to receive serial data.

• Tx (C7)

Used to transmit serial data.


■MEMORY MAP

The memory map of the MCU is shown in Fig. 9. \$1000 \sim \$1FFF of the HD6305X2 are external addresses. However, care should be taken to assign vector addresses to \$1FF6 \sim \$1FFF. During interrupt processing, the contents of the CPU registers are saved into the stack in the sequence shown in Fig. 10. This saving begins with the lower byte (PCL) of the program counter. Then the value of the stack pointer is decremented and the higher byte (PCH) of the program counter, index register (X), accumulator (A) and condition code register (CC) are stacked in that order. In a subroutine call, only the contents of the program counter (PCH and PCL) are stacked.



* ROM area (\$1000 ~ \$1FFF) in the HD6305X2 is changed into External Memory Space

Figure 9 Memory Map of MCU



^{*} In a subroutine call, only PCL and PCH are stacked.

Figure 10 Sequence of Interrupt Stacking

REGISTERS

There are five registers which the programmer can operate.




Figure 11 Programming Model

Accumulator (A)

This accumulator is an ordinary 8-bit register which holds operands or the result of arithmetic operation or data processing.

• Index Register (X)

The index register is an 8-bit register, and is used for index addressing mode. Each of the addresses contained in the register consists of 8 bits which, combined with an offset value, provides an effective address.

In the case of a read/modify/write instruction, the index register can be used like an accumulator to hold operation data or the result of operation.

If not used in the index addressing mode, the register can be used to store data temporarily.

Program Counter (PC)

The program counter is a 14-bit register that contains the address of the next instruction to be executed.

• Stack Pointer (SP)

The stack pointer is a 14-bit register that indicates the address of the next stacking space. Just after reset, the stack pointer is set at address \$00FF. It is decremented when data is pushed, and incremented when pulled. The upper 8 bits of the stack pointer are fixed to 00000011. During the MCU being reset or during a reset stack pointer (RSP) instruction, the pointer is set to address \$00FF. Since a subroutine or interrupt can use space up to address \$00C1 for stacking, the subroutine can be used up to 31 levels and the interrupt up to 12 levels.

• Condition Code Register (CC)

The condition code register is a 5-bit register, each bit indicating the result of the instruction just executed. The bits can be individually tested by conditional branch instruc-

tions. The CC bits are as follows.

Half Carry (H). Used to indicate that a carry occurred between bits 3 and 4 during an arithmetic oper-

ation (ADD, ADC).

Interrupt (I): Setting this bit causes all interrupts, except a software interrupt, to be masked. If an interrupt occurs with the bit I set, it is latched. It will be processed the instant the interrupt mask bit is reset. (More specifically, it will enter the interrupt processing routine after the instruction following the

CLI has been executed.)

Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is negative (bit 7 is logic "1").

Zero (Z): Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is zero.

Carry/ Represents a carry or borrow that occurred Borrow (C): in the most recent arithmetic operation. This bit is also affected by the Bit Test and Branch instruction and a Rotate instruction

■ INTERRUPT

There are six different types of interrupt. external interrupts (\overline{INT} , $\overline{INT2}$), internal timer interrupts (TIMER, TIMER2), serial interrupt (SCI) and interrupt by an instruction (SWI).

Of these six interrupts, the INT2 and TIMER or the SCI and TIMER2 generate the same vector address, respectively.

When an interrupt occurs, the program in progress stops and the then CPU status is saved onto the stack. And then, the interrupt mask bit (1) of the condition code register is set and the start address of the interrupt processing routine is obtained from a particular interrupt vector address. Then the interrupt routine starts from the start address. System can exit from the interrupt routine by an RTI instruction. When this instruction is executed, the CPU status before the interrupt (saved onto the stack) is pulled and the CPU restarts the sequence with the instruction next to the one at which the interrupt occurred. Table 1 lists the priority of interrupts and their vector addresses.

Table 1 Priority of Interrupts

Interrupt	Priority	Vector Address
RES	1	\$1FFE, \$1FFF
SWI	2	\$1FFC, \$1FFD
ĪNT	3	\$1FFA, \$1FFB
TIMER/INT ₂	4	\$1FF8, \$1FF9
SCI/TIMER ₂	5	\$1FF6, \$1FF7

A flowchart of the interrupt sequence is shown in Fig. 12.
A block diagram of the interrupt request source is shown in




Figure 12 Interrupt Flow Chart

In the block diagram, both the external interrupts \overline{INT} and $\overline{INT2}$ are edge trigger inputs. At the falling edge of each input, an interrupt request is generated and latched. The \overline{INT} interrupt request is automatically cleared if jumping is made to the \overline{INT} processing routine. Meanwhile, the $\overline{INT2}$ request is cleared if "0" is written in bit 7 of the miscellaneous register.

For the external interrupts (INT, INT2), internal timer interrupts (TIMER, TIMER2) and serial interrupt (SCI), each interrupt request is held, but not processed, if the I bit of the condition code register is set. Immediately after the I bit is cleared, the corresponding interrupt processing starts according to the priority.


The INT2 interrupt can be masked by setting bit 6 of the miscellaneous register; the TIMER interrupt by setting bit 6 of the timer control register; the SCI interrupt by setting bit 5 of the serial status register; and the TIMER2 interrupt by setting bit 4 of the serial status register.

The status of the INT terminal can be tested by a BIL or BIH instruction. The INT falling edge detector circuit and its latching circuit are independent of testing by these instructions. This is also true with the status of the INT2 terminal.

Miscellaneous Register (MR; \$000A)

The interrupt vector address for the external interrupt \overline{INTz} is the same as that for the TIMER interrupt, as shown in Table 1. For this reason, a special register called the miscellaneous register (MR; \$000A) is available to control the \overline{INTz} interrupts.

Bit 7 of this register is the INT2 interrupt request flag. When the falling edge is detected at the INT2 terminal, "1" is set in bit 7. Then the software in the interrupt routine (vector addresses: \$1FF8, \$1FF9) checks bit 7 to see if it is INT2 interrupt. Bit 7 can be reset by software.



Miscellaneous Register (MR; \$000A)

Bit 6 is the $\overline{\text{INT}_2}$ interrupt mask bit. If this bit is set to "1", then the $\overline{\text{INT}_2}$ interrupt is disabled. Both read and write are possible with bit 7 but "1" cannot be written in this bit by software. This means that an interrupt request by software is impossible.

When reset, bit 7 is cleared to "0" and bit 6 is set to "1"

TIMER

Figure 14 shows a MCU timer block diagram. The timer data register is loaded by software and, upon receipt of a clock input, begins to count down. When the timer data




Figure 13 Interrupt Request Generation Circuitry

register (TDR) becomes "0", the timer interrupt request bit (bit 7) in the timer control register is set. In response to the interrupt request, the CPU saves its status into the stack and fetches timer interrupt routine address from addresses \$1FF8 and \$1FF9 and execute the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The mask bit (1) in the condition code register can also mask the timer interrupt.

The source clock to the timer can be either an external signal from the timer input terminal or the internal E signal (the oscillator clock divided by 4). If the E signal is used as the source, the clock input can be gated by the input to the timer input terminal.

Once the timer count has reached "0", it starts counting down with "\$FF". The count can be monitored whenever desired by reading the timer data register. This permits the program to know the length of time having passed after the occurrence of a timer interrupt, without disturbing the contents of the counter.

When the MCU is reset, both the prescaler and counter are initialized to logic "1". The timer interrupt request bit (bit 7) then is cleared and the timer interrupt mask bit (bit 6) is set.

To clear the timer interrupt request bit (bit 7), it is necessary to write "0" in that bit.


TCR7	Timer interrupt request
0	Absent
1	Present
TCR6	Timer interrupt mask
0	Enabled
1	Disabled

• Timer Control Register (TCR; \$0009)

Selection of a clock source, selection of a prescaler frequency division ratio, and a timer interrupt can be controlled by the timer control register (TCR; \$0009).

For the selection of a clock source, any one of the four modes (see Table 2) can be selected by bits 5 and 4 of the timer control register (TCR).

Timer Control Register (TCR; \$0009)



After reset, the TCR is initialized to "E under timer terminal control" (bit 5 = 0, bit 4 = 1). If the timer terminal is "1", the counter starts counting down with "\$FF" immediately after reset.

When "1" is written in bit 3, the prescaler is initialized. This bit always shows "0" when read.

Table 2 Clock Source Selection

TCI	R	Clock input source
Bit 5	Bit 4	Clock input source
0	0	Internal clock E
0	1	E under timer terminal control
1	0	No clock input (counting stopped)
1	1	Event input from timer terminal




Figure 14 Timer Block Diagram

A prescaler division ratio is selected by the combination of three bits (bits 0, 1 and 2) of the timer control register (see Table 3). There are eight different division ratios: $\div 1$, $\div 2$, $\div 4$, $\div 8$, $\div 16$, $\div 32$, $\div 64$ and $\div 128$. After reset, the TCR is set to the $\div 1$ mode.

Table 3 Prescaler Division Ratio Selection

	TCR		
Bit 2	Bit 1	Bit 0	Prescaler division ratio
0	0	0	÷1
0	0	1	÷2
0	1	0	÷4
0	1	1	÷8
1	0	0	÷16
1	0	1	÷32
1	1	0	÷64
1	1	1	÷128

ingg.

A timer interrupt is enabled when the timer interrupt mask bit is "0", and disabled when the bit is "1". When a timer interrupt occurs, "1" is set in the timer interrupt request bit. This bit can be cleared by writing "0" in that bit.


***SERIAL COMMUNICATION INTERFACE (SCI)**

This interface is used for serial transmission or reception of 8-bit data. Sixteen transfer rates are available in the range from 1 μ s to approx. 32 ms (for oscillation at 4 MHz).

The SCI consists of three registers, one octal counter and one prescaler. (See Fig. 15.) SCI communicates with the CPU via the data bus, and with the outside world through bits 5, 6 and 7 of port C. Described below are the operations of each register and data transfer.

•SCI Control Register (SCR; \$0010)

7	6	5	4	3	2	1	0
SCR7	SCR6	SCR5	SCR4	SCR3	SCR2	SCR1	SCRO



SCI Control Registers (SCR; 0010)

Figure 15 SCI Block Diagram

Not Used

SCI/TIMER₂

SCR7	C ₇ terminal
0	Used as I/O terminal (by DDR).
1	Serial data output (DDR output)

SCR6	C ₆ terminal
0	Used as I/O terminal (by DDR).
1	Serial data input (DDR input)

SCR5	SCR4	Clock source	C ₅ terminal
0	0	-	Used as I/O terminal (by
0	1	_	DDR).
1	0	Internal	Clock output (DDR output)
1	1	External	Clock input (DDR input)

Bit 7 (SCR7)

When this bit is set, the DDR corresponding to the C_7 becomes "1" and this terminal serves for output of SCI data. After reset, the bit is cleared to "0"

Bit 6 (SCR6)

When this bit is set, the DDR corresponding to the C_6 becomes "0" and this terminal serves for input of SCI data. After reset, the bit is cleared to "0".

Bits 5 and 4 (SCR5, SCR4)

These bits are used to select a clock source. After reset, the bits are cleared to "0"

Bits $3 \sim 0$ (SCR3 \sim SCR0)


These bits are used to select a transfer clock rate. After reset, the bits are cleared to "0".

SCR3	SCR2	SCR1	SCRO	Transfer clock rate							
2CH3	SCR2	SCRI	SCHU	4.00 MHz	4.194 MHz						
0	0	0	0	1 μs	0.95 μs						
0	0	0	1	2 μs	1.91 μs						
0	0	1	0	4 μs	3.82 μs						
0	0	1	1	8 μs	7 64 µs						
₹	≀	₹ .	₹		₹ .						
1	1	1	1	32768 μs	1/32 s						

SCI Data Register (SDR; \$0012)

A serial-parallel conversion register that is used for transfer of data.

•SCI Status Register (SSR; \$0011)



Bit 7 (SSR7)

Bit 7 is the SCI interrupt request bit which is set upon completion of transmitting or receiving 8-bit data. It is cleared when reset or data is written to or read from the SCI data register with the SCR5="1". The bit can also be cleared by writing "0" in it.

Bit 6 (SSR6)

Bit 6 is the TIMER₂ interrupt request bit. TIMER₂ is used commonly with the serial clock generator, and SSR6 is set each time the internal transfer clock falls. When reset, the bit is cleared. It also be cleared by writing "0" in it. (For details, see TIMER₂.)

Bit 5 (SSR5)

Bit 5 is the SCI interrupt mask bit which can be set or cleared by software. When it is "1", the SCI interrupt (SSR7) is masked When reset, it is set to "1".

Bit 4 (SSR4)

Bit 4 is the TIMER₂ interrupt mask bit which can be set or cleared by software. When the bit is "1", the TIMER₂ interrupt (SSR6) is masked. When reset, it is set to "1".

Bit 3 (SSR3)

When "1" is written in this bit, the prescaler of the transfer clock generator is initialized. When read, the bit always is "0".

Bits $2 \sim 0$

Not used.

SSR7	SCI interrupt request
0	Absent
1	Present

SSR6	TIMER ₂ interrupt request
0	Absent
1	Present

SSR5	SCI interrupt mask
0	Enabled
1	Disabled
SSR4	TIMER ₂ interrupt mask
^	Enabled

Disabled

Data Transmission

By writing the desired control bits into the SCI control registers, a transfer rate and a source of transfer clock are determined and bits 7 and 5 of port C are set at the serial data output terminal and the serial clock terminal, respectively. The transmit data should be stored from the accumulator or index register into the SCI data register. The data written in the SCI data register is output from the C₇/Tx terminal, starting with the LSB, synchronously with the falling edge of the serial clock. (See Fig. 16.) When 8 bit of

@HITACHI

data have been transmitted, the interrupt request bit is set in bit 7 of the SCI status register with the rising edge of the last serial clock. This request can be masked by setting bit 5 of the SCI status register. Once the data has been sent, the 8th bit data (MSB) stays at the C7/Tx terminal. If an external clock source has been selected, the transfer rate determined by bits 0 \sim 3 of the SCI control register is ignored, and the Cs/ \overline{CK} terminal is set as input. If the internal clock has been selected, the C_5/\overline{CK} terminal is set as output and clocks are output at the transfer rate selected by bits 0 \sim 3 of the SCI control register.




Figure 16 SCI Timing Chart


Data Reception

By writing the desired control bits into the SCI control register, a transfer rate and a source of transfer clock are determined and bit 6 and 5 of port C are set at the serial data input terminal and the serial clock terminal, respectively. Then dummy-writing or -reading the SCI data register, the system is ready for receiving data. (This procedure is not needed after reading subsequent received data. It must be taken after reset and after not reading subsequent received data.

The data from the C_6/Rx terminal is input to the SCI data register synchronously with the rising edge of the serial clock (see Fig. 16). When 8 bits of data have been received, the interrupt request bit is set in bit 7 of the SCI status register. This request can be masked by setting bit 5 of the SCI status register. If an external clock source have been selected, the transfer rate determined by bits $0 \sim 3$ of the SCI control register is ignored and the data is received synchronously with the clock from the C_5/\overline{CK} terminal. If the internal clock has been selected, the C_5/\overline{CK} terminal is set as output and clocks are output at the transfer rate selected by bits $0 \sim 3$ of the SCI control register.

• TIMER2

The SCI transfer clock generator can be used as a timer. The clock selected by bits $3\sim0$ of the SCI control register (4 $\mu_8\sim$ approx. 32 ms (for oscillation at 4 MHz)) is input to bit 6 of the SCI status register and the TIMER2 interrupt requests bit is set at each falling edge of the clock. Since interrupt requests occur periodically, TIMER2 can be used as a reload counter or clock.



- Transfer clock generator is reset and mask bit (bit 4 of SCI status register) is cleared.
- 2, 4 : TIMER2 interrupt request
- (3), (5) : TIMER2 interrupt request bit cleared


TIMER2 is commonly used with the SCI transfer clock generator. If wanting to use TIMER2 independently of the SCI, specify "External" (SCR5 = 1, SCR4 = 1) as the SCI clock source.

If "Internal" is selected as the clock source, reading or writing the SDR causes the prescaler of the transfer clock generator to be initialized.

■I/O PORTS

There are 24 input/output terminals (ports A, B, C). Each I/O terminal can be selected for either input or output by the data direction register. More specifically, an I/O port will be input if "0" is written in the data direction register, and output if "1" is written in the data direction register. Port A, B or C reads latched data if it has been programmed as output, even with the output level being fluctuated by the output load. (See Fig. 17.)

When reset, the data direction register and data register go to "0" and all the input/output terminals are used as input.



Bit of data direction register	Bit of output data	Status of output	Input to CPU
1	0	0	0
1	1	1	1
0	х	3-state	Pin

Figure 17 Input/Output Port Diagram

Seven input-only terminals are available (port D). Writing to an input terminal is invalid.

All input/output terminals and input terminals are TTL compatible and CMOS compatible in respect of both input and output.

 $\bar{l}f$ I/O ports or input ports are not used, they should be connected to V_{SS} via resistors. With none connected to these terminals, there is the possibility of power being consumed despite that they are not used.

RESET

The MCU can be reset either by external reset input (\overline{RES}) or power-on reset. (See Fig. 18.) On power up, the reset input must be held "Low" for at least t_{OSC} to assure that the internal oscillator is stabilized. A sufficient time of delay can be obtained by connecting a capacitance to the \overline{RES} input as shown in Fig. 19.




Figure 18 Power On and Reset Timing




Figure 19 Input Reset Delay Circuit

■INTERNAL OSCILLATOR

The internal oscillator circuit is designed to meet the




Figure 20 Internal Oscillator Circuit

requirement for minimum external configurations. It can be driven by connecting a crystal (AT cut $2.0 \sim 8.0 \text{MHz}$) or ceramic oscillator between pins 5 and 6 depending on the required oscillation frequency stability.

Three different terminal connections are shown in Fig. 20. Figs. 21 and 22 illustrate the specifications and typical arrangement of the crystal, respectively.





Figure 21 Parameters of Crystal



[NOTE] Use as short wirings as possible for connection of the crystal with the EXTAL and XTAL terminals. Do not allow these wirings to cross others.

Figure 22 Typical Crystal Arrangement

■LOW POWER DISSIPATION MODE

The HD6305X has three low power dissipation modes: wait, stop and standby.

• Wait Mode

When WAIT instruction being executed, the MCU enters into the wait mode. In this mode, the oscillator stays active but the internal clock stops. The CPU stops but the peripheral functions — the timer and the serial communication interface — stay active. (NOTE: Once the system has entered the wait mode, the serial communication interface can no longer be retriggered.) In the wait mode, the registers, RAM and I/O terminals hold their condition just before entering into the wait mode.

The escape from this mode can be done by interrupt (INT, TIMER/INT2 or SCI/TIMER2), RES or STBY. The RES resets the MCU and the STBY brings it into the standby mode. (This will be mentioned later.)

When interrupt is requested to the CPU and accepted, the wait mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the wait mode the MCU executes the instruction next to the WAIT. If an interrupt other than the \overline{INT} (i.e., TIMER/ $\overline{INT_2}$ or SCI/TIMER2) is masked by the timer control

register, miscellaneous register or serial status register, there is no interrupt request to the CPU, so the wait mode cannot be released.

Fig. 23 shows a flowchart for the wait function.

Stop Mode

When STOP instruction being executed, MCU enters into the stop mode. In this mode, the oscillator stops and the CPU and peripheral functions become inactive but the RAM, registers and I/O terminals hold their condition just before entering into the stop mode.

The escape from this mode can be done by an external interrupt (INT or INT₂), RES or STBY. The RES resets the MCU and the STBY brings into the standby mode.

When interrupt is requested to the CPU and accepted, the stop mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the stop mode, the MCU executes the instruction next to the STOP. If the $\overline{\text{INT}}_2$ interrupt is masked by the miscellaneous register, there is no interrupt request to the MCU, so the stop mode cannot be released.

Fig. 24 shows a flowchart for the stop function. Fig. 25 shows a timing chart of return to the operation mode from the stop mode.

For releasing from the stop mode by an interrupt, oscillation starts upon input of the interrupt and, after the internal delay time for stabilized oscillation, the CPU becomes active. For restarting by \overline{RES} , oscillation starts when the \overline{RES} goes "0" and the CPU restarts when the \overline{RES} goes "1". The duration of \overline{RES} ="0" must exceed tosc to assure stabilized oscillation.

Standby Mode

The MCU enters into the standby mode when the STBY terminal goes "Low". In this mode, all operations stop and the internal condition is reset but the contents of the RAM are hold. The I/O terminals turn to high-impedance state. The standby mode should escape by bringing STBY "High". The CPU must be restarted by reset. The timing of input signals at the RES and STBY terminals is shown in Fig. 26.

Table 4 lists the status of each parts of the MCU in each low power dissipation modes. Transitions between each mode are shown in Fig. 27.

(Note)

When I bit of condition code register is "1" and interrupt (INT, TIMER/INT₂, SCI/TIMER₂) is held, MCU does not enter WAIT mode by the execution of WAIT instruction.

In that case, after the 4 dummy cycles MCU executes the next instruction.

In the same way, when external interrupts $(\overline{INT}, \overline{INT_2})$ are held at the bit I set, MCU does not enter STOP mode by the execution of STOP instruction. In that case, also, MCU executes the next instruction after the 4 dummy cycles.




Figure 23 Wait Mode Flow Chart






Figure 24 Stop Mode Flow Chart



(a) Restart by Interrupt



(b) Restart by Reset

Figure 25 Timing Chart of Releasing from Stop Mode




Figure 26 Timing Chart of Releasing from Standby Mode

Table 4 Status of Each Part of MCU in Low Power Dissipation Modes

					Cor	ndition			
Mode		Start	Oscil- lator CPU		Timer, Serial	Register	RAM	I/O terminal	Escape
WAIT	Soft-	WAIT in- struction	Active	Stop	Active	Keep	Keep	Keep	STBY, RES, INT, INT ₂ , each interrupt request of TIMER, TIMER ₂ , SCI
STOP	ware	STOP in- struction	Stop	Stop	Stop	Keep	Keep	Keep	STBY, RES, INT, INT2
Stand- by	Hard- ware	STBY="Low"	Stop	Stop	Stop	Reset	Keep	High im- pedance	STBY="High"




Figure 27 Transitions among Active Mode, Wait Mode, Stop Mode, Standby Mode and Reset

BIT MANIPULATION

The MCU can use a single instruction (BSET or BCLR) to set or clear one bit of the RAM or an I/O port (except the write-only registers such as the data direction register). Every bit of memory or I/O within page 0 (\$00 ~ \$FF) can be tested by the BRSET or BRCLR instruction, depending on the result of the test, the program can branch to required destinations. Since bits in the RAM, or I/O can be manipulated, the user may use a bit within the RAM as a flag or handle a single I/O bit as an independent I/O terminal. Fig 28 shows an example of bit manipulation and the validity of test instructions. In the example, the program is configured assuming that bit 0 of port A is connected to a zero cross detector circuit and bit I of the same port to the trigger of a triac

The program shown can activate the triac within a time of $10\mu s$ from zero-crossing through the use of only 7 bytes on the ROM. The on-chip timer provides a required time of delay and pulse width modulation of power is also possible.

SELF 1 BRCLR 0, PORT A, SELF 1
BSET 1, PORT A
BCLR 1, PORT A

Figure 28 Example of Bit Manipulation

ADDRESSING MODES

Ten different addressing modes are available to the MCU

• Immediate

See Fig. 29. The immediate addressing mode provides access to a constant which does not vary during execution of the program.

This access requires an instruction length of 2 bytes. The effective address (EA) is PC and the operand is fetched from

the byte that follows the operation code

• Direc

See Fig. 30. In the direct addressing mode, the address of the operand is contained in the 2nd byte of the instruction. The user can gain direct access to memory up to the lower 255th address. All RAM and I/O registers are on page 0 of address space so that the direct addressing mode may be utilized.

Extended

See Fig. 31. The extended addressing is used for referencing to all addresses of memory. The EA is the contents of the 2 bytes that follow the operation code. An extended addressing instruction requires a length of 3 bytes.

Relative

See Fig. 32. The relative addressing mode is used with branch instructions only. When a branch occurs, the program counter is loaded with the contents of the byte following the operation code. EA = (PC) + 2 + Rel., where Rel. indicates a signed 8-bit data following the operation code. If no branch occurs, Rel = 0. When a branch occurs, the program jumps to any byte in the range +129 to -127. A branch instruction requires a length of 2 bytes

• Indexed (No Offset)

See Fig 33 The indexed addressing mode allows access up to the lower 255th address of memory. In this mode, an instruction requires a length of one byte. The EA is the contents of the index register.

Indexed (8-bit Offset)

See Fig. 34. The EA is the contents of the byte following the operation code, plus the contents of the index register. This mode allows access up to the lower 511th address of memory. Each instruction when used in the index addressing mode (8-bit offset) requires a length of 2 bytes.

• Indexed (16-bit Offset)

See Fig. 35. The contents of the 2 bytes following the operation code are added to content of the index register to compute the value of EA. In this mode, the complete memory can be accessed. When used in the indexed addressing mode (16-bit offset), an instruction must be 3 bytes long.

• Bit Set/Clear

See Fig. 36. This addressing mode is applied to the BSET and BCLR instructions that can set or clear any bit on page 0. The lower 3 bits of the operation code specify the bit to be set or cleared. The byte that follows the operation code indicates an address within page 0.

Bit Test and Branch

See Fig. 37. This addressing mode is applied to the BRSET and BRCLR instructions that can test any bit within page 0 and can be branched in the relative addressing mode. The byte to be tested is addressed depending on the contents of the byte following the operation code. Individual bits within the byte to be tested are specified by the lower 3 bits of the operation code. The 3rd byte represents a relative value which will be added to the program counter when a branch condition is established. Each of these instructions should be 3 bytes long. The value of the test bit is written in the carry bit of the condition code register.

Implied

See Fig. 38. This mode involves no EA. All information needed for execution of an instruction is contained in the operation code. Direct manipulation on the accumulator and index register is included in the implied addressing mode. Other instructions such as SWI and RTI are also used in this mode. All instructions used in the implied addressing mode should have a length of one byte.




Figure 29 Example of Immediate Addressing




Figure 30 Example of Direct Addressing




Figure 31 Example of Extended Addressing




Figure 32 Example of Relative Addressing




Figure 33 Example of Indexed (No Offset) Addressing




Figure 34 Example of Index (8-bit Offset) Addressing




Figure 35 Example of Index (16-bit Offset) Addressing




Figure 36 Example of Bit Set/Clear Addressing




Figure 37 Example of Bit Test and Branch Addressing




Figure 38 Example of Implied Addressing

■INSTRUCTION SET

There are 62 basic instructions available to the HD6305X MCU. They can be classified into five categories: register/memory, read/modify/write, branch, bit manipulation, and control. The details of each instruction are described in Tables 5 through 11.

• Register/Memory Instructions

Most of these instructions use two operands. One operand is either an accumulator or index register. The other is derived from memory using one of the addressing modes used on the HD6305X MCU. There is no register operand in the unconditional jump instruction (JMP) and the subroutine jump instruction (JSR). See Table 5.

Read/Modify/Write Instructions

These instructions read a memory or register, then modify or test its contents, and write the modified value into the memory or register. Zero test instruction (TST) does not write data, and is handled as an exception in the read/modify/write group. See Table 6.

Branch Instructions

A branch instruction branches from the program sequence in progress if a particular condition is established. See Table 7.

• Bit Manipulation Instructions

These instructions can be used with any bit located up to the lower 255th address of memory. Two groups are available; one for setting or clearing and the other for bit testing and branching. See Table 8.

Control Instructions

The control instructions control the operation of the MCU which is executing a program. See Table 9.

• List of Instructions in Alphabetical Order

Table 10 lists all the instructions used on the HD6305X MCU in the alphabetical order.

• Operation Code Map

Table 11 shows the operation code map for the instructions used on the MCU.



Table 5 Register/Memory Instructions

								A	ddre	ssin	g M	ode									T						
					Π						In	dex	ed	In	dex	ed	In	dex	ed	Boolean/	1		ndi				
Operations	Mnemonic	Im	Immediate			Direct			Extended		(No Offset)		(8-Bit Offset)			(16-Brt Offset)			Arithmetic Operation		Code						
		OP	#	~	OP	#	-	OP	#	~	OP	#	-	OP	#	-	OP	#	-		н	1	N	Z	C		
Load A from Memory	LDA	A6	2	2	В6	2	3	СB	3	4	F6	1	3	E6	2	4	D6	3	5	M→A	•	•	^	^	•		
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5	M→X	•	•	^	^	•		
Store A in Memory	STA	T-		-	B7	2	3	C7	3	4	F7	1	4	E7	2	4	D7	3	5	A→M	•	•	^	^	•		
Store X in Memory	STX	-	-	-	BF	2	3	CF	3	4	FF	1	4	EF	2	4	DF	3	5	X→M	•	•	^	^	•		
Add Memory to A	ADD	AB	2	2	ВВ	2	3	СВ	3	4	FB	1	3	EB	2	4	DB	3	5	A+MA	^	•	^	^	1		
Add Memory and Carry		Ī						Г															Γ		Г		
to A	ADC	A9	2	2	В9	2	3	С9	3	4	F9	1	3	E9	2	4	D9	3	5	A+M+C-A	^	•	_	1	^		
Subtract Memory	SUB	AO	2	2	во	2	3	СО	3	4	FO	1	3	EO	2	4	DO	3	5	A-M-A	•	•	^	^	^		
Subtract Memory from											П														Г		
A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5	A-M-C→A	•	•	^	^	^		
AND Memory to A	AND	A4	2	2	84	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5	A M→A	•	•	^	^	•		
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5	A+MA	•	•	^	^	•		
Exclusive OR Memory	1	1		Г																	T		Г		Г		
with A	EOR	A8	2	2	88	2	3	C8	3	4	F8	1	3	E8	2	4	08	3	5	A⊕MA	•	•	1	1	•		
Arithmetic Compare A													Г								T		Г				
with Memory	CMP	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	DI	3	5	A-M	•	•	1	^	1		
Arithmetic Compare X				_																	Γ	T	Г		Γ		
with Memory	CPX	A3	2	2	В3	2	3	СЗ	3	4	F3	1	3	E3	2	4	D3	3	5	X-M		•	^	1	1		
Bit Test Memory with	1														_						1	Π	Г		_		
A (Logical Compare)	BIT	A5	2	2	B 5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5	A M	•	•	_	^			
Jump Unconditional	JMP				ВС	2	2	cc	3	3	FC	1	2	EC	2	3	DC	3	4		•	•	•	•	•		
Jump to Subroutine	JSR	-		ļ	BD	2	5	CD	3	6	FD	1	5	ED	2	5	DD	3	6		•	•	•	•	•		

Symbols Op = Operation
= Number of bytes
~ = Number of cycles

Table 6 Read/Modify/Write Instructions

							Add	iress	ing l	Mod	les												
Operations	Mnemonic	Implied(A)			im	Implied(X)			Direct		Indexed (No Offset)			indexed (8 Bit Offset)			Boolean/Arithmetic Operation		Condition Code				
		OP	#	-	OP	#	~	OP	#	-	OP	#	-	OP	#	-		н	1	N	Z	С	
Increment	INC	4C	1	2	5C	1	2	3C	2	5	7C	1	5	6C	2	6	A+1A or X+1 -X or M+1 -M	•	•	^	^	•	
Decrement	DEC	44	1	2	5A	1	2	3A	2	5	7A	1	5	6A	2	6	A-1 -A or X-1X or M-1M	•	•	^	^	•	
Clear	CLR	4F	1	2	5F	1	2	3F	2	5	7F	1	5	6F	2	6	00A or 00 -X or 00 -M	•	•	0	1	•	
Complement	СОМ	43	1	2	53	1	2	33	2	5	73	1	5	63	2	6	Ā →A or X →X or M → M	•	•	^	^	1	
Negate																	00 - A → A or 00 - X → X						
(2's Complement)	NEG	40	1	2	50	1	2	30	2	5	70	1	5	60	2	6	or 00 M -+ M	•	•	^	٨	^	
Rotate Left Thru Carry	ROL	49	1	2	59	1	2	39	2	5	79	1	5	69	2	6	A X X W BO	•	•	^	۸	^	
Rotate Right Thru Carry	ROR	46	1	2	56	1	2	36	2	5	76	,	5	66	2	6	-C- A o X o M	•	•	^	^	^	
Logical Shift Left	LSL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	C	•	•	^	^	٨	
Logical Shift Right	LSR	44	1	2	54	1	2	34	2	5	74	1	5	64	2	6	0 - N X X M N - C	•	•	0	^	^	
Arithmetic Shift Right	ASR	47	1	2	57	1	2	37	2	5	77	1	5	67	2	6	- TAPKOMI -	•	•	^	^	^	
Arithmetic Shift Left	ASL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	Equal to LSL	•	•	٨	٨	^	
Test for Negative		T																					
or Zero	TST	4D	1	2	5D	1	2	30	2	4	70	1	4	60	2	5	A-00 or X-00 or M-00	•	•	^	٨	•	

Symbols Op = Operation
= Number of bytes
~ = Number of cycles

Table 7 Branch Instructions

		Addr	essing l	Modes		Condition Code						
Operations	Mnemonic	ı	Relativ	е	Branch Test	'	Jono	itior	Coo	je		
		OP	#	~		Н	ı	N	Z	С		
Branch Always	BRA	20	2	3	None	•	•	•	•	•		
Branch Never	BRN	21	2	3	None	•	•	•	•	•		
Branch IF Higher	BHI	22	2	3	C+Z=0	•	•	•	•	•		
Branch IF Lower or Same	BLS	23	2	3	C+Z=1	•	•	•	•	•		
Branch IF Carry Clear	BCC	24	2	3	C=0	•	•	•	•	•		
(Branch IF Higher or Same)	(BHS)	24	2	3	C=0	•	•	•	•	•		
Branch IF Carry Set	BCS	25	2	3	C=1	•	•	•	•	•		
(Branch IF Lower)	(BLO)	25	2	3	C=1	•	•	•	•	•		
Branch IF Not Equal	BNE	26	2	3	Z=0	•	•	•	•	•		
Branch IF Equal	BEQ	27	2	3	Z=1	•	•	•	•	•		
Branch IF Half Carry Clear	внсс	28	2	3	H=0	•	•	•	•	•		
Branch IF Half Carry Set	BHCS	29	2	3	H=1	•	•	•	•	•		
Branch IF Plus	BPL	2A	2	3	N=0	•	•	•	•	•		
Branch IF Minus	ВМІ	2B	2	3	N=1	•	•	•	•	•		
Branch IF Interrupt Mask												
Bit is Clear	вмс	2C	2	3	I=0	•	•	•	•	•		
Branch IF Interrupt Mask												
Bit is Set	BMS	2D	2	3	I = 1	•	•	•	•	•		
Branch IF Interrupt Line										Г		
is Low	BIL	2E	2	3	INT = 0	•	•	•	•	•		
Branch IF Interrupt Line												
is High	він	2F	2	3	INT = 1	•	•	•	•			
Branch to Subroutine	BSR	AD	2	5		•	•	•	•	•		

Symbols. Op = Operation
= Number of bytes
~ = Number of cycles

Table 8 Bit Manipulation Instructions

Operations	Mnemonic	Addressin Bit Set/Clear			ng Modes Bit Test and	d Bra	nch	Boolean/ Arithmetic	Branch Test	Condition Code						
		OP	#	-	OP	#	~	Operation	1000	Н	ı	N	Z	С		
Branch IF Bit n is set	BRSET n(n = 0 7)	_	_	_	2·n	3	5		Mn = 1	•	•	•	•	\wedge		
Branch IF Bit n is clear	BRCLR n(n=0· 7)		_	-	01+2·n	3	5		Mn=0	•	•	•	•	^		
Set Bit n	BSET n(n = 0 · 7)	10+2·n	2	5	-	_	-	1→Mn		•	•	•	•	•		
Clear Bit n	BCLR n(n=07)	11+2·n	2	5	_	-	-	0→Mn		•	•	•	•	•		

Symbols Op = Operation

= Number of bytes

~ = Number of cycles

Table 9 Control Instructions

		Addre	essing l	Modes		Condition Code						
Operations	Mnemonic		mplied	1	Boolean Operation							
		OP	#	~		Н	ı	N	Z	С		
Transfer A to X	TAX	97	1	2	A→X	•	•	•	•	•		
Transfer X to A	TXA	9F	1	2	X→A	•	•	•	•	•		
Set Carry Bit	SEC	99	1	1	1→C	•	•	•	•	1		
Clear Carry Bit	CLC	98	1	1	0→C	•	•	•	•	0		
Set Interrupt Mask Bit	SEI	9B	1	2	1→I	•	1	•	•	•		
Clear Interrupt Mask Bit	CLI	9A	1	2	0→1	•	0	•	•	•		
Software Interrupt	SWI	83	1	10	A STATE OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE	•	1	•	•	•		
Return from Subroutine	RTS	81	1	5		•	•	•	•	•		
Return from Interrupt	RTI	80	1	8		7	?	?	7	7		
Reset Stack Pointer	RSP	9C	1	2	\$FF→SP	•	•	•	•	•		
No-Operation	NOP	9D	1	1	Advance Prog Cntr Only	•	•	•	•	•		
Decimal Adjust A	DAA	8D	1	2	Converts binary add of BCD charcters into BCD format	•	•	٨	٨	^*		
Stop	STOP	8E	1	4		•	•	•	•	•		
Wait	WAIT	8F	1	4		•	•	•	•	•		

Symbols. Op = Operation # = Number of bytes

Table 10 Instruction Set (in Alphabetical Order)

					Addressin	g Modes					C	ond	ition	Cod	le
Mnemonic	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/ Clear	Bit Test & Branch	н	,	N	z	С
ADC		×	×	×		×	×	×			Λ	•	٨	٨	^
ADD		×	×	×		×	×	×			٨	•	^	^	^
AND		×	×	×		×	×	×			•	•	٨	^	•
ASL	×		×			×	×			1	•	•	^	^	^
ASR	×		×			×	×				•	•	٨	٨	1
BCC					×	<u> </u>				†	•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ		1			×						•	•	•	•	•
ВНСС					×					1	•	•	•	•	•
BHCS				1	×						•	•	•	•	•
ВНІ					×						•	•	•	•	•
(BHS)					×						•	•	•	•	•
ВІН					×						•	•	•	•	•
BIL	-				×		des a recurrence communication of				•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	٨	٨	•
(BLO)					×						•	•	•	•	•
BLS					×						•	•	•	•	•
ВМС					×						•	•	•	•	•
ВМІ					×						•	•	•	•	•
BMS					×						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL					×						•	•	•	•	•
BRA					×					1	•	•	•	•	•

Condition Code Symbols

- Half Carry (From L.) Interrupt Mask
- N
- Zero
- C Carry/Borrow

 ^ Test and Set if True, Cleared Otherwise
- Not Affected
- Load CC Register From Stack

(to be continued)

^{*} Are BCD characters of upper byte 10 or more? (They are not cleared if set in advance)

^{~ =} Number of cycles

Table 10 Instruction Set (in Alphabetical Order)

					Addressin	g Modes					7	ond	tion	Cod	е
				T					Bit	Bit					
Mnemonic						Indexed	Indexed	Indexed	Set,	Test &					
	Implied	Immediate	Direct	Extended	Relative	(No Offset)	(8-Bit)	(16-Bit)	Clear	Branch	н	1	N	z	С
BRN					×						•	•	•	•	•
BRCLR										×	•	•	•	•	^
BRSET										×	•	•	•	•	^
BSET									×		•	•	•	•	•
BSR					×						•	•	•	•	•
CLC	×										•	•	•	•	0
CLI	×				1						•	0	•	•	•
CLR	×		×			×	×				•	•	0	1	•
CMP		×	×	×		×	×	×			•	•	^	^	^
COM	×		×			×	×				•	•	^	^	1
CPX		×	×	×		×	×	×			•	•	^	^	^
DAA	×										•	•	٨	^	^
DEC	×		×			×	×				•	•	^	^	•
EOR		×	×	×		×	×	×			•	•	^	^	•
INC	×		×			×	×				•	•	^	٨	•
JMP			×	×		×	×	×			•	•	•	•	•
JSR			×	×		×	×	×			•	•	•	•	•
LDA		×	×	×		×	×	×			•	•	Λ	^	•
LDX		×	×	×		×	×	×			•	•	^	Λ	•
LSL	×		×			×	×				•	•	^	^	٨
LSR	×		×			×	×				•	•	0	Λ	\wedge
NEG	×		×			×	×				•	•	Λ	٨	Λ
NOP	×										•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	^	٨	•
ROL	×		×			×	×				•	•	Λ	٨	Λ
ROR	×		×			×	×				•	•	٨	>	^
RSP	×										•	•	•	•	•
RTI	×										7	7	7	7	7
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	×			•	•	٨	Λ	Λ
SEC	×										•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×			•	•	Λ	^	•
STOP	×										•	•	•	•	•
STX			×	×		×	×	×			•	•	Λ	Λ	•
SUB		×	×	×		×	×	×			•	•	Λ	Λ	_
SWI	×										•	1	•	•	•
TAX	×										•	•	•	•	•
TST	×		×			×	×				•	•	Λ	٨	•
TXA	×										•	•	•	•	•
WAIT	×										•	•	•	•	•

Condition Code Symbols

H Half Carry (From Bit 3)

C Carry Borrow

Interrupt Mask

Test and Set if True, Cleared Otherwise

N Negative (Sign Bit)

Not Affected

Zero

Load CC Register From Stack

	Bit Man	ipulation	Branch		Read/	Modify	//Write	е	Cor	ntrol		Re	gister	/Mem	ory			
	Test &	Set/																
	Branch	Clear	Rel	DIR	Α	×	,X1	,x0	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,xo		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	-	HIG
0	BRSETO	BSET0	BRA			NEG	-		RTI*	_	SUB]
1	BRCLRO	BCLRO	BRN						RTS*	-	СМР							1
2	BRSET1	BSET1	BHI		-								SI	ВС			2	1
3	BRCLR1	BCLR1	BLS			СОМ			swi.		CPX							L
4	BRSET2	BSET2	BCC			LSR			_	_			Al	VD			4	1 0
5	BRCLR2	BCLR2	BCS						-	-			В	IT			5	1
6	BRSET3	BSET3	BNE			ROR							L)A			6	1
7	BRCLR3	BCLR3	BEQ			ASR			-	TAX.	-		STA(+1)	7	1			
8	BRSET4	BSET4	внсс		L	SL/AS	SL		T	CLC	EOR						8	1
9	BRCLR4	BCLR4	BHCS			ROL	***************************************		-	SEC		ADC						1
Α	BRSET5	BSET5	BPL	 		DEC			-	CLI*			0	RA		.,	Α	1
В	BRCLR5	BCLR5	ВМІ							SEI*			Αl	OD			В	1
С	BRSET6	BSET6	ВМС			INC			-	RSP'	-		J	MP(-	1)		С	1
D	BRCLR6	BCLR6	BMS	TST(-1)	Т	ST	TST	(-1)	DAA"	NOP	BSR*	JSR	(+2)	JSR	(+1)	JSR(+2)	D	1
E	BRSET7	BSET7	BIL				4		STOP.	-			LC	X			Ε	1
F	BRCLR7	BCLR7	BIH			CLR	*******		WAIT.	TXA.	-	- STX STX(+					F	1
	3/5	2/5	2/3	2 5	1 2	1/2	2/6	1/5	1/*	1/1	2/2	2/3	3/4	3/5	2/4	1/3		د

Table 11 Operation Code Map

(NOTES) 1 "-" is an undefined operation code

2 The lowermost numbers in each column represent a byte count and the number of cycles required (byte count/number of cycles) The number of cycles for the mnemonics asterisked (*) is a follows

RTI = 8 RTS = 5 DAA = 2STOP = 4 TAX = 2 RSP = 2 TXA = 2 BSR = 5 CLI = 2 SEI = 2

SWI = 10 WAIT = 4 TXA = 2 SEI = 3. The parenthesized numbers must be added to the cycle count of the particular instruction

Additional Instructions

The following new instructions are used on the HD6305X.

DAA Converts the contents of the accumulator into BCD code.

WAIT Causes the MCU to enter the wait mode. For this mode, see the topic, Wait Mode.

STOP Causes the MCU to enter the stop mode. For this mode, see the topic, Stop Mode.

■ PRECAUTION 1—BOARD DESIGN OF OSCILLATION CIRCUIT

When connecting crystal and ceramic resonator with the XTAL and EXTAL pins to oscillate, observe the following in designing the board

- Locate crystal, ceramic resonator, and load capacity C₁ and C₂ as near the LSI as possible. (Induction of noise from outside to the XTAL and EXTAL pins may cause trouble in oscillation.)
- (2) Wire the signal lines to the neighbouring XTAL and EXTAL pins as far apart as possible.
- (3) Board design of situating signal lines or power supply lines near the oscillator circuit as shown in Fig. 40, should not be used because of trouble in oscillation in induction. The resistor between the XTAL and EXTAL, and pins close to them should be 10M Ω or more.

■ PRECAUTION 2—PROGRAM OF WRITE ONLY REGISTER

Read/Modify/Write instructions are unavailable for changing the contents of Write Only Register (e.g. DDR; Data Direction Register of I/O port) of HD6305X, HD6305Y and HD63P05Y.

 Data cannot be read from write only register. (e.g. DDR of I/O port) While read/modify/write instructions are executed in the following sequence.

- (i) Reads the contents from appointed address.
- (ii) Changes the data which has been read.
- (iii) Turn the data back to the original address. Thus, read/modify/write instructions cannot be applied to write only register such as DDR.
- (2) For the same reason, do not set DDR of I/O port using BSET and BCLR instructions.
- (3) Stored instructions (e.g. STA and STX, etc.) are available for writing into the write only register.

■ PRECAUTION 3—SENDING/RECEIVING PROGRAM OF SERIAL DATA

Be careful that malfunction may occur if SDR (SERIAL DATA REGISTER: \$0012) is read or written during transmitting or receiving serial data.

■ PRECAUTION 4—WAIT/STOP INSTRUCTIONS PROGRAM

When I bit of condition code register is "1" and an interrupt $(\overline{INT}_2, TIMER/\overline{INT}_2)$ is held, the MCU does not enter into WAID mode by executing the WAIT instruction.

In that case, after the 4 dummy cycles, the MCU executes the next instruction.

In the same way, when external interrupts $(\overline{INT}, \overline{INT}_2)$ are held at the bit I set, the MCU does not enter into the STOP mode by executing STOP instruction. In that case the MCU executes the next instruction after the 4 dummy cycles.




Figure 39 Design of Oscillation Circuit Board





Figure 40 Example of Circuit Causing Trouble in Oscillation

■ PRECAUTION WHEN USING BIL/BIH INSTRUCTION

- (1) Execute Instruction after the \overline{INT} Voltage level has stabilized above V_{IH} or below V_{IL} .
- (2) INT voltage level needs to be stabilized while BIL/BIH Instruction Execution.

There may be a malfunction by glitch on control signal if BIL/BIH Instruction Execution has exercized in unstablized $\overline{\text{INT}}$ signal level.




■ PRECAUTION TO USE BSR


If there is 2nd BSR programmed on the address which is directed by first BSR, 2nd BSR may not be executed correctly For this reason, BSR should not be programmed on the address which is directed by first BSR.

If necessary, please program as following.


- On the address which first BSR directed, NOP instruction should be inserted before second BSR.
- (2) On the address which first BSR directed, JSR instruction should be programmed instead of 2nd BSR.



example of malfunction of 2nd BSR execution



example of counter measure (NOP is inserted)



example of counter measure (JSR is used instead of BSR)


HD6305Y2, HD63A05Y2, HD63B05Y2 — CMOS MCU (Microcomputer Unit)

The HD6305Y2 is a CMOS 8-bit single chip microcomputer. A CPU, a clock generator, a 256 byte RAM, I/O terminals, two timers and a serial communication interface (SCI) are built in the HD6305Y2. Its memory space is expandable to 16k bytes externally.

The HD6305Y2 has the same function as the HD6305Y2's except for the number of I/O terminals. The HD6305Y2 is a microcomputer unit which includes no ROM and its memory space is expandable to 16k bytes externally

■ HARDWARE FEATURES

- 8-bit based MCU
- 256-bytes of RAM
- . A total of 31 terminals, including 24 I/O's, 7 inputs
- Two timers
 - 8-bit timer with a 7-bit prescaler (programmable prescaler, event counter)
- 15-bit timer (commonly used with the SCI clock divider)
- On-chip serial interface circuit (synchronized with clock)
- Six interrupts (two external, two timer, one serial and one software)
- · Low power dissipation modes
 - Wait In this mode, the clock oscillator is on and the CPU halts but the timer/serial/interrupt function is operable.
- Stop..... In this mode, the clock stops but the RAM data,
 I/O status and registers are held.
- Standby . . In this mode, the clock stops, the RAM data is held, and the other internal condition is reset.
- . Minimum instruction cycle time
 - —HD6305Y2...1 μ s (f = 1 MHz)
 - —HD63A05Y2...0.67 μ s (f = 1.5 MHz)
 - —HD63B05Y2...0.5 μ (f = 2 MHz)
- Wide operating range
 - $V_{CC} = 3 \text{ to } 6V \text{ (f} = 0.1 \text{ to } 0.5 \text{ MHz)}$
- —HD6305Y2..f=0.1 to 1 MHz ($V_{CC} = 5V \pm 10\%$)
- —HD63A05Y2 . f = 0.1 to 1.5 MHz ($V_{CC} = 5V \pm 10\%$)
- —HD63B05Y2. f = 0.1 to 2 MHz ($V_{CC} = 5V \pm 10\%$)



SOFTWARE FEATURES


- Similar to HD6800
- · Byte efficient instruction set
- Powerful bit manipulation instructions (Bit Set, Bit Clear, and Bit Test and Branch usable for 192 byte RAM bits within page 0 and I/O terminals)
- · A variety of interrupt operations
- Index addressing mode useful for table processing
- A variety of conditional branch instructions
- Ten powerful addressing modes
- All addressing modes adaptable to RAM, and I/O instructions
- Three new instructions, STOP, WAIT and DAA, added to the HD6805 family instruction set

■ PROGRAM DEVELOPMENT SUPPORT TOOLS


- Cross assembler software for use with IBM PCs and compatibles.
- In circuit emulator for use with IBM PCs and compatibles

■ PIN ARRANGEMENT


HD6305Y2P, HD63A05Y2P, HD63B05Y2P



HD6305Y2F, HD63A05Y2F, HD63B05Y2F



BLOCK DIAGRAM



@HITACHI

*** ABSOLUTE MAXIMUM RATINGS**

Item	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 ~ +7.0	v
Input Voltage	V _{in}	-0.3 ~ V _{CC} + 0.3	V
Operating Temperature	Topr	0 ~ +70	°c
Storage Temperature	T _{stg}	-55 ∼ +150	°c

[NOTE] These products have a protection circuit in their input terminals against high electrostatic voltage or high electric fields. Notwithstanding, be careful not to apply any voltage higher than the absolute maximum rating to these high input impedance circuits. To assure normal operation, we recommended V_{in} , V_{out} ; $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = GND$, $Ta = 0 \sim +70^{\circ}C$, unless otherwise noted.)

	Item	Symbol	Test Condition	min	typ	max	Unit	
	RES, STBY			V _{CC} -0.5	_	V _{cc} +0.3		
Input "High" Voltage	EXTAL	ViH		V _{CC} x0.7	_	V _{CC} +0.3	V	
	Other Inputs			2.0	-	V _{cc} +0.3		
Input "Low" Voltage	All Inputs	VIL		-0.3	_	0.8	٧	
Output "High" Voltage	All Outputs	V	I _{OH} = -200μA	2.4	-	_	V	
Output High Voltage	Air Outputs	V _{OH}	I _{OH} = -10μA	V _{CC} -0.7		_	•	
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	_	_	0.55	٧	
Input Leakage Current	TIMER, INT, D ₁ \sim D ₂ , STBY	اايدا		_	_	1.0	μΑ	
Three-state Current	$A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$, $ADR_0 \sim ADR_{13}^*$, $DATA_0 \sim DATA_7$, E^* , R/W^*	I _{TSI}	$Vin = 0.5 \sim V_{CC} - 0.5$	_	-	1.0	μΑ	
	Operating			_	5	10	mA	
Current Dissipation**	Wait		f = 1MHz***	-	2	5	mA	
Current Dissipation	Stop	lcc	I - IWITIZ	_	2	10	μΑ	
	Standby			_	2	10	μΑ	
Input Capacitance	All Terminals	Cin	f = 1MHz, Vin = 0V	-	_	12	pF	

^{*} Only at standby

• AC CHARACTERISTICS (V_{CC} = 5.0V ±10%, V_{SS} = GND, Ta = 0 \sim +70°C, unless otherwise noted.)

ltem	Symbol	Test	HD6305Y2		HD63A05Y2			HD63B05Y2			Unit	
	O y mbon	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Cycle Time	t _{cyc}		1	_	10	0.666	-	10	0.5	_	10	μs
Enable Rise Time	t _{Er}		_	_	20	_	_	20	_	_	20	ns
Enable Fall Time	tef		-	-	20	_	_	20	_	_	20	ns
Enable Pulse Width("High" Level)	PWEH	1	450	-	_	300	_	_	220	_	_	ns
Enable Pulse Width("Low" Level)	PWEL		450	_	-	300	_	-	220	_		ns
Address Delay Time	t _{AD}	Fig. 1		-	250	_	-	190	_	_	180	ns
Address Hold Time	t _{AH}		40	_	_	30	_	_	20	_	-	ns
Data Delay Time	t _{DW}			-	200	_	-	160	_	_	120	ns
Data Hold Time (Write)	t _{HW}		40	-	_	30	_	_	20	_	-	ns
Data Set-up Time (Read)	tosa		80	_	_	60	_	_	50	_	_	ns
Data Hold Time (Read)	t _{HR}		0	_	_	0	_	_	0	_	_	ns

• PORT TIMING ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = GND$, $Ta = 0 \sim +70^{\circ}C$, unless otherwise noted.)

Item Sy	Symbol	Sumbol Test		HD6305Y2		HD63A05Y2			HD63B05Y2			Unit
Hem	Symbol	Condition	min	typ	max	min	typ	max	mın	typ	max	Unit
Port Data Set-up Time (Port A, B, C, D)	t _{PDS}	Fig. 2	200	-	-	200	-	-	200	-	-	ns
Port Data Hold Time (Port A, B, C, D)	t _{PDH}		200	-	-	200	-	-	200	_	-	ns
Port Data Delay Time (Port A, B, C)	t _{PDW}	Fig. 3	_	-	300	_	_	300	-	-	300	ns

• CONTROL SIGNAL TIMING (V_{CC} = 5.0V ±10%, V_{SS} = GND, Ta = 0 \sim +70°C, unless otherwise noted.)

Item Symbo	Symbol	Test	HD6305Y2		HD63A05Y2			HD63B05Y2			Unit	
	Symbol	Condition	min	typ	max	mın	typ	max	min	typ	max	Onit
INT Pulse Width	t _{IWL}		t _{cyc} +250	_	-	t _{cyc} +200	_	-	tcyc +200	_	-	ns
INT ₂ Pulse Width	t _{IWL2}		t _{cyc} +250		_	t _{cyc} +200	_	_	t _{cyc} +200	_	_	ns
RES Pulse Width	tRWL		5	-	_	5	-	-	5	-	_	t _{cyc}
Control Set-up Time	t _{CS}	Fig 5	250	_	-	250		-	250	_	-	ns
Timer Pulse Width	t _{TWL}		t _{cyc} +250	-	-	t _{cyc} +200	-	-	t _{cyc} +200	-	-	ns
Oscillation Start Time (Crystal)	t _{C SC}	Fig 5, Fig 20*	-	_	20	-	-	20	_	-	20	ms
Reset Delay Time	t _{RHL}	Fig. 19	80	-	_	80		-	80	-	_	ms

^{*} C_L = 22pF ±20%, R_s = 60Ω max.

• SCI TIMING (V_{CC} = 5.0V \pm 10%, V_{SS}= GND, Ta = 0 \sim +70°C, unless otherwise noted.)

Item Symbol	Symbol Tes	Test	HD6305Y2		HD63A05Y2			HD63B05Y2			Unit	
	Condition	mın	typ	max	min	typ	max	min	typ	max	0,,,,	
Clock Cycle	t _{Scyc}		1	-	32768	0.67	_	21845	0.5	-	16384	μs
Data Output Delay Time	tTXD	Fig. 6,	-	_	250	_	_	250	-	-	250	ns
Data Set-up Time	tSRX	Fig. 7	200	-	-	200	-	_	200	-	_	ns
Data Hold Time	tHRX	1	100	_	_	100	-	_	100	_	_	ns




Figure 1 Bus Timing




Figure 2 Port Data Set-up and Hold Times (MCU Read)

Figure 3 Port Data Delay Time (MCU Write)






Figure 4 Interrupt Sequence





[NOTES] 1. The load capacitance includes stray capacitance caused by the probe, etc.

2. All diodes are 1S2074 (H)

Figure 8 Test Load

■ DESCRIPTION OF TERMINAL FUNCTIONS

The input and output signals of the MCU are described here.

Vcc, Vss

Voltage is applied to the MCU through these two terminals. V_{CC} is 5.0V \pm 10%, while V_{SS} is grounded.

• INT. INT2

External interrupt request inputs to the MCU. For details, refer to "INTERRUPT". The INT₂ terminal is also used as the port D₆ terminal.

•XTAL, EXTAL

These terminals provide input to the on-chip clock circuit. A crystal oscillator (AT cut, 2.0 to 8.0 MHz) or ceramic filter is connected to the terminal. Refer to "INTERNAL OSCILLATOR" for using these input terminals.

• TIMER

This is an input terminal for event counter. Refer to "TIMER" for details.

• RES

Used to reset the MCU. Refer to "RESET" for details.

• NUM

This terminal is not for user application. In case of the HD6305Y1, this terminal should be connected to V_{CC} through $10k\Omega$ resistance. In case of the HD6305Y2, this terminal should be connected to V_{SS} .

• Enable (E)

This output terminal supplies E clock. Output is a single-phase, TTL compatible and 1/4 crystal oscillation frequency or 1/4 external clock frequency. It can drive one TTL load and a 90pF condenser.

• Read/Write (R/W)

This TTL compatible output signal indicates to peripheral and memory devices whether MCU is in Read ("High"), or in Write ("Low"). The normal standby state is Read ("High"). Its output can drive one TTL load and a 90pF condenser.

• Data Bus (DATA $_0 \sim DATA_7$)

This TTL compatible three-state buffer can drive one TTL load and 90pF.

\bullet Address Bus (ADR $_0 \sim$ ADR $_{13}$)

Each terminal is TTL compatible and can drive one TTL load and 90pF.

• Input/Output Terminals (Ao \sim A7, Bo \sim B7, Co \sim C7)

These 24 terminals consist of three 8-bit I/O ports (A, B, C). Each of them can be used as an input or output terminal on a bit through program control of the data direction register. For details, refer to "I/O PORTS."

• Input Terminals (D1 ~ D7)

These seven input-only terminals are TTL or CMOS compatible. Of the port D's, Ds is also used as $\overline{\text{INT}_2}$. If Ds is used as a port, the $\overline{\text{INT}_2}$ interrupt mask bit of the miscellaneous register must be set to "1" to prevent an $\overline{\text{INT}_2}$ interrupt from being accidentally accepted.

• STBY

This terminal is used to place the MCU into the standby mode. With STBY at "Low" level, the oscillation stops and the internal condition is reset. For details, refer to "Standby Mode."

The terminals described in the following are I/O pins for serial communication interface (SCI). They are also used as ports C_5 , C_6 and C_7 . For details, refer to "SERIAL COMMUNICATION INTERFACE."

• CK (Cs)

Used to input or output clocks for serial operation.

- By ICs


Used to receive serial data.

• Tx (C7)

Used to transmit serial data.


■MEMORY MAP

The memory map of the MCU is shown in Fig. 9. $\$0140 \sim \$1FFF$ of the HD6305Y2 are external addresses. However, care should be taken to assign vector addresses to $\$1FF6 \sim \$1FFF$. During interrupt processing, the contents of the CPU registers are saved into the stack in the sequence shown in Fig. 10. This saving begins with the lower byte (PCL) of the program counter. Then the value of the stack pointer is decremented and the higher byte (PCH) of the program counter, index register (X), accumulator (A) and condition code register (CC) are stacked in that order. In a subroutine call, only the contents of the program counter (PCH and PCL) are stacked.



* ROM area (\$0140 ~ \$1FFF) in the HD6305Y2 is changed into External Memory Space

Figure 9 Memory Map of MCU



^{*} In a subroutine call, only PCL and PCH are stacked

Figure 10 Sequence of Interrupt Stacking

REGISTERS

There are five registers which the programmer can operate.




Figure 11 Programming Model

• Accumulator (A)

This accumulator is an ordinary 8-bit register which holds operands or the result of arithmetic operation or data processing.

• Index Register (X)

The index register is an 8-bit register, and is used for index addressing mode. Each of the addresses contained in the register consists of 8 bits which, combined with an offset value, provides an effective address.

In the case of a read/modify/write instruction, the index register can be used like an accumulator to hold operation data or the result of operation.

If not used in the index addressing mode, the register can be used to store data temporarily.

• Program Counter (PC)

The program counter is a 14-bit register that contains the address of the next instruction to be executed.

• Stack Pointer (SP)

The stack pointer is a 14-bit register that indicates the address of the next stacking space. Just after reset, the stack pointer is set at address \$00FF. It is decremented when data is pushed, and incremented when pulled. The upper 8 bits of the stack pointer are fixed to 00000011. During the MCU being reset or during a reset stack pointer (RSP) instruction, the pointer is set to address \$00FF. Since a subroutine or interrupt can use space up to address \$00C1 for stacking, the subroutine can be used up to 31 levels and the interrupt up to 12 levels.

• Condition Code Register (CC)

The condition code register is a 5-bit register, each bit indicating the result of the instruction just executed. The bits can be individually tested by conditional branch instruc-

tions. The CC bits are as follows:

Half Carry (H). Used to indicate that a carry occurred between bits 3 and 4 during an arithmetic operation (ADD, ADC).

Interrupt (I): Setting this bit causes all interrupts, except a software interrupt, to be masked. If an interrupt occurs with the bit I set, it is latched. It will be processed the instant the interrupt mask bit is reset. (More specifically, it will enter the interrupt processing routine after the instruction following the CLI has been executed.)

Negative (N): Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is negative (bit 7 is logic "1").

Zero (Z) Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is zero.

Carry/ Represents a carry or borrow that occurred Borrow (C): in the most recent arithmetic operation. This bit is also affected by the Bit Test and Branch instruction and a Rotate instruction.

INTERRUPT

There are six different types of interrupt: external interrupts (INT, INT2), internal timer interrupts (TIMER. TIMER2), serial interrupt (SCI) and interrupt by an instruction (SWI).

Of these six interrupts, the INT2 and TIMER or the SCI and TIMER2 generate the same vector address, respectively.

When an interrupt occurs, the program in progress stops and the then CPU status is saved onto the stack. And then, the interrupt mask bit (I) of the condition code register is set and the start address of the interrupt processing routine is obtained from a particular interrupt vector address. Then the interrupt routine starts from the start address. System can exit from the interrupt routine by an RTI instruction. When this instruction is executed, the CPU status before the interrupt (saved onto the stack) is pulled and the CPU restarts the sequence with the instruction next to the one at which the interrupt occurred. Table 1 lists the priority of interrupts and their vector addresses.

Table 1 Priority of Interrupts

Interrupt	Priority	Vector Address		
RES	1	\$1FFE, \$1FFF		
SWI	2	\$1FFC, \$1FFD		
INT	3	\$1FFA, \$1FFB		
TIMER/INT ₂	4	\$1FF8, \$1FF9		
SCI/TIMER2	5	\$1FF6, \$1FF7		

A flowchart of the interrupt sequence is shown in Fig. 12. A block diagram of the interrupt request source is shown in Fig. 13.




Figure 12 Interrupt Flow Chart

In the block diagram, both the external interrupts \overline{INT} and \overline{INT} are edge trigger inputs. At the falling edge of each input, an interrupt request is generated and latched. The \overline{INT} interrupt request is automatically cleared if jumping is made to the \overline{INT} processing routine. Meanwhile, the \overline{INT} request is cleared if "0" is written in bit 7 of the miscellaneous register.

For the external interrupts (INT, INT2), internal timer interrupts (TIMER, TIMER2) and serial interrupt (SCI), each interrupt request is held, but not processed, if the l bit of the condition code register is set. Immediately after the I bit is cleared, the corresponding interrupt processing starts according to the priority.


The $\overline{INT2}$ interrupt can be masked by setting bit 6 of the miscellaneous register; the TIMER interrupt by setting bit 6 of the timer control register; the SCI interrupt by setting bit 5 of the serial status register; and the TIMER2 interrupt by setting bit 4 of the serial status register.

The status of the INT terminal can be tested by a BIL or BIH instruction. The INT falling edge detector circuit and its latching circuit are independent of testing by these instructions. This is also true with the status of the INT2 terminal.

• Miscellaneous Register (MR; \$000A)

The interrupt vector address for the external interrupt INT2 is the same as that for the TIMER interrupt, as shown in Table 1. For this reason, a special register called the miscellaneous register (MR, \$000A) is available to control the INT2 interrupts.

Bit 7 of this register is the $\overline{INT_2}$ interrupt request flag. When the falling edge is detected at the $\overline{INT_2}$ terminal, "1" is set in bit 7. Then the software in the interrupt routine (vector addresses: \$1FF8, \$1FF9) checks bit 7 to see if it is $\overline{INT_2}$ interrupt. Bit 7 can be reset by software.



But 6 is the $\overline{\text{INT2}}$ interrupt mask bit. If this bit is set to "1", then the $\overline{\text{INT2}}$ interrupt is disabled. Both read and write are possible with bit 7 but "1" cannot be written in this bit by software. This means that an interrupt request by software is impossible.

When reset, bit 7 is cleared to "0" and bit 6 is set to "1".

TIMER

Figure 14 shows a MCU timer block diagram. The timer data register is loaded by software and, upon receipt of a clock input, begins to count down. When the timer data




Figure 13 Interrupt Request Generation Circuitry

register (TDR) becomes "0", the timer interrupt request bit (bit 7) in the timer control register is set. In response to the interrupt request, the CPU saves its status into the stack and fetches timer interrupt routine address from addresses \$1FF8 and \$1FF9 and execute the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The mask bit (1) in the condition code register can also mask the timer interrupt.

The source clock to the timer can be either an external signal from the timer input terminal or the internal E signal (the oscillator clock divided by 4). If the E signal is used as the source, the clock input can be gated by the input to the timer input terminal.

Once the timer count has reached "0", it starts counting down with "\$FF". The count can be monitored whenever desired by reading the timer data register. This permits the program to know the length of time having passed after the occurrence of a timer interrupt, without disturbing the contents of the counter.

When the MCU is reset, both the prescaler and counter are initialized to logic "1". The timer interrupt request bit (bit 7) then is cleared and the timer interrupt mask bit (bit 6) is set.

To clear the timer interrupt request bit (bit 7), it is necessary to write "0" in that bit.


TCR7	Timer interrupt request
0	Absent
1	Present
TCR6	Timer interrupt mask
0	Enabled
1	Disabled

• Timer Control Register (TCR; \$0009)

Selection of a clock source, selection of a prescaler frequency division ratio, and a timer interrupt can be controlled by the timer control register (TCR; \$0009).

For the selection of a clock source, any one of the four modes (see Table 2) can be selected by bits 5 and 4 of the timer control register (TCR).

Timer Control Register (TCR; \$0009)



After reset, the TCR is initialized to "E under timer terminal control" (bit 5 = 0, bit 4 = 1). If the timer terminal is "1", the counter starts counting down with "\$FF" immediately after reset.

When "1" is written in bit 3, the prescaler is initialized. This bit always shows "0" when read.

Table 2 Clock Source Selection

TC	R	Clark in must record
Bit 5	Bit 4	Clock input source
0	0	Internal clock E
0	1	E under timer terminal control
1	0	No clock input (counting stopped)
1	1	Event input from timer terminal




Figure 14 Timer Block Diagram

A prescaler division ratio is selected by the combination of three bits (bits 0, 1 and 2) of the timer control register (see Table 3). There are eight different division ratios: $\div 1$, $\div 2$, $\div 4$, $\div 8$, $\div 16$, $\div 32$, $\div 64$ and $\div 128$. After reset, the TCR is set to the $\div 1$ mode.

Table 3 Prescaler Division Ratio Selection

	TCR		
Bit 2	Bit 1	Bit 0	Prescaler division ratio
0	0	0	÷1
0	0	1	÷2
0	1	0	÷4
0	1	1	÷8
1	0	0	÷16
1	0	1	÷32
1	1	0	÷64
1	1	1	÷128


A timer interrupt is enabled when the timer interrupt mask bit is "0", and disabled when the bit is "1". When a timer interrupt occurs, "1" is set in the timer interrupt request bit. This bit can be cleared by writing "0" in that bit.

SERIAL COMMUNICATION INTERFACE (SCI)

This interface is used for serial transmission or reception of 8-bit data. Sixteen transfer rates are available in the range from 1 μ s to approx. 32 ms (for oscillation at 4 MHz).

The SCI consists of three registers, one octal counter and one prescaler. (See Fig. 15.) SCI communicates with the CPU via the data bus, and with the outside world through bits 5, 6 and 7 of port C. Described below are the operations of each register and data transfer.

•SCI Control Register (SCR; \$0010)






Figure 15 SCI Block Diagram

SCR7	C ₇ terminal
0	Used as I/O terminal (by DDR).
1	Serial data output (DDR output)

SCR6	C ₆ terminal
0	Used as I/O terminal (by DDR).
1	Serial data input (DDR input)

SCR5	SCR4	Clock source	C _s terminal
0	0	-	Used as I/O terminal (by
0	1	_	DDR).
1	0	Internal	Clock output (DDR output)
1	1	External	Clock input (DDR input)

Bit 7 (SCR7)

When this bit is set, the DDR corresponding to the C_7 becomes "1" and this terminal serves for output of SCI data. After reset, the bit is cleared to "0".

Bit 6 (SCR6)

When this bit is set, the DDR corresponding to the C₆ becomes "0" and this terminal serves for input of SCI data. After reset, the bit is cleared to "0".

Bits 5 and 4 (SCR5, SCR4)

These bits are used to select a clock source. After reset, the bits are cleared to "0".

Bits $3 \sim 0$ (SCR3 \sim SCR0)


These bits are used to select a transfer clock rate. After reset, the bits are cleared to "0".

	CORO	6654	cono	Transfer o	lock rate
SCR3	SCR2	SCR1	SCRO	4.00 MHz	4.194 MHz
0	0	0	0	1 με	0.95 μs
0	0	0	1	2 μs	1.91 µs
0	0	1	0	4 μs	3.82 µs
0	0	1	1	8 μs	7.64 µs
₹	₹ .	} ≀	₹ .		
1	1	1	1	32768 μs	1/32 s

•SCI Data Register (SDR; \$0012)

A serial-parallel conversion register that is used for transfer of data.

•SCI Status Register (SSR; \$0011)



Bit 7 (SSR7)

Bit 7 is the SCI interrupt request bit which is set upon completion of transmitting or receiving 8-bit data. It is cleared when reset or data is written to or read from the SCI data register with the SCR5="1". The bit can also be cleared by writing "0" in it.

Bit 6 (SSR6)

Bit 6 is the TIMER₂ interrupt request bit. TIMER₂ is used commonly with the serial clock generator, and SSR6 is set each time the internal transfer clock falls. When reset, the bit is cleared. It also be cleared by writing "0" in it. (For details, see TIMER₂.)

Bit 5 (SSR5)

Bit 5 is the SCI interrupt mask bit which can be set or cleared by software. When it is "1", the SCI interrupt (SSR7) is masked. When reset, it is set to "1"

Bit 4 (SSR4)

Bit 4 is the TIMER₂ interrupt mask bit which can be set or cleared by software. When the bit is "1", the TIMER₂ interrupt (SSR6) is masked. When reset, it is set to "1".

Bit 3 (SSR3)

When "1" is written in this bit, the prescaler of the transfer clock generator is initialized. When read, the bit always is "0".

Bits $2 \sim 0$

Not used.

SSR7	SCI interrupt request
0	Absent
1	Present

SSR6	TIMER ₂ interrupt request
0	Absent
1	Present

SCI interrupt mask
Enabled
Disabled
TIMER ₂ interrupt mask

SSR4	TIMER ₂ interrupt mask
0	Enabled
1	Disabled

• Data Transmission

By writing the desired control bits into the SCI control registers, a transfer rate and a source of transfer clock are determined and bits 7 and 5 of port C are set at the serial data output terminal and the serial clock terminal, respectively. The transmit data should be stored from the accumulator or index register into the SCI data register. The data written in the SCI data register is output from the C_7/Tx terminal, starting with the LSB, synchronously with the falling edge of the serial clock. (See Fig. 16.) When 8 bit of

data have been transmitted, the interrupt request bit is set in bit 7 of the SCI status register with the rising edge of the last serial clock. This request can be masked by setting bit 5 of the SCI status register. Once the data has been sent, the 8th bit data (MSB) stays at the C_7/Tx terminal. If an external clock source has been selected, the transfer rate determined by bits $0 \sim 3$ of the SCI control register is ignored, and the C_5/CK terminal is set as input. If the internal clock has been selected, the C_5/CK terminal is set as output and clocks are output at the transfer rate selected by bits $0 \sim 3$ of the SCI control register.




Figure 16 SCI Timing Chart


Data Reception

By writing the desired control bits into the SCI control register, a transfer rate and a source of transfer clock are determined and bit 6 and 5 of port C are set at the serial data input terminal and the serial clock terminal, respectively. Then dummy-writing or -reading the SCI data register, the system is ready for receiving data. (This procedure is not needed after reading subsequent received data. It must be taken after reset and after not reading subsequent received data.)

The data from the C_6/Rx terminal is input to the SCI data register synchronously with the rising edge of the serial clock (see Fig. 16). When 8 bits of data have been received, the interrupt request bit is set in bit 7 of the SCI status register. This request can be masked by setting bit 5 of the SCI status register. If an external clock source have been selected, the transfer rate determined by bits $0 \sim 3$ of the SCI control register is ignored and the data is received synchronously with the clock from the C_5/\overline{CK} terminal. If the internal clock has been selected, the C_5/\overline{CK} terminal is set as output and clocks are output at the transfer rate selected by bits $0 \sim 3$ of the SCI control register.

• TIMER2

The SCI transfer clock generator can be used as a timer. The clock selected by bits $3 \sim 0$ of the SCI control register (4 μ s \sim approx. 32 ms (for oscillation at 4 MHz)) is input to bit 6 of the SCI status register and the TIMER₂ interrupt request bit is set at each falling edge of the clock. Since interrupt requests occur periodically, TIMER₂ can be used as a reload counter or clock.



- :Transfer clock generator is reset and mask bit (bit 4 of SCI status register) is cleared.
- 2, 4 : TIMER2 interrupt request
- 3, 5 : TIMER2 interrupt request bit cleared


TIMER2 is commonly used with the SCI transfer clock generator. If wanting to use TIMER2 independently of the SCI, specify "External" (SCR5 = 1, SCR4 = 1) as the SCI clock source.

If "Internal" is selected as the clock source, reading or writing the SDR causes the prescaler of the transfer clock generator to be initialized.

■I/O PORTS

There are 24 input/output terminals (ports A, B, C). Each I/O terminal can be selected for either input or output by the data direction register. More specifically, an I/O port will be input if "0" is written in the data direction register. Port A, B or C read's latched data if it has been programmed as output, even with the output level being fluctuated by the output load. (See Fig. 17.)

When reset, the data direction register and data register go to "0" and all the input/output terminals are used as input



Bit of data direction register	Bit of output data	Status of output	Input to CPU
1	0	0	0
1	1	1	1
0	×	3-state	Pin

Figure 17 Input/Output Port Diagram

Seven input-only terminals are available (port D). Writing to an input terminal is invalid.

All input/output terminals and input terminals are TTL compatible and CMOS compatible in respect of both input and output.

If I/O ports or input ports are not used, they should be connected to V_{SS} via resistors. With none connected to these terminals, there is the possibility of power being consumed despite that they are not used.

RESET

The MCU can be reset either by external reset input (\overline{RES}) or power-on reset. (See Fig. 18.) On power up, the reset input must be held "Low" for at least t_{OSC} to assure that the internal oscillator is stabilized. A sufficient time of delay can be obtained by connecting a capacitance to the \overline{RES} input as shown in Fig. 19.




Figure 18 Power On and Reset Timing




Figure 19 Input Reset Delay Circuit

■INTERNAL OSCILLATOR

The internal oscillator circuit is designed to meet the




Figure 20 Internal Oscillator Circuit

requirement for minimum external configurations. It can be driven by connecting a crystal (AT cut 2.0 ~ 8.0MHz) or ceramic oscillator between pins 5 and 6 depending on the required oscillation frequency stability.

Three different terminal connections are shown in Fig. 20. Figs. 21 and 22 illustrate the specifications and typical arrangement of the crystal, respectively.





Figure 21 Parameters of Crystal



[NOTE] Use as short wirings as possible for connection of the crystal with the EXTAL and XTAL terminals. Do not allow these wirings to cross others

Figure 22 Typical Crystal Arrangement

■LOW POWER DISSIPATION MODE

The HD6305Y has three low power dissipation modes: wait, stop and standby.

• Wait Mode

When WAIT instruction being executed, the MCU enters into the wait mode. In this mode, the oscillator stays active but the internal clock stops. The CPU stops but the peripheral functions — the timer and the serial communication interface — stay active. (NOTE: Once the system has entered the wait mode, the serial communication interface can no longer be retriggered.) In the wait mode, the registers, RAM and I/O terminals hold their condition just before entering into the wait mode.

The escape from this mode can be done by interrupt (\overline{INT} , TIMER/ \overline{INT}_2 or SCI/TIMER2), \overline{RES} or \overline{STBY} . The \overline{RES} resets the MCU and the \overline{STBY} brings it into the standby mode. (This will be mentioned later.)

When interrupt is requested to the CPU and accepted, the wait mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the wait mode the MCU executes the instruction next to the WAIT. If an interrupt other than the $\overline{\text{INT}}$ (i.e., TIMER/ $\overline{\text{INT2}}$ or SCI/TIMER2) is masked by the timer control

register, miscellaneous register or serial status register, there is no interrupt request to the CPU, so the wait mode cannot be released

Fig. 23 shows a flowchart for the wait function.

Stop Mode

When STOP instruction being executed, MCU enters into the stop mode. In this mode, the oscillator stops and the CPU and peripheral functions become inactive but the RAM, registers and I/O terminals hold their condition just before entering into the stop mode.

The escape from this mode can be done by an external interrupt (\overline{INT} or $\overline{INT_2}$), \overline{RES} or \overline{STBY} . The \overline{RES} resets the MCU and the \overline{STBY} brings into the standby mode.

When interrupt is requested to the CPU and accepted, the stop mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the stop mode, the MCU executes the instruction next to the STOP. If the $\overline{\text{INT}}_2$ interrupt is masked by the miscellaneous register, there is no interrupt request to the MCU, so the stop mode cannot be released

Fig. 24 shows a flowchart for the stop function. Fig. 25 shows a timing chart of return to the operation mode from the stop mode

For releasing from the stop mode by an interrupt, oscillation starts upon input of the interrupt and, after the internal delay time for stabilized oscillation, the CPU becomes active. For restarting by \overline{RES} , oscillation starts when the \overline{RES} goes "0" and the CPU restarts when the \overline{RES} goes "1". The duration of \overline{RES} ="0" must exceed 30 ms to assure stabilized oscillation

Standby Mode

The MCU enters into the standby mode when the STBY terminal goes "Low". In this mode, all operations stop and the internal condition is reset but the contents of the RAM are hold. The 1/O terminals turn to high-impedance state. The standby mode should escape by bringing STBY "High". The CPU must be restarted by reset. The timing of input signals at the RES and STBY terminals is shown in Fig. 26.

Table 4 lists the status of each parts of the MCU in each low power dissipation modes. Transitions between each mode are shown in Fig. 27.

(Note)

When I bit of condition code register is "1" and interrupt (INT, TIMER/INT₂, SCI/TIMER₂) is held, MCU does not enter WAIT mode by the execution of WAIT instruction.

In that case, after the 4 dummy cycles MCU executes the next instruction

In the same way, when external interrupts $(\overline{INT}, \overline{INT_2})$ are held at the bit I set, MCU does not enter STOP mode by the execution of STOP instruction. In that case, also, MCU executes the next instruction after the 4 dummy cycles.




Figure 23 Wait Mode Flow Chart





Figure 24 Stop Mode Flow Chart



(a) Restart by Interrupt




Figure 25 Timing Chart of Releasing from Stop Mode




Figure 26 Timing Chart of Releasing from Standby Mode

Table 4 Status of Each Part of MCU in Low Power Dissipation Modes

					Condition												
Mode		Start	Oscil- lator CPU		Timer, Serial	Register	RAM	I/O terminal	Escape								
WAIT	Soft-	WAIT in- struction	Active	Stop	Active	Keep	Keep	Keep	STBY, RES, INT, INT ₂ , each interrupt request of TIMER, TIMER ₂ , SCI								
STOP	ware	STOP in- struction	Stop	Stop	Stop	Keep	Keep	Keep	STBY, RES, INT, INT2								
Stand- by	Hard- ware	STBY="Low"	Stop	Stop	Stop	Reset	Keep	High im- pedance	STBY="High"								




Figure 27 Transitions among Active Mode, Wait Mode, Stop Mode, Standby Mode and Reset

■BIT MANIPULATION

The MCU can use a single instruction (BSET or BCLR) to set or clear one bit of the RAM within page 0 or an 1/O port (except the write-only registers such as the data direction register). Every bit of memory or 1/O within page 0 (\$00 ~ \$FF) can be tested by the BRSET or BRCLR instruction, depending on the result of the test, the program can branch to required destinations. Since bits in the RAM on page 0, or 1/O can be manipulated, the user may use a bit within the RAM on page 0 as a flag or handle a single 1/O bit as an independent 1/O terminal. Fig. 28 shows an example of bit manipulation and the validity of test instructions. In the example, the program is configured assuming that bit 0 of port A is connected to a zero cross detector circuit and bit 1 of the same port to the trigger of a triac.

The program shown can activate the triac within a time of $10\mu s$ from zero-crossing through the use of only 7 bytes on the ROM. The on-chip timer provides a required time of delay and pulse width modulation of power is also possible

SELF 1 BRCLR 0, PORT A, SELF 1 BSET 1, PORT A BCLR 1, PORT A

Figure 28 Example of Bit Manipulation

ADDRESSING MODES

Ten different addressing modes are available to the MCU.

Immediate

See Fig 29. The immediate addressing mode provides access to a constant which does not vary during execution of the program.

This access requires an instruction length of 2 bytes. The

effective address (EA) is PC and the operand is fetched from the byte that follows the operation code

• Direct

See Fig 30. In the direct addressing mode, the address of the operand is contained in the 2nd byte of the instruction. The user can gain direct access to memory up to the lower 255th address 192 byte RAM and I/O registers are on page 0 of address space so that the direct addressing mode may be utilized.

• Extended

See Fig. 31. The extended addressing is used for referencing to all addresses of memory. The EA is the contents of the 2 bytes that follow the operation code. An extended addressing instruction requires a length of 3 bytes

• Relative

See Fig 32. The relative addressing mode is used with branch instructions only. When a branch occurs, the program counter is loaded with the contents of the byte following the operation code. EA = (PC) + 2 + Rel., where Rel. indicates a signed 8-bit data following the operation code. If no branch occurs, Rel. = 0. When a branch occurs, the program jumps to any byte in the range +129 to -127 A branch instruction requires a length of 2 bytes

• Indexed (No Offset)

See Fig 33 The indexed addressing mode allows access up to the lower 255th address of memory. In this mode, an instruction requires a length of one byte. The EA is the contents of the index register

• Indexed (8-bit Offset)

See Fig. 34. The EA is the contents of the byte following the operation code, plus the contents of the index register. This mode allows access up to the lower 511th address of memory. Each instruction when used in the index addressing mode (8-bit offset) requires a length of 2 bytes.

• Indexed (16-bit Offset)

See Fig. 35. The contents of the 2 bytes following the operation code are added to content of the index register to compute the value of EA. In this mode, the complete memory can be accessed. When used in the indexed addressing mode (16-bit offset), an instruction must be 3 bytes long.

• Bit Set/Clear

See Fig. 36. This addressing mode is applied to the BSET and BCLR instructions that can set or clear any bit on page 0. The lower 3 bits of the operation code specify the bit to be set or cleared. The byte that follows the operation code indicates an address within page 0.

• Bit Test and Branch

See Fig. 37. This addressing mode is applied to the BRSET and BRCLR instructions that can test any bit within page 0 and can be branched in the relative addressing mode. The byte to be tested is addressed depending on the contents of the byte following the operation code. Individual bits within the byte to be tested are specified by the lower 3 bits of the operation code. The 3rd byte represents a relative value which will be added to the program counter when a branch condition is established. Each of these instructions should be 3 bytes long. The value of the test bit is written in the carry bit of the condition code register.

Implied

See Fig. 38. This mode involves no EA. All information needed for execution of an instruction is contained in the operation code. Direct manipulation on the accumulator and index register is included in the implied addressing mode. Other instructions such as SWI and RTI are also used in this mode. All instructions used in the implied addressing mode should have a length of one byte.




Figure 29 Example of Immediate Addressing




Figure 30 Example of Direct Addressing




Figure 31 Example of Extended Addressing




Figure 32 Example of Relative Addressing




Figure 33 Example of Indexed (No Offset) Addressing




Figure 34 Example of Index (8-bit Offset) Addressing




Figure 35 Example of Index (16-bit Offset) Addressing




Figure 36 Example of Bit Set/Clear Addressing




Figure 37 Example of Bit Test and Branch Addressing




Figure 38 Example of Implied Addressing

■INSTRUCTION SET

There are 62 basic instructions available to the HD6305Y MCU. They can be classified into five categories: register/memory, read/modify/write, branch, bit manipulation, and control The details of each instruction are described in Tables 5 through 11.

• Register/Memory Instructions

Most of these instructions use two operands. One operand is either an accumulator or index register. The other is derived from memory using one of the addressing modes used on the HD6305Y MCU. There is no register operand in the unconditional jump instruction (JMP) and the subroutine jump instruction (JSR). See Table 5.

Read/Modify/Write Instructions

These instructions read a memory or register, then modify or test its contents, and write the modified value into the memory or register. Zero test instruction (TST) does not write data, and is handled as an exception in the read/modify/write group. See Table 6.

• Branch Instructions

A branch instruction branches from the program sequence in progress if a particular condition is established. See Table 7.

Bit Manipulation Instructions

These instructions can be used with any bit located up to the lower 255th address of memory. Two groups are available; one for setting or clearing and the other for bit testing and branching. See Table 8.

Control Instructions

The control instructions control the operation of the MCU which is executing a program. See Table 9.

• List of Instructions in Alphabetical Order

Table 10 lists all the instructions used on the HD6305Y MCU in the alphabetical order.

Operation Code Map

Table 11 shows the operation code map for the instructions used on the MCU.

Table 5 Register/Memory Instructions

	T	П						A	ddre	SSIN	g M	ode	•											_	
											In	dex	ed	In	dex	ed	in	dex	ed	Boolean/ Arithmetic			ndit Cod		
Operations Load A from Memory Load X from Memory Store A in Memory Store X in Memory Add Memory to A Add Memory and Carry to A Subtract Memory Subtract Memory Awth Borrow AND Memory to A OR Memory with A Exclusive OR Memory with A	Mnemonic	Imi	med	ate		Direct			Extended		(No	Off	set)	(8-6	kt Of	fset)	(16-	Bit O	ffset)	Operation			LOG	•	
	1	OP	#	-	OP	#	~	OP	#	-	OP	#	~	OP	#	~	OP	#	~		Н	ı	N	Z	C
Load A from Memory	LDA	A6	2	2	В6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5	M→A	•	•	٨	^	•
Load X from Memory	LDX	ΑE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5	M→X	•	•	٨	^	•
Store A in Memory	STA	-		-	87	2	3	C7	3	4	F7	1	4	E7	2	4	D7	3	5	A→M	•	•	^	^	•
Store X in Memory	STX		-	-	BF	2	3	CF	3	4	FF	1	4	EF	2	4	DF	3	5	X→M	•	•	^	^	•
Add Memory to A	ADD	AB	2	2	BB	2	3	СВ	3	4	FB	1	3	EB	2	4	DB	3	5	A+MA	٨	•	^	^	1
Add Memory and Carry													Г										П		
to A	ADC	A9	2	2	89	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5	A+M+C-A	^		^	^	^
Subtract Memory	SUB	AO	2	2	во	2	3	СО	3	4	FO	1	3	EO	2	4	DO	3	5	A-M-A	•	•	٨	1	1
Subtract Memory from					Г			Ī									Γ				1	Г			Г
A with Borrow	SBC	A2	2	2	В2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5	A-M-C→A	•	•	^	^	_
AND Memory to A	AND	A4	2	2	84	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5	A · M →A	•	•	٨	^	•
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5	A+M→A	•	•	^	^	•
Exclusive OR Memory	T															_									
with A	EOR	A8	2	2	88	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5	A+M→A		•	_ ^	1	•
Arithmetic Compare A							Г				1			1											\vdash
with Memory	CMP	A1	2	2	В1	2	3	C1	3	4	F1	1	3	E1	2	4	DI	3	5	A-M	•	•	^	1	1
Arithmetic Compare X	1		1															1							
with Memory	CPX	АЗ	2	2	В3	2	3	СЗ	3	4	F3	1	3	E3	2	4	D3	3	5	X-M	•	•	^	^	1
Bit Test Memory with		1	-				T-	_			1		1								1				
A (Logical Compare)	BIT	A5	2	2	85	2	3	C5	3	4	F5	1	3	E5	2	4	D5	2	5	A M		•	^	^	
Jump Unconditional	JMP	T-	Ι		ВС	2	2	СС	3	3	FC	1	2	EC	2	3	DC	3	4		•	•	•	•	•
Jump to Subroutine	JSR	t			BD	2	5	CD	3	6	FD	1	5	ED	2	5	DD	3	6		•	•	•	•	•

Symbols. Op = Operation # = Number of bytes ~ = Number of cycles

Table 6 Read/Modify/Write Instructions

	1						Add	iress	ing	Mod	ies							1				
Operations	Mnemonic	implied(implied(X)		Direct		:t		Off	-	(8 E	dex ht Of		Boolean/Arithmetic Operation			ndit Code			
		OP	#	-	OP	#	-	OP	#	-	OP	=	~	OP	=	-		н	1	N	Z	C
Increment	INC	4C	1	2	5C	1	2	3C	2	5	7C	1	5	6C	2	6	A+1 →A or X+1 →X or M+1 →M	•	•	^	^	•
Decrement	DEC	44	1	2	5A	1	2	3A	2	5	7A	1	5	64	2	6	A-1 →A or X-1 →X or M-1M	•	•	1	1	•
Clear	CLR	4F	1	2	5F	1	2	3F	2	5	7F	1	5	6F	2	6	00 →A or 00 →X or 00 →M	•	•	0	1	•
Complement	СОМ	43	1	2	53	1	2	33	2	5	73	1	5	63	2	6	Ā →A or X →X or M →M	•	•	^	^	1
Negate	1																00-A-A or 00-X-X					Г
(2's Complement)	NEG	40	1	2	50	1	2	30	2	5	70	1	5	60	2	6	or 00−M→M	•	•	^	^	^
Rotate Left Thru Carry	ROL	49	1	2	59	1	2	39	2	5	79	1	5	69	2	6		•	•	^	^	^
Rotate Right Thru Carry	ROR	46	1	2	56	1	2	36	2	5	76	,	5	66	2	6	-C	•	•	^	^	^
Logical Shift Left	LSL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	<u> </u>	•	•	^	^	^
Logical Shift Right	LSR	44	1	2	54	1	2	34	2	5	74	1	5	64	2	6	0	•	•	0	^	^
Arithmetic Shift Right	ASR	47	1	2	57	1	2	37	2	5	77	,	5	67	2	6	- TAPESON D-C	•	•	^	^	^
Arithmetic Shift Left	ASL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	Equal to LSL	•	•	^	^	^
Test for Negative														1					\vdash			_
or Zero	TST	40	1	2	50	1	2	30	2	4	70	1	4	6D	2	5	A-00 or X-00 or M-00	•		,	,	

Symbols Op = Operation
= Number of bytes
~ = Number of cycles

Table 7 Branch Instructions

		Addr	essing l	Modes		Condition Code							
Operations	Mnemonic	F	Relativ	е	Branch Test	'	Conc	iitioi	COC	16			
		OP	#	~		Н	١	N	Z	С			
Branch Always	BRA	20	2	3	None	•	•	•	•	•			
Branch Never	BRN	21	2	3	None	•	•	•	•	•			
Branch IF Higher	ВНІ	22	2	3	C+Z=0	•	•	•	•	•			
Branch IF Lower or Same	BLS	23	2	3	C+Z=1	•	•	•	•	•			
Branch IF Carry Clear	BCC	24	2	3	C=0	•	•	•	•	•			
(Branch IF Higher or Same)	(BHS)	24	2	3	C=0	•	•	•	•	•			
Branch IF Carry Set	BCS	25	2	3	C=1	•	•	•	•	•			
(Branch IF Lower)	(BLO)	25	2	3	C=1	•	•	•	•	•			
Branch IF Not Equal	BNE	26	2	3	Z=0	•	•	•	•	•			
Branch IF Equal	BEQ	27	2	3	Z=1	•	•	•	•	•			
Branch IF Half Carry Clear	внсс	28	2	3	H=0	•	•	•	•	•			
Branch IF Half Carry Set	BHCS	29	2	3	H=1	•	•	•	•	•			
Branch IF Plus	BPL	2A	2	3	N=0	•	•	•	•	•			
Branch IF Minus	BMI	2B	2	3	N=1	•	•	•	•	•			
Branch IF Interrupt Mask													
Bit is Clear	вмс	2C	2	3	I=0	•	•	•	•	•			
Branch IF Interrupt Mask													
Bit is Set	BMS	2D	2	3	I = 1	•	•	•	•	•			
Branch IF Interrupt Line													
is Low	BIL	2E	2	3	INT=0	•	•	•	•	•			
Branch IF Interrupt Line													
ıs Hıgh	він	2F	2	3	INT = 1	•	•	•	•	•			
Branch to Subroutine	BSR	AD	2	5		•	•	•	•	•			

Symbols: Op = Operation
= Number of bytes
~ = Number of cycles

Table 8 Bit Manipulation Instructions

Operations	Mnemonic	Bit Set		ng Modes Bit Test and	d Bra	inch	Boolean/ Arithmetic	Branch	Condition Code						
•		OP	#	-	OP	#	~	Operation	Test	Н	ı	N	Z	С	
Branch IF Bit n is set	BRSET n(n=0·· 7)	-	-	-	2·n	3	5		Mn = 1	•	•	•	•	^	
Branch IF Bit n is clear	BRCLR n(n=0···7)		-	_	01+2·n	3	5		Mn=0	•	•	•	•	^	
Set Bit n	BSET n(n = 07)	10+2·n	2	5	T	-	-	1→Mn		•	•	•	•	•	
Clear Bit n	BCLR n(n=0 · 7)	11+2·n	2	5		-	-	0→Mn		•	•	•	•	•	

Symbols: Op = Operation # = Number of bytes ~ = Number of cycles

Table 9 Control Instructions

		Addre	essing	Modes							
Operations	Mnemonic	Implied			Boolean Operation	Condition Code					
		OP	#	~		Н	1	N	Z	C	
Transfer A to X	TAX	97	1	2	A→X	•	•	•	•	•	
Transfer X to A	TXA	9F	1	2	X→A	•	•	•	•	•	
Set Carry Bit	SEC	99	1	1	1→C	•	•	•	•	1	
Clear Carry Bit	CLC	98	1	1	0→C	•	•	•	•	0	
Set Interrupt Mask Bit	SEI	9B	1	2	1-1	•	1	•	•	•	
Clear Interrupt Mask Bit	CLI	9A	1	2	0→I	•	0	•	•		
Software Interrupt	SWI	83	1	10		•	1	•	•		
Return from Subroutine	RTS	81	1	5		•	•	•	•	•	
Return from Interrupt	RTI	80	1	8		7	7	7	7	?	
Reset Stack Pointer	RSP	9C	1	2	\$FF→SP	•	•	•	•	•	
No-Operation	NOP	9D	1	1	Advance Prog Cntr Only	•	•	•	•	•	
Decimal Adjust A	DAA	8D	1	2	Converts binary add of BCD charcters into BCD format	•	•	٨	Λ	٧.	
Stop	STOP	8E	1	4		•	•	•	•	•	
Wait	WAIT	8F	1	4		•	•	•	•	•	

Symbols. Op = Operation

= Number of bytes
~ = Number of cycles

* Are BCD characters of upper byte 10 or more? (They are not cleared if set in advance.)

Table 10 Instruction Set (in Alphabetical Order)

		Addressing Modes												Cod	Je
Mnemonic	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	С
ADC		×	×	×		×	×	×			٨	•	^	^	_
ADD		×	×	×		×	×	×		<u> </u>	^	•	Λ	^	1
AND		×	×	×		×	×	×		†	•	•	^	^	•
ASL	×		×			×	×				•	•	^	1	
ASR	×		×			×	×			1	•	•	^	٨	Λ
BCC	†				×				**************		•	•	•	•	•
BCLR		1		†					×		•	•	•	•	•
BCS					×					1	•	•	•	•	•
BEQ			-	1	×					1	•	•	•	•	•
ВНСС			ATTENDED TO SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE OF THE SERVICE O		×				-	1	•	•	•	•	•
BHCS					×					-	•	•	•	•	
BHI					×						•	•	•	•	•
(BHS)			***************************************		×						•	•	•	•	•
ВІН					×							•	•	•	•
BIL					×						•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	Λ	^	•
(BLO)			The second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second secon		×	,					•	•	•	•	
BL'S					×						•	•	•	•	•
ВМС					×						•	•	•	•	•
BMI					×					1	•	•	•	•	
BMS					×					1	•	•	•	•	•
BNE					×						•	•	•	•	•
BPL				1	×						•	•	•	•	•
BRA	1	1			×					1	•	•	•	•	

Condition Code Symbols.

H Half Carry (From Bit 3)
I Interrupt Mask

C Carry, Borrow

Test and Set if True, Cleared Otherwise

N Negative (Sign Bit)

Z Zero

Not Affected Load CC Register From Stack

@HITACHI

(to be continued)

Table 10 Instruction Set (in Alphabetical Order)

	<u> </u>	Addressing Modes													Condition Code					
	T								Bit	Bit										
Mnemonic						Indexed	Indexed	Indexed	Set	Test &					ĺ					
	Implied	Immediate	Direct	Extended	Relative	(No Offset)	(8-Bit)	(16-Bit)	Clear	Branch	Н	١	N	Z	С					
BRN					×						•	•	•	•	•					
BRCLR										×	•	•	•	•	Λ					
BRSET										×	•	•	•	•	^					
BSET									×		•	•	•	•	•					
BSR					×						•	•	•	•	•					
CLC	×										•	•	•	•	0					
CLI	×										•	0	•	•	•					
CLR	×		×			×	×				•	•	0	1	•					
CMP		×	×	×		×	×	×			•	•	^	^	1					
сом	×		×			×	×				•	•	Λ	^	1					
CPX		×	×	×		×	×	×			•	•	٨	1	^					
DAA	×										•	•	^	^	^					
DEC	×		×			×	×				•	•	^	^	•					
EOR		×	×	×		Χ	×	×			•	•	^	٨	•					
INC	×		×			×	×				•	•	Λ	^	•					
JMP			×	×		×	×	×			•	•	•	•	•					
JSR			×	×		×	×	×			•	•	•	•	•					
LDA		×	×	×		×	×	×			•	•	Λ	^	•					
LDX		×	×	×		×	×	×			•	•	1	^	•					
LSL	×		×			×	×				•	•	^	Λ	^					
LSR	×		×			×	×			<u> </u>	•	•	0	/	^					
NEG	×		×			×	×				•	•	1	٨	L^					
NOP	×										•	•	•	•	•					
ORA		×	×	×		^	×	×			•	•	/-	1	•					
ROL	×		×			×	×				•	•	/	′	1					
ROR	×		×			×	×				•	•	^	^	Ĺ					
RSP	×										•	•	•	•	•					
RTI	×			1							7	7	?	7	7					
RTS	×										•	•	•	•	•					
SBC		×	×	×		×	×	×			•	•	1	^	^					
SEC	×										•	•	•	•	1					
SEI	×										•	1	•	•	•					
STA			×	×		×	×	×			•	•	Λ	1	•					
STOP	×										•	•	•	•	•					
STX			×	×		×	×	×			•	•	^	1	•					
SUB		×	×	×		×	×	×			•	•	1	Λ	/.					
SWI	×										•	1	•	•	•					
TAX	×										•	•	•	•	•					
TST	×		×			×	×				•	•	1	٨	•					
TXA	×										•	•	•	•	•					
WAIT	×										•	•	•	•	•					

Condition Code Symbols

Half Carry (From Bit 3) C Carry Borrow

Interrupt Mask

Test and Set if True. Cleared Otherwise

N Negative (Sign Bit) Not Affected

Zero

Load CC Register From Stack

	Bit Man	pulation	Branch	F	Read	Modify	//Writ	е	Cor	ntrol		Re	gister	Memo	ory			
	Test &	Set																
	Branch	Clear	Rel	DIR	Α	X	,X1	,xo	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,хо		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	•	HIC
0	BRSETO	BSETO	BRA		NEG I								SI	JB			0]
1	BRCLRO	BCLRO	BRN		F						CMP						1	
2	BRSET1	BSET1	BHI	T							SBC						2	
3	BRCLR1	BCLR1	BLS		сом					-	CPX						3	ľ
4	BRSET2	BSET2	BCC		LSR						AND						4	N
5	BRCLR2	BCLR2	BCS	1	nas.								В	IT			5	
6	BRSET3	BSET3	BNE	1		ROR			-	-			L)A			6	
7	BRCLR3	BCLR3	BEQ			ASR			-	TAX.			SI	ГА		STA(+1)	7	
8	BRSET4	BSET4	ВНСС	T	Ĺ	SL/AS	SL.		-	CLC	C EOR					8	1	
9	BRCLR4	BCLR4	BHCS	1		ROL				SEC	ADC						9	
Α	BRSET5	BSET5	BPL		- 1144004	DEC			-	CLI*	* ORA					· viii 2000000000000000000000000000000000	Α	1
В	BRCLR5	BCLR5	ВМІ		-					SEI*			Αſ	DD			В	
С	BRSET6	BSET6	вмс		INC					RSP.	-		J	MP(-	1)		С	
D	BRCLR6	BCLR6	BMS	TST(-1)	T	ST	TST	(-1)	DAA.	NOP	BSR*	JSR	(+2)	JSR	(+1)	JSR(+2)	D	1
Ε	BRSET7	BSET7	BIL						STOP.	-			LC	X			Ε	1
F	BRCLR7	BCLR7	ВІН	1		CLR	*****		WAIT.	TXA.	-	,	S	TX		STX(+1)	F	
	3/5	2/5	2/3	2/5	1/2	1/2	2/6	1 5	1/	1/1	2/2	2/3	3/4	3/5	2/4	1/3		•

Table 11 Operation Code Map

(NOTES) 1 "-" is an undefined operation code

The lowermost numbers in each column represent a byte count and the number of cycles required (byte count/number of cycles).
The number of cycles for the mnemonics asterisked (*) is as follows.

RTI	8	TAX	2
RTS	5	RSP	2
SWI	10	TXA	2
DAA	2	BSR	5
STOP	4	CLI	2
WAIT	4	SEI	2

3. The parenthesized numbers must be added to the cycle count of the particular instruction

Additional Instructions

The following new instructions are used on the HD6305Y

- DAA Converts the contents of the accumulator into BCD code.
- WAIT Causes the MCU to enter the wait mode. For this mode, see the topic, Wait Mode.
- STOP Causes the MCU to enter the stop mode. For this mode, see the topic, Stop Mode.

■ PRECAUTION 1—BOARD DESIGN OF OSCILLATION CIRCUIT

When connecting crystal and ceramic resonator with the XTAL and EXTAL pins to oscillate, observe the following in designing the board.

- Locate crystal, ceramic resonator, and load capacity C₁ and C₂ as near the LSI as possible. (Induction of noise from outside to the XTAL and EXTAL pins may cause trouble in oscillation.)
- (2) Wire the signal lines to the neighbouring XTAL and EXTAL pins as far apart as possible.
- (3) Board design of situating signal lines or power supply lines near the oscillator circuit as shown in Fig. 40, should not be used because of trouble in oscillation by induction. The resistor between the XTAL and EXTAL, and pins close to them should be 10M Ω or more. The circuit in Fig. 39 is an example of good board design.

■ PRECAUTION 2—PROGRAM OF WRITE ONLY REGISTER

Read/Modify/Write instructions are unavailable for changing the contents of Write Only Register (e.g. DDR, Data Direction Register of I/O port) of HD6305X, HD6305Y and HD63P05Y.

- Data cannot be read from write only register. (e.g. DDR of I/O port)
 - While read/modify/write instructions are executed in the following sequence.
 - (i) Reads the contents from appointed address.
 - (ii) Changes the data which has been read.




Figure 39 Design of Oscillation Circuit Board

@HITACHI

- (iii) Turn the data back to the original address.
 - Thus, read/modify/write instructions cannot be applied to write only register such as DDR.
- (2) For the same reason, do not set DDR of I/O port using BSET and BCLR instructions.
- (3) Stored instructions (e.g. STA and STX, etc.) are available for writing into the write only register.

■ PRECAUTION 3—SENDING/RECEIVING PROGRAM OF SERIAL DATA

Be careful that malfunction may occur if SDR (SERIAL DATA REGISTER: \$0012) is read or written during transmitting or receiving serial data.

■ PRECAUTION 4—WAIT/STOP INSTRUCTIONS PROGRAM

When I bit of condition code register is "1" and an interrupt $(\overline{INT}_2, \overline{TIMER}/\overline{INT}_2)$ is held, the MCU does not enter into WAID mode by executing the WAIT instruction.

In that case, after the 4 dummy cycles, the MCU executes the next instruction.

In the same way, when external interrupts (INT, INT₂) are held at the bit I set, the MCU does not enter into the STOP mode by executing STOP instruction. In that case the MCU executes the next instruction after the 4 dummy cycles.





Figure 40 Example of Circuit Causing Trouble in Oscillation

■ PRECAUTION WHEN USING BIL/BIH INSTRUCTION

- Execute Instruction after the <u>INT</u> Voltage level has stabilized <u>above</u> V_{IH} or below V_{IL}.
- (2) INT voltage level needs to be stabilized while BIL/BIH Instruction Execution.

There may be a malfunction by glitch on control signal if BIL/BIH Instruction Execution has exercized in unstablized INT signal level.




■ PRECAUTION TO USE BSR


If there is 2nd BSR programmed on the address which is directed by first BSR, 2nd BSR may not be executed correctly. For this reason, BSR should not be programmed on the address which is directed by first BSR.

If necessary, please program as following.


- On the address which first BSR directed, NOP instruction should be inserted before second BSR.
- (2) On the address which first BSR directed, JSR instruction should be programmed instead of 2nd BSR.



example of malfunction of 2nd BSR execution



example of counter measure (NOP is inserted)



example of counter measure (JSR is used instead of BSR)



HD63B09, HD63C09 CMOS MPU (Micro Processing Unit)

Description

The HD6309 is the highest 8-bit microprocessor of HMCS6800 family, which is compatible with the conventional HD6809.

The HD6309 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications.

The HD6309 is complete CMOS device and its power dissipation is extremely low. Moreover, the SYNC and CWAI instruction makes low power application possible.


Features

- Hardware
 - -Interfaces with all HMCS6800 peripherals
 - -DMA transfer with no auto-refresh cycle
- Software: object code compatible with the HD6809
- Low power consumption mode (Sleep mode)
 - -SYNC state of SYNC Instruction -WAIT state of CWAI Instruction
- On chip oscillator
- Wide operation range: f = 0.5 to 3 MHz ($V_{CC} = 5 \text{ V} \pm 10\%$)


Type of Products

Type No.	Bus Timing
HD63B09	2.0 MHz
HD63C09	3.0 MHz


Pin Arrangement



PLCC package available



Block Diagram



Programming Model

As shown in figure 1, the HD6309 adds three registers to the set available in the HD6800. The added registers are a direct page register, the user stack pointer and a second index register.

Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D register. It is formed with the A register as the most significant byte.

Direct Page Register (DP)

The direct page register of the HD6309 serves to enhance the direct addressing mode. The contents of this register appears at the higher address outputs (A_8-A_{15}) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during processor reset.

Index Registers (X, Y)

The index registers are used in indexed mode addressing. The 16-bit address in this register takes

part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. In some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular data. All four pointer registers (X, Y, U, S) may be used as index registers.

Stack Pointer (U. S)

The hardware stack pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the HD6309 point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on the stack. The user stack pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. Both stack pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support push and pull instructions. This allows the HD6309 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

Note: The stack pointers of the HD6309 point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on stack.




Figure 1. Programming Model of The Microprocessing Unit



Program Counter (PC)

The program counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used

like an index register in some situations.

Condition Code Register (CC)

The condition code register defines the state of the processor at any given time. See figure 2.

Condition Code Register Description

Bit 0 (C)

Bit 0 is the carry flag. It is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract-like instructions (CMP, NEG, SUB, SBC). Then, it is the complement of the carry from the binary ALU.

Bit 1 (V)

Bit 1 is the overflow flag. It is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB minus 1.

Bit 2 (Z)

Bit 2 is the zero flag. It is set to one if the result of the previous operation was identically zero.

Bit 3 (N)

Bit 3 is the negative flag. It contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to one.

Bit 4 (I)

Bit 4 is the IRQ mask bit. The processor will not

recognize interrupts from the \overline{IRQ} line if this bit is set to one. \overline{NMI} , \overline{FIRQ} , \overline{IRQ} , \overline{RES} , and SWI all set I to one: SWI2 and SWI3 do not affect I.

Bit 5 (H)

Bit 5 is the half-carry bit. It is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

Bit 6 (F)

Bit 6 is the \overline{FIRQ} mask bit. The processor will not recognize interrupts from the \overline{FIRQ} line if this bit is a one. \overline{NMI} , \overline{FIRQ} , SWI, and \overline{RES} all set F to one. \overline{IRQ} , SWI2 and SWI3 do not affect F.

Bit 7 (E)

Bit 7 is the entire flag. Set to one, it indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the condition code register represents past action.




Figure 2. Condition Code Register Format

@HITACHI

Signal Description

Power (Vss, Vcc)

Two pins supply power to the part: Vss is ground or 0 volts, while V_{CC} is $+5.0 \text{ V } \pm 10\%$.

Address Bus (A₀ -A₁₅)

Sixteen pins output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address FFFF₁₆, $R/\overline{W} = high$, and BS=low. This is a "dummy access" or \overline{VMA} cycle (see figures 25 and 26). All address bus drivers are made high impedance when the bus available output (BA) is high. Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 90 pF.

Data Bus $(D_0 - D_7)$

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 130 pF.

Read/Write (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus. R/\overline{W} is made high impedance when BA is high. Refer to figures 25 and 26.

Reset (RES)

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in figure 3. The reset vectors are fetched from locations FFFE₁₆ and FFFE₁₆ (table 2) when interrupt acknowledge is true, ($\overline{BA} \cdot BS = 1$). During initial power-on, the reset line should be held low until the clock oscillator is fully operational. See figure 4.

Because the HD6309 reset pin has a Schmitttrigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher

Table 1. Pin Description

Symbol	Pin No.	I/O	Function
Vss	1		Ground
NMI	2	I	Non maskable interrupt
ĪRQ	3	1	Interrupt request
FIRQ	4	I	Fast interrupt request
BS, BA	5, 6	0	Bus status, Bus available
Vcc	7		+5 V power supply
A ₀ - A ₁₅	8-23	0	Address bus, bits 0-15
D ₇ - D ₀	24-31	1/0	Data bus, bits 0-7
R/W	32	0	Read / Write output
DMA/BREQ	33	1	DMA Bus request
E, Q	34, 35	0	Clock signal
MRDY	36	1	Memory ready
RES	37	ı	Reset input
EXTAL, XTAL	38, 39	ı	Oscillator connection
HALT	40	ı	Halt input

threshold voltage ensures that all peripherals are out of the reset state before the processor.

Halt (HALT)

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the halt or bus grant state. While halted, the MPU will not respond to external realtime requests (\overline{FIRQ} , \overline{IRQ}) although $\overline{DMA/BREQ}$ will always be accepted, and \overline{NMI} or \overline{RES} will be latched for later response. During the halt state, Q and E continue to run normally. If the MPU is not running (\overline{RES}), a halted state (BA · BS = 1) can be achieved by pulling \overline{HALT} low while \overline{RES} is still low. See figure 5.

Bus Available, Bus Status (BA, BS)

The BA output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes low, an additional dead cycle will elapse before the MPU acquires the bus.

The BS output signal, when decoded with BA, represents the MPU state.

Interrupt Acknowledge is indicated during both cycles of a hardware vector fetch (RES, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 2.

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Halt/Bus Grant is true when the HD6309 is in a halt or bus grant condition.

Non Maskable Interrupt (NMI)

A negative edge on \overline{NMI} requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than \overline{FIRQ} , \overline{IRQ} or software interrupts. During recognition of an \overline{NMI} , the entire machine state is saved on the hardware stack. After reset, an \overline{NMI} will not be recognized until the first program load of the hardware stack pointer (S). The pulse width of \overline{NMI} low must be at least one E cycle. If the \overline{NMI} input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle See figure 6.


Table 2. Memory Map for Interrupt Vectors

Mamory Man for

•	ocations	
MS LS		Interrupt Vector Description
FFFE	FFFF	RES
FFFC	FFFD	NMI
FFFA	FFFB	SWI
FFF8	FFF9	ĪRQ
FFF6	FFF7	FIRQ
FFF4	FFF5	SWI2
FFF2	FFF3	SWI3
FFF0	FFF1	Reserved

Table 3. MPU State Definition

BA	BS	MPU State
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	HALT or Bus Grant



HD63B09,

HD63C09

Figure 3. RES Timing




Figure 4. Crystal Connections and Oscillator Start Up




Figure 5. HALT and Single Instruction Execution for System Debug




Figure 6. IRQ and NMI Interrupt Timing




Figure 7. FIRQ Interrupt Timing

Fast Interrupt Request (FIRQ)

A low level on \overline{FIRQ} input will initiate a fast interrupt sequence provided its mask bit (F) in the CC is clear. This sequence has priority over the standard interrupt request (\overline{IRQ}). It is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See figure 7.

Interrupt Request (IRQ)

A low level input on \overline{IRQ} will initiate an interrupt request sequence provided the mask bit (I) in the CC is clear. Since \overline{IRQ} stacks the entire machine state it provides a slower response to interrupts than \overline{FIRQ} . \overline{IRQ} also has a lower priority than \overline{FIRQ} . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See figure 6.

Note: NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. IfIRQ and FIRQ do not remain low until completion of the current

instruction they may not be recognized. However, \overline{NMI} is latched and need only remain low for one cycle.

XTAL, EXTAL

These two pins are connected with parallel resonant fundamental crystal, AT cut. Alternately, the pin EXTAL may be used as a TTL level input for external timing with XTAL floating. The crystal or external frequency is four times the bus frequency. See figure 4. Proper RF layout techniques should be observed in the layout of printed circuit boards.

Note for Board Design of the Oscillation Circuit: In designing the board, the following notes should be taken when the crystal oscillator is used. See figure 8.

- Crystal oscillator and load capacity Cin, Cout must be placed near the LSI as much as possible. (Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.)
- Pin 38 and 39 signal line should be wired apart from other signal line as much as possible.
 Don't wire them in parallel with other lines.
 (Normal oscillation may be disturbed when E or Q signal feeds back to pin 38 and 39.)




Figure 8. Board Design of the Oscillation Circuit



Designs to be Avoided: A signal line or a power source line must not cross or go near the oscillation circuit line as shown in figure 9 to prevent induction from these lines. The resistance between XTAL, EXTAL and other pins should be over $10~M\Omega$.

E, Q

E is similar to the HD6800 bus timing signal ϕ_2 : Q is a quadrature clock signal which leads E. Q has no parallel on the HD6800. Data is latched on the falling edge of E. Timing for E and Q is shown in figure 10.

Memory Ready (MRDY)

This input control signal allows stretching of E and Q to extend data-access time. E and Q operate normally while MRDY is high. When MRDY is low, E and Q may be stretched in integral multiples of half (1/2) bus cycles, thus allowing interface to slow memories, as shown in figure 11. The maximum stretch is 5 microseconds.

During nonvalid memory access (VMA cycles) MRDY has no effect on stretching E and Q: this inhibits slowing the processor during "don't care"

bus accesses. MRDY may also be used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of \overline{HALT} and $\overline{DMA/BREQ}$).

MRDY also stretches E and Q during dead cycles.

DMA Bus Request (DMA/BREQ)

The DMA/BREQ input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in figure 12. Typical uses include DMA and dynamic memory refresh.

Transition of $\overline{DMA/BREQ}$ should occur during Q. A low level on this pin will stop instruction execution at the end of the current cycle. The MPU will acknowledge $\overline{DMA/BREQ}$ by setting BA and BS to high level. The HD6309 does not perform the auto-refresh executed in the HD6809. See figure 13.

Typically, the DMA controller will request to use the bus by asserting $\overline{DMA/BREQ}$ pin low on the leading edge of E. When the MPU replies by setting BA and BS to one, that cycle will be a dead cycle used to transfer bus mastership to the DMA controller.




Figure 9. Example of Normal Oscillation may be Disturbed

False memory accesses may be prevented during dead cycles by developing a system \overline{DMAVMA} signal which is low in any cycle when BA has changed.

When BA goes low (a result of $\overline{DMA/BREQ}$ =

high), another dead cycle will elapse before the MPU accesses memory, to allow transfer of bus mastership without contention.

The $\overline{DMA/BREQ}$ input should be tied high during reset state.




Figure 10. E/Q Relationship




Figure 11. MRDY Clock Stretching

MPU Operation

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins at \overline{RES} and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Soft-

ware instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt, HALT or DMA/BREQ can also alter the normal execution of instructions. Figure 14 illustrates the flow chart for the HD6309.




Figure 12. Typical DMA Timing




Figure 13. DMA Timing

@HITACHI




Figure 14. Flowchart for HD6309 Instruction

Addressing Modes

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6309 has the most complete set of addressing modes available on any microcomputer today. For example, the HD6309 has 59 basic instructions, however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6309:

- Implied (includes accumulator)
- Immediate
- Extended
- Extended indirect
- Direct
- Register
- Indexed
 - -Zero-offset
 - -Constant offset
 - -Accumulator offset
 - -Auto increment/decrement
- Indexed indirect
- Relative
- Program counter relative

Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of implied addressing are: ABX, DAA, SWI, ASRA, and CLRB.

Immediate Addressing

In immediate addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6309 uses both 8-and 16-bit immediate values depending on the size of the argument specified by the opcode. Examples of instructions with immediate addressing are:

LDA #\$20 LDX #\$F000 LDY #CAT

Note: # signifies immediate addressing, \$ signifies hexadecimal value.

Extended Addressing

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of extended addressing include:

LDA CAT STX MOUSE LDD \$2000

Extended Indirect

As a special case of indexed addressing (discussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the postbyte of an indexed instruction contain the address of the data.

LDA (CAT) LDX (\$FFFE) STU (DOG)

Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on reset, direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

 LDA
 \$30

 SETDP
 \$10 (Assembler directive)

 LDB
 \$1030

 LDD
 < CAT</td>

Note: < is an assembler directive which forces direct addressing.

Register Addressing

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TFR X,Y Transfers X into Y
EXG A, B Exchanges A with B
PSHS A, B, X, Y Push Y, X, B, and A onto S
PULU X, Y, D Pull D, X, and Y from U

Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 15 lists the legal formats for the postbyte. Table 4 gives the assembler form and the number of cycles

and bytes added to the basic values for indexed addressing for each variation.

Zero-Offset Indexed: In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

LDD 0, X LDA S




Figure 15. Indexed Addressing Postbyte Register Bit Assignments

@HITACHI

HD63B09, HD63C09

Constant Offset Indexed: In this mode, a two's -complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA	23, X
LDX	-2, S
LDY	300, X
LDU	CAT, Y

Accumulator Offset Indexed: This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form

Table 4. Indexed Addressing Mode

	Non Indire	Non Indirect		Indirect		
Forms	Assembler Form	Postbyte OP Code			Postbyte OP Code	++~
No Offset	,R	1RR00100	00	[,R]	1RR10100	30
5 Bit Offset	n,R	ORRnnnnn	10	defaults to 8-bit		
8 Bit Offset	n,R	1RR01000	1 1	[n, R]	1RR11000	4 1
16 Bit Offset	n,R	1RR01001	4 2	[n, R]	1RR11001	7 2
A Register Offset	A,R	1RR00110	10	[A, R]	1RR10110	40
B Register Offset	B,R	1RR00101	10	(B, R)	1RR10101	40
D Register Offset	D,R	1RR01011	40	[D, R]	1RR11011	70
Increment By 1	,R+	1RR00000	20	not allowed		
Increment By 2	,R++	1RR00001	30	[,R ++]	1RR10001	60
Decrement By 1	, – R	1RR00010	20	not allowed		
Decrement By 2	, – – R	1RR00011	30	[,R]	1RR10011	60
8 Bit Offset	n, PCR	1xx01100	1 1	[n, PCR]	1xx11100	4 1
16 Bit Offset	n, PCR	1xx01101	5 2	[n, PCR]	1xx11101	8 2
16 Bit Address			,	[n]	10011111	5 2
	No Offset 5 Bit Offset 8 Bit Offset 16 Bit Offset A Register Offset B Register Offset D Register Offset Increment By 1 Increment By 2 Decrement By 1 Decrement By 2 8 Bit Offset	Assembler Form No Offset ,R 5 Bit Offset n,R 8 Bit Offset n,R 16 Bit Offset n,R A Register Offset A,R B Register Offset B,R D Register Offset D,R Increment By 1 ,R+ Increment By 2 ,R++ Decrement By 1 ,-R Decrement By 1 ,-R B Bit Offset n, PCR	Assembler Postbyte Form OP Code No Offset ,R 1RR00100 5 Bit Offset n,R 0RRnnnnn 8 Bit Offset n,R 1RR01000 16 Bit Offset n,R 1RR01001 A Register Offset A,R 1RR00110 B Register Offset B,R 1RR00101 D Register Offset D,R 1RR01011 Increment By 1 ,R+ 1RR00000 Increment By 2 ,R++ 1RR00001 Decrement By 1 ,-R 1RR00010 Decrement By 2 ,R 1RR00010 B Bit Offset n, PCR 1xx01100 16 Bit Offset n, PCR 1xx01101	Forms Assembler Form Postbyte OP Code + + + Form No Offset ,R 1RR00100 0 0 0 5 Bit Offset n,R 0RRnnnnn 1 0 1 8 Bit Offset n,R 1RR01000 1 1 1 16 Bit Offset n,R 1RR01001 4 2 1 A Register Offset A,R 1RR00110 1 0 1 B Register Offset B,R 1RR00101 1 0 1 D Register Offset D,R 1RR01011 4 0 1 Increment By 1 ,R+ 1RR00000 2 0 1 Increment By 2 ,R++ 1RR00001 3 0 1 Decrement By 1 ,-R 1RR00011 3 0 1 B Bit Offset n, PCR 1xx01100 1 1 1 16 Bit Offset n, PCR 1xx01101 5 2	Forms Assembler Form Postbyte OP Code + + Assembler Form No Offset ,R 1RR00100 0 0 [,R] 5 Bit Offset n,R 0RRnnnnn 1 0 defaults to 8-bit 8 Bit Offset n,R 1RR01000 1 1 [n, R] 16 Bit Offset n,R 1RR01001 4 2 [n, R] A Register Offset A,R 1RR00110 1 0 [A, R] B Register Offset B,R 1RR00101 1 0 [B, R] D Register Offset D,R 1RR01011 4 0 [D, R] Increment By 1 ,R+ 1RR00000 2 0 not allowed Increment By 2 ,R++ 1RR00010 3 0 [,R ++] Decrement By 1 ,-R 1RR00011 3 0 [,R] B Bit Offset n, PCR 1xx01100 1 1 [n, PCR] 16 Bit Offset n, PCR 1xx01101 5 2 [n, PCR]	Forms Assembler Form Postbyte OP Code ++ Assembler Form Postbyte OP Code No Offset ,R 1RR00100 0 0 [,R] 1RR10100 5 Bit Offset n,R 0RRnnnnn 1 0 defaults to 8-bit 8 Bit Offset n,R 1RR01000 1 1 [n, R] 1RR11000 16 Bit Offset n,R 1RR01001 4 2 [n, R] 1RR11001 A Register Offset A,R 1RR00110 1 0 [A, R] 1RR10110 B Register Offset B,R 1RR00101 1 0 [B, R] 1RR10101 D Register Offset D,R 1RR00101 4 0 [D, R] 1RR11011 Increment By 1 ,R+ 1RR00000 2 0 not allowed Increment By 2 ,R++ 1RR00010 2 0 not allowed Decrement By 2 ,R 1RR00011 3 0 [,R] 1RR10011 8 Bit Offset n, PCR 1xx01100 1 1 [n, PCR] 1xx11100 16 Bit Offset n, PCR 1xx01101 5 2 [n, PCR] 1xx11101

tand indicate the number of additional cycles and bytes for the particular variation.

the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA	B, Y
LDX	D, Y
LEAX	B, X

Auto Increment/Decrement Indexed: In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc, are scanned from high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8-or 16-bit data to be accessed, selectable by the programmer. The predecrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA	X +
STD	,Y++
LDB	, -Y
LDX	S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX
$$0$$
, $X + + (X initialized to $0)$$

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

0→temp	calculate the EA; temp is	a
	holding register	
$X+2\rightarrow X$	perform autoincrement	
$X\rightarrow$ (temp)	do store operation	

Indexed Indirect

All of the indexing modes with the exception of

(C) HITACHI

auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

Before Execution:

$$A = \times \times$$
 (don't care)
 $X = $F000$

\$0100	LDA [\$10, X]	EA is now \$F010
\$F010 \$F011	\$F1 \$ 50	\$F150 is now the new EA
\$F 150	\$AA	

After Execution:

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by I indirect). Some examples of indexed indirect are:

LDA	(,X)
LDD	[10,S]
LDA	(B,Y)
LDD	[X++X]

Relative Addressing

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC. Short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2¹⁶. Some examples of relative addressing are:

CAT DOG	BEQ BGT LBEQ LBGT	CAT DOG RAT RABBIT	(short) (short) (long) (long)
RAT RABBIT	NOP NOP		

Program Counter Relative

The PC can be used as the pointer register with 8 -or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relations

tive to the program counter. Examples are:

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA (CAT, PCR) LDU (DOG, PCR)

HD6309 Instruction Set

The instruction set of the HD6309 is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the instructions and addressing modes are described in detail below:

PSHU/PSHS

The push instructions can push onto either the

hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed: each bit defines a unique register to push or pull, as shown in figure 16.




Figure 16. Push and Pull Order

TFR/EXG

Within the HD6309, any register may be transferred to or exchanged with another of like-size: i. e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of the postbyte define the source register, while bits 0-3 represent the destination register (figure 17). They are denoted as follows:

0000 - D	0101-PC
0000 25	0101 - PC
0001 - X	1000 - A
0010 - Y	1001 - B
0011 - U	1010-CC
0100 - S	1011 - DP

Note: All other combinations are undefined and invalid.

LEAX/LEAY/LEAU/LEAS

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in table 5.

The LEA instruction also allows the user to access data in a position independent manner. For example:

LEAX MSG1, PCR LBSR PDATA(Print message routine)

MSG1 FCC 'MESSAGE'

This sample program prints: 'MESSAGE'. By

writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

LEAa ,b+ 1. b \rightarrow temp 2. b + 1 \rightarrow b 3. temp \rightarrow a	(any of the 16-bit pointer registers X, Y, U, or S may be substituted for a and b) (calculate the EA) (modify b, postincrement) (load a)
LEAa,-b 1. b -1 →temp	(calculate EA with prede-
2. b −1 →b 3. temp →a	crement) (modify b, predecrement) (load a)

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X + does not change X, however LEAX, -X does decrement X. LEAX 1, X should be used to increment X by one.

MUL

Multiplies the unsigned binary numbers in the A




Figure 17. TFR/EXG Format

Table 5. LEA Examples

manuction	Operation	Comment
LEAX 10, X	X+10→X	Adds 5-bit constant 10 to X
LEAX 500, X	X+500→X	Adds 16-bit constant 500 to X
LEAY A, Y	Y+A>Y	Adds 8-bit A accumulator to Y
LEAY D, Y	Y+D→Y	Adds 16-bit D accumulator to Y
LEAU-10, U	U-10→U	Subtracts 10 from U
LEAS-10, S	S-10→S	Used to reserve area on stack
LEAS 10, S	S+10→S	Used to 'clean up' stack
LEAX 5, S	S+5→X	Transfers as well as adds

Operation Comment

and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

Long And Short Relative Branches

The HD6309 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8-or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

SYNC

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt

is non-maskable (\overline{NMI}) or maskable (\overline{FIRQ} , \overline{IRQ}) with its mask bit (F or I) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since \overline{FIRQ} and \overline{IRQ} are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (\overline{FIRQ} , \overline{IRQ}) with its mask bit (F or I) set, the processor will clear the sync state and continue processing by executing the next inline instruction. Figure 18 depicts sync timing.

Software Interrupt

A software interrupt instruction will cause an interrupt, and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6309, and are prioritized in the following order: SWI, SWI2, SWI3.




Figure 18. Sync Timing

CAT

16-Bit Operation

The HD6309 has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

Cycle-by-Cycle Operation

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and address ing mode in the HD6309. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart. \overline{VMA} is an indication of FFFF $_{16}$ on the address bus, $R/\overline{W}=$ high and BS= low. The following examples illustrate the use of the chart: see figure 19.

Example 1: LBSR (Branch Taken)

Before Execution SP = F000

: : LBSR

\$A000 CAT

Cycle-by-Cycle Flow

\$8000

Cycle # Address Data R/W Description

1	8000	17	1	Opcode Fetch
2	8001	1F	1	Offset High Byte
3	8002	FD	1	Offset Low Byte
4	FFFF	*	1	VMA Cycle
5	FFFF	*	1	VMA Cycle
6	FFFF	*	1	VMA Cycle
7	FFFF	* .	1	VMA Cycle
8	EFFF	03	0	Stack Low Order
				Byte of Return
				Address
9	EFFE	80	0	Stack High Order
				Byte of Return
				Address

Example 2: DEC (Extended)

\$8000 DEC \$A000 \$A000 FCB \$80

Cycle-by-Cycle Flow

Cycle # Address Data R/W Description

- , "				•
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address,
				High Byte
3	8002	00	1	Operand Address,
				Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	7F	0	Store the Decremented
				Data

* The data bus has the data at that particular address.




Figure 19. Cycle-by-Cycle Performance




Figure 19. Cycle-by-Cycle Performance (Cont.)




Figure 19. Cycle-by-Cycle Performance (Cont.)

© НІТАСНІ




Figure 19. Cycle-by-Cycle Performance (Cont.)




Figure 19. Cycle-by-Cycle Performance (Cont.)

Sleep Mode

During the interrupt wait period in the SYNC instruction (the sync state) and in the CWAI instruction (the wait state), MPU operation is halted and goes to the sleep mode. However, the state of I/O pins is the same as that of the HD6809 in this mode.

HD6309 Instruction set Tables

The instructions of the HD6309 have been broken down into five different categories. They are as follows:

- · 8-Bit operation (table 6)
- · 16-Bit operation (table 7)
- · Index register/stack pointer instructions (table 8)
- · Relative branches (long or short) (table 9)
- · Miscellaneous instructions (table 10)

HD6309 instruction set tables and Hexadecimal Values of instructions are shown in table 11 and table 12.

Table 6. 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	AND memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive OR memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2=A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A×B→D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	OR memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 or R2 (R1, R2=A, B, CC, DP)

Note: A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.



HD63B09, HD63C09

Table 7. 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

Note: D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 8. Index Register/Stack Pointer Instructions

Mnemonic(s)	Operation
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

Table 9. Branch Instructions

Mnemonic(s)	Operation
	Simple Branches
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
ВМІ, ЦВМІ	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
	Signed Branches
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
	Unsigned Branches
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBLS	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
	Other Branches
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

Table 10. Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

Table 11. HD6309 Instruction Set Table

FORMS OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP ~ \$ OP	s/	T.	ACC	IMP M F	REG	D	IRE	СТ	T	EX	TN	D	IN	/ME	D	IN	DEX	(1)	RE	LATI	/E		7	6	5	4	3	2	1	0
ABX ADC ADCA ADCA ADCB ADCB ADDA ADCB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ADDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB ANDB AN						OP	~		c	OP	~		OP	~	*	OP	~	#	OP	~(5)	#	DESCRIPTION	F	├	├	-	N	z	v	С
ADC ADCA ADCA ADCA ADCA ADCA ADCA ADCA A		+	-		-	-		 	Ť	+	1	*	91	_	ŕ	-		Ť	-		7		-	├	├	\vdash	•	•	•	•
ADD ADDB ADDB ADDB ADDB ADDB ADDB ADDB	- 1					1 '	1	1	1	- 1	- 1											A+M+C→A	1 -	1 -	1	-	1	1	1	1
ADDB ADDD AND ANDA ANDA ANDB AND ANDB ANDC ANDB AND ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDB ANDC ANDC ANDB ANDC ANDB ANDC ANDC ANDC ANDC ANDC ANDC ANDC ANDC	- 1					1		1	(- 1	- 1					ı								•	1	•	I	I I	1	1
AND ANDA ANDA ANDB ANDCC ASL ASLA ASLA ASLA ASLA ASLA ASLA ASLA	1					1	4	2	F	FB	5	3	СВ			EB	4+	2+					•	•	1	•	1	1	1	I
ANDE ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDEC ANDE	- 1					1 .	ı	ı		- 1	- 1				i								•	•	•	•	1	1	1	I
ASIL ASIA 48 2 1 1 08 6 2 78 7 3 6 8 6 + 2 +	- 1					1	ı	1		- 1	- 1													•		1 -	1	1	R	•
ASR ASRA 47 2 1 ASRB 57 2 1 1 O7 6 2 77 7 3 6 8 6 2 7 8 7 3 8 8 6 6 7 2 7 8 7 3 8 8 6 7 2 1 1 O7 6 2 7 7 7 3 8 8 6 8 6 7 2 7 8 7 3 8 8 6 7 2 1 1 O7 6 2 7 7 7 3 8 8 6 7 6 7 6 7 2 7 8 7 8 7 8 8 7 8 8 7 8 9 8 9 8 9 8 9 8			į									-											(-	-	Ī	-	Ŀ	Ë	_	-)
ASR ASRA 47 2 2 1 1 07 6 2 77 7 3 3	ı		- 1		1					-													•	•	8	•	1	1	1	1
ASR ASRA 47 2 1 1	3	5	8	2	1	00		1	1	70	,	2					e .	2							1	1 1	1	1	1	1
ASRB 57 2 1 07 6 2 77 7 3 8 87 6+ 2+ 24 3 2 8 8 1 1 1 1 1 1 1 1						08	•	2	1	/B	′	3				08	0+	2+					•	•		•	I	1	1	1
ASR O7 6 2 77 7 3	- 1		- 1																			्रे नागामांभा	•	•	1	- 1	1	1	•	1
LBCC	- 1	1		-		07	6	2	7	77	7	3				67	6+	2+				h7 100	-	1 -	1	1 - 1	1	1	•	1
BCS BCS LBCS LBCS LBCS BEQ BEQ BEQ LBEQ LBEQ BGE BGE BGE BGE BGE BGF BGT BGT BGT BHI BHI LBHI BHI LBHI BHS BHS BHS BLE BLE LBLE BLE LBLE BLS BLS BLS BLS BLS BLS BLS BMI BMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI BMI BMI LBMI BMI BMI BMI BMI BMI BMI BMI BMI BMI																			Į.	1 1	1 1	1	•	•	•	•	•	•	•	•
BCS BCS LBCS LBCS BEQ BEQ LBEQ LBEQ BGE BGE LBGE BHI BHI LBHI BHS BHS LBHS BIT BITA 95 4 2 B5 5 3 85 2 2 A5 4+ 2+ BIT BITB BLE BLE LBLE BLB BLE LBLE LBLE BLS BLS LBLS BLS BLS BLS BLS BLS																			1	5(6)	4	_	•	•	•	•	•	•	•	•
BEQ BEQ BEQ LBEQ BEQ LBEQ BGE BGE LBGE BGE BGF LBGE BGT LBGT BHI BHI LBHI BITB BITB BITB BIE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE LBLE L																														
BEQ BEQ LBEQ LBEQ LBEQ BEG LBGE BGE LBGE BGT LBGT BHI BHI LBHI BHI LBHI BLE LBLE LBLE LBLE LBLE LBLE LBLE LBLS BLS LBLS BLS LBLS BLS LBLS L	1								1										1			i	•	•	•	•	•	•	•	•
BEQ	S		1																1	5(6)	4	l	•	•	•	•	•	•	•	•
BGE			1																1	3	2	ì	•	•	•	•	•	•	•	•
BGE	2																		5	5(6)	4	1	•	•	•	•	•	•	•	•
BGT BGT LBGT BH BH BH BH BHS BHS BHS BIT BITA BITB BLE BLE LBLE BLD BLO LBLO BLO LBLO BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS BMS BMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI BMI LBMI LBMI BMI LBMI LBMI BMI LBMI LBMI BMI LBMI LBMI BMI LBMI LBMI BMI LBMI LBMI BMI LBMI LBMI BMI LBMI LBMI BMI LBMI LBMI LBMI BMI LBMI LBMI LBMI LBMI LBMI LBMI BMI LBMI LBMI LBMI LBMI LBMI LBMI LBMI																			ı	3	2		•	•	•	•	•	•	•	•
BGT	E									-										5(6)	4		•	•	•	•	•	•	•	•
BHI BHI LBHI BHI LBHI BHS BHS BHS BHS BHS BHS BHS BHS BHS BHS			1																	3	2	ī -	•	•	•	•	•	•	•	•
BHI BHI LBHI LBHI BHS BHS BHS LBHS BHS LBHS BHS BIT BITA BITB BLE LBLE LBLE LBLE BLE LBLE BLO LBLO BLO LBLO BLO LBLO BLO LBLO BLS BLS BLS LBLS BLS BLS BLS BLS BLS B	т								1										1	5(6)	4	Long Branch	•	•	•	•	•	•	•	•
BHS BHS LBHS LBHS BIT BITA BITB BLE LBLE BLO LBLO BLS BLS LBLS LBLS BLS																			1	3	2	i	•	•	•	•	•	•	•	•
BHS	1	1																	10			Long Branch	_	•	•	•	•	•	•	•
BIT BITA BITB BLE BLE LBLE BLO BLO LBLO BLO LBLO BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS			į			1													1	3	2		•	•	•	•	•	•	•	•
BIT BITA BITB BITB BLE BLE LBLE BLO BLO BLO LBLO BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS	s																		10	5(6)	4	Long Branch	•	•	•	•	•	•	•	•
BITB BLE BLE LBLE BLO BLO BLO BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS			1			05			1		_	_							1			C=0								
BLE						1	1	1	- 1	1	ì											ł	•	•	•	•	1	1	R	•
BLO BLO LBLO BLS BLS BLS BLS BLS BLS BLS BLS									1										1			Branch $Z \lor (N \oplus V) = 1$	•	•	•		•	•	•	•
BLO BLO LBLO 25 3 2 10 5(6) 4 10 10 5(6) 4 10 10 10 10 10 10 10 10 10 10 10 10 10									1										1	5(6)	4	-	•	•	•	•	•	•	•	•
BLS BLS LBLS LBLS LBLS LBLS 10 5(6) 4 Long Branch C∨Z=1 BLT BLT LBLT LBLT BMI BMI LBMI BMI LBMI LBMI 25 27 27 28 29 3 2 Branch N⊕V=1 10 5(6) 4 Long Branch 20 N⊕V=1 28 3 2 Branch N=1 10 5(6) 4 Long Branch 20 N⊕V=1 LBMI LBMI 10 5(6) 4 Long Branch 0 0 0 0									1										1	3	2	l .	•	•	•	•	•	•	•	•
BLS BLS LBLS LBLS LBLS 10 5(6) 4 Long Branch C∨Z=1 0 0 0 0 0 0 0 0 0)								1										1	5(6)	4	Long Branch	•	•	•	•	•	•	•	•
BLT BLT																			1	3	2	i	•	•	•	•	•	•	•	•
BLT BLT	5																		10	5(6)	4	Long Branch	•	•	•	•	•	•	•	•
LBLT 10 5(6) 4 Long Branch 2D N⊕V=1 BMI 2B 3 2 Branch N=1 LBMI 10 5(6) 4 Long Branch																			1											_
BMI BMI	-																		1			1	•	•		•	•	•		•
LBMI																			l l			l .								_
																			1	1		1	•	•	•	•	•	•	•	•
																			1	["	ľ	-								•
		1			L			L	\perp								L	L							L					

(Continued)

INSTRU	JCTIONS/	AC	IMP CM I	REG	D	IRE	СТ	E	XTN	D	10	ИМЕ	D	IN	IDE>	①	R	ELATI	VE	DESCRIPTION	7	6	5	4	3	2	1	0
	RMS	OP		#	ОР	~	#	OP	~	#	ОР	~	#	OP	~	#	OP	~⑤	#	DESCRIPTION	E	F	н	-	N	z	٧	(
BNE	BNE LBNE																	3 5(6)	2 4	Branch Z=0 Long Branch	•	• •	•	•	• •	• •	•	•
BPL	BPL LBPL																26 2A 10	3 5(6)	2	Z=0 Branch N=0 Long Branch	•	•	•	•	• •	• •	•	
BRA	BRA																2A 20	3	2	N=0 Branch Always	•	•	•	•	•	•	•	
	LBRA			1	Ì						1	1	}				16	5	3	Long Branch Always	•	•	•	•	•	•	•	•
BRN	BRN LBRN																10 21	5	4	Branch Never Long Branch Never	•	•	•	•	•	•	•	
BSR	BSR																8D	7	2	Branch to Subroutine	•	•	•	•	•	•	•	•
	LBSR																17	9	3	Long Branch to Subroutine	•	•	•	•	•	•	•	•
BVC	BVC LBVC																10 28	3 5(6)	4	Branch V=0 Long Branch V=0	•	•	•	•	•	•	•	
BVS	BVS LBVS																29	3 5(6)	2 4	Branch V=1 Long Branch V=1	•	• •	•	•	•	•	•	
CLR	CLRA CLRB CLR	4F 5F	2	1	OF	6	2	7F	7	3				er	6+	2.				0→A 0→B 0→M	•	• •	• • •	• •	R R R	s s	R R R	F
СМР	CMPA			į	91	4	2	B1	5	3	81	2	2		4+					Compare M from A			8		1	1	1	
	CMPB CMPD				D1 10 93	4 7	2	F1 10 B3	5 8	3	C1 10 83	2	2	E1	4+ 7+	2+				Compare M from B Compare M : M+1	•	•	8	•	I I	I I	1	1
	CMPS				11 9C	7	3	11 BC	8	4	11 8C	5	4	11 AC	7+	3+				from D Compare M : M+1 from S	•	•	•	•	1	1	1	1
	CMPU				11 93	7	3	11 B3	8	4	11 83	5	4	АЗ	7+					Compare M : M+1 from U	•	•	•	•	I	1	1	1
	CMPX				9C	7	3	BC 10	7	3	8C	5	3	1	6+ 7+	l				Compare M : M+1 from X	•	•	•	•	1	1	1	1
сом	COMA	43	2	1	90	ľ	3	ВС	•	4	8C	5	4	AC	/+	3+				Compare M : M+1 from Y Ā→A	•	•	•	•	ī	I I	I R	1
	COMB COM	53	2	1	03	6	2	73	7	3				63	6+	2+				B→B M→M	•	•	•	• •	I I	1	R	5
CWAI											3C	≥20	2							CC \ IMM→CC : Wait for Interrupt	S	(-		_	Ø-			(
DAA DEC	DECA	19 4A	2	1																Decimal Adjust A A-1→A		•	•		I I	1	8	1
	DECB	5A	2	1																B-1→B		•	•	•	1	1	1	
	DEC				OA	6	2	7A	7	3					6+					M-1→M			•	•	1	1	1	4
EOR	EORA EORB				98 D8	4	2	B8 F8	5 5	3	88 C8		2 2	1	4+ 4+					A⊕M→A B⊕M→B	9		0	0	I I	1	R	4
EXG	R1, R2	1E	8	2			-		-	-		-	Ī		'	[R1 → R2②	(-	ب	_	10 -	Ŀ	<u> </u>	ļ.,	₽,
INC	INCA	4C		1																A+1→A	0		9		1	ī	1	4
	INCB	5C	2	1	ос	6	2	7C	7	3				60	6+	2 .				B+1→B M+1→M	9	9	•	•	1	I	1	1
JMP					0E	3	2	7E	4	3					3+					M+1→M EA3)→PC	0			•	1	I •	I	1
JSR					9D	7	2	ВD	8	3					7+					Jump to Subroutine	•	•	•	•	•	•	•	
																												-

(Continued)

HD63B09, HD63C09

	UCTIONS/		IMP CM F	$\overline{}$	-	IREC	CT.	-	XTN	D	IN	MME	D	IN	(JDE	(1)	RELA		DESCRIPTION	7	6	5	4	3	2	1	1
FC	ORMS	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP ~	5) #	BEGOTH TION	E	F	Н	1	N	z	v	
.D	LDA				96	4	2	В6	5	3	86	2	2		4+				M→A	•	•	•	•	I	1	R	T
	LDB				D6	4	2	F6	5	3	C6	2	2		4+			Ì	M→B	•	•	•	•	1	1	R	1
	LDD	}			DC	5	2	FC	6	3	cc	3	3	EC	5+	2+		1	M M+1→D	•	•	•	•	1	1	R	İ
	LDS				10	6	3	10	7	4	10	4	4	10	6+	3+		1	M : M+1→S	•	•	•	•	1	1	R	١
					DE			FE			CE		i	EE						1							1
	LDU				DE	5	2	FE	6	3	CE	3	3	EE	5+	2+			M . M+1→U	•	•	•	•	1	1	R	
	LDX				9E	5	2	BE	6	3	8E	3	3		5+			1	M . M+1→X		•	•	•	1	1	R	
	LDY				10	6	3	10	7	4	10	4	4		6+			}	M . M+1→Y					1	1	R	- F
					9E			BE			8E			ΑE		1		1			_		-		١.	١	ı
LEA	LEAS													ι	4+	2+			EA③→S		•	•	•	•	•	•	1
	LEAU				1		1				1 1				4+			1	EA③→U			-				•	1
	LEAX				}						1 1				4+			1	EA③→X		_	_	-	_	_	١-	
	LEAY				ł)			1 1			1		1			_	•	•	•	•	•	1	•	
	LEAT	1			١.			1			1 1			31	4+	2+			EA③→Y	•	•	•	•	•	1	•	1
		1	_											1								l		1			1
LSL	LSLA	48	2	1											1				A) n frirrin .	•	•	•	•	1	1	1	1
	LSLB	58	2	1											1	1		1	в } [•	•	•	•	1	1	1	ì
	LSL				80	6	2	78	7	3				68	6+	2+		}	м С 67 60	•	•	•	•	1	1	1	Ì
														1		1					1	1		l			ĺ
LSR	LSRA	44	2	1										1		1			A)	•	•	•	•	R	1	•	
	LSRB	54	2	1							1 1				1		1 1		B \ 0- -	•	•	•	•	R	1	•	
	LSR				04	6	2	74	7	3				64	6+	2+			M 67 60 C	•	•	•	•	R	1	•	
														}	1					1	-	-	-	1		-	
MUL		3D	11	1							1 1				l			1	A×B→D		•	•		•	1	•	1
											1 1			ĺ					(Unsigned)	_		_	_	_	١.	•	1
NEG	NEGA	40	2	1											-			-	Ā+1→A	-			_	١.	١.		
NEG		1 1	l i												1			1		•	•	8	•	1	1	1	
	NEGB	50	2	1		ا ا				_					_	1_		1	B+1→B	•	•	8	•	1	I	1	1
	NEG				00	6	2	70	7	3				60	6+	2+		1	M+1→M	•	•	8	•	1	1	1	j
NOP		12	2	1										1			1 1		No Operation	•	•	•	•	•	•	•	İ
OR	ORA	1 1			9A	4		ВА	5	3	8A	2	2		4+				A∨M→A	•	•	•	•	1	1	R	1
	ORB	1 1			DA	4	2	FA	5	3	CA	2	2	EΑ	4+	2+	1	1	B∨M→B	•	•	•	•	1	1	R	1
	ORCC										1A	3	2		İ		1 1	1	CC√IMM→CC	(-	├-	-	Ø-	-	<u> </u>		4
PSH	PSHS	34	5+4	2							1			1				1	Push Registers on		•	•	•	•	•	•	
		1 1							- 1						Ì				S Stack		-	-	_		-	_	1
	PSHU	36	5+4	2				1											Push Registers on		•		•	•	•	•	1
		1							ì		1 1				l				U Stack	-	_	_	_	_	-	•	1
PUL	PULS	35	5+4)	2										l	l				Pull Registers	(-			100 -				
	. 0.00	00	• 1 •	-				l						ļ					from S Stack	'			100				T
	PULU	27	5+4)	,												1			1								1
	FULU	3/	3+ (4)	2										l					Pull Registers	(-			100 -				1
																	1 1	1	from U Stack				ĺ				1
															ŀ			1			l			١.			
ROL	ROLA	49		1															(mmmn)	•	•	•	•	1	1	1	1
	ROLB	59	2	1														1		•	•	•	•	1	1	1	
	ROL				09	6	2	79	7	3				69	6+	2+			М С 67 60	•	•	•	•	1	1	1	
																				1	1						
ROR	RORA	46	2	1												1			A) (======	•	•	•	•	1	1	•	
	RORB	56	2	1										ļ					B	•	•	•	•	1	1	•	
	ROR				06	6	2	76	7	3				66	6+	2+			M C b7 b0	•	•	•	•	1	1	•	1
												i								1] [1			_	
RTI		зв	6/15	1												1		1	Return from	(-	<u></u>	_	Ø-	_			1
				Ė															Interrupt	1		ĺ					
RTS		39	5	1													1 1		Return from		•	•	•	•			
		33	٦	'			1							Ì						•		_	•	_	•	•	
SBC	SBCA				02	ا ا	,	B2	_	,	0.	,	1	100				1	Subroutine	-				١.			
SBC					92	4	2	B2	5	3	82	2	2		4+				A-M-C→A		•	8	•	1	1	1	
	SBCB				D2	4	2	F2	5	3	C2	2	2	E2	4+	2+			B-M-C→B	•	•	8	•	1	1	1	
SEX		1D	2	1												1			Sign Extend B into A	•	•	•	•	1	1	•	
																			_{ Bのピット7=1 FF→A	1					i		
		1 1														1		1	\Bのピット7=0 0→A	1		1		1			
											. 1		1	1	1	1	1 1		1	1	1		1	1	t		1

(Continued)

INSTRU	CTIONS/	AC	IMP CM F	REG	D	IREC	т	E	XTN	D	IN	ИМE	D	IN	DEX	①	R	LATI	VΕ		7	6	5	4	3	2	1	0
	RMS	OP	~	#	OP	~	#	OP	~	#	ОР	~	#	OP	~	#	ОР	~(5)	#	DESCRIPTION	Ε	F	н	ī	N	z	٧	С
ST	STA			-	97	4	2	В7	5	3				Α7	4+	2+				A→M	•	•	•	•	1	1	R	•
	STB				D7	4	2	F7	5	3	1			E7	4+	2+				B→M	•	•	•	•	1	1	R	•
	STD				DD	5	2	FD	6	3				ED	5+	2+	1			D→M M+1	•	•	•	•	1	1	R	•
	STS			l	10	6	3	10	7	4		}		10	6+	3+				S→M M+1	•	•	•	•	1	1	R	•
		1			DF	1		FF						EF														ĺ
	STU	}		ł	DF	5	2	FF	6	3				EF	5+	2+	1			U→M M+1	•	•	•	•	1	1	R	•
	STX			1	9F	5	2	BF	6	3				AF	5+	2+	1			X→M M+1	•	•	•	•	1	1	R	•
	STY	1			10	6	3	10	7	4	1			10	6+	3+	1			Y→M M+1	•	•	•	•	1	1	R	•
		}			9F			BF						AF			}						1	İ				1
SUB	SUBA SUBB SUBD				90 D0 93	4 6	2 2 2	BO FO B3	5 5 7	3 3 3	80 C0 83	ı	2 2 3	EO	4+ 4+ 6+	2+				A-M→A B-M→B	•	•	8	•	I I	1	I I	I
swi	SWI®	25	19	١.	93	0	_	6,5	′	3	03	4	3	AS	0+	2+				D−M M+1→D	•		•		1	1	1	1
SVVI	SWI26	1	20								-									Software interrupt 1	S	S	•	S	•		•	•
	34412@	3F	20	12																Software interrupt 2	S	•	•	•	•	•	•	•
	SWI3@	11	20	2												l				Software interrupt 3	s							_
	31113@	3F	20	-									1		1					Software interrupt 5	3	_	•	•	_	_		_
SYNC		1	≥4	1																Synchronize to interrupt	•	•	•	•	•	•	•	•
TFR	R1,R2	1F	6	2		ı														R1→R2②	(-	-	-	100 -	-	-	_	-)
TST	TSTA	4D	2	1											1					Test A	•	•	•	•	1	1	R	•
	TSTB	5D	2	1		ĺ				1					1		1			Test B	•	•	•	•	1	1	R	•
	TST				OD	6	2	7D	7	3			1	6D	6+	2+				Test M	•	•	•	•	1	1	R	•
																						1						

(NOTES)

This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers. The 8 bit registers are A, B, CC, DP The 16 bit registers are X, Y, U, S, D, PC EA is the effective address. The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled 5(6) means 5 cycles if branch not taken, 6 cycles if taken SWI sets 1 and F bits. SWI2 and SWI3 do not affect 1 and F Conditions Codes set as a direct result of the instruction Value of half-carry flag is undefined. Special Case—Carry set if b7 is SET. Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise.

- Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise

LEGEND

- Operation Code (Hexadecimal) Number of MPU Cycles Number of Program Bytes OP

- Arithmetic Plus
- Arithmetic Minus
- $\frac{\times}{M}$
- Multiply
 Complement of M
 Transfer Into
 Half-carry (from bit 3)
 Negative (sign bit)
- Zero (byte) Overflow, 2's complement Carry from bit 7
- Test and set if true, cleared otherwise
- Not Affected
- CC Condition Code Register
- Concatenation Logical or
- Logical and Logical Exclusive or



Table 12. Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	*
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	*	A			31	LEAY	*	4+	2+	61	*	+		
02	*				32	LEAS	†	4+	2+	62	*	1		
03	COM		6	2	33	LEAU	Indexed	4+	2+	63	СОМ	1	6+	2+
04	LSR	1	6	2	34	PSHS	Implied	5+	2	64	LSR		6+	2+
05	*	1			35	PULS	A	5+	2	65	*	1		
06	ROR	i	6	2	36	PSHU	- 1	5+	2	66	ROR		6+	2+
07	ASR	į.	6	2	37	PULU		5+	2	67	ASR	1	6+	2+
80	ASL, LSL	1	6	2	38	*	1			68	ASL, LSL		6+	2+
09	ROL		6	2	39	RTS	l	5	1	69	ROL		6+	2+
OA	DEC	1	6	2	3A	ABX	. ♦	3	1	6A	DEC		6+	2+
ОВ	*	1			3B	RTI	Implied	6, 15	1	6B	*			
OC.	INC		6	2	3C	CWAI	Immed	≥20	2	6C	INC		6+	2+
OD	TST		6	2	3D	MUL	Implied	11	1	6D	TST		6+	2+
0E	JMP	+	3	2	3E	*				6E	JMP	+	3+	2+
OF	CLR	Direct	6	2	3F	SWI	Implied	19	1	6F	CLR	Indexed	6+	2+
10	See	-	-	_	40	NEGA	Implied	2	1	70	NEG	Extended	7	3
11	Next Page	_	_	-	41	*	A			71	*	4		
12	NOP	Implied	2	1	42	*	1			72	*	1		
13	SYNC	Implied	≩4	1	43	COMA		2	1	73	СОМ	1	7	3
14	*				44	LSRA		2	1	74	LSR	1	7	3
15	*				45	*	1			75	*	1		
16	LBRA	Relative	5	3	46	RORA	j	2	1	76	ROR	l	7	3
17	LBSR	Relative	9	3	47	ASRA	1	2	1	77	ASR		7	3
18	*				48	ASLA, LSLA	1	2	1	78	ASL, LSL	1	7	3
19	DAA	Implied	2	1	49	ROLA		2	1	79	ROL		7	3
1A	ORCC	Immed	3	2	4A	DECA	1	2	1	7A	DEC	1	7	3
1B	*				4B	*				7B	*	l l		
1C	ANDCC	immed	3	2	4C	INCA	l	2	1	7C	INC		7	3
1 D	SEX	Implied	2	1	4D	TSTA		2	1	7D	TST	1	7	3
1 E	EXG	ŧ	8	2	4E	*	+			7E	JMP	+	4	3
1 F	TFR	Implied	6	2	4F	CLRA	Implied	2	1	7F	CLR	Extended	7	3
20	BRA	Relative	3	2	50	NEGB	Implied	2	1	80	SUBA	Immed	2	2
21	BRN	A	3	2	51	*	A			81	CMPA	4	2	2
22	ВНІ		3	2	52	*	Ţ			82	SBCA	1	2	2
23	BLS	1	3	2	53	СОМВ		2	1	83	SUBD	1	4	3
24	BHS, BCC	1	3	2	54	LSRB		2	1	84	ANDA		2	2
25	BLO, BCS	1	3	2	55	*	į.			85	BITA		2	2
26	BNE	1	3	2	56	RORB		2	1	86	LDA		2	2
27	BEQ		3	2	57	ASRB		2	1	87	*	l		_
28	BVC		3	2	58	ASLB, LSLB		2	1	88	EORA	1	2	2
29	BVS		3	2	59	ROLB, EGED		2	1	89	ADCA	1	2	2
2A	BPL		3	2	5A	DECB		2	1	8A	ORA	1	2	2
2B	BMI		3	2	5B	*		-	•	8B	ADDA	1	2	2
2C	BGE		3	2	5C	INCB		2	1	8C	CMPX	▼ Immed	4	3
2D	BLT		3	2	5D	TSTB		2	1	8D	BSR	Relative	7	2
2E	BGT	•	3	2	5E	*	1	_	•	8E	LDX	Immed	3	3
2F	BLE	Relative	3	2	5F	CLRB	▼ Implied	2	1	8F	*	mmeu	3	3
21	OLL	neidine	<u>.</u>	۷	SF.	CLND	mphed			OF	-			

Legend: \sim Number of MPU cycles (less possible push pull or indexed-mode cycles)

[#] Number of program bytes

^{*} Denotes unused opcode

Table 12. Hexadecimal Values of Machine Codes (Cont.)

OP	Mnem	Mode	~	#	ОР	Mnem	Mode	~	#	OP	Mnem	Mode	~	*
90	SUBA	Direct	4	2	C6	LDB	Immed	2	2	FC	LDD	Extended	6	3
91	CMPA	+	4	2	C7	*	•			FD	STD	•	6	3
92	SBCA	}	4	2	C8	EORB	ł	2	2	FE	LDU		6	3
93	SUBD	1	6	2	C9	ADCB	ı	2	2	FF	STU	Extended	6	3
94	ANDA	l	4	2	CA	ORB	ŀ	2	2					
95	BITA	}	4	2	СВ	ADDB	ŀ	2	2					
96	LDA	1	4	2	CC	LDD		3	3	2 By	tes Opcode			
197	STA	1	4	2	CD	*				1				
98	EORA	j	4	2	CE	LDU	Immed	3	3	1021	LBRN	Relative	5	4
99	ADCA	1	4	2	CF	*				1022	LBHI	*	5(6)	4
9A	ORA	1	4	2						1023	LBLS	İ	5(6)	4
9B	ADDA	j	4	2	D0	SUBB	Direct	4	2	1024	LBHS, LBCC		5(6)	4
9C	CMPX	1	6	2	D1	CMPB	*	4	2		LBCS, LBLO	Ì	5(6)	4
9D	JSR		7	2	D2	SBCB		4	2		LBNE	ł	5(6)	4
9E	LDX	+	5	2	D3	ADDD	1	6	2	1027	LBEQ	[5(6)	4
9F	STX	Direct	5	2	D4	ANDB	-	4	2	1028	LBVC		5(6)	4
					D5	BITB	1	4	2	1029	LBVS		5(6)	4
ΑO	SUBA	Indexed	4+	2+	D6	LDB	ł	4	2	102A	LBPL	1	5(6)	4
Α1	CMPA	A	4+	2+	D7	STB	1	4	2	102B	LBMI		5(6)	4
A2	SBCA	1	4+	2+	D8	EORB	1	4	2	1	LBGE	i	5(6)	4
A3	SUBD	1	6+	2+	D9	ADCB	1	4	2	1	LBLT	j	5(6)	4
A4	ANDA	1	4+	2+	DA	ORB	l	4	2	1	LBGT	. ↓	5(6)	4
A5	BITA		4+	2+	DB	ADDB		4	2	§	LBLE	Relative	5(6)	4
A6	LDA	1	4+	2+	DC	LDD		5	2	1	SWI2	Implied	20	2
A7	STA	1	4+	2+	DD	STD		5	2	1	CMPD	Immed	5	4
A8	EORA	1	4+	2+	DE	LDU	1	5	2	ſ	CMPY	±	5	4
A9	ADCA	1	4+	2+	DF	STU	V Direct	5	2	108E		▼ Immed	4	4
AA	ORA		4+	2+	-	0.0	Direct	J	-	1	CMPD	Direct	7	3
AB	ADDA		4+	2+	EO	SUBB	Indexed	4+	2+		CMPY	A	7	3
AC	CMPX	i	6+	2+	E1	CMPB	A	4+	2+	109E		I	6	3
AD	JSR	}	7+	2+	E2	SBCB	T	4+	2+	109F		▼ Direct	6	3
AE	LDX	1	5+	2+	E3	ADDD	1	6+	2+	1	CMPD	Indexed	7+	3+
AF	STX	▼ Indexed	5+	2+	E4	ANDB		4+	2+	i .	CMPY	Muexeu A	7+	3+
Α'	OIX	macked	J 1	2 '	E5	BITB		4+	2+	10AE		I	6+	3+
во	SUBA	Extended	5	3	E6	LDB	1	4+	2+	10AF		▼ Indexed	6+	3+
B1	CMPA	Lxterided A	5	3	E7	STB		4+	2+	1	CMPD	Extended	8	4
B2	SBCA	T	5	3	E8	EORB		4+	2+	1	CMPY	A	8	4
B3	SUBD	l	7	3	E9	ADCB		4+	2+	10BE		Ī	7	4
B4	ANDA	İ	5	3	EA	ORB		4+	2+	10BE		▼ Extended	7	4
B5	BITA		5	3	EB	ADDB		4+	2+	10CE		Immed	4	4
B6	LDA		5	3	EC	LDD		5+	2+	100E		Direct	6	3
B7	STA	1	5	3	ED	STD		5+	2+	10DE		Direct	6	3
	EORA	1	5	3	i		1		_	1			-	-
B8 B9	ADCA		5	3	EE	LDU STU	▼ Inda::ad	5+ 5+	2+ 2+	10EE		Indexed	6+ 6+	3+ 3+
BA	ORA	ŀ			Er	310	Indexed	5+	4	10EF		Indexed		-
BB	ADDA	1	5	3	FO	CURE	Contract to 1	_	•	10FE		Extended	7	4
			5	3		SUBB	Extended	5	3	10FF		Extended	7	4
BC	CMPX	ŀ	7	3	F1	CMPB	Ť	5	3	1	SWI3	Implied	20	2
BD	JSR	J	8	3	F2	SBCB		5	3	1	CMPU	Immed	5	4
BE	LDX		6	3	F3	ADDD	į.	7	3	1	CMPS	Immed	5	4
BF	STX	Extended	6	3	F4	ANDB		5	3	1	CMPU	Direct	7	3
	0.155		_	_	F5	BITB		5	3	1	CMPS	Direct	7	3
CO	SUBB	Immed	2	2	F6	LDB	1	5	3	l	CMPU	Indexed	7+	3+
C1	СМРВ	†	2	2	F7	STB	1	5	3	1	CMPS	Indexed	7+	3+
C2	SBCB		2	2	F8	EORB		5	3	1	CMPU	Extended	8	4
СЗ	ADDD		4	3	F9	ADCB		5	3	11BC	CMPS	Extended	8	4
C4	ANDB	₩	2	2	FA	ORB	\psi	5	3					
C5	BITB	Immed	2	2	FB	ADDB	Extended	5	3	1				

Note All unused opcodes are both undefined and illegal



HD63B09, HD63C09

Note for Use

Compatibility with NMOS MPU (HD6809)

The difference between HD6309 (CMOS) and HD6809 (NMOS) is shown in table 13.

Execution Sequence of CLR Instruction

Cycle-by-cycle flow of CLR instruction (direct, extended, indexed addressing mode) is shown below. In this sequence the contents of the memory location specified by the operand is read before writing 00 into it. Note that status flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

Example: CLR (Extended)

\$8000 CLR \$A000 \$A000 FCB \$80

Cycle #	Address	Data	$R/\overline{\overline{W}}$	Description
1	8000	7 F	1	Opcode Fetch
2	8001	$\mathbf{A0}$	1	Operand Address,
				High Byte
3	8002	00	1	Operand Address,
				Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	00	0	Store Fixed 00 into
				Specified Location

^{*} The data bus has the data at that particular address.

Table 13. Difference between HD6309 and HD6809

Item		HD6309 (CMOS)	HD6809 (NMOS)
MRDY	Stretch Unit	integral multiples of half (1/2) bus cycles	integral multiples of quarter (1/4) bus cycles
		I/2 cycle I to the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the c	T/4 cycle E Q MRDY
	Stretch Time	5 μs max	10 μs max
DMA/BREQ	Auto-refresh	None	Executed
External Clock	k Input	XTAL floating	XTAL grounded
		40 39 XTAL floating 38 = EXTAL 4x CLK	40 39 XTAL 777 GND 38 EXTAL 777 GND 4x CLK

Application Note for System Design

At the trailing edge of the address bus, the noise pulses may appeare on the output signals in HD6309.

Note the noise pulses and the following measures against them.

Noise Occurrence Condition: As shown in figure 20, the noise pulses which are 0.8 V or over may appear on E and Q clocks when the address bus changes from high to low.

If the address buses $(A_0$ - $A_{15},$ and $R/\overline{W})$ change from high to low, the transient current flows through the GND. The noise pulses are generated on the LSI's V_{SS} pins according to the current and to the impedance state of the GND wirings.

Figure 21 shows the noise voltage dependency on the each parameter.

Figure 23 shows the noise voltage dependency on

the load capacitance of the address bus.

Note: The noise level should be carefully checked because it depends on the each parameter of actual application system.

Noise Reduction:

- Control each parameter such as Cd, V _{CC}, Zg in figure 21, and the noise level is reduced to be allowable.
- 2. Insert a bypass capacitor between the V_{CC} and the GND of the HD6309.
- Connect the CMOS buffer with noise margin to E and Q clocks.
- 4. Insert the damping registors to the address bus. That is effective for the noise level to reduce less than 0.8 V. The damping resistor is about 40-50 Ω on the higher byte of the address bus (A 15 A8) and about 130-140 Ω on the lower byte of the address bus (A7 A0), and R/W as shown in figure 22. Electrical characteristics do not change by inserting the damping resistors.





Figure 20. Noise at Address Bus Output Changing






Figure 22. Connecting Damping Resistors to Address Bus




Figure 23. Dependency of the Noise Voltage on the Load Capacitance of the Address Bus

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Supply Voltage	V _{CC} ¹	-0.3 to +7.0	V
Input Voltage	V _{in} 1	-0.3 to +7.0	V
Maximum Output Current	I _o ²	5	mA
Maximum Total Output Current	$ \Sigma _{o} ^{3}$	100	mA
Operating Temperature	T _{opr}	-20 to +75	°C
Storage Temperature	T _{stg}	-55 to +150	°C

Notes 1 , With respect to V_{SS} (system GND)

- 2 Maximum output current is the maximum currents which can flow out from one output terminal and I/O common terminal (A₀ -A₁₅, R/W, D₀ -D₇, BA, BS, Q, E)
- 3 Maximum total output current is the total sum of output currents which can flow out simultaneously from output terminals and I/O common terminals (A₀ -A₁₅, R/W, D₀ -D₇, BA, BS, Q, E)
- 4 Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

Recommended Operating Conditions

Item		Symbol	Min	Тур	Max	Unit
Supply Voltage		V _{CC} ¹	4.5	5.0	5.5	V
Input Voltage	EXTAL	V _{IL} 1	-0.3		0.6	V
	Other Inputs	-	-0.3		0.8	V
	RES	V _{IH} ¹	V _{CC} -0.5		V _{cc}	V
	EXTAL	-	V _{CC} ×0.7		V _{cc}	V
	Other Inputs	on-harmonium a	2.0		V _{cc}	V
Operating Temperature		T _{opr}	-20	25	75	°C

Note: 1 With respect to Vss (system GND)

HD63B09, HD63C09

Electrical Characteristics

DC Characteristics ($V_{CC}=5.0~V~\pm~10\%$, $V_{SS}=0~V$, $T_{a}=-20~to~+75^{\circ}C$, unless otherwise noted.)

			HD63B0	9		HD63C09				
Item		Symbol	Min	Тур	Max	Min	Тур	Max	_ Unit	Test Condition
Input High Voltage	RES	V _{IH}	V _{CC} -0.5		V _{cc}	V _{CC} -0.5		V _{cc}	٧	
	EXTAL	-	V _{CC} ×0.7		V _{cc}	V _{CC} ×0.7		V _{cc}	-	
	Other Inputs	_	2.0		V _{cc}	2.0		V _{cc}	-	
Input Low Voltage	EXTAL	V _{IL}	-0.3		0.6	-0.3		0.6	٧	
	Other Inputs	-	-0.3		0.8	-0.3		0.8	_	
Input Leakage Current	Except EXTAL, XTAL	l _{in}	-2.5		2.5	-2.5		2.5	μΑ	$V_{in} = 0$ to V_{CC} , $V_{CC} = max$
Three State (Off State)	D ₀ -D ₇	тsı	-10		10	-10		10	μΑ	$V_{in} = 0.4$ to V_{CC} ,
Input Current	A ₀ -A ₁₅ , R/W	_	-10		10	-10		10	-	$V_{CC} = max$
Output High Voltage	D ₀ -D ₇	V _{OH}	4.1			4.1			٧	$I_{LOAD} = -400 \mu A$
	¥		V _{CC} -0.1			V _{CC} -0.1				_{LOAD} ≤ −10μA
	$A_0 - A_{15}$, R/\overline{W} ,		4.1			4.1				$I_{LOAD} = -400 \mu A$
	Q, E		V _{CC} -0.1			V _{CC} -0.1			_	l _{LOAD} ≤ -10μA
	BA, BS	_	4.1			4.1			_	$I_{LOAD} = -400 \mu A$
			V _{CC} -0.1			V _{CC} -0.1				I _{LOAD} ≦ -10μA
Output Low Voltage		V _{OL}			0.5			0.5	٧	I _{LOAD} =2mA
Input Capacitance	D ₀ -D ₇	C _{in}			15			15	pF	V _{in} = 0V,
	Except D ₀ -D ₇				10			10	_	T _a =25°C , f=1MHz
Output Capacitance	A ₀ -A ₁₅ , R/W, BA, BS	C _{out}			12			12	pF	_
Current Dissipation		lcc		***************************************	24			36	mA	Operating
					15			18		Sleeping

AC Characteristics (V_{CC}=5.0 V \pm 10%, V_{ss}=0 V, Ta=-20 to +75°C, unless otherwise noted.) Clock Timing

		HD63B09	HD63B09		HD63C09			
Item	Symbol	Min Typ	Max	Min	Тур	Max	_ Unit	Test Condition
Frequency of Operation (Crystal External Input)	f _{XTAL}	2	8	2		12	MHz	Figs. 25, 26
Cycle Time	t _{cyc}	500	2000	333		2000	ns	
Total Up Time	t ∪⊤	480		310			ns	
Processor Clock High	t _{PWEH}	220	5000	140		5000	ns	_
Processor Clock Low	t _{PWEL}	210	1000	140		1000	ns	_
E Rise and Fall Time	t _{Er} , t _{Ef}		20			20	ns	
E _{Low} to Q _{High} Time	t _{AVS}	100	140	70		100	ns	-
Q Clock High	t ₽WQH	220	1000	140		1000	ns	
Q Clock Low	t pwaL	220	5000	140		5000	ns	
Q Rise and Fall Time	tar, taf		20			20	ns	_
Q _{Low} to E _{Low} Time	t _{∆E}	100		70			ns	_

Bus Timing

		HD63B09)	HD63C09				
Item	Symbol	Min Typ	Max	Min	Тур	Max	_ Unit	Test Condition
Address Delay	t _{AD}		110			110	ns	Figs. 25, 26
Peripheral Read Access Time (t _{UT} -t _{AD} -t _{DSR} = t _{ACC})	tacc	330		160			ns	_
Data Set Up Time (Read)	t _{DSR}	40		40	Art Construction Construction Construction		ns	_
Input Data Hold Time	t _{DHR}	10		10			ns	_
Address Hold Time Ta=0 to +75°C	t _{AH}	20		20			ns	_
$Ta = -20$ to $0^{\circ}C$		10		10			-	
Data Delay Time (Write)	t _{DDW}		110			70	ns	-
Output Hold Time Ta=0 to +75°C	t _{DHW}	30		30		***************************************	ns	_
$Ta = -20$ to $0^{\circ}C$		20		20				

Processor Control Timing

		HD63B	3B09 HD63		D63C09			
Item	Symbol	Min Ty	ур Мах	Min	Тур	Max	Unit	Test Condition
MRDY Set Up Time	фсsм	110		70			ns	Figs. 3 - 7
MRDY Set Up Time 2	фcsм2	240		160			ns	Figs. 11, 12
Interrupts Set Up Time	t _{PCS}	110	, pro pro to to or to	70			ns	-
HALT Set Up Time	[‡] РСSН	110		70			ns	_
RES Set Up Time	†PCSR	110		110			ns	
DMA/BREQ Set Up Time	†PCSD	110		70			ns	_
Processor Control Rise and Fall	Timet _{PCr} ,		100			100	ns	_
	t PCf							_
Crystal Oscillator Start Time	t _{RC}	20		20			ms	




Figure 24. Bus Timing Test Load




Figure 25. Read Data from Memory or Peripherals




Figure 26. Write Data to Memory or Peripherals

The HD6309E is the highest 8-bit microprocessor of HMCS6800 family, which is just compatible with the conventional HD6809E.

The HD6309E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications. External clock inputs are provided to allow synchronization with peripherals, systems or other MPUs.

The HD6309E is complete CMOS device and the power dissipation is extremely low. Moreover, the SYNC and CWAI instruction makes low power application possible.

- FEATURES
- Hardware Interface with All HMCS6800 Peripherals
- Software Object Code Compatible with the HD6809E
- Low Power Consumption Mode (Sleep mode)


SYNC state of SYNC Instruction

WAIT state of CWAI Instruction


- External Clock Inputs, E and Q, Allow Synchronization
- Wide Operation Range

 $f = 0.5 \text{ to 3MHz} (V_{CC} = 5V \pm 10\%)$

Type No.	Bus Timing
HD63B09E	2.0MHz
HD63C09E	3.0MHz



■ PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit
Supply Voltage	v _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	٧
Maximum Output Current	1101**	5	mA
Maximum Total Output Current	ΣΙ _Ο ***	100	mA
Operating Temperature	Topr	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

^{*} With respect to VSS (SYSTEM GND)

■ RECOMMENDED OPERATING CONDITIONS

Item		Symbol	min	typ	max	Unit
Suppl	y Voltage	Vcc*	4.5	5.0	5.5	V
Logic, RES		VIL*	-0.3		8.0	V
	E, Q	VILC*	-0.3	_	0.4	V
Input Voltage	Logic		2.0	_	Vcc	٧
	E, Q	V _{IH} *	3.0	_	Vcc	٧
	RES	7	V _{CC} -0.5	_	Vcc	V
Operating Temperature		T _{opr}	-20	25	75	°c

^{*} With respect to VSS (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

\bullet DC CHARACTERISTICS (V_{CC}=5.0V±10%, V_{SS}=0V, Ta=- 20 \sim +75°C, unless otherwise noted.)

Item		Symbol Test Condition		н	D63B09E		н	D63C09E		Unit	
Item		Symbol	1 est Condition	min	typ*	max	min	typ*	max	Oiiit	
	Logic	VΗ		2.0	-	Vcc	2.0	-	Vcc	٧	
Input "High" Voltage	E, Q	VIH		3.0	-	Vcc	3.0	-	Vcc	٧	
1	RES	VIHR		V _{CC} -0.5	-	Vcc	V _{CC} -0.5	_	Vcc	٧	
Input "Low" Voltage	Logic, RES	VIL		-0.3	_	0.8	-0.3	-	0.8	٧	
input Low Voltage	E, Q	VILC		-b.3	_	0.4	-0.3	-	0.4	٧	
Input Leakage Current	Logic, Q, RES		V _{in} =0 ~ V _{CC,} \	-2.5	-	2.5	-2.5	_	2.5	μА	
input Leakage Current	E	l'ın	VCC=max	-10	_	10	-10	-	10	μА	
	D . D		I _{LOAD} =-400μA	4.1		_	4.1		_		
	D₀ ~ D₁	1 1	I _{LOAD≦} -10µA	V _{CC} -0.1	_	_	V _{CC} -0.1	_	_	V	
Output "High" Voltage	A ₀ ~ A ₁₅ , R/W	11	ILOAD=-400µA	4.1	_	_	4.1	_	_	v	
		∨он	I _{LOAD≦} -10µA	V _{CC} -0.1	-	_	V _{CC} -0.1	-	-	· •	
	BA, BS, LIC,		ILOAD=-400µA	4.1	_	_	4,1	-	-	V	
	AVMA, BUSY		ILOAD≦-10µA	V _{CC} -0.1	_	-	V _{CC} -0.1	-	-	<u></u>	
Output "Low" Voltage		VOL	ILOAD=2mA	-	_	0.5	_	_	0.5	٧	
Input Capacitance	D ₀ ~ D ₇ , Logic Input Q, RES	Cin	V _{in} =0∨, Ta=25°C.	-	10	15	-	10	15	pF	
mpa (supus tans	E] [f=1MHz	_	30	50	_	30	50	ρF	
Output Capacitance	A _o ~A _o s, R/W, BA, BS, LIC, AVMA, BUSY	C _{out}	V _{in} =0V, Ta=25° C, f=1MHz	-	10	15	_	10	15	pF	
Frequency of Operation	E, Q	f		0.5	_	2.0	0.5	_	3.0	MHz	
Three-State (Off State)	D ₀ ~ D ₇	J	V _{in} =0.4~V _{CC} ,	-10	_	10	-10	_	10	μА	
Input Current	A ₀ ~A ₁₅ , R/W	ITSI	Vcc≃max	-10	-	10	-10	_	10	μΑ	
Courses Dississes		lcc	Operating	-	_	20	_	_	30	mA	
Current Dissipation		1.00	Sleeping			10	<u> </u>	_	15		

^{*}Ta=25° C, V_{CC}=5V

^{**} Maximum output current is the maximum currents which can flow out from one output terminal and I/O common terminal.

⁽Ao ~ Ais, R/W, Do ~ Dr, BA, BS, LIC, AVMA, BUSY)

^{***} Maximum total output current is the total sum of output currents which can flow out simultaneously from output terminals and I/O common terminals. (A₀ ~ A₁₅ , R/W, D₀ ~ D₇ , BA, BS, LIC, AVMA, BUSY)

⁽NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

• AC CHARACTERISTICS (V_{CC} =5.0 $V\pm10\%$, V_{SS} =0, T_{e} =-20 \sim +75 $^{\circ}$ C, unless otherwise noted.)

1. CLOCK TIMING


Item	Symbol	Test Condition	HD63B09E			HD63C09E			Unit
item	Symbol		min	typ	max	min	typ	max	Unit
Cycle Time	tcyc		500	_	2000	333	_	2000	ns
E Clock "Low"	tPWEL.		210	_	1000	140	_	1000	ns
E Clock "High" (Measured at VIH)	^t PWEH		220	_	1000	140	-	1000	ns
E Rise and Fall Time	ter, tef		_	_	20	-	_	15	ns
Q Clock "High"	tPWQH	Fig. 1,2	220	-	1000	140	-	1000	ns
Q Rise and Fall Time	tar, taf		_	-	20	_	-	15	ns
E "Low" to Q Rising E "Low"→Q"High"	tEQ1		100	_	_	65	-	-	ns
Q "High" to E Rising Q "High"→E "High"	tEQ2		100	_	-	65		_	ns
E "High" to Q Falling E "High"→Q"Low"	tEQ3		100	_	_	65	_	-	ns
Q "Low" to E Falling Q "Low"→E "Low"	tEQ4		100	-	_	65	_	-	ns

2. BUS TIMING

Item		Symbol	Test Condition		HD63B09E	.	۲	D63C09E		Unit
rtem	rtenii		Test Condition	min	typ	max	min	typ	max	7
Address Delay	Address Delay			_	-	110	-	-	110	ns
Address Hold Time	Ta = 0 ~ 75°C	tAH		20	_	_	20	_	_	
(Address, R/W, BA, BS)	Ta =20~0°C	'AH		10	_	-	10	_	-	ns
·	Peripheral Read Access Times (tcyc-tef-tAD-tDSR=tACC)		Fig. 1, 2	330	_	-	185	-	_	ns
Data Setup Time (Read)		^t DSR		40	_	_	20	_	-	ns
Input Data Hold Time		^t DHR		20	-	-	20	-	-	ns
Data Delay Time (Write)	tDDW		_	-	110	-	-	70	ns	
Output Data Hold Time	Ta = 0~75°C	touw	^t DHW	30	_	_	30			ns
Output Data Hold 1 lime	Ta = -20~0°C	-500		20	-	_	20	_	-	


3. PROCESSOR CONTROL TIMING

item	Combal	Test Condition		HD63B09	E	HD63C09E			Unit
item	Symbol		min	typ	max	min	typ	max	Unit
Control Delay (BUSY, LIC, AVMA)	^t CD		_	-	200	_	-	130	ns
Interrupts Set Up Time	tPCS		110	-	_	70	-	l –	ns
HALT Set Up Time	tPCS		110	_	_	70	_	_	ns
RES Set Up Time	^t PCS		110	_	-	70	-	-	ns
TSC Setup, Time	^t PCS	Fig. 1, 2, 7 ~ 10,	110	-	-	70	-	_	ns
TSC Drive to Valid Logic Levels	^t TSA	7 ~ 10, 14 and 17	_	_	120	-		120	ns
TSC Release MOS Buffers to High Impedance	^t TSR		-	_	110	_	Ī -	110	ns
TSC Three-State Delay	^t TSD		-	-	80	_	_	80	ns
Processor Control Rise/Fall	^t PCr, ^t PCf		-	_	100	-	_	100	ns
TSC Input Delay	^t PCT		30	-	-	30	-	_	ns



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified

Figure 1 Read Data from Memory or Peripherals



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified.

Figure 2 Write Data to Memory or Peripherals





Figure 3 HD6309E Expanded Block Diagram



C = 30 pF for BA, BS, LIC, AVMA, BUSY 130 pF for $D_0 \sim D_7$ 90 pF for $A_0 \sim A_{15}$, R/W

R = 10 k Ω for D₀ ~D₇ 10 k Ω for A₀ ~A₁₅, R/ \overline{W} 10 k Ω for BA, BS , LIC, AVMA, BUSY

All diodes are 1S2074(H) or equivalent, C includes stray capacitance,

Figure 4 Bus Timing Test Load

■ PROGRAMMING MODEL

As shown in Figure 5, the HD6309E adds three registers to the set available in the HD6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

• Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D Register, and is formed with the A Register as the most significant byte.

• Direct Page Register (DP)

The Direct Page Register of the HD6309E serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs ($A_8 \sim A_{15}$) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during Processor Reset.




Figure 5 Programming Model of The Microprocessing Unit

Index Registers (X, Y)

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

Stack Pointer (U, S)

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. The U-register is frequently used as a stack marker. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support Push and Pull instructions. This allows the HD6309E to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

(NOTE) The stack pointers of the HD6309E point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on stack.

• Program Counter (PC)

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

• Condition Code Register (CC)

The Condition Code Register defines the state of the processor at any given time. See Figure 6.




Figure 6 Condition Code Register Format

■ CONDITION CODE REGISTER DESCRIPTION

Bit 0 (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

Bit 1 (V)

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

Bit 2 (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

Bit 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

Bit 4 (1)

Bit 4 is the \overline{IRQ} mask bit. The processor will not recognize interrupts from the \overline{IRQ} line if this bit is set to a one. \overline{NMI} , \overline{FIRQ} , \overline{IRQ} , \overline{RES} and SWI all set I to a one; SWI2 and SWI3 do not affect I.

Bit 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

Bit 6 (F)

Bit 6 is the \overline{FIRQ} mask bit. The processor will not recognize interrupts from the \overline{FIRQ} line if this bit is a one. \overline{NMI} , \overline{FIRQ} , SWI, and \overline{RES} all set F to a one. \overline{IRQ} , SWI2 and SWI3 do not affect F.

Bit 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

■ HD6309E MPU SIGNAL DESCRIPTION

Power (Vss, Vcc)

Two pins are used to supply power to the part: Vss is ground or 0 volts, while Vcc is +5.0 V ±10%.

• Address Bus $(A_0 \sim A_{15})$

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address FFFF₁₆, R/W = "High", and BS = "Low"; this is a "dummy access" or \overline{VMA} cycle. All address bus drivers are made high-impedance when output Bus Available (BA) is "High" or when TSC is asserted. Each pin will drive one Schottky TTL load or four LS TTL loads, and 90 pF. Refer to Figures 1 and 2.

• Data Bus ($D_0 \sim D_7$)

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and 130 pF.

Read/Write (R/W̄)

This signal indicates the direction of data transfer on the data bus. A "Low" indicates that the MPU is writing data-onto the data bus. R/\overline{W} is made high impedance when BA is "High" or when TSC is asserted. Refer to Figures 1 and 2.

RES

A "Low" level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 7. The Reset vectors are fetched from locations $FFFE_{16}$ and $FFFF_{16}$ (Table 1) when Interrupt Acknowledge is true, $(BA \cdot BS = 1)$. During initial power-on, the Reset line should be held "Low" until the clock input signals are fully operational.

Because the HD6309E Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system.

This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

Table 1 Memory Map for Interrupt Vectors

Memory Ma Locat	p for Vector ions	Interrupt Vector Description
MS	LS	Description
FFFE	FFFF	RES
FFFC	FFFD	NMI
FFFA	FFFB	SWI
FFF8	FFF9	ĪRO
FFF6	FFF7	FIRO
FFF4	FFF5	SWI2
FFF2	FFF3	SW13
FFF0	FFF1	Reserved

• HALT

A "Low" level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven "High" indicating the buses are high impedance. BS is also "High" which indicates the processor is in the Halt state. While halted, the MPU will not respond to external real-time requests (FIRQ, IRQ) although NMI or RES will be latched for later response. During the Halt state Q and E should continue to run normally. A halted state (BA · BS = 1) can be achieved by pulling HALT "Low" while RES is still "Low". See Figure 8.

• Bus Available, Bus Status (BA, BS)

The Bus Available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes "Low", a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.


The Bus Status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).


MPL) State	44011 Co D. 61 (1)
BA	BS	MPU State Definition
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	HALT Acknowledge

Interrupt Acknowledge is indicated during both cycles of a hardware-vector-fetch (RES, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.


Halt Acknowledge is indicated when the HD6309E is in a Halt condition.





(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{1Hmin} and logic "Low" = V_{1Lmax} unless otherwise specified.

Figure 7 RES Timing



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V IHmin and logic "Low" = V ILmax unless otherwise specified.

Figure 8 HALT and Single Instruction Execution for System Debug

Non Maskable Interrupt (NMI)*

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than FIRQ, IRQ or software interrupts. During recognition of an NMI, the entire machine state is saved on the hardware stack. After reset, an NMI will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of NMI low must be at least one E cycle. If the NMI input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 9.

• Fast-Interrupt Request (FIRQ)*

A "Low" level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request (IRQ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

● Interrupt Request (IRQ)*

A "Low" level input on this pin will initiate an Interrupt Request sequence provided the mask bit (I) in the CC is clear. Since \overline{IRQ} stacks the entire machine state it provides a slower response to interrupts than \overline{FIRQ} . \overline{IRQ} also has a lower priority than \overline{FIRQ} . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

* NMI, ITRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain "Low" until completion of the current instruction they may not be recognized. However, NMI is latched and need only remain "Low" for one cycle.

Clock Inputs E, Q

E and Q are the clock signals required by the HD6309E. Q must lead E; that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU, t_{AD} after the falling edge of E, and data will be latched from the bus by the falling edge of E. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires levels above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Timing and waveforms for E and Q are shown in Figures 1 and 2 while Figure 11 shows a simple clock generator for the HD6309E.

• RUSY

Busy will be "High" for the read and modify cycles of a readmodify-write instruction and during the access of the first byte of a double-byte operation (e.g., LDX, STD, ADDD). Busy is also "High" during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect etc.).

In a multi-processor system, busy indicates the need to defer the rearbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the integrity of the above required for a "test-and-set" primitive, using any one of several read-modify-write instructions.

Busy does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 12. Timing information is given in Figure 13. Busy is valid t_{CD} after the rising edge of Q.

AVMA

AVMA is the Advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multiprocessor systems. AVMA is "Low" when the MPU is in either a HALT or SYNC state. AVMA is valid t_{CD} after the rising edge of O.

• LIC

LIC (Last Instruction Cycle) is "High" during the last cycle of every instruction, and its transition from "High" to "Low" will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be "High" when the MPU is Halted at the end of an instruction, (i.e., not in CWAI or RESET) in SYNC state or while stacking during interrupts. LIC is valid t_{CD} after the rising edge of Q.

TS0


TSC_(Three-State Control) will cause MOS address, data, and R/W buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).

While E is "Low", TSC controls the address buffers and R/W directly. The data bus buffers during a write operation are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of E, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 14.

MPU Operation


During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after RES and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt or HALT input can also alter the normal execution of instructions. Figure 15 illustrates the flow chart for the HD6309E.

(C) HITACHI



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified. E clock shown for reference only.

Figure 9 TRQ and NMI Interrupt Timing



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified. E clock shown for reference only.

Figure 10 FIRQ Interrupt Timing




Figure 11 HD6309E Clock Generator






Figure 12 Read Modify Write Instruction Example (ASL Extended Indirect)



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmex} unless otherwise specified.


Figure 13 BUSY Timing (ASL Extended Indirect Instruction)



(NOTES) Data will be asserted by the MPU only during the interval while R/W is "Low" and E or Q is "High".

Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified.

Figure 14 TSC Timing



2

- ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6309E has the most complete set of addressing modes available on any microcomputer today. For example, the HD6309E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6309E:

- (1) Implied (Includes Accumulator)
- (2) Immediate
- (3) Extended
- (4) Extended Indirect
- (5) Direct
- (6) Register
- (7) Indexed

Zero-Offset

Constant Offset

Accumulator Offset

Auto Increment/Decrement

- (8) Indexed Indirect
- (9) Relative
- (10) Program Counter Relative

Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Implied Addressing are: ABX, DAA, SWI, ASRA, and CLRB.

Immediate Addressing

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6309E uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with Immediate Addressing are:

LDA #\$20 LDX #\$F000

LDY #CAT

(NOTE) # signifies immediate addressing, \$ signifies hexadecimal value.

Extended Addressing

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

LDA CAT STX MOUSE LDD \$2000

Extended Indirect

As a special case of indexed addressing (discussed below), one level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

LDA [CAT] LDX [\$FFFE] STU [DOG]

Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the HD6309E is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA \$30
SETDP \$10 (Assembler directive)
LDB \$1030
LDD < CAT

(NOTE) < is an assembler directive which forces direct addressing.

Register Addressing

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

 TFR
 X, Y
 Transfer X into Y

 EXG
 A, B
 Exchanges A with B

 PSHS
 A, B, X, Y
 Push Y, X, B and A onto S

 PULU
 X, Y, D
 Pull D, X, and Y from U

Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

	F	Ost-E	Syte (Regis	ter B	t		Indexed
7	6	5	4	3	2	1	0	Addressing Mode
0	R	R	d	d	d	d	d	EA = ,R + 5 Bit Offset
1	R	R	0	0	0	0	0	,R+
1	R	R	1	0	0	0	1	,R++
1	R	R	0	0	0	1	0	,-R
1	R	R	i	0	0	1	1	,A
1	R	R	1	0	1	0	0	EA = ,R + 0 Offset
1	æ	R	1	0	1	0	1	EA = ,R + ACCB Offset
1	R	R	•	0	1	1	0	EA = ,R + ACCA Offset
1	R	R	-	1	0	0	0	EA = , R + 8 Bit Offset
1	R	R		1	0	0	1	EA = ,R + 16 Bit Offset
1	R	R	1	1	0	1	1	EA = ,R + D Offset
1	×	×	1	1	1	0	0	EA ~ ,PC + 8 Bit Offset
1	×	×	i	1	1	0	1	EA = ,PC + 16 Bit Offset
1	R	R	-	1	1	-	1	EA = (,Address)
	Addressing Mode Field							
				(Sigh bit when 57 = 0) Register Field . RR				
c = Dc	n't C	are			00 = X 01 = Y			
	- Offset Bit							10 - U
- 1								11 = S

Figure 16 Index Addressing Postbyte Register Bit Assignments

Table 2 Indexed Addressing Mode

		N	lon Indirect				Indirect		
Туре	Forms	Assembler Form	Postbyte OP Code	+ ~	+ #	Assembler Form	Postbyte OP Code	+ ~	1
Constant Offset From R	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
(2's Complement Offsets)	5 Bit Offset	n, R	0RRnnnnn	1	0	default	ts to 8-bit	Π	
	8 Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16 Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
Accumulator Offset From R	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
(2's Complement Offsets)	B Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R +	1RR00000	2	Ů	not allowed			
	Increment By 2	,R + +	1RR00001	3	0	[,R++]	1RR10001	6	0
	Decrement By 1	, - R	1RR00010	2	0	not	allowed	T	
	Decrement By 2	, R	1RR00011	3	0	[, R]	1RR10011	6	0
Constant Offset From PC	8 Bit Offset	n, PCR	1xx01100	1	1	[n, PCR]	1xx11100	4	1
(2's Complement Offsets)	16 Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16 Bit Address		-	-	T-	[n]	10011111	5	2

R = X, Y, U or S

x = Don't Care

00 = X

RR. 01 = Y

10 = U

 $\stackrel{+}{\sim}$ and $\stackrel{+}{\scriptscriptstyle \pm}$ indicate the number of additional cycles and bytes for the particular variation.

Zero-Offset Indexed

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

0, X LDD

LDA S

Constant Offset Indexed

In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

5-bit (-16 to +15)

8-bit (-128 to +127)

16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA 23, X

LDX -2, S LDY 300, X LDU CAT, Y

Accumulator-Offset Indexed

This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A. B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA B, Y

LDX D, Y

LEAX B, X

Auto Increment/Decrement Indexed

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-

decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA ,X+ STD ,Y++ LDB ,-Y LDX ,--S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0, X + + (X initialized to 0)

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

 $0 \rightarrow \text{temp}$ calculate the EA; temp is a holding register $X + 2 \rightarrow X$ perform autoincrement $X \rightarrow (\text{temp})$ do store operation

Indexed Indirect

All of the indexing modes with the exception of auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index Register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index Register and an offset.

Before Execution
A = XX (don't care)
X = \$F000

\$0100 LDA [\$10, X] EA is now \$F010

\$F010 \$F1 \$F150 is now the
\$F011 \$50 new EA

\$F150 \$AA
After Execution
A = \$AA (Actual Data Loaded)
X = \$F000

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

LDA [, X] LDD [10, S] LDA [B, Y] LDD [, X++]

Relative Addressing

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2¹⁶. Some examples of relative addressing are:

BEQ CAT (short) BGT DOG (short)

CAT DOG	LBEQ LBGT	RAT RABBIT	(long) (long)
	•		
	•		
	•		
RAT	NOP		
RABBIT	NOP		

• Program Counter Relative

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR] LDU [DOG, PCR]

■ HD6309E INSTRUCTION SET

The instruction set of the HD6309E is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the instructions are described in detail below:


PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown in below.

PUSH/PULL POST BYTE



TFR/EXG

Within the HD6309E, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits $4\sim7$ of postbyte define the source register, while bits $0\sim3$ represent the destination register. These are denoted as follows:

0000 – D	0101 – P C
0001 - X	1000 - A
0010 - Y	1001 - B
0011 – U	1010 - CC
0100 \$	1011 DP

(NOTE) All other combinations are undefined and INVALID.

TRANSFER/EXCHANGE POST BYTE

SOURCE DESTINA	NATION
----------------	--------

LEAX/LEAY/LEAU/LEAS

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data in a position independent manner. For example:

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, -X does decrement X. LEAX 1, X should be used to increment X by one.

(load a)

3. temp \rightarrow a

Table 3 LEA Examples

Instruction	Operation	Comment
LEAX 10, X	X + 10 → X	Adds 5-bit constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-bit constant 500 to X
LEAY A, Y	$Y + A \rightarrow Y$	Adds 8-bit A accumulator to Y
LEAY D, Y	$Y + D \rightarrow Y$	Adds 16-bit D accumulator to Y
LEAU -10, U	U 10 → U	Subtracts 10 from U
LEAS -10, S	S - 10 → S	Used to reserve area on stack
LEAS 10, S	S + 10 → S	Used to 'clean up' stack
LEAX 5, S	$S+5 \rightarrow X$	Transfers as well as adds

MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

Long and Short Relative Branches

The HD6309E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

SYNC

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the Sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRQ) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Figure 17 depicts Sync timing.

Software Interrupts

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6309E, and are prioritized in the following order: SWI, SWI2, SWI3.

16-Bit Operation

The HD6309E has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

■ CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the HD6309E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this

technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart. \overline{VMA} is an indication of FFFF $_{16}$ on the address bus, R/\overline{W} = "High" and BS = "Low". The following examples illustrate the use of the chart; see Figure 18.

Example 1: LBSR (Branch Taken) Before Execution SP = F000

		•	
		•	
		•	
\$8000		LBSR	CAT
		•	
		•	
		•	
\$A000	CAT	•	
		OVOLE D	V OVOLE EL

CYCLE-BY-CYCLE FLOW

	CICLE-DI-CICLE I LOW			CLL I LOW
Cycle #	Address	Data	R/\overline{W}	Description
i	8000	17	1	Opcode Fetch
2	8001	1 F	1	Offset High Byte
3	8002	FD	1	Offset Low Byte
4	FFFF	*	1	VMA Cycle
5	FFFF	*	1	VMA Cycle
6	FFFF	*	1	VMA Cycle
7	FFFF	*	1	VMA Cycle
8	EFFF	03	0	Stack Low Order
				Byte of Return
				Address
9	EFFE	80	0	Stack High Order
				Byte of Return
				Address

Example 2: DEC (Extended)

\$8000	DEC	2	\$A(000
\$A000	FCB	3	\$80)
		CYCLI	E-BY-CY	CLE FLOW
Cycle #	Address	Data	R/W	Description
1	8000	7A	1	Opcode Fetch
2	8001	A 0	1	Operand Address,
				High Byte
3	8002	00	1	Operand Address,
				Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	7F	0	Store the Decre-
				mented Data

^{*} The data bus has the data at that particular address.

SLEEP MODE

During the interrupt wait period in the SYNC instruction (the SYNC state) and that period in the CWAI instruction (the WAIT state), MPU operation is halted and goes to the sleep mode. However, the state of I/O pins is the same as that of the HD6809E in this mode.


■ HD6309E INSTRUCTION SET TABLES

The instructions of the HD6309E have been broken down into five different categories. They are as follows:

8-Bit operation (Table 4)
16-Bit operation (Table 5)
Index register/stack pointer instructions (Table 6)
Relative branches (long or short) (Table 7)
Miscellaneous instructions (Table 8)

HD6309E instruction set tables and Hexadecimal Values of instructions are shown in Table 9 and Table 10.


© НІТАСНІ



- (NOTES) 1. If the associated mask bit is set when the interrupt is requested, LIC will go "Low" and this cycle will be an instruction fetch from address location PC + 1. However, if the interrupt is accepted (NMI or an unmasked FIRQ or IRQ) LIC will remain "High" and interrupt processing will start with this cycle as (m) on Figure 9 and 10 (Interrupt Timing).

 2. If mask bits are clear, IRQ and FIRQ must be held "Low" for three cycles to guarantee that interrupt will be taken, although only one cycle
 - If mask bits are clear, IRQ and FIRQ must be held "Low" for three cycles to guarantee that interrupt will be taken, although only one cycl is necessary to bring the processor out of SYNC.
 - Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified.

Figure 17 SYNC Timing




(NOTE)

- 1. Busy = "High" during access of first byte of double byte immediate load.
- 2. Write operation during store instruction. Busy = "High" during first two cycles of a double-byte access and the first cycle of read-modify-write access.
- 3. AVMA is asserted on the cycle before a VMA cycle.

Figure 18 Address Bus Cycle-by-Cycle Performance

HITACHI



(NOTES)

- Stack (W) refers to the following sequence: SP ← SP − 1, then ADDR ← SP with R/W = "Low"
 Stack (R) refers to the following sequence: ADDR ← SP with R/W = "High", then SP ← SP + 1.

 PSHU, PULU instructions use the user stack pointer (i.e., SP = U) and PSHS, PULS use the hardware stack pointer (i.e., SP = S).
- 2. Vector refers to the address of an interrupt or reset vector (see Table 1).
- 3. The number of stack accesses will vary according to the number of bytes saved.
- 4. VMA cycles will occur until an interrupt occurs.

Figure 18 Address Bus Cycle-by-Cycle Performance (Continued)




Figure 18 Address Bus Cycle-by-Cycle Performance (Continued)

Table 4 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumultor or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location

OHITACHI

(Continued)

Table 4 8-Bit Accumulator and Memory Instructions (Continued)

Mnemonic(s)	Operation
MUL	Unsigned multiply (A \times B \rightarrow D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

(NOTE) A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 5 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation	
ADDD	Add memory to D accumulator	
CMPD	Compare memory from D accumulator	
EXG D, R	Exchange D with X, Y, S, U or PC	
LDD	Load D accumulator from memory	
SEX	Sign Extend B accumulator into A accumulator	
STD	Store D accumulator to memory	
SUBD	Subtract memory from D accumulator	
TFR D, R	Transfer D to X, Y, S, U or PC	
TFR R, D	Transfer X, Y, S, U or PC to D	

(NOTE) D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 6 Index Register Stack Pointer Instructions

Mnemonic(s)	Operation
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

Table 7 Branch Instructions

Mnemonic(s)	Operation		
	SIMPLE BRANCHES		
BEQ, LBEQ	Branch if equal		
BNE, LBNE	Branch if not equal		
BMI, LBMI	Branch if minus		
BPL, LBPL	Branch if plus		
BCS, LBCS	Branch if carry set		
BCC, LBCC	Branch if carry clear		
BVS, LBVS	Branch if overflow set		
BVC, LBVC	Branch if overflow clear		
	SIGNED BRANCHES		
BGT, LBGT	Branch if greater (signed)		
BGE, LBGE	Branch if greater than or equal (signed)		
BEQ, LBEQ	Branch if equal		
BLE, LBLE	Branch if less than or equal (signed)		
BLT, LBLT	Branch if less than (signed)		
	UNSIGNED BRANCHES		
вні, цвні	Branch if higher (unsigned)		
BHS, LBHS	Branch if higher or same (unsigned)		
BEQ, LBEQ	Branch if equal		
BLS, LBLS	Branch if lower or same (unsigned)		
BLO, LBLO	Branch if lower (unsigned)		
	OTHER BRANCHES		
BSR, LBSR	Branch to subroutine		
BRA, LBRA	Branch always		
BRN, LBRN	Branch never		

Table 8 Miscellaneous Instructions

Mnemonic(s)	Operation	
ANDCC	AND condition code register	
CWAI	AND condition code register, then wait for interrupt	
NOP	No operation	
ORCC	OR condition code register	
JMP	Jump	
JSR	Jump to subroutine	
RTI	Return from interrupt	
RTS	Return from subroutine	
SWI, SWI2, SWI3	Software interrupt (absolute indirect)	
SYNC	Synchronize with interrupt line	

Table 9. HD6309E Instruction Set Table

	ICTIONS/	ACC	M	REC		REC			XTN			IMN					REI			DESCRIPTION	7	6	5	4	3	2	1	0
	RMS		_	#	OP	-	#	OP	1-	#	OP	-	#	O P	1~	#	O P	~⑤	#		E	F	Н	1	N	Z	V	С
ABX		3 A	3	1								ļ								B + X → X (UNSIGNED)	•	•	•	•	•	•	•	•
ADC	ADCA				9 9	4	2	B 9	5	3	8 9	2	2	A 9	4 +	2 +	1			A+M+C→A		•	:	•	:	:	1	١:
	ADCB				D 9	4	2	F 9	5	3	C 9	2			4 +		1			B + M + C → B	•	•	1	•	1	1	1	:
ADD	ADDA				9 B	4	2	ВВ		3	8 B		2		4 +					A + M→A	•	•	1	•	1	1	1	1
	ADDB	-			DB	4	2	FB	5	3	СВ	ı	2	1	4 +	(B+M→B	•	•	1	•	1	1	1	1
AND	ADDD ANDA	İ			D 3	6	2	F 3	1	3	C 3	1	3	3	6 +					D+MM+1→D	•	•	•	•	:	:	1	:
AND	ANDB			ĺ	9 4 D 4	4	2 2	B 4	5	3	8 4 C 4	2 2	2 2		4 +					A ∧ M → A B ∧ M → B	•	•	•		1	1	R R	•
	ANDCC				104	*	-	F 4	3	3	10	1	2	E 4	,	2 4				C C \IMM→C C	7.	_	•	0-	Ļ	Ŀ	K	٠,
ASL	ASLA	4 8	2	1																A)			8	•			1	١.
	ASLB	5 8		1								1		ł	ł	1	l			B } □←□□□□□□□□□□□□□	-	•	8	•	:	1	:	:
	ASL		-		0 8	6	2	7 8	7	3				6 8	6 +	2 +				M C b ₇ · b ₆	•	•	8	•	i	i	:	1
ASR	ASRA	4 7	2	1										Ì	l					A)		•	8	•	1		•	١
	ASRB	5 7	2	1				ļ				ļ			ļ	1					•	•	8	-	:	;	•	i
	ASR		_		0 7	6	2	7 7	7	3				6 7	6 +	2 +				M b, b, C	•	•	8	•	i	:	•	:
ВСС	всс						Ì										2 4	3	2	Branch $C=0$		•			•		•	
	LBCC							1									1	5(6)		Long Branch	•	•	•	•	•	•	•	•
							Ì										2 4			C = 0								
												1																
BCS	BCS																2 5	3	2	Branch C = 1		•	•	•		•	•	
DCS	LBCS												Ì				1	5(6)	-	Long Branch		•	•	•	•	•	•	•
					1											ļ	2 5			C = 1				-	-	-		Ī
BEQ	BEQ				Ì										}		2 7	3	2	Branch Z = 1	•	•	•	•	•	•	•	•
	LBEQ	1													l	1	1 0 2 7	5(6)	4	Long Branch Z = 1	•	•	•	•	•	•	•	•
BGE	BGE					ļ											2 C	3	2	Branch N⊕V = 0		•	•	•	•	•	•	•
	LBGE					l											1 0	5(6)	4	Long Branch	•	•	•	•	•	•	•	•
DCT	n.c.m				1			1							1		2 C			N⊕V = 0		_	_		_		_	
BGT	BGT LBGT						l	ì	1	1					1	l	2 E	1 1	2	Branch $Z \lor (N \oplus V) = 0$ Long Branch	•	•	•	•	•	•	•	•
	LDOI							1									2 E	5(6)	4	$Z \lor (N \oplus V) = 0$	-	•	•	•		•	•	•
ВНІ	вні					1						1	1	İ			2 2	3	2	Branch $C \lor Z = 0$	•	•	•	•	•	•	•	•
	LBHI															1		5 (6)	4	Long Branch	•	•	•	•	•	•	•	•
BHS	BHS																2 2 2	,	2	$C \lor Z = 0$ Branch $C = 0$	•	•	•	•	•	•	•	•
													1				-	3	-	Dianeil C-U		•					_	_
	LBHS					1											1 1	5 (6)	4	Long Branch	•	•	•	•	•	•	•	•
ВІТ	BITA				9 5	4	,	B 5	5	3	8 5	,	,	A F	4 +	2 +	2 4			C = 0 But Test A $(M \land A)$		•			1	:	R	_
	BITB				D 5		2	F 5			C 5				4 +					Bit Test B (M/B)	•	•			i	:	R	•
BLE	BLE				1							-					2 F	3	2	Branch $Z \lor (N \oplus V) = 1$	•	•	•	•	•	•	•	•
	LBLE														l			5(6)	4	Long Branch	•	•	•	•	•	•	•	•
BLO	BLO										1						2 F			$Z \lor (N \oplus V) = 1$								_
220	LBLO																2 5	3 5(6)	2	Branch C = 1 Long Branch		•	•	•	•	•		•
		1					1									ļ	2 5			C = 1			آ	ا				
BLS	BLS				}											1	2 3	3	2	Branch $C \lor Z = 1$	•	•	•	•	•	•	•	•
	LBLS																	5 (6)	4	Long Branch	•	•	•	•	•	•	•	•
BLT	BLT				Ì												2 3			C∨ Z = 1								ا
DL I	LBLT					1											2 D 1 0	3 5(6)	2	Branch N • V = 1 Long Branch		•	•	•				•
																	2 D			N⊕V = 1		-		ľ	١			
ВМІ	BMI				1									1			2 B	3	2	Branch N = 1	•	•	•	•	•	•	•	•
	LBMI	1											1				1 0 2 B	5(6)	4	Long Branch N = 1	•	•	•	•	•	•	•	•
																											- 1	

(Continued)



F(BNE BPL BRA BRN	BNE LBNE BPL LBPL BRA LBRA BRN LBRN	90	~	#	OP		#	OP	~	#	OP	~	#	OP	~	#	2 6		2	DESCRIPTION Branch Z = 0	E	F	H	•	N	2	v	
BPL BRA BRN	LBNE BPL LBPL BRA LBRA BRN LBRN																1		2	Branch Z = 0	•	_	•	•	•	•	•	T.
BPL BRA BRN	LBNE BPL LBPL BRA LBRA BRN LBRN																1		-			_					•	
BRA BRN	BPL LBPL BRA LBRA BRN LBRN															1		5(6)	4	Long Branch								1.
BRA BRN	LBPL BRA LBRA BRN LBRN														1	1	2 6	0.0	•	Z = 0	_	_	•	_	_	_	_	ľ
BRN	BRA LBRA BRN LBRN														1		2 A	3	2	Branch N = 0		•	•	•	•			1.
BRN	BRA LBRA BRN LBRN							1			1	Į					1 0			Long Branch		•	•			•	•	1
BRN	LBRA BRN LBRN					1	1		t								2 A	3.0,	•	N = 0	_	•	•	•	•	_	_	ľ
BRN	LBRA BRN LBRN				1		1	1									2 0	3	2	Branch Always			_				۱_	1.
	BRN LBRN				1										1		16	5	3	Long Branch Always	-	•	•	•	•		•	ľ
	LBRN					}				1	1					Ì	2 1	3			•	•	•	•	•	•	•	1
BSR					-		1					l					1 0		2	Branch Never Long Branch Never		•	•	•	•	•	•	1
BSR																	2 1	,	•	Long Branch Never	ľ	•	•		•	•	•	ľ
13.71	BSR																			Daniel A.								
	DOK									İ							8 D	7	2	Branch to	•	•	•	•	•	•	•	1
	1 pep	1					1]						1			1.			Subroutine	-	_	_			l _		1
	LBSR						'										1 7	9	3	Long Branch to	•	•	•	•	•	•	•	1
BVC	BVC		İ				1										100			Subroutine		_	_	_	_	_	_	
	LBVC	1															2 8	3	2	Branch V = 0		•	•	•	•	•	•	ľ
	LBVC																10	5 (6)	4	Long Branch	•	•	•	•	•	•	•	1
BVS	DVC	1		1	1	1										1	2 8			. V = 0		_	_	_	_	_	_	
BVS	BVS	ļ				1									1	1	2 9	3	2	Branch V = 1	•	•	•	•	•	•	•	ľ
	LBVS	1						Ì							-	ŀ	1 0	5 (6)	4	Long Branch	•	•	•	•	•	•	•	ľ
		1				1									1		2 9			V = 1								1
CLR	CLRA	4 F		1											l	į				0 → A	•	•	•	•	R	s	R	١
	CLRB	5 F	2	1						ĺ							1			0 → B	•	•	•	•	R	S	R	l
	CLR				0 F	6	2	7 F	7	3						2 +	1			0 →M	•	•	•	•	R	S	R	
CMP	CMPA				9 1	4	2	B 1	5	3	81	2		A 1			l			Compare M from A	•	•	8	•	1	1	1	ı
	CMPB				D I	4	2	F 1	5	3	C 1	2	1	E 1	•		1			Compare M from B	•	•	8	•	1	1	1	1
	CMPD	-			10	7	3	10	8	4	10	5	4	10	7 +	3 +				Compare M M + 1	•	•	•	•	1	1	1	
					9 3			B 3			8 3			A 3						from D	1							
	CMPS	-			11	7	3	11	8	4	11	5	4	11	7 +	3 +	1			Compare M M + 1	•	•	•	•	:	1	1	
					9 C			ВС			8 C			A C						from S								
	CMPU	1			11	7	3	11	8	4	11	5	4	11	7 +	3 +	1			Compare M M + 1	•	•	•	•	:	1	1	1
		1			9 3	l		B 3			8 3			A 3		l				from U				1				1
	CMPX				9 C	6	2	ВС	7	3	8 C	4	3	A C	6 +	2 +				Compare M M + 1	•	•	•	•	t	1	t	1
		-																		from X								
	CMPY				10	7	3	1 0	8	4	10	5	4	10	7 +	3 +				Compare M M + 1	•	•	•	•	1	1	ı	
					9 C			ВС			8 C			A C	1		Ì			from Y	Ι,	-	Τ.					ı
СОМ	COMA	4 3	2	1	1										1	1	[Ā→A	•	•	•	•	ţ	1	R	1
	COMB	5 3		1												1				B→B	•	•	•	•	1	1	R	
	COM				0 3	6	2	7 3	7	3				6 3	6 +	2 +	1			M→M	•	•	•	•	1	1	R	
CWAI		-				-	-			-	3C	≥20	2		1					CC ∧ IMM→CC	s	(-		_	Ø.	Ŀ		1
			1										-							Wait for Interrupt		,			1			ı
DAA		19	2	1			1								İ	1	1			Decimal Adjust A	•	•	•	•	1	1	8	
DEC	DECA	4 A	1	1							l									A − 1 → A			•	•	1	:	1	١,
	DECH	5 A		1]	1				B - 1 → B		•	•		;	:		
	DEC	150	٦	١.	O A	6	2	7 A	7	3	l			6 A	6+	2 +				M-1→M					;	:	;	ľ
EOR	EORA	ļ			9 8		2	B 8	5	3	88	2	2	A 8						A⊕M→A		•	•	•	:		R	L
	EORB	1			D 8	1	2	F 8	5	ı	C 8		l .	E 8	l	1				B⊕M→B		•	•	•	;	:	R	ľ
EXG	RI. R2	1 E	8	2	100	"	*	١. ،	٦	,	ľ°	١ ـ	*	20	'	1 ,				R1↔R2②	ا ا			0	Ŀ	L.	Ľ	Ι,
INC	INCA	4 C		1				1												A + 1 → A	`				:	:	1	ſ.
	INCB	5 C	ı												1								•		t	l .		Ľ
		150	Z	1		1	_		_								1			B + 1 → B		_	_	-	1	:	:	I.
1841)	INC	-			0 C	1 -	2	7 C	7	3				ı	1	2 +	1			M+1→M	•	•	•	•	:	:	:	1
JMP					0 E		2	7 E	4	3	1			6 E						EA③→PC	•	•	•	•	•	•	•	
JSR		1	1	1	9 D	7	2	BD	8	3			ĺ	A D	7 +	2 +	1			Jump to Subroutine	•	•	•	•	•	•	•	-

(Continued)

	RUCTIONS/	ACC	M	REG	DI	REC		-	XTN		+	ими					RE		_	DESCRIPTION	7	6	5	4	3	2	1
	FORMS	O P	-	#	OΡ	~	#	OP	~	#	0 P	1-	#	O P	1-	#	O P	~⑤	#	DEGOTH TION	E	F	Н	1	N	Z	V
LD	LDA				9 6	4	2	B 6	5	3	8 6	2	2	A 6	4 +	2 +				M→A	•	•	•	•	1	1	R
	LDB				D 6	4	2	F 6	5	3	C 6	2	2	E 6	4 +	2 +	1	1 1		м→в	•		•	•	:	1	R
	LDD				DC	5	2	FC	6	3	cc	3	3			2 +		1		M M + 1 → D	•	•	•	•	1	1	R
	LDS				10	6	3	10	7	4	10	4	4			3 +				M M + 1 → S	•	•	•	•	i	1	R
					DE		[FE			CE			EE	1	1	1				-	-	-	-	Ť		
	LDU				DE	5	2	FE	6	3	CE	3	3	EE	1	2 +	1			M.M + 1 → U	•	•	•	•	1	1	R
	LDX				9 E	5	2	BE	6	3	8 E	1 "	3)	1	2 +	1			M M + 1 → X					1	:	R
	LDY				10	6	3	10	7		1	4				3 +				$MM+1\rightarrow X$ $MM+1\rightarrow Y$				•	1 1	ı	
	LD.					0	3	1	'	4	10	•	4			3	1			MIMIT 1-1	•	•	•	•	1	1	R
LEA	LEAS				9 E			BE			8 E	1]	AE	1		ł			F4.6	_					_	_
LEA					1							1	1			2 +		1 1		EA③→S	•	•	•	•	•	•	•
	LEAU							1					}	ı	1	2 +	1	1		EA③→U	•	•	•	•	•	•	•
	LEAX			}							1	1	1			2 +				EA③→X	•	•	•	•	•	1	•
	LEAY									l	l		1	3 1	4 +	2 +				EA③→Y	•	•	•	•	•	1	•
											1		1	Ì		ł	1										
LSL	LSLA	4 8		1						ĺ	1	1	1	1						A)	•	•	•	•	1	1	1
	LSLB	5 8	2	1	1									ì			l			B } ☐ - 	•	•	•	•	1	1	1
	LSL				0 8	6	2	7 8	7	3			1	6 8	6 +	2 +				MULLIN	•	•	•	•	1	1	1
																1	1) C b ₇ b ₆							
LSR	LSRA	4 4	2	1			1						1			1	1			A)	•	•	•	•	R	1	•
	LSRB	5 4	2	1		l										1	1			B GITTE	•	•	•	•	R	1	•
	LSR	1.	_	1	0 4	6	2	7 4	2	3				6 4	6 +	2 +	1			M 0-4 IIIIIIIII-10 M	•	•	•	•	R	1	•
							٦	ľ. <i>"</i>		ا ا				1	1	1				b ₇ b ₀ C			٦		"	•	_
MUL		3 D	11	,											1	1	1			A×B→D		•	•	•	•	ı	•
		3.0	٠.	١,								1	Į	İ		1	1			(Unsigned)		•	•		•	•	•
NEG	NEGA	4 0	2	١.									l				1	1 1			_						
NEG		1 1		1	1 1			1			1	1					1			A + 1 → A	•	•	8	•	1	1	1
	NEGB	5 0	2	1												1	1			B + 1 → B	•	•	8	•	1	1	1
	NEG				0 0	6	2	7 0	7	3				6 0	6 +	2 +	1			M + 1 → M	•	•	8	•	1	1	1
NOP		1 2	2	1													1			No Operation	•	•	•		•	•	•
OR	ORA				9 A	4	2	ВА	5	3	8 A	2	2	A A	4 +	2 +				A∨M→A	•	•	•	•	1	1	R
	ORB	1. 1			DA	4	2	FA	5	3	C A	2	2	E A	4 +	2 +		1		B∨M→B	•	•	•	•	:	1	R
	ORCC				1 1						1 A	3	2				1			CC∨ IMM→CC	(-			Ø.			
PSH	PSHS	3 4	5+ î	2									-				1			Push Registers on	•					•	•
																	1			S Stack			٦		•	•	_
	PSHU	3 6	i. î	2																Push Registers on			•	•	•	•	
			• •	1																U Stack	_	•	•	_	•	•	•
PUL	PULS	3 5		2																	١.						
IUL	FULS	3 5	3° E	2	1											1	1			Pull Registers	(-			100			
																				from S Stack							
	PULU	3 7	5÷4	2										1		1	ĺ			Pull Registers	(-			0	-	-	-
														1	1					from U Stack							
															1	1	1										
ROL	ROLA	4 9		1													1			A)	•	•	•	•	1	1	1
	ROLB	5 9	2	1									1		1		1			B} []	•	•	•	•	1	1	1
	ROL				0 9	6	2	7 9	7	3				6 9	6 +	2 +	1			M C b ₇ € b₀	•	•	•	•	:	1	1
								1					1	-		1	1			D ₇ = D ₀							
ROR	RORA	4 6	2	1									1				1			A)	•	•	•	•	:	ı	•
	RORB	5 6	2	1									1				1			В	•	•	•	•	t	:	•
	ROR			1	0 6	6	2	7 6	7	3				6 6	6 +	2 +				M Laller M					i	:	•
					"		-			۱				ا ً ا	1	1	1			C b ₇ > b ₀	٦		-			•	•
RTI		3 B	6/15	١,								1				-				Return from	(-			0			L
		"	J, 13	١.									1		1	1				Interrupt	`			W			
RTS		3 9		1											1		1			Return from						•	_
113		3 9	э	١,				1				1			1	1					•	•	•	•	•	•	•
enc	cnc.					١, ١							-		1.		1			Subroutine	_					. 1	
SBC	SBCA				9 2	4		B 2			8 2					2 +				A - M - C → A	•	•	8	•	:	1	1
	SBCB				D 2	4	2	F 2	5	3	C 2	2	2	E 2	4 +	2 +	1			$B-M-C\rightarrow B$	•	9	8	•	1	1	1
SEX		1 D	2	1												1	1			Sign Extend B into A	•	•	•	•	1	1	•
													1		1		1			Bのピット7=1 FF→A							
														1		1	1			Bのピット7=0 0→A					1	1	
															1											-	
														1	1											- 1	

(Continuea)



INSTRUCTIONS/	ACC				IRE	СТ	E	XTN	ID.	11	имі	ED	IN	IDE:	ΧŒ	RE	LA	ΓΙVΙ			3	2	1	0			
FORMS	O P	~	#	O P	-	#	0 P	~	#	O P	-	#	O P	-	#	01	' ~(#	DESCRIPTION	E	F	Н	I	N	Z	v	С
ST STA			1	9 7	4	2	B 7	5	3	1			A 7	4 +	2 1			1	A→M	•	•			1	t	R	
STB				D 7	4	1	F 7		3	1	1	l	1	4 +	1	1	1		B→M	•		•		1	1	R	
STD				DD	5		FD	1	3			1		5 +	1			1	D→M M + 1	•	•	•		1	ī	R	
STS			ļ	10	6		10	1	4			l		6 +	1	1			S→M M+ 1	•	•	•	•	1	1	R	
			ĺ	DF			FF					l	EF	-	ĺ					1	\ <u> </u>	-	()		ľ	1	_
STU			l	DF	5	2	FF	6	3				EF	5 +	2 +	-		(U→M M+ 1	•	•	•	•	:	t	R	•
STX				9 F	5	2	BF	6	3				A F	5 +	2 +	-		l	X → M M + 1	•	•	•	•	1	1	R	_
STY			1	10	6	3	10	7	4	1	1	}	1 0	6 +	3 +	-			Y→M M + 1	•	•	•	•	1	t	R	_
			l	9 F			BF		1	1	ĺ)	A F	1	1												-
	1			1			l			1			1		Ì												
		1	1	}								ł	1	İ						1							
				}	-	ļ					1										Ì						
SUB SUBA			1	9 0	4		B 0	ı	ı	8 0				4 +					A - M→A	•	•	8	•	1	1	ı	1
SUBB		l	1	D 0	4		F 0		3	C 0	2	2	E 0	4 +	2 +	-			B−M→B	•	•	8	•	1	t	1	t
SUBD			1	9 3	6	2	B 3	7	3	8 3	4	3	A 3	6 +	2 +	-			$D - M M + 1 \rightarrow D$	•	•	•	•	1	t	1	1
SWI SWI®	3 F		1		İ		l		l			l			1				Software interrupt 1	S	S	•	S	•	•	•	•
SWI2®	10	į	2				ĺ								1				Software interrupt 2	S	•	•	•	•	•	•	•
	3 F	ı	1		1									l	İ												
SWI36	1 1		2)						1	1	1	1			1	Software interrupt 3	S	•	•		•	•	•	•
	3 F	ı	l	1		1								1	İ					١.		l					
SYNC	1 3	≥4	1	1	1				ĺ			ĺ	1	1				1	Synchronize to	•	•	•	•	•	•	•	•
mnn			1								1	1	1		1		1		interrupt								
TFR R1, R2	1 F	(2									1							R1 → R2②	(-	 	-	100-	-	-	-)
TST TSTA	4 D		1									ļ							Test A	•	•	•	•	1	1	R	1
TSTB	5 D	2	1				L				l								Test B	•	•	•	•	1	1	R	1
TST				0 D	6	2	7 D	7	3				6 D	6 +	2 +	1			Test M	•	•	•	•	1	1	R	•
			Ì																								

- This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.

 The 8 bit registers are: A, B, CC, DP
 The 16 bit registers are: X, Y, U, S, D, PC
 EA is the effective address.

 The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled.

 5(6) means: 5 cycles if branch not taken, 6 cycles if taken.

 SWI sets 1 and F bits, SWI2 and SWI3 do not affect 1 and F.

 Conditions Codes set a direct require of the extraction.

- Conditions Codes set as a direct result of the instruction.
 Value of half-carry flag is undefined.
 Special Case Carry set if b7 is SET.

- Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise.

LE	GEND

- Operation Code (Hexadecimal) Zero (byte) Number of MPU Cycles Number of Program Bytes Arithmetic Plus Overflow, 2's complement Carry from bit 7 Test and set if true, cleared otherwise
 - Arithmetic Minus Multiply Not Affected CC Condition Code Register Concatenation
 - Complement of M Transfer Into Half-carry (from bit 3) Logical and
 - Negative (sign bit) Logical Exclusive or •


Table 10 Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	•	*			31	LEAY	+	4+	2+	61	•	•		
02	•				32	LEAS	.	4+	2+	62	•	j		
03	COM	1	6	2	33	LEAU	Indexed	4+	2+	63	COM	1	6+	2+
04	LSR	ļ	6	2	34	PSHS	Implied	5+	2 '	64	LSR	}	6+	2+
05	•	ł			35	PULS	*	5+	2	65	•	l		
06	ROR	Ì	6	2	36	PSHU		5+	2	66	ROR	ı	6+	2+
07	ASR	ı	6	2	37	PULU	1	5+	2	67	ASR	1	6+	2+
08	ASL, LSL	1	6	2	38	•	1			68	ASL, LS	iL .	6+	2+
09	ROL		6	2	39	RTS	- 1	5	1	69	ROL	1	6+	2+
0A	DEC	1	6	2	3A	ABX	•	3	1	6A	DEC	ł	6+	2+
OB	•	ı	-	_	3B	RTI	Implied	6, 15	1	6B	•	i		
OC.	INC	ı	6	2	3C	CWAI	Immed	≥ 20	2	6C	INC	i	6+	2+
0D	TST	1	6	2	3D	MUL	Implied	11	1	6D	TST		6+	2+
0E	JMP	1	3	2	3E	•				6E	JMP	Ţ	3+	2+
OF	CLR	Direct	6	2	3F	SWI	Implied	19	1	6F	CLR	Indexed	6+	2+
10) See	_		_	40	NEGA	Implied	2	1	70	NEG	Extended	7	3
11	Next Page	_	_		41	•	A	_		71	•	4		
12	NOP	Implied	2	1	42	•	T			72	•	l		
13	SYNC	Implied	≥4	i	43	COMA	l	2	1	73	сом	1	7	3
14	•	mpilea	≟ 4	•	44	LSRA	1	2	1	74	LSR	ı	7	3
15					45	*		-	•	75		1	•	_
16	LBRA	Relative	5	3	46	RORA	-	2	1	76	ROR	1	7	3
17	LBSR	Relative	9	3	47	ASRA	l	2	i	77	ASR	1	7	3
18	*	ricialive	•	•	48	ASLA, LSLA	1	2	i	78	ASL, LS	21	7	3
19	DAA	Implied	2	1	49	ROLA	1	2	i	79	ROL, EL	_	7	3
1A	ORCC	Immed	3	2	4A	DECA	1	2	i	7A	DEC	1	7	3
	•	inineu	3	-	4B	*	1	-	•	7B	*	1	•	•
1B 1C	ANDCC	Immed	3	2	4C	INCA	i	2	1	7C	INC	1	7	3
1D	SEX	Immed	2	1	4D	TSTA	ĺ	2	i	7D	TST	1	7	3
			8	2	4E	131A	1	-	•	7E	JMP	1	4	3
1E	EXG	1	_		4E 4F		▼ Implied	2	1	7F	CLR	Evended	7	3
1F	TFR	Implied	6	2	41	CLRA	implied	2	•	/F	CLR	Extended	,	3
20	BRA	Relative	3	2	50	NEGB	Implied	2	1	80	SUBA	Immed	2	2
21	BRN	•	3	2	51	•	Ť			81	CMPA	Ť	2	2
22	BHI	1	3	2	52	•	j	_		82	SBCA	1	2	2
23	BLS	1	3	2	53	COMB	ŀ	2	1	83	SUBD	1	4	3
24	BHS, BCC	- 1	3	2	54	LSRB	ł	2	1	84	ANDA	ı	2	2
25	BLO, BCS		3	2	55	•	ł			85	BITA	1	2	2
26	BNE		3	2	56	RORB	1	2	1	86	LDA	1	2	2
27	BEQ	ł	3	2	57	ASRB	l	2	1	87	•	ı		
28	BVC	- 1	3	2	58	ASLB, LSLB	1	2	1	88	EORA	į.	2	2
29	BVS	- 1	3	2	59	ROLB	ł	2	1	89	ADCA	ı	2	2
2A	BPL		3	2	5A	DECB	1	2	1	8A	ORA	1	2	2
2B	BMI		3	2	5B	•	ļ			8B	ADDA	+	2	2
2C	BGE		3	2	5C	INCB	1	2	1	8C	CMPX	Immed	4	3
2D	BLT		3	2	5D	TSTB		2	1	8D	BSR	Relative	7	2
2E	BGT	. ♦	3	2	5E	•	\			8E	LDX	Immed	3	3
2F	BLE	Relative	3	2	5F	CLRB	Implied	2	1	8F	•			

LEGEND:

Number of MPU cycles (less possible push pull or indexed-mode cycles)
Number of program bytes
Denotes unused opcode

(to be continued)



(NOTE): All unused opcodes are both undefined and illegal

NOTE FOR USE

Execution Sequence of CLR Instruction

Example: CLR (Extended)

\$8000 \$A000	CLR FCB	\$A000 \$80		
Cycle #	Address	Data	R/\overline{W}	Description
1	8000	7 F	1	Opcode Fetch
2	8001	A 0	1	Operand Address,
				High Byte
3	8002	00	1	Operand Address,
				Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	00	0	Store Fixed "00"
				into Specified
				Location

^{*} The data bus has the data at that particular address.


Cycle-by-cycle flow of CLR instruction (Direct, Extended, Indexed Addressing Mode) is shown below. In this sequence the content of the memory location specified by the operand is read before writing "00" into it. Note that status Flags, such as IRO Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

• The Noise of HD6309E at Bus Outputs Changing

We shall notify you of the noise of the HD6309E.

The noise over 0.8V may appear on the output signals when data bus or address bus outputs change from "High" to "Low". Problems and countermeasure are shown as follows.

(1) The Noise at Data Bus Outputs Changing ("High→"Low") Problem: The noise over 0.8V may appear on A₁₅~A₁₃, R/W outputs change (worst case; \$FF-\$00) as shown in Figure 19.



Noise peak (worst case); about 1.5V Test condition

 $Ta = -20^{\circ}C$ V_{CC} = 5.5V

Number of data bus lines switching from "High" to "Low" = 8

(\$FF→\$00) data bus load capacitance = 130pF

Period of the noise occurrence (reference data)

t = 6~34ns (Ta = -20°C)

t = 8~43ns (Ta = 25°C)

t = 12~54ns (Ta = 75°C)

Figure 19 Noise at data bus output changing

Countermeasure: If the noise level can not be reduced by controlling data bus load capacitance or reducing V_{CC} in your application system, connect damping resistors (about 100~150Ω) to data bus to reduce the noise level as shown in

Figure 20. Table 11 shows the relationship between damping resistors and electrical characteristics. Connecting damping resistors to data bus is effective to reduce the noise level as shown in Figure 21.





Figure 20 Connecting damping resistors to data bus

Table 11 The relationship between damping resistors and electrical characteristics

			R = 0Ω	R = $100 \sim 150\Omega$
HD63B09E		Ta = -20~0°C	20 ns	10 ns
(2MHz)	tDHW	Ta = 0∼75°C	30 ns	15 ns
HD63C09E	^t DDW		70 ns	80 ns
(3MHz)	t _{DHW}	Ta = −20~0°C	20 ns	10 ns
	40HW	Ta = 0~75°C	30 ns	15 ns



Test condition

V_{CC} = 5.5V

Ta = -20° C
data bus load capacitance
= 130pF





Figure 21 An example of the dependency of the noise voltage on damping resistors

HD63B09E, HD63C09E

2. The Noise at Address Bus Outputs Changing ("High" → "Low")

Problem: The noise over 0.8V may appear on BUSY, LIC,

AVMA outputs when address bus outputs change (worst case; \$FFFF->\$0000) as shown in Figure 22.



Noise peak (worst case); about 1.5V

Test condition Ta = −20°C

V_{CC} = 5.5V

VCC = 0.5V Number of address bus lines switching from "High" to "Low" = 16 (\$FFFF→\$0000) address bus load capacitance = 90pF Period of the noise occurrence (reference data)

 $t = 25 \sim 65 \text{ns} (Ta = -20^{\circ} \text{C})$ $t = 30 \sim 74 \text{ns} (Ta = 25^{\circ} \text{C})$

t = 34~83ns (Ta = 75°C)

Figure 22 Noise at address bus output changing

Countermeasure: To prevent the noise on BUSY, LIC, AVMA outputs from appearing, this signals must be latched at the negative edge of E or Q clock as

shown in Figure 23. An example of countermeasure circuit is shown in Figure 24.




Figure 23 An example of countermeasure of the noise




Figure 24 An example of countermeasure circuit

HD6802

MPU (Microprocessor with Clock and RAM)


The HD6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present HD6800 plus an internal clock oscillator and driver on the same chip. In addition, the HD6802 has 128 bytes of RAM on the chip located at hex addresses 0000 to 007F. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power mode by utilizing $V_{\rm CC}$ standby, thus facilitating memory retention during a power-down situation.


The HD6802 is completely software compatible with the HD6800 as well as the entire HMCS6800 family of parts. Hence, the HD6802 is expandable to 65k words.

FEATURES


- On-Chip Clock Circuit
- 128 × 8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the HD6800
- Expandable to 65k words
- Standard TTL-Compatible Inputs and Outputs
- 8 Bit Word Size
- 16 Bit Memory Addressing
- Interrupt Capability
- Compatible with MC6802

BLOCK DIAGRAM





■ PIN ARRANGEMENT



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{CC} * V _{CC} Standby*	-0.3 ∼ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	T _{opr}	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

RECOMMENDED OPERATING CONDITIONS

Item	Symbol		min	typ	max	Unit
Supply Voltage	Vcc	V _{CC} * V _{CC} Standby*		5.0	5.25	V
		VIL*		-	0.8	V
Input Voltage	V _{IH} *	Except RES	2,0	-	Vcc	V
	VIH	RES		_	Vcc	V
Operation Temperature	T _{opr}		-20	25	75	°C

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{CC} Standby=5.0V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ**	max	Unit
Annua Whink W Malana	Except RES	.,		2.0	_	Vcc	v
Input "High" Voltage	RES	V _{IH}		4.25	-	Vcc) V
Annual Manual Malana	Except RES	***		-0.3	_	0.8	V
Input "Low" Voltage	RES	VIL		-0.3	_	0.8) V
	D₀~D₁, E	V _{OH}	I _{OH} = -205μA	2.4	-	_	v
Output "High" Voltage	A ₀ ~A ₁₅ , R/W, VMA		I _{OH} = -145μA	2.4	-	-	
	BA		I _{OH} = -100μA	2.4	-	-	
Output "Low" Voltage		VoL	I _{OL} = 1.6mA	_	-	0.4	V
Three State (Off State) Input Current	D ₀ ~D ₇	ITSI	V _{in} = 0.4~2.4V	-10	-	10	μА
Input Leakage Current	Except Do~D7 ****	lin	V _{in} = 0~5.25V	-2.5	-	2.5	μА
Power Dissipation		P _D *		_	0.6	1.2	W
1	D ₀ ~D ₇		V ₁₀ =0V, T ₄ =25°C,	_	10	12.5	
Input Capacitance	Except D ₀ ~D ₇	C _{in}	f=1.0MHz	_	6.5	10	pF
Output Capacitance	A ₀ ∼A ₁₅ , R/W, BA, VMA, E	Cout	V _{in} =0V, T _a =25°C, f=1.0MHz	_	_	12	ρF

^{*} In power-down mode, maximum power dissipation is less than 42mW.

** T_a=25° C, V_{CC} =5V

*** As RES input has histeresis character, applied voltage up to 2.4V is regarded as "Low" level when it goes up from 0V.

^{****} Does not include EXTAL and XTAL, which are crystal inputs.

• AC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{CC} Standby=5.0V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

1. CLOCK TIMING CHARACTERISTICS

İtem		Symbol	Test Condition	min	typ	max	Unit
Frequency of Operation	Input Clock ÷ 4	f		0.1 – 1.0 –	1.0	MHz	
	Crystal Frequency	f _{XTAL}			-	4.0	IVITZ
Cycle Time		t _{cyc}	Fig. 2, Fig. 3	1.0	_	10	μs
	"High" Level	$PW_{\phi H}$	at 2.4V (Fig. 2, Fig. 3)	450		4500	-
Clock Pulse Width	"Low" Level	PWøL	at 0.4V (Fig. 2, Fig. 3)	450	_		ns
Clock Fall Time		4	0.4V ~ 2.4V(Fig.2,Fig.3)	_	_	25	ns

2. READ/WRITE TIMING

ltem	Symbol	Test Condition	min	typ*	max	Unit
Address Delay	t _{AD}	Fig. 2, Fig. 3, Fig. 6	-	_	270	ns
Peripheral Read Access Time	t _{ecc}	Fig. 2	530	_	_	ns
Data Setup Time (Read)	t _{DSR}	Fig. 2	100	_	_	ns
Input Data Hold Time	t _H	Fig. 2	10	-	_	ns
Output Data Hold Time	t _H	Fig. 3	20	_	-	ns
Address Hold Time (Address, R/W, VMA)	t _{AH}	Fig. 2, Fig. 3	10	_	_	ns
Data Delay Time (Write)	t _{DDW}	Fig. 3	_	_	225	ns
Bus Available Delay	t _{BA}	Fig. 4, Fig. 5, Fig. 7, Fig. 8			250	ns
Processor Controls Processor Control Setup Time	t _{PCS}	Fig. 4∼Fig. 7, Fig. 12	200	_	_	ns
Processor Control Rise and Fall Time (Measured at 0.8V and 2.0V)	t _{PCr}	Fig. 4~Fig. 7, Fig. 12, Fig. 13, Fig. 16	_	-	100	ns

^{*}Ta = 25°C, V_{CC} = 5V

3. POWER DOWN SEQUENCE TIMING, POWER UP RESET TIMING AND MEMORY READY TIMING

ltem	Symbol	Test Condition	min	typ	max	Unit
RAM Enable Reset Time (1)	t _{RE1}	Fig. 13	150	_	-	ns
RAM Enable Reset Time (2)	t _{RE2}	Fig. 13	E-3 cycles	_	-	
Reset Release Time	tLRES	Fig. 12	20*	_	T -	ms
RAM Enable Reset Time (3)	t _{RE3}	Fig. 12	0	_	-	ns
Memory Ready Setup Time	t _{SMR}	Fig. 16	300	_	T -	ns
Memory Ready Hold Time	t _{HMR}	Fig. 16	0	_	200	ns

^{*}t_{RES} = 20 msec min. for S type, 50 msec min. for R type.




Figure 1 Bus Timing Test Load




Figure 2 Read Data from Memory or Peripherals




Figure 3 Write Data in Memory or Peripherals




Figure 4 Timing of HALT and BA




Figure 5 Timing of HALT and BA




Figure 6 RES and MPU Restart Sequence




Figure 7 IRQ and NMI Interrupt Timing




Figure 8 WAI Instruction and BA Timing

■ MPU REGISTERS

A general block diagram of the HD6802 is shown in Fig. 9. As shown, the number and configuration of the registers are the same as for the HD6800. The 128×8 bit RAM has been added to the basic MPU. The first 32 bytes may be operated in a low power mode via a V_{CC} standby. These 32 bytes can be retained during power-up and power-down conditions via the RE signal.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Fig. 10).

Program Counter (PC)

The program counter is a two byte (16-bit) register that points to the current program address.

Stack Pointer (SP)

The stack pointer is a two byte (16-bit) register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access Read/Write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

Index Register (IX)

The index register is a two byte register that is used to store data or a sixteen bit memory address for the Indexed mode of memory addressing.

Accumulators (ACCA, ACCB)

The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit(ALU).

Condition Code Register (CCR)

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative(N), Zero(Z), Overflow(V), Carry from bit7(C), and half carry from bit3(H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit(I). The used bits of the Condition Code Register (B6 and B7) are ones.

Fig. 11 shows the order of saving the microprocessor status within the stack.




Figure 9 Expanded Block Diagram




Figure 10 Programming Model of The Microprocessing Unit




Figure 11 Saving The Status of The Microprocessor in The Stack



■ HD6802 MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals for the HD6802 are similar to those of the HD6800 except that TSC, DBE, ϕ_1 , ϕ_2 input, and two unused pins have been eliminated, and the following signal and timing lines have been added.

RAM Enable (RE)

Crystal Connections EXTAL and XTAL

Memory Ready(MR)

V_{CC} Standby

Enable ϕ_2 Output(E)

The following is a summary of the HD6802 MPU signals:

• Address Bus ($A_0 \sim A_{15}$)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90pF.

● Data Bus (D₀ ~ D₇)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130pF.

Data Bus will be in the output mode when the internal RAM is accessed. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

• HALT

When this input is in the "Low" state, all activity in the machine will be halted: This input is level sensitive.

In the halt mode, the machine will stop at the end of an instruction. Bus Available will be at a "High" state. Valid Memory Address will be at a "Low" state. The address bus will display the address of the next instruction.

To insure single instruction operation, transition of the HALT line must not occur during the last 250ns of E and the HALT line must go "High" for one Clock cycle.

HALT should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

■ Read/Write (R/W)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or Write ("Low") state. The normal standby state of this signal is Read ("High"). When the processor is halted, it will be in the logical one state ("High").

This output is capable of driving one standard TTL load and 90pF.

Valid Memory Address (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90pF may be directly driven by this active high signal.

Bus Available (BA)

The Bus Available signal will normally be in the "Low" state. When activated, it will go to the "High" state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the "Low" state or the processor is in the wait state as a result of the execution of a WAI instruction. At such time, all three-state output drivers will go to their off state and other

outputs to their normally inactive level.

The processor is removed from the wait state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30pF.

Interrupt Request (IRQ)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait, until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the "High" state for interrupts to be serviced. Interrupts will be latched internally while HALT is "Low".

A $3k\Omega$ external register to V_{CC} should be used for wire-OR and optimum control of interrupts.

• Reset (RES)


This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is "Low", the MPU is inactive and the information in the registers will be lost. If a "High" level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced "High". For the restart, the last two(FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by \overline{IRQ} . Power-up and reset timing and power-down sequences are shown in Fig. 12 and Fig. 13 respectively.

Non-Maskable Interrupt (NMI)

A low-going edge on this input requests that a non-mask-interrupt sequence be generated within the processor. As with the IRQ signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt routine in memory. A $3k\Omega$ external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts.

Inputs IRQ and NMI are hardware interrupt lines that are sampled when E is "High" and will start the interrupt routine on a "Low" E following the completion of an instruction. IRQ and NMI should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. Fig. 14 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.



(NOTE) If option 1 is chosen, $\overline{\text{RES}}$ and RE pins can be tied together.

Figure 12 Power-up and Reset Timing




Figure 14 MPU Flow Chart

Table 1 Memory Map for Interrupt Vectors

Ved	ctor		
MS	LS	Description	
FFFE	FFFF	Restart	(RES)
FFFC	FFFD	Non-Maskable Interrupt	(NMI)
FFFA	FFFB	Software Interrupt	(SWI)
FFF8	FFF9	Interrupt Request	(TRQ)

RAM Enable (RE)

A TTL-compatible RAM enable input controls the on-chip RAM of the HD6802. When placed in the "High" state, the on-chip memory is enabled to respond to the MPU controls. In the "Low" state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM enable must be "Low" three cycles before V_{CC} goes below 4.75V during power-down.

RE should be tied to the correct "High" or "Low" state if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

EXTAL and XTAL


The HD6802 has an internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (AT cut). A divide-by-four circuit has been added to the HD6802 so that a 4MHz crystal may be used in lieu of a 1MHz crystal for a more cost-effective system. Pin39 of the HD6802 may be driven externally by a TTL input signal if a separate clock is required. Pin38 is to be left open in this mode.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the HD6802.

If an external clock is used, it may not be halted for more than $4.5\mu s$. The HD6802 is a dynamic part except for the internal RAM, and requires the external clock to retain information.

Conditions for Crystal (4 MHz)

- AT Cut Parallel resonant
- C₀ = 7 pF max.
- $R_1 = 80\Omega$ max.



Crystal Equivalent Circuit

Recommended Oscillator (4MHz)




Figure 15 Crystal Oscillator

When using the crystal, see the note for Board Design of the Oscillation Circuit in HD6802.

Memory Ready (MR)

MR is a TTL compatible input control signal which allows stretching of E. When MR is "High", E will be in normal operation. When MR is "Low", E may be stretched integral multiples of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Fig. 16.

MR should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. A maximum stretch is 4.5 \(\mu\)s.




Figure 16 Memory Ready Control Function

• Enable (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single phase, TTL compatible clock. This clock may be conditioned by a Memory Ready Signal. This is equivalent to ϕ_2 on the HD6800.

V_{CC} Standby

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus retention of data in this portion of the RAM on a power up, power-down, or standby condition is guaranteed at the range of 4.0 V to 5.25 V.

Maximum current drain at 5.25V is 8mA.


MPU INSTRUCTION SET

The HD6802 has a set of 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions.

This instruction set is the same as that for the 6800MPU(HD6800 etc.) and is not explained again in this data sheet.

■ NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT IN HD6802

In designing the board, the following notes should be taken when the crystal oscillator is used.




Crystal oscillator and load capacity C_L must be placed near the LSI as much as possible.

Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.

Pin 38 signal line should be wired apart from pin 37 signal line as much as possible. Don't wire them in parallel, or normal oscillation may be disturbed when E signal is feedbacked to XTAL.

The following design must be avoided.



A signal line or a power source line must not cross or go near the oscillation circuit line as shown in the left figure to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over $10M\Omega$.

Figure 17 Note for Board Design of the Oscillation Circuit




Figure 18 Example of Board Design Using the Crystal Oscillator

■ NOTE FOR THE RELATION BETWEEN WAI INSTRUCTION AND HALT OPERATION OF HD6802

When \overline{HALT} input signal is asserted to "Low" level, the MPU will be halted after the execution of the current instruction except WAI instruction.

The "Halt" signal is not accepted after the fetch cycle of the WAI instruction (See ① in Fig. 19). In the case of the "WAI" instruction, the MPU enters the "WAIT" cycle after stacking the internal registers and

outputs the "High" level on the BA line.

When an interrupt request signal is input to the MPU, the MPU accepts the interrupt regardless the "Halt" signal and releases the "WAIT" state and outputs the interrupt's vector address. If the "Halt" signal is "Low" level, the MPU halts after the fetch of new PC contents. The sequense is shown below.





Figure 19 HD6802 WAIT CYCLE & HALT Request

MPU (Microprocessor with Clock and RAM)

HD6802W is the enhanced version of HD6802 which contains MPU, clock and 256 bytes RAM. Internal RAM has been extended from 128 to 256 bytes to increase the capacity of system read/write memory for handling temporary data and manipulating the stack.


The internal RAM is located at hex addresses 0000 to 00FF. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power mode by utilizing $V_{\rm CC}$ standby, thus facilitating memory retention during a power-down situation.

The HD6802W is completely software compatible with the HD6800 as well as the entire HMCS6800 family of parts. Hence, the HD6802W is expandable to 65k words.




- FEATURES
- On-Chip Clock Circuit
- 256 × 8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the HD6800, HD6802
- Expandable to 65k words
- Standard TTL-Compatible Inputs and Outputs
- 8 Bit Word Size
- 16 Bit Memory Addressing
- Interrupt Capability

BLOCK DIAGRAM



■ PIN ARRANGEMENT



(Top View)

A expanded block diagram of the HD6802W is shown in Fig. 1. As shown, the number and configuration of the registers are

the same as the HD6802 except that the internal RAM has been extended to 256 bytes.




Figure 1 Expanded Block Diagram

Address Map of RAM is shown is Fig. 2.

The HD6802W has 256 bytes of RAM on the chip located at hex addresses 0000 to 00FF. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power

mode by utilizing V_{CC} standby and setting RAM Enable Signal "Low" level, thus facilitating memory retention during a power-down situation.




Figure 2 Address Map of HD6802W

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{CC} * V _{CC} Standby*	-0.3 ~ +7.0	٧
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	T _{opr}	-20 ~ +75	°C
Storage Temperature	T _{stg}	-55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

RECOMMENDED OPERATING CONDITIONS

Item	Symbol		min	typ	max	Unit	
Supply Voltage	V _{cc} *		4.75	5.0	5.25	>	
	V _{CC} St	andby *	4.0	5.0	5.25		
	V _{1L} *		-0.3	_	0.8	V	
Input Voltage		Except RES	2.0	T -	V _{cc}		
	V _{IH} *	RES	V _{CC} -0.75	_	Vcc	¬ v	
Operation Temperature	1	opr	-20	25	75	°c	

^{*} With respect to VSS (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{CC} Standby=5.0V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ*	max	Unit
1	Except RES	.,		2.0	-	Vcc	v
Input "High" Voltage	RES	ViH		V _{CC} -0.75	_	Vcc	\ \ \
1 11 11 N - 1	Except RES	**		-0.3	_	0.8	v
Input "Low" Voltage	RES	VIL		-0.3	_	0.8	\ \
	Do~D7, E	V _{OH}	I _{OH} = -205μA	2.4	_	-	v
Output "High" Voltage	A ₀ ~A ₁₅ , R/W, VMA		l _{OH} = -145μA	2.4	_	_	
	BA		l _{OH} = -100μA	2.4	_	_	
Output "Low" Voltage		VoL	I _{OL} = 1.6mA	_	_	0.4	٧
Three State (Off State) Input Current	D ₀ ~D ₇	I _{TSI}	V _{in} = 0.4~2.4V	-10	_	10	μΑ
Input Leakage Current	Except D ₀ ~D ₇	lin ***	V _{in} = 0~5.25V	-2.5	_	2.5	μΑ
Power Dissipation		P _D ****		_	0.7	1.2	W
L O	D ₀ ~D ₇	•	V _{in} =0V, T _a =25°C,	_	10	12.5	
Input Capacitance	Except D ₀ ~D ₇	C _{in}	f=1.0MHz	_	6.5	10	рF
Output Capacitance	A ₀ ~A ₁₅ , R/W, BA, VMA	Cout	V _{in} =0V, T _a =25°C, f=1.0MHz	_	_	12	pF

[•] Ta=25° C, V_{CC}=5V •• As RES input has histeresis character, applied voltage up to 2.4V is regarded as "Low" level when it goes up from 0V.

^{***} Does not include EXTAL and XTAL, which are crystal inputs. **** In power-down mode, maximum power dissipation is less than 42mW.

HD6802W

● AC CHARACTERISTICS (V_{CC}=5.0V±5%, V_{CC} Standby=5.0V±5%, V_{SS}=0V, Ta=-20~+75°C, unless otherwise noted.)

1. CLOCK TIMING CHARACTERISTICS

Item		Symbol	Test Condition	min	typ	max	Unit
Frequency of Operation	Input Clock ÷ 4	f		0.1 -		1.0	MHz
	Crystal Frequency	f _{XTAL}		1.0	-	4.0	IVITIZ
Cycle Time		t _{cyc}	Fig. 4, Fig. 5	1.0	_	10	μs
	"High" Level	$PW_{\phi H}$	at 2.4V (Fig. 4, Fig. 5)	450		4500	ns
Clock Pulse Width	"Low" Level	$PW_{\phi L}$	at 0.4V (Fig. 4, Fig. 5)	450	_		
Clock Fall Time		tø	0.4V ~ 2.4V(Fig.4,Fig.5)		_	25	ns

2. READ/WRITE TIMING

ltem	Symbol	Test Condition	min	typ*	max	Unit
Address Delay	t _{AD}	Fig. 4, Fig. 5, Fig. 8	-	_	270	ns
Peripheral Read Access Time	tacc	Fig. 4	530		-	ns
Data Setup Time (Read)	tosa	Fig. 4	100	_	_	ns
Input Data Hold Time	t _H	Fig. 4	10	_	_	ns
Output Data Hold Time	t _H	Fig. 5	20	-	_	ns
Address Hold Time (Address, R/W, VMA)	t _{AH}	Fig. 4, Fig. 5	10		_	ns
Data Delay Time (Write)	topw	Fig. 5	_	-	225	ns
Bus Available Delay	t _{BA}	Fig. 6, Fig. 7, Fig. 9, Fig. 10	_	_	250	ns
Processor Controls Processor Control Setup Time	t _{PCS}	Fig. 6 ∼ Fig. 9, Fig. 11	200		_	ns
Processor Control Rise and Fall Time (Measured at 0.8V and 2.0V)		Fig. 6 ~ Fig. 9, Fig. 11, Fig. 12, Fig. 14	-	_	100	ns

^{*} Ta = 25°C, V_{CC} = 5V

3. POWER DOWN SEQUENCE TIMING, POWER UP RESET TIMING AND MEMORY READY TIMING

ltem	Symbol	Test Condition	min	typ	max	Unit
RAM Enable Reset Time (1)	t _{RE1}	Fig. 12	150	_	-	ns
RAM Enable Reset Time (2)	t _{RE2}	Fig. 12	E-3 cycles			
Reset Release Time	tLRES	Fig. 11	20	_	—	ms
RAM Enable Reset Time (3)	tRE3	Fig. 11	0	-	_	ns
Memory Ready Setup Time	tsmr	Fig. 14	300		_	ns
Memory Ready Hold Time	t _{HMR}	Fig. 14	0	_	200	ns




Figure 3 Bus Timing Test Load




Figure 4 Read Data from Memory or Peripherals




Figure 5 Write Data in Memory or Peripherals




Figure 6 Timing of HALT and BA




Figure 7 Timing of HALT and BA





Figure 8 RES and MPU Restart Sequence



The last execution cycle of WAIT Cycle

WAIT Cycle

2.4V

ВА

Figure 10 WAI Instruction and BA Timing

■ HD6802W MPU SIGNAL DESCRIPTION

Address Bus (A₀ ~ A₁₅)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90pF.

• Data Bus ($D_0 \sim D_7$)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130pF.

Data Bus will be in the output mode when the internal RAM is accessed. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$00FF. External RAM at \$0000 to \$00FF must be disabled when internal RAM is accessed.

• HALT

When this input is in the "Low" state, all activity in the machine will be halted: This input is level sensitive.

In the halt mode, the machine will stop at the end of an instruction. Bus Available will be at a "High" state. Valid Memory Address will be at a "Low" state. The address bus will display the address of the next instruction.

 $\overline{\mbox{HALT}}$ line must not occur during the last t_{PCS} of E and the $\overline{\mbox{HALT}}$ line must go "High" for one Clock cycle.

HALT should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

● Read/Write (R/W)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or Write ("Low") state. The normal standby state of this signal is Read ("High"). When the processor is halted, it will be in the logical one state ("High").

This output is capable of driving one standard TTL load and 90pF.

Valid Memory Address (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90pF may be directly driven by this active high signal.

Bus Available (BA)

The Bus Available signal will normally be in the "Low" state. When activated, it will go to the "High" state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the "Low" state or the processor is in the wait state as a result of the execution of a WAI instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level.

The processor is removed from the wait state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30pF.

Interrupt Request (IRQ)

This level sensitive input requests that an interrupt sequence

be generated within the machine. The processor will wait, until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the "High" state for interrupts to be serviced. Interrupts will be latched internally while HALT is "Low".

A $3k\Omega$ external register to V_{CC} should be used for wire-OR and optimum control of interrupts.

• Reset (RES)

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is "Low", the MPU is inactive and the information in the registers will be lost. If a "High" level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced "High". For the restart, the last two(FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by TRQ. Power-up and reset timing and power-down sequences are shown in Fig. 11 and Fig. 12 respectively.

Non-Maskable Interrupt (NMI)

A low-going edge on this input requests that a non-mask-interrupt sequence be generated within the processor. As with the IRO signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt routine in memory. A $3k\Omega$ external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts.

Inputs IRQ and NMI are hardware interrupt lines that are sampled when E is "High" and will start the interrupt routine on a "Low" E following the completion of an instruction. IRQ and NMI should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. Fig. 13 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.




Figure 11 Power-up and Reset Timing




Figure 13 MPU Flow Chart

Table 1 Memory Map for Interrupt Vectors

Vec	ctor	Description	
MS	LS	Description	
FFFE	FFFF	Restart	(RES)
FFFC	FFFD	Non-Maskable Interrupt	(NMI)
FFFA	FFFB	Software Interrupt	(SWI)
FFF8	FFF9	Interrupt Request	(ĪRQ)

● RAM Enable (RE)

A TTL-compatible RAM enable input controls the on-chip RAM of the HD6802W. When placed in the "High" state, the on-chip memory is enabled to respond to the MPU controls. In the "Low" state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM enable must be "Low" three cycles before V_{CC} goes below 4.75V during power-down.

RE should be tied to the correct "High" or "Low" state if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

EXTAL and XTAL


The HD6802W has an internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (AT cut). A divide-by-four circuit has been added to the HD6802W so that a 4MHz crystal may be used in lieu of a 1MHz crystal for a more cost-effective system. Pin39 of the HD6802W may be driven externally by a TTL input signal if a separate clock is required. Pin38 is to be left open in this mode.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the HD6802W.


If an external clock is used, it may not be halted for more than 4.5 \(\mu \). The HD6802W is a dynamic part except for the internal RAM, and requires the external clock to retain information.

Conditions for Crystal (4 MHz)

- AT Cut Parallel resonant
- C₀ = 7 pF max.
- $R_1 = 80\Omega \text{ max}$.



Recommended Oscillator (4MHz)



When using the crystal, see the note for Board Design of the Oscillation Circuit in HD6802W.

Memory Ready (MR)

MR is a TTL compatible input control signal which allows stretching of E. When MR is "High", E will be in normal operation. When MR is "Low", E may be stretched integral multiples of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Fig. 14.

MR should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. A maximum stretch is 4.5μ s.




Figure 14 Memory Ready Control Function

● Enable (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single phase, TTL compatible clock. This clock may be conditioned by a Memory Ready Signal. This is equivalent to ϕ_2 on the HD6800.

● V_{CC} Standby

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed at the range of 4.0 V to 5.25 V.

Maximum current drain at 5,25V is 8mA.


MPU INSTRUCTION SET

The HD6802W has a set of 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions.

This instruction set is the same as that for the 6800MPU (HD6800 etc.) and is not explained again in this data sheet.

■ NOTE FOR BOARD DESIGN OF THE OSCILLATION **CIRCUIT IN HD6802W**

In designing the board, the following notes should be taken when the crystal oscillator is used.




Crystal oscillator and load capacity C_L must be placed near the LSI as much as possible.

Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.

Pin 38 signal line should be wired apart from pin 37 signal line as much as possible. Don't wire them in parallel, or normal oscillation may be disturbed when E signal is feedbacked to XTAL.

The following design must be avoided.



A signal line or a power source line must not cross or go near the oscillation circuit line as shown in the left figure to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over $10M\Omega$.

Figure 15 Note for Board Design of the Oscillation Circuit




Figure 16 Example of Board Design Using the Crystal Oscillator

■ NOTE FOR THE RELATION BETWEEN WAI INSTRUCTION AND HALT OPERATION OF HD6802W

When HALT input signal is asserted to "Low" level, the MPU will be halted after the execution of the current instruction except WAI instruction.

The "Halt" signal is not accepted after the fetch cycle of the WAI instruction (See ① in Fig. 17). In the case of the "WAI" instruction, the MPU enters the "WAIT" cycle after stacking the internal registers and

outputs the "High" level on the BA line.

When an interrupt request signal is input to the MPU, the MPU accepts the interrupt regardless the "Halt" signal and releases the "WAIT" state and outputs the interrupt's vector address. If the "Halt" signal is "Low" level, the MPU halts after the fetch of new PC contents. The sequense is shown below.




Figure 17 HD6802W WAIT CYCLE & HALT Request

HD6803, HD6803-1


MPU (Micro Processing Unit)

The HD6803 MPU is an 8-bit micro processing unit which is compatible with the HMCS6800 family of parts. The HD6803 MPU is object code compatible with the HD6800 with improved execution times of key instructions plus several new 16-bit and 8-bit instruction including an 8 × 8 unsigned multiply with 16-bit result. The HD6803 MPU can be expanded to 65k bytes. The HD6803 MPU is TTL compatible and requires one +0.5 volt power supply. The HD6803 MPU has 128 bytes of RAM, Serial Communications Interface (S.C.I.), and parallel I/O as well as a three function 16-bit timer. Features and Block Diagram of the HD6803 include the following:

FEATURES


- Expanded HMCS6800 Instruction Set
- 8 x 8 Multiply
- On-Chip Serial Communications Interface (S.C.I.)
- Object Code Compatible with The HD6800 MPU
- 16-Bit Timer
- Expandable to 65k Bytes
- Multiplexed Address and Data
- 128 Bytes of RAM (64 Bytes Retainable On Power Down)
- 13 Parallel I/O Lines
- Internal Clock/Divided-By-Four
- TTL Compatible Inputs and Outputs
- Interrupt Capability
- Compatible with MC6803 and MC6803-1

BLOCK DIAGRAM



HD6803P HD6803P-1

PIN ARRANGEMENT



(Top View)

■ TYPE OF PRODUCTS

Type No.	Bus Timing
HD6803	1.0MHz
HD6803-1	1.25MHz

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ∼ +7.0	٧
Operating Temperature	Topr	0 ~+70	°C
Storage Temperature	Teto	- 55 ∼ +150	°c

With respect to VSS (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.0V±5%, V_{SS} = 0V, Ta = 0 \sim +70 $^{\circ}$ C, unless otherwise noted.)

lte	m	Symbol	Test Condition	min	typ	max	Unit	
lanus "High" Valence	RES	.,		4.0	-	V _{cc}	V	
Input "High" Voltage	Other Inputs*	VIH		2.0	_	V _{cc}	٧	
Input "Low" Voltage	All Inputs*	VIL		-0.3	_	0.8	٧	
Input Load Current	EXTAL	I _{in}	V _{in} = 0 ~ V _{CC}	-	_	0.8	mA	
Input Leakage Current	NMI, IRQ ₁ , RES	1,0	$V_{in} = 0 \sim 5.25V$			2.5	μΑ	
Three State (Offset)	$P_{10} \sim P_{17}$, $D_0/A_0 \sim D_7/A_7$.,	_	_	10		
Leakage Current	$P_{20} \sim P_{24}$	I _{TSI}	$V_{in} = 0.5 \sim 2.4 V$	-	_	100	μΑ	
	$D_0/A_0 \sim D_7/A_7$		I _{LOAD} = -205 μA	2.4	_	-		
Output "High" Voltage	$A_8 \sim A_{15}$, E, R/ \overline{W} , AS	V _{OH}	I _{LOAD} = -145 μA	2.4	_	-	V	
	Other Outputs		I _{LOAD} = -100 μA	2.4	_	-]	
Output "Low" Voltage	All Outputs	VoL	I _{LOAD} = 1.6 mA	- 1	_	0.5	٧	
Darlington Drive Current	$P_{10} \sim P_{17}$	-l _{oh}	V _{out} = 1.5V	1.0	_	10.0	mA	
Power Dissipation		PD		-	_	1200	mW	
Input Capacitance	$D_0/A_0 \sim D_7/A_7$		V _{in} = 0V, Ta = 25°C,	-	-	12.5		
imput Capacitance	Other Inputs	C _{in}	f = 1.0 MHz	_	_	10.0	ρF	
V _{CC} Standby	Powerdown	V _{SBB}		4.0	_	5.25	٧	
	Operating	V _{SB}		4.75	_	5.25	•	
Standby Current	Powerdown	ISBB	V _{SBB} = 4.0V	-	_	8.0	mA	

^{*}Except Mode Programming Levels.

HD6803, HD6803-1

• AC CHARACTERISTICS BUS TIMING (V_{CC} = $5.0V \pm 5\%$, V_{SS} = 0V, Ta = $0 \sim +70^{\circ}$ C, unless otherwise noted.)

ltem		Symbol	Test Condi-	ı	HD6803			HD6803-1		
		Symbol	tion	min	typ	max	min	typ	max	Unit
Cycle Time		t _{cyc}	t _{cvc}		_	10	0.8	_	10	μs
Address Strobe Puls	e Width "High" *	PWASH		200	_	_	150	_	_	ns
Address Strobe Rise	Time	tASr]	5	_	50	5	_	50	ns
Address Strobe Fall	Time	tasf	1	5	_	50	5	-	50	ns
Address Strobe Dela	y Time *	t _{ASD}	1	60	_	- 1	30	_	_	ns
Enable Rise Time		ter		5	_	50	5	_	50	ns
Enable Fall Time		t _{Ef}		5	_	50	5	_	50	ns
Enable Pulse Width "High" Time *		PWEH	1	450	_	_	340	_	-	ns
Enable Pulse Width "Low" Time *		PWEL	Fig. 1	450	_	-	350	_	_	ns
Address Strobe to Enable Delay Time *		t _{ASED}		60	_	_	30	_	-	ns
Address Delay Time	Address Delay Time			-	_	260	_	-	260	ns
Address Delay Time	for Latch *	tADL		_	_	270	-	_	260	ns
Data Set-up Write T	ime	t _{DSW}		225	_	_	115	_	_	ns
Data Set-up Read T	ime	tosa		80	-	_	70	_	-	ns
Data Hold Time	Read	t _{HR}]	10	_	_	10	-	_	ns
Data Hold Tille	Write	t _{HW}]	20	_	-	20	_	-	113
Address Set-up Time for Latch *		tASL		60	_	-	50	_	_	ns
Address Hold Time for Latch		t _{AHL}		20	_	-	20	-	_	ns
Address Hold Time		t _{AH}		20	-	_	20	-	-	ns
Peripheral Read Access Time (Multiplexed Bus)*		(tACCM)		-	_	(600)	_	_	(420)	ns
Oscillator stabilizati	on Time	tac	Fig. 8	100	-	-	100	_		ms
Processor Control S	et-up Time	t _{PCS}	Fig. 7,8	200	_	-	200	-	-	ns

^{*}These timings change in approximate proportion to t_{CVC}. The figures in this characteristics represent those when t_{CVC} is minimum (= in the highest speed operation).

PERIPHERAL PORT TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	Port 1, 2	t _{PDSU}	Fig. 2	200	_	_	ns
Peripheral Data Hold Time	Port 1, 2	tpDH	Fig. 2	200	_	_	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Port 1, 2*	t _{PWD}	Fig. 3	_	_	400	ns

^{*} Except P21

TIMER, SCI TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Timer Input Pulse Width	t _{PWT}		2t _{cyc} +200	_	-	ns
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 4	_		600	ns
SCI Input Clock Cycle	t _{Scyc}		1		†	t _{cyc}
SCI Input Clock Pulse Width	t _{PWSCK}		0.4	_	0.6	tscyc

MODE PROGRAMMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

İtem		Symbol	Test Condition	min	typ	max	Unit
Mode Programming Input "Low" Voltage Mode Programming Input "High" Voltage		VMPL		-	_	1.7	V
		V _{MPH}	Fig. 5	4.0	T -	_	V
RES "Low" Pulse Width		PWRSTL		3.0	-	-	tcyc
Mode Programming Set-up Time		† _{MPS}		2.0	_	_	t _{cyc}
Mode Programming Hold Time	RES Rise Time ≥ 1µs	t _{MPH}	1	0	_	-	-
	RES Rise Time < 1μs			100	-	_	ns




Figure 1 Expanded Multiplexed Bus Timing




Figure 2 Data Set-up and Hold Times (MPU Read)




Figure 3 Port Data Delay Timing (MPU Write)




Figure 4 Timer Output Timing




Figure 5 Mode Programming Timing





Figure 6 Bus Timing Test Load






Figure 8 Reset Timing

SIGNAL DESCRIPTIONS

Vcc and Vss

These two pins are used to supply power and ground to the chip. The voltage supplied will be +5 volts ±5%.

XTAL and EXTAL

These connections are for a parallel resonant fundamental crystal, AT cut. Devide-by-4 circuitry is included with the internal clock, so a 4 MHz crystal may be used to run the system at 1 MHz. The devide-by-4 circuitry allows for use of the inexpensive 3.58 MHz Color TV crystal for non-time critical applications. Two 22pF capacitors are needed from the two crystal pins to ground to insure reliable operation. An example of the crystal interface is shown in Fig. 9. EXTAL may be driven by an external TTL compatible source with a 45% to 55% duty cycle. It will devided by 4 any frequency less than or equal to 5 MHz. XTAL must be grounded if an external clock is used.

Nominal Crystal Parameter




Figure 9 Crystal Interface

V_{CC} Standby

This pin will supply +5 volts ±5% to the standby RAM on the chip. The first 64 bytes of RAM will be maintained in the power down mode with 8 mA current max. The circuit of figure 13 can be utilized to assure that V_{CC} Standby does not go below V_{SBB} during power down.

To retain information in the RAM during power down the following procedure is necessary:

- 1) Write "0" into the RAM enable bit, RAME. RAME is bit 6 of the RAM Control Register at location \$0014. This disables the standby RAM, thereby protecting it at power
- 2) Keep V_{CC} Standby greater than V_{SBB}.




Figure 10 Battery Backup for V_{CC} Standby

This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial startup of the processor. On power up, the reset must be held "Low" for at least 100 ms. When reset during operation, RES must be held "Low" at least 3 clock cycles.

When a "High" level is detected, the CPU does the following;

- 1) All the higher order address lines will be forced "High".
- 2) I/O Port 2 bits, 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- 3) The last two (\$FFFE, \$FFFF) locations in memory will be used to load the program addressed by the program
- 4) The interrupt mask bit is set. Clear before the CPU can recognize maskable interrupts.

Enable (E)

This supplies the external clock for the rest of the system when the internal oscillator is used. It is a single phase, TTL compatible clock, and will be the divide-by-4 result of the crystal oscillator frequency. It will drive one TTL load and 90 pF capacitance.

Non-Maskable Interrupt (NMI)

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As with interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

In response to an NMI interrupt, the Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. At the end of the sequence, a 16-bit address will be loaded that points to a vectoring address located in memory locations SFFFC and SFFFD. An address loaded at these locations causes the CPU to branch to a non-maskable interrupt service routine in memory.

A 3.3 k Ω external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts.

Inputs IRQ1 and NMI are hardware interrupt lines that are sampled during E and will start the interrupt routine on the E following the completion of an instruction.

• Interrupt Request (IRQ;)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will complete the current instruction before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. Next the CPU will respond to the interrupt request by setting the interrupt mask bit "High" so that no further maskable interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations \$FFF8 and \$FFF9. An address loaded at these locations causes the CPU to branch to an interrupt routine in memory.

The IRO, requires a 3.3 k Ω external resistor to V_{CC} which should be used for wire-OR and optimum control of interrupts. Internal Interrupts will use an internal interrupt line (IRO₂). This interrupt will operate the same as IRQ1 except that it will use the vector address of \$FFF0 through \$FFF7. IRQ1 will have priority to IRQ2 if both occur at the same time. The Interrupt Mask Bit in the condition code register masks both interrupts (See Table 1).

Table 1 Interrupt Vector Location

Highest Priority

Vec	tor	Interrupt	
MSB	LSB	11110111011	
FFFE	FFFF	RES	
FFFC	FFFD	NMI	
FFFA	FFFB	Software Interrupt (SWI)	
FFF8	FFF9	ĪRQ ₁	
FFF6	FFF7	ICF (Input Capture)	
FFF4	FFF5	OCF (Output Compare)	
FFF2	FFF3	TOF (Timer Overflow)	
FFF0	FFF1	SCI (RDRF + ORFE + TDRE)	

Lowest Priority

Read/Write (R/W)

This TTL compatible output signals the peripherals and memory devices whether the CPU is in a Read ("High") or a Write ("Low") state. The normal standby state of this signal is Read ("High"). This output can drive one TTL load and 90pF capacitance.

Address Strobe (AS)

In the expanded multiplexed mode of operation, address strobe is output on this pin. This signal is used to latch the 8 LSB's of address which are multiplexed with data on Do/Ao to D_7/A_7 . An 8-bit latch is utilized in conjunction with Address Strobe, as shown in figure 11. So D_0/A_0 to D_7/A_7 can become data bus during the E pulse. The timing for this signal is shown in Figure 1 of Bus Timing. This signal is also used to disable the address from the multiplexed bus allowing a deselect time, tASD before the data is enabled to the bus.

PORTS

There are two I/O ports on the HD6803 MPU; one 8-bit port and one 5-bit port. Each port has an associated write only Data Direction Register which allows each I/O line to be programmed to act as an input or an output. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause that I/O line to be an input. There are two ports: Port 1, Port 2. Their addresses and the addresses of their Data Direction registers are given in Table 2.

* The only exception is bit 1 of Port 2, which can either be data input or Timer output

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001

I/O Port 1

This is an 8-bit port whose individual bits may be defined as inputs or outputs by the corresponding bit in its data direction register. The 8 output buffers have three-state capability, allowing them to enter a high impedance state when the peripheral data lines are used as inputs. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, these lines are TTL compatible and may also be used as a source of up to 1 mA at 1.5 V to directly drive a Darlington base. After reset, the I/O lines are configured as inputs.

I/O Port 2

This port has five lines that may be defined as inputs or outputs by its data direction register. The 5 output buffers have three-state capability, allowing them to enter a high impedance

Data/Address

Data/Address

Data/Address

Data/Address

state when used as an input. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, this port has no internal pullup resistors but will drive TTL inputs directly. For driving CMOS inputs, external pullup resistors are required. After reset, the I/O lines are configured as inputs. Three pins on Port 2 (pin 8, 9 and 10 of the chip) are requested to set following values (Table 3) during reset. The values of above three pins during reset are latched into the three MSBs (Bit 5, 6 and 7) of Port 2 which are read only.

Port 2 can be configured as I/O and provides access to the Serial Communications Interface and the Timer. Bit 1 is the only pin restricted to data input or Timer output.

Table 3 The Values of three pins

Pin Number	Value
8	L
9	н
10	L

[NOTES] L; Logical "0" H; Logical "1"

■ BUS

Data/Address Lines (D₀/A₀ ~ D₁/A₁)

Since the data bus is multiplexed with the lower order address bus in Data/Address, latches are required to latch those address bits. The 74LS373 Transparent Octal D-type latch can be used with the HD6803 to latch the least significant address byte. Figure 11 shows how to connect the latch to the HD6803. The output control to the 74LS373 may be connected to ground.

Address Lines (A₈ ∼ A₁₅)

Each line is TTL compatible and can drive one TTL load and 90 pF. After reset, these pins become output for upper order address lines (As to A15).

INTERRUPT FLOWCHART

The Interrupt flowchart is depicted in Figure 16 and is common to every interrupt excluding reset.

s· A_a∼A, Function Table

Output	Enable		Output
Control	G	D	a
L	Н	н	н
L	н	L	L
L	L	×	Q.
н	x	×	z

Data: D₀~D,

Figure 11 Latch Connection


MEMORY MAP

The MPU can provide up to 65k byte address space. A memory map is shown in Figure 12. The first 32 locations are reserved for the MPU's internal register area, as shown in Table 4 with exceptions as indicated.

Table 4 Internal Register Area

Table 4 Internal Register Area Register Address									
Register	Address								
Port 1 Data Direction Register**	00								
Port 2 Data Direction Register**	01								
Port 1 Data Register	02								
Port 2 Data Register	03								
Not Used	04*								
Not Used	05*								
Not Used	06*								
Not Used	07*								
Timer Control and Status Register	08								
Counter (High Byte)	09								
Counter (Low Byte)	0A								
Output Compare Register (High Byte)	ОВ								
Output Compare Register (Low Byte)	oc								
Input Capture Register (High Byte)	0D								
Input Capture Register (Low Byte)	0E								
Not Used	0F*								
Rate and Mode Control Register	10								
Transmit/Receive Control and Status Register	11								
Receive Data Register	12								
Transmit Data Register	13								
RAM Control Register	14								
Reserved	15-1F								

- External Address
- ** 1; Output, 0; Input



[NOTE]

Excludes the following addresses which may be used externally: \$04, \$05, \$06, \$07, and \$0F.

Figure 12 HD6803 Memory Map

PROGRAMMABLE TIMER

The HD6803 contains an on-chip 16-bit programmable timer which may be used to measure an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few microseconds to many seconds. The timer hardware consists of

- · an 8-bit control and status register,
- · a 16-bit free running counter,
- a 16-bit output compare register,
- · a 16-bit input capture register

A block diagram of the timer registers is shown in Figure 13.

• Free Running Counter (\$0009:\$000A)

The key element in the programmable timer is a 16-bit free running counter which is driven to increasing values by E (Enable). The counter value may be read by the CPU software at any time. The counter is cleared to zero by reset and may be considered a read-only register with one exception. Any CPU write to the counter's address (\$09) will always result in preset value of \$FFF8 being loaded into the counter regardless of the value involved in the write. This preset figure is intended for testing operation of the part, but may be of value in some applications.

• Output Compare Register (\$000B:\$000C)

The Output Compare Register is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of the free running counter. When a match is found, a flag is set (OCF) in the Timer Control and Status Register (TCSR) and the current value of the Output Level bit (OLVL) in the TCSR is clocked to the Output Level Register. Providing the Data Direction Register for Port 2, Bit 1 contains a "1" (Output), the output level register value will appear on the pin for Port 2 Bit 1. The values in the Output Compare Register and Output Level bit may then be changed to control the output level on the next compare value. The Output Compare Register is set to \$FFFF during reset. The Compare function is inhibited for one cycle following a write to the high byte of the Output Compare Register to insure a valid 16-bit value is in the register before a compare is made.

• Input Capture Register (\$000D:\$000E)

The Input Capture Register is a 16-bit read-only register used to store the current value of the free running counter when the proper transition of an external input signal occurs. The input transition change required to trigger the counter transfer is controlled by the input Edge bit (IEDG) in the TCSR. The Data Direction Register bit for Port 2 Bit 0, should be clear (zero) in order to gate in the external input signal to the edge detect unit in the timer.

The input pulse width must be at least two E-cycles to ensure an input capture under all conditions.

 With Port 2 Bit 0 configured as an output and set to "1", the external input will still be seen by the edge detect unit.




Figure 13 Block Diagram of Programmable Timer

Timer Control and Status Register

7	6	5	4	3	2	1	0	
ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

• Timer Control and Status Register (TCSR) (\$0008)

The Timer Control and Status Register consists of an 8-bit register of which all 8 bits are readable but only the low order 5 bits may be written. The upper three bits contain read-only timer status information and indicate the followings:

- a proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register.
- a match has been found between the value in the free running counter and the output compare register, and when \$0000 is in the free running counter.

Each of the flags may be enabled onto the HD6803 internal bus (IRQ₂) with an individual Enable bit in the TCSR. If the I-bit in the HD6803 Condition Code register has been cleared, a prior vectored interrupt will occur corresponding to the flag bit(s) set. A description for each bit follows:

Bit 0 OLVL Output Level – This value is clocked to the output level register on a successful output compare. If the DDR for Port 2 bit 1 is set, the value will appear on the output pin.

Bit 1 IEDG Input Edge — This bit controls which transition of an input will trigger a transfer of the counter to the input capture register. The DDR for Port 2 Bit 0 must be clear for this function to operate. IEDG = 0 Transfer takes place on a negative edge ("High"-to-"Low" transition).

IEDG = 1 Transfer takes place on a positive edge

("Low"-to-"High" transition).

- Bit 2 ETOI Enable Timer Overflow Interrupt When set, this bit enables $\overline{IRQ_2}$ to occur on the internal bus for a TOF interrupt; when clear the interrupt is inhibited.
- Bit 3 EOCI Enable Output Compare Interrupt When set, this bit enables IRQ₂ to appear on the internal bus for an output compare interrupt; when clear the interrupt is inhibited.
- Bit 4 EICI Enable input Capture Interrupt When set, this bit enables IRQ₂ to occur on the internal bus for an input capture interrupt; when clear the interrupt is inhibited.
- Bit 5 TOF Timer Overflow Flag This read-only bit is set when the counter contains \$FFFF. It is cleared by a read of the TCSR (with TOF set) followed by an CPU read of the Counter (\$09).
- Bit 6 OCF Output Compare Flag This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TCSR (with OCF set) followed by an CPU write to the output compare register (SOB or SOC).
- Bit 7 ICF Input Capture Flag This read-only status bit is set by a proper transition on the input, it is cleared by a read of the TCSR (with ICF set) followed by an CPU read of the Input Capture Register (\$0D).

SERIAL COMMUNICATIONS INTERFACE

The HD6803 contains a full-duplex asynchronous serial communications interface (SCI) on chip. The controller comprises a transmitter and a receiver which operate independently or each other but in the same data format and at the same data rate. Both transmitter and receiver communicate with the CPU via the data bus and with the outside world via pins 2, 3, and 4 of Port 2. The hardware, software, and registers are explained in the following paragraphs.

Wake-Up Feature

In a typical multi-processor application, the software protocol will usually contain a destination address in the initial byte(s) of the message. In order to permit non-selected MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further interrupt processing may be optionally inhibited until the beginning of the next message. When the next message appears, the hardware re-enables (or "wakes-up") for the next message. The "wake-up" is automatically triggered by a string of ten consecutive I's which indicates an idle transmit line. The software protocol must provide for the short idle period between any two consecutive messages.

Programmable Options

The following features of the HD6803 serial I/O section are programmable:

- · format standard mark/space (NRZ)
- Clock external or internal
- baud rate one of 4 per given CPU φ₂ clock frequency or external clock ×8 input
- · wake-up feature enabled or disabled
- Interrupt requests enabled or masked individually for transmitter and receiver data registers
- clock output internal clock enabled or disabled to Port 2 (Bit 2)
- Port 2 (bits 3 and 4) dedicated or not dedicated to serial I/O individually for transmitter and receiver.

Serial Communications Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 14. The registers include:

- · an 8-bit control and status register
- a 4-bit rate and mode control register (write only)
- · an 8-bit read only receive data register and
- an 8-bit write only transmit data register.

In addition to the four registers, the serial I/O section utilizes bit 3 (serial input) and bit 4 (serial output) of Port 2. Bit 2 of Port 2 is utilized if the internal-clock-out or external-clock-in options are selected.

Transmit/Receive Control and Status (TRCS) Register

The TRCS register consists of an 8-bit register of which all 8 bits may be read while only bits 0~4 may be written. The register is initialized to \$20 by reset. The bits in the TRCS register are defined as follows:





Figure 14 Serial I/O Registers

- Bit 0 WU "Wake-up" on Next Message set by HD6803 software and cleared by hardware on receipt of ten consecutive 1's or reset of RE flag. It should be noted that RE flag should be set in advance of CPU set of WU flag.
- Bit 1 TE Transmit Enable set by HD6803 to produce preamble of nine consecutive 1's and to enable gating of transmitter output to Port 2, bit 4 regardless of the DDR value corresponding to this bit; when clear, serial I/O has no effect on Port 2 bit 4

TE set should be after at least one bit time of data transmit rate from the set-up of transmit data rate and mode.

- Bit 2 TIE $\frac{1}{RQ_2}$ Interrupt Enable when set, will permit an $\frac{1}{RQ_2}$ interrupt to occur when bit 5 (TDRE) is set; when clear, the TDRE value is masked from the bus.
- Bit 3 RE Receiver Enable when set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit; when clear, serial I/O has no effect on Port 2 bit 3.
- Bit 4 RIE Receiver Interrupt Enable when set, will permit an IRQ2 interrupt to occur when bit 7 (RDRF) or bit 6 (ORFE) is set; when clear, the interrupt is masked.

Transmit/Receive Control and Status Register




Bit 5 TDRE Transmit Data Register Empty - set by hardware when a transfer is made from the transmit data register to the output shift register. The TDRE bit is cleared by reading the status register, then

writing a new byte into the transmit data register, TDRE is initialized to 1 by reset.

Bit 6 ORFE Over-Run-Framing Error - set by hardware when an overrun or framing error occurs (receive only).

Rate and Mode Control Register



ADDR: \$0010

An overrun is defined as a new byte received with last byte still in Data Register/Buffer. A framing error has occured when the byte boundaries in bit stream are not synchronized to bit counter. If WU-flag is set, the ORFE bit will not be set. The ORFE bit is cleard by reading the status register, then reading the Receive Data Register, or by reset.

Bit 7 RDRF Receiver Data Register Full-set by hardware when a transfer from the input shift register to the receiver data register is made. If WU-flag is set, the RDRF bit will not be set. The RDRF bit is cleared by reading the status register, then reading the Receive Data Register, or by reset.

Rate and Mode Control Register (RMCR)

The Rate and Mode Control register controls the following serial I/O variables:

· Baud rate

- · format
- · clocking source,
- · Port 2 bit 2 configuration

The register consists of 4 bits all of which are write-only and cleared by reset. The 4 bits in the register may be considered as a pair of 2-bit fields. The two low order bits control the bit rate for internal clocking and the remaining two bits control the format and clock select logic. The register definition is as follows:

Bit 0 SSO | Speed Select - These bits select the Baud rate for Bit 1 SS1 the internal clock. The four rates which may be selected are a function of the CPU ϕ_2 clock frequency. Table 5 lists the available Baud rates.

Bit 2 CCO Clock Control and Format Select - this 2-bit field Bit 3 CC1 controls the format and clock select logic. Table 6 defines the bit field.

Table 5 SCI Bit Times and Rates

		XTAL	2.4576 MHz	4.0 MHz	4.9152 MHz*
SS1 :	SS0	E	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13.0 µs/76,800 Baud
0	1	E ÷ 128	208 μs/4,800 Baud	128 µs/7812.5 Baud	104.2 μs/9,600 Baud
1	0	E ÷ 1024	1.67 ms/600 Baud	1.024 ms/976.6 Baud	833.3 μs/1,200 Baud
1	1	E ÷ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud

^{*} HD6803-1 Only

Table 6 SCI Format and Clock Source Control

CC1: CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0 0	-	_	_	_	_
0 1	NRZ	Internal	Not Used	••	••
1 0	NRZ	Internal	Output*	••	••
1 1	NRZ	External	Input	••	••

Internally Generated Clock

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- · the values of RE and TE are immaterial.
- CC1, CC0 must be set to 10
- the maximum clock rate will be E 16.
- · the clock will be at 1x the bit rate and will have a rising edge at mid-bit.

Externally Generated Clock

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- · the CC1, CC0, field in the Rate and Mode Control Register must be set to 11,
- · the external clock must be set to 8 times (×8) the desired haud rate and
- · the maximum external clock frequency is 1.0 MHz.



Clock output is available regardless of values for bits RE and TE Bit 3 is used for serial input if RE = "1" in TRCS, bit 4 is used for serial output if TE = "1" in TRCS.

HD6803, HD6803-1

Serial Operations

The serial I/O hardware should be initialized by the HD6803 software prior to operation. This sequence will normally consist

- · writing the desired operation control bits to the Rate and Mode Control Register and
- writing the desired operational control bits in the Transmit/ Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

Transmit Operations

The transmit operation is enabled by the TE bit in the Transmit/Receive Control and Status Register. This bit when set, gates the output of the serial transmit shift register to Port 2 Bit 4 and takes unconditional control over the Data Direction Register value for Port 2, Bit 4.

Following a RES the user should configure both the Rate and Mode Control Register and the Transmit/Receive Control and Status Register for desired operation. Setting the TE bit during this procedure initiates the serial output by first transmitting a nine-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situation exist:

- 1) if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle
- 2) if data has been loaded into the Transmit Data Register (TDRE = 0), the word is transferred to the output shift register and transmission of the data word will begin.

During the data transmit, the 0 start bit is first transmitted. Then the 8 data bits (beginning with bit 0) followed by the stop bit, are transmitted. When the Transmitter Data Register has been emptied, the hardware sets the TDRE flag bit.

If the HD6803 fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a I will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

Receive Operation

The receive operation is enabled by the RE bit which gates in the serial input through Port 2, Bit 3. The receiver section operation is conditioned by the contents of the Transmit/ Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and bit ORFE is set. If the tenth bit as a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time, ORFE will be set, indicating an overrun has occurred. When the HD6803 responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cleared.

■ RAM CONTROL REGISTER

This register, which is addressed at \$0014, gives status information about the standby RAM. A 0 in the RAM enable bit (RAME) will disable the standby RAM, thereby protecting it at power down if V_{CC} Standby is held greater than V_{SBB} volts, as explained previously in the signal description for VCC Standby.

RAM Control Register

	\$0014	STBY PWR	RAME	×	×	х	×	х	x
--	--------	-------------	------	---	---	---	---	---	---

Bit 0 Not used.

Not used. Bit 1

Bit 2 Not used.

Not used. Bit 3 Bit 4 Not used.

Bit 5 Not used.

Bit 6 RAME The RAM Enable control bit allows the user the ability to disable the standby RAM. This bit is set to a logic "1" by RES which enables the standby RAM and can be written to one or zero under program control. When the RAM is disabled, data is read from external memory.

Bit 7 STBY The Standby Power bit is cleared when the standby voltage is removed. This bit is a read/write status flag that the user can read which indicates that the standby RAM voltage has been applied, and the data in the standby RAM is valid.

GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6803 is upward object code compatible with the HD6800 as it implements the full HMCS6800 instruction set. The execution times of key instructions have been reduced to increase throughout. In addition, new instructions have been added; these include 16-bit operations and a hardware multiply.

Included in the instruction set section are the following:

- · CPU Programming Model-Figure 15.
- · Addressing modes
- Accumulator and memory instructions Table 7
- New instructions
- Index register and stack manipulations instructions Table
- Jump and branch instructions Table 9
- Condition code register manipulation instructions Table 10
- · Instructions Execution times in machine cycles Table 11
- Summary of cycle by cycle operation Table 12
- · Summary of undefined instructions Table 13

CPU Programming Model

The programming model for the HD6803 is shown in Figure 15. The double (D) accumulator is physically the same as the Accumulator A concatenated with the Accumulator B so that any operation using accumulator D will destroy information in A and B.




Figure 15 CPU Programming Model

CPU Addressing Modes

The HD6803 8-bit micro processing unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 11 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 4 MHz, these times would be microseconds.

Accumulator (ACCX) Addressing

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The CPU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions

Table 7 Accumulator & Memory Instructions

		Ì					Add	dressi	ng f	Mod	es							C			on Jiste		ie
Operations	Mnemonic	IMI	MEI	D	DIF	REC	T	IN	DE:	x	EX.	TEN	ID	IMI	PLIE	D	Boolean/ Arithmetic Operation	5	4	3	2	Ti	0
		ОР	~	#	ОР	~	#	ОР	~	#	ОР	~	#	ОР	~	#	Antimetic Operation	н	1	N	z	v	c
Add	ADDA	88	2	2	9В	3	2	AB	4	2	вв	4	3	_			A + M → A	1	•	1	1	1	1
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3				B + M → B	1	•	1	1	ī	1
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3				A B+M M+1 + A B	•	•	1	1	1	1
Add Accumulators	ABA						T							1B	2	1	A + B → A	1	•	1	1	1	1
Add With Carry	ADCA	89	2	2	99	3	2	Α9	4	2	В9	4	3				A + M + C - A	1	•	1	1	1	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B + M + C → B	1	•	1	1	1	1
AND	ANDA	84	2	2	94	3	2	Α4	4	2	В4	4	3				A·M → A	•	•	1	1	R	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B·M → B	•	•	1	1	R	•
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	В5	4	3		T-		A·M	•	•	1	1	R	•
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3				В∙м	•	•	1	1	R	•
Clear	CLR	1	1					6F	6	2	7F	6	3				00 → M	•	•	R	s	R	R
	CLRA	1	T	1		1	T						T	4F	2	1	00 → A	•	•	R	s	R	R
	CLRB		T	1			1					1		5F	2	1	00 → B	•	•	R	s	R	R
Compare	CMPA	81	2	2	91	3	2	A1	4	2	В1	4	3			_	A - M	•	•	1	1	1	1
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3	-			B - M	•	•	1	1	1	1
Compare Accumulators	СВА		T				T							11	2	1	A – B	•	•	1	1	1	1
Complement, 1's	сом	1	T	1			†	63	6	2	73	6	3				M + M	•	•	1	1	R	s
	COMA		t^-	 	-	1	†			<u> </u>	-	1	\vdash	43	2	1	$\overline{A} \rightarrow A$	•	•	1	1	R	s
	COMB		1				T							53	2	1	B →B	•	•	1	1	R	s
Complement, 2's	NEG	1	1	1-	<u> </u>		T	60	6	2	70	6	3	_	1	-	00 - M → M	•	•	1	1:	ю	10
(Negate)	NEGA		1				1							40	2	1	00 - A → A		•	1	1	ō	-
	NEGB		1-	1		T	1			1		1	T	50	2	1	00 - B → B	•	•	1	1	to	-
Decimal Adjust, A	DAA		Г											19	2	1	Converts binary add of BCD characters into BCD format	•	•	1	1	1	9
Decrement	DEC	†	1	1	1		1	6A	6	2	7A	6	3	1	1	H	M - 1 → M	•	•	1	1	(4)	•
	DECA	t	t^-	t^-	t	T	†	-	1	t-	-	t	1	4A	2	1	A - 1 → A	•	•	1	1	@	•
	DECB	1	T		-		1	_	1			T		5A	2	1	B - 1 - B	•	•	1	1	@	_
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	В8	4	3		1	1	A ⊕ M → A	•	•	1	1	R	1.
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3	\vdash	<u> </u>	╁╴	B ⊕ M B	•	•	1	1:	R	1.
Increment	INC	1	Ť	-	-	<u> </u>	+	6C	6	2	7C	6	3	_	1	\vdash	M + 1 → M	1.	•	1	1	3	1.
	INCA	†	†	\vdash	-	1	+-		-	-	-	-	Ė	4C	2	1	A + 1 → A	•	•	1	1	0	-
	INCB	 	✝	1		1	1		-	 	-	1	 	5C	2	1	B + 1 · B	•	•	1	1	(3)	-
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3	-	+	Ė	M - A	•	•	1	1	R	-
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3	_	1	-	M → B	•		1	1	R	-
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3				M + 1 - B, M - A	•	•	;	1	R	+-
Multiply Unsigned	MUL	1	T	\vdash	†	\vdash	T	_	\vdash			T	T	3D	10	1	A×B · A B	•	•	•	•	•	0
OR, Inclusive	ORAA	88	2	2	9A	3	2	AA	4	2	ВА	4	3	-	1	1	A + M - A	•	•	1	1:	R	_
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	-	\vdash	-	B + M → B	•	•	:	1	R	•
Push Data	PSHA	1	\vdash	T			T		┪	T		1	Г	36	3	1	A + Msp, SP - 1 · SP	•	•	•	•	•	•
	PSHB		T			\vdash	T					Γ	T	37	3	1	B → Msp, SP – 1 · SP	•	•	•	•	•	•
Pull Data	PULA	1												32	4	1	SP + 1 → SP, Msp → A	•	•	•	•	•	•
:	PULB		Γ				Τ					Γ	Γ	33	4	1	SP + 1 → SP, Msp → B	•	•	•	•	•	•
Rotate Left	ROL	Г	Г			Г	Π	69	6	2	79	6	3				M	•	•	1	1	6	1
	ROLA	1	1				T					Γ	Τ	49	2	1	<u> </u>	•	•	1:	1	6	1
	ROLB	1	t	\vdash	<u> </u>	†	T		_	\vdash	<u> </u>	T	\vdash	59	2	1	B C b7 b0	•	•	1	1	6	1
Rotate Right	ROR	1	 	\vdash	 	1	t^{-}	66	6	2	76	6	3	t^-	\vdash	<u> </u>	M	•	•	1:	1	6	
•	RORA	1	T	T	T	T	T	Ť	Ė	Ė	Ť	Ť	Ť	46	2	1		•	•	1:	1:	Ğ	
	RORB	+	+	+-	+	+	+-	+	-	+		+	+	56	2	1	B C 67 60	•	•	1:	1	6	

The Condition Code Register notes are listed after Table 10

Condition Code Addressing Modes Register Boolean/ Operations Mnemonic IMMED DIRECT INDEX EXTEND IMPLIED 4 3 2 1 0 Arithmetic Operation OP OP OP OP OP ı N zv С 1 1 ASL 68 6 2 78 6 • Shift Left Arithmetic · 1 1 6 1 ASLA 48 2 1 ٠ 58 2 1 • • t t 6 t ASLB **Double Shift** 6 3 • ŧ 1 ASLD 1 Left, Arithmetic 2 77 • : : 6 Shift Right ASR 6 6 Arithmetic • | t | 6 | t 47 2 ASRA ASRB 57 2 1 • 1 1 6 1 • • R : 6 : 6 2 74 3 Shift Right LSR 64 6 Logical • • R : 6 : 44 2 LSRA LSRB 54 2 1 • R : 6 : Double Shift ACC A/ ACC • R : 6 : LSRD 04 3 1 Right Logical 3 2 A7 4 2 B7 4 3 • ; ; R • Store STAA A - M Accumulator D7 3 2 E7 4 2 F7 4 3 B → M • ‡ ‡ R • STAB A → M B → M + 1 Store Double • 1 1 R • DD 4 2 ED 5 2 FD 5 3 STD Accumulator 4 2 B0 4 3 A - M → A • 1 1 1 Subtract SUBA 2 2 90 3 2 A0 4 2 F0 B - M → B • I I I I SUBB œ 2 2 D0 3 2 E0 4 3 A . B - M : M + 1 → A : B • • : : : : 4 3 93 5 2 A3 6 2 B3 6 Double Subtract SUBD Subtract 2 A - B → A • | : | : | : | : 10 SBA Accumulators 2 2 92 3 2 A2 4 2 B2 4 3 A-M-C-A • • 1 1 1 1 Subtract SBCA With Carry SBCB C2 2 2 D2 3 2 E2 4 2 F2 4 3 B - M - C → B • • : : : : 16 2 1 A → B • • : : R • Transfer TAB Accumulators • • | | | | | | | | | | | | | 17 2 1 B → A TBA • | • | 1 | R | R Test Zero or TST 6D 6 2 7D 6 M - 00 1 A - 00 • • t t R R TSTA 4D 2 • : 1 R R TSTB 5D 2 1 B - 00

Table 7 Accumulator & Memory Instructions (Continued)

The Condition Code Register notes are listed after Table 10.

Direct Addressing

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing

In extended addressing, the address contained in the second byte of the instruction is used as the higher 8-bits of the address of the operand. The third byte of the instruction is used as the lower 8-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest

8-bits in the CPU. The carry is then added to the higher order 8-bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing

In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing

In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest 8-bits plus two. The carry or borrow is then added to the high 8-bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are twobyte instructions.

HD6803, HD6803-1

New Instructions

In addition to the existing 6800 Instruction Set, the following new instructions are incorporated in the HD6803 Microcomputer.

- ABX Adds the 8-bit unsigned accumulator B to the 16-bit X-Register taking into account the possible carry out of the low order byte of the X-Register.
- ADDD Adds the double precision ACCD* to the double precision value M:M+1 and places the results in ACCD.
- ASLD Shifts all bits of ACCD one place to the left. Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of ACCD.
- LOD Loads the contents of double precision memory location into the double accumulator A:B. The condition codes are set according to the data.
- LSRD Shifts all bits of ACCD one place to the right. Bit 15 is loaded with zero. The C bit is loaded from the least significant bit to ACCD.
- MUL Multiplies the 8 bits in accumulator A with the 8 bits in accumulator B to obtain a 16-bit unsigned number in A:B, ACCA contains MSB of result.
- **PSHX** The contents of the index register is pushed onto the stack at the address contained in the stack pointer. The stack pointer is decremented by 2.
- PULX The index register is pulled from the stack beginning at the current address contained in the stack pointer +1. The stack pointer is incremented by 2 in total.
- STD Stores the contents of double accumulator A:B in memory. The contents of ACCD remain unchanged.
- SUBD Subtracts the contents of M:M + 1 from the contents of double accumulator AB and places the result in ACCD.
- BRN Never branches. If effect, this instruction can be considered a two byte NOP (No operation) requiring three cycles for execution.
- CPX Internal processing modified to permit its use with any conditional branch instruction.

Table 8 Index Register and Stack Manipulation Instructions

							Ad	dress	ıng	Мо	des						Boolean/	(on i		ie
Pointer Operations	Mnemonic	IM	ME	D.	DII	REC	CT	IN	DE.	X	EX	TN)	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	I~	#	OP	~	#	OP	~	#	OP	~	#		Н	1	Ν	Z	٧	C
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	ВС	6	3				X - M M + 1	•	•	1	1	1	1
Decrement Index Reg	DEX	1		1		1	Ī		Γ					09	3	1	X – 1 → X	•	•	•	1	•	•
Decrement Stack Pntr	DES	T				T								34	3	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX			T		T			T					08	3	1	X + 1 → X	•	•	•	1	•	•
Increment Stack Pntr	INS	1		T					T					31	3	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	0	1	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	5	2	BE	5	3				M → SPH, (M+1) → SPL	•	•	1	1	R	Ī
Store Index Reg	STX	T			DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	0	1	R	1
Store Stack Pntr	STS	1			9F	4	2	AF	5	2	BF	5	3				SPH → M, SPL → (M+1)	•	•	0	1	R	T
Index Reg → Stack Pntr	TXS	1												35	3	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX	T	1	Π	Ī				T					30	3	1	SP + 1 → X	•	•	•	•	•	1
Add	ABX	T	Γ			Ī	Π		T					3A	3	1	B + X → X	•	•	•	•	•	1
Push Data	PSHX			Г		T	T		Γ	1				3C	4	1	X _L → M _{sp} , SP - 1 → SP	•	•	•	•	•	Ī
																	$X_H \rightarrow M_{sp}$, SP = 1 \rightarrow SP						
Pull Data	PULX		Γ	1		1								38	5	1	SP + 1 → SP, M _{sp} → X _H	•	•	•	•	•	i
		1											1				SP + 1 → SP, M _{so} → X _L	1			1		

The Condition Code Register notes are listed after Table 10

^{*}ACCD's the 16 bit register (A B) formed by concatenating the A and B accumulators The A-accumulator is the most significant byte.

Table 9 Jump and Branch Instructions

_							Ad	dress	ing	Мо	des							L	Cone	ditio Reg			
Operations	Mnemonic	REL	ATI	VE	DII	REC	T	IN	DE	X	EX	ΓNC)	IMP	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		H	1	N	Z	٧	С
Branch Always	BRA	20	3	2		П											None	•	•	•	•	•	•
Branch Never	BRN	21	3	2		Г											None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2													C=0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2													C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3	2		Π							Π				N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2									Г				Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	ВНІ	22	3	2			Π						Γ				C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	3	2			Γ						Γ				Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2													N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	ВМІ	2B	3	2													N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2													v-0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2		Π							Π				V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2													N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	6	2														•	•	•	•	•	•
Jump	JMP	1	\vdash			T	1	6E	3	2	7E	3	3					•	•	•	•	•	•
Jump To Subroutine	JSR		Г		9D	5	2	AD	6	2	BD	6	3					•	•	•	•	•	•
No Operation	NOP													01	2	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI	1	Г	Π	Π		Γ						Ī	3B	10	1		T		-	8	_	_
Return From Subroutine	RTS					Γ							Γ	39	5	1		•	•	•	•	•	•
Software Interrupt	SWI		Γ							Π				3F	12	1		•	S	•	•	•	•
Wait for Interrupt	WAI	T		Т			Γ	Γ	Γ	Γ	Γ	Π	Τ	3E	9	1		•	9	•	•	•	•

Table 10 Condition Code Register Manipulation Instructions

		Addre	ssingA	Nodes		С	ondit	ion C	ode i	Regis	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		Н	1	N	Z	V	C
Clear Carry	CLC	OC.	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	OE	2	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	2	1	1 → I	•	S	•	•	•	•
Set Overflow	SEV	ОВ	2	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A→ CCR			_ (<u> </u>		_
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	

Condition Code Register Notes: (Bit set it test is true and cleared otherwise)

Condition Code Hegister Notes: (Bit set it test is true and cleared otherwise)

(1) (Bit V)
(2) (Bit C)
(3) (Bit C)
(4) (Bit V)
(5) (Bit V)
(6) (Bit V)
(7) (Bit N)
(8) (Bit V)
(9) (Bit N)
(10) (Bit N)
(11) (Bit N)
(12) (Bit N)
(13) (Bit N)
(14) (Bit N)
(15) (Bit N)
(16) (Bit N)
(17) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N)
(18) (Bit N



Table 11 Instruction Execution Times in Machine Cycle

	ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative		ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative
ABA	•	•	•	•	•	2	•	INX	•	•	•	•	•	3	•
ABX	•	•	•	•	•	3	•	JMP	•	•	•	3	3	•	•
ADC	•	2	3	4	4	•	•	JSR	•	•	5	6	6	•	•
ADD	•	2	3	4	4	•	•	LDA	•	2	3	4	4	•	•
ADDD	•	4	5	6	6	•	•	LDD	•	3	4	5	5	•	•
AND	•	2	3	4	4	•	•	LDS	•	3	4	5	5	•	•
ASL	2	•	•	6	6	•	•	LDX	•	3	4	5	5	•	•
ASLD	•	•	•	•	•	3	•	LSR	2	•	•	6	6	•	•
ASR	2	•	•	6	6	•	•	LSRD	•	•	•	•	•	3	•
BCC	•	•	•	•	•	•	3	MUL	•	•	•	•	•	10	•
BCS	•	•	•	•	•	•	3	NEG	2	•	•	6	6	•	•
BEQ		•	•	•	•	•	3	NOP	•	•	•	•	•	2	•
BGE	•	•	•	•	•	•	3	ORA	•	2	3	4	4	•	•
BGT	•	•	•	•	•	•	3	PSH	3	•	•	•	•	•	•
ВНІ	•	•	•	•	•	•	3	PSHX	•	•	•	•	•	4	•
BIT	•	2	3	4	4	•	•	PUL	4	•	•	•	•	•	•
BLE	•	•	•	•	•	•	3	PULX	•	•	•	•	•	5	•
BLS	•	•	•	•	•	•	3	ROL	2	•	•	6	6	•	•
BLT	•	•	•	•	•	•	3	ROR	2	•	•	6	6	•	•
BMI	•	•	•	•	•	•	3	RTI	•	•	•	•	•	10	•
BNE	•	•	•	•	•	•	3	RTS	•	•	•	•	•	5	•
BPL	•	•	•	•	•	•	3	SBA	•	•	•	•	•	2	•
BRA	•	•	•	•	•	•	3	SBC	•	2	3	4	4	•	•
BRN	•	•	•	•	•	•	3	SEC	•	•	•	•	•	2	•
BSR	•	•	•	•	•	•	6	SEI	•	•	•	•	•	2	•
BVC	•	•	•	•	•	•	3	SEV	•	•	•	•	•	2	•
BVS	•	•	•	•	•	•	3	STA	•	•	3	4	4	•	•
CBA	•	•	•	•	•	2	•	STD	•	•	4	5	5	•	•
CLC	•	•	•	•	•	2	•	STS	•	•	4	5	5	•	•
CLI	•	•	•	•	•	2	•	STX	•	•	4	5	5	•	•
CLR	2	•	•	6	6	•	•	SUB	•	2	3	4	4	•	•
CLV	•	•	•	•	•	2	•	SUBD	•	4	5	6	6	•	•
CMP	•	2	3	4	4	•	•	SWI	•	•	•	•	•	12	•
СОМ	2	•	•	6	6	•	•	TAB	•	•	•	•	•	2	•
CPX	•	4	5	6	6	•	•	TAP	•	•	•	•	•	2	•
DAA	•	•	•	•	•	2	•	TBA	•	•	•	•	•	2	•
DEC	2	•	•	6	6	•	•	TPA	•	•	•	•	•	2	•
DES	•	•	•	•	•	3	•	TST	2	•	•	6	6	•	•
DEX	•	•	•	•	•	3	•	TSX	•	•	•	•	•	3	•
EOR	•	2	3	4	4	•	•	TXS	•	•	•	•	•	3	•
INC	2	•	•	6	6	•	•	WAI	•	•	•	•	•	9	•
INS	•	•	•	•	•	3	•								

Summary of Cycle by Cycle Operation

Table 12 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write line (R/\overline{W}) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the

control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 12 Cycle by Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MMEDIATE					
ADC EOR	2	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Operand Data
AND ORA			1		
BIT SBC			1		
CMP SUB					
LDS	3	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Operand Data (High Order Byte)
LDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
CPX	4	1	Op Code Address	1	Op Code
SUBD	ļ	2	Op Code Address + 1	1 1	Operand Data (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
		4	Address Bus FFFF	1	Low Byte of Restart Vector
DIRECT					
ADC EOR	3	1	Op Code Address	1 1	Op Code
ADD LDA		2	Op Code Address + 1	1 1	Address of Operand
AND ORA		3	Address of Operand	1 1	Operand Data
BIT SBC					
CMP SUB				1	ļ
STA	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1 1	Destination Address
		3	Destination Address	0	Data from Accumulator
LDS	4	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand
LDD		3	Address of Operand	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS	4	1	Op Code Address	1	Op Code
STX	Į.	2	Op Code Address + 1	1	Address of Operand
STD		3	Address of Operand	0	Register Data (High Order Byte)
		4	Address of Operand + 1	0	Register Data (Low Crder Byte)
CPX	5	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Address of Operand
ADDD		3	Operand Address	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
		5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Subroutine Address	1	First Subroutine Op Code
		4	Stack Pointer	0	Return Address (Low Order Byte)
	1	5	Stack Pointer + 1	0	Return Address (High Order Byte)



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
INDEXED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Offset
AND ORA		3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT SBC		4	Index Register Plus Offset	1	Operand Data
CMP SUB				!	
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Offset
LDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
LDD		4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Offset
STD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Offset
CLR ROL		3	Address Bus FFFF	1	Low Byte of Restart Vector
COM ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Index Register Plus Offset	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Offset
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	First Subroutine Op Code
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

^{*} In the TST instruction, R/W line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
XTENDED					
JMP	3	1	Op Code Address	1	Op Code
	ł	2	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA	1	2	Op Code Address + 1	1	Address of Operand (High Order Byte)
AND ORA		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
BIT SBC		4	Address of Operand	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Op Code Address	1	Op Code
LDX	ł	2	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
	ł	4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX	1	2	Op Code Address + 1	1	Address of Operand (High Order Byte)
STD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	0	Operand Data (High Order Byte)
		5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
CLR ROL		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
COM ROR		4	Address of Operand	1	Current Operand Data
DEC TST*	ł	5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Address of Operand	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Address (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
		4	Operand Address	1	Operand Data (High Order Byte)
	1	5	Operand Address + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Subroutine (High Order Byt
		3	Op Code Address + 2	1	Address of Subroutine (Low Order Byt
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

^{*} In the TST instruction, R/W line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MPLIED					
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1 2	Op Code Address Op Code Address + 1	1 1	Op Code Op Code of Next Instruction
ABX	3	1 2	Op Code Address Op Code Address + 1	1 1	Op Code Irrelevant Data
ASLD LSRD	3	1 2	Address Bus FFFF Op Code Address Op Code Address + 1	1 1 1	Low Byte of Restart Vector Op Code Irrelevant Data
DES INS	3	1 2 3	Address Bus FFFF Op Code Address Op Code Address + 1 Previous Register Contents	1 1 1	Low Byte of Restart Vector Op Code Op Code of Next Instruction Irrelevant Data
INX DEX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PSHA PSHB	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 0	Op Code Op Code of Next Instruction Accumulator Data
TSX	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data
TXS	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector
PULA PULB	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data Operand Data from Stack
PSHX	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1	1 1 0 0	Op Code Irrelevant Data Index Register (Low Order Byte Index Register (High Order Byte
PULX	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer +2	1 1 1 1	Op Code Irrelevant Data Irrelevant Data Index Register (High Order Byte Index Register (Low Order Byte
RTS	5	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1 1	Op Code Irrelevant Data Irrelevant Data Address of Next Instruction (High Order Byte) Address of Next Instruction
WAI**	9	1	Op Code Address	1	(Low Order Byte) Op Code
		2 3 4	Op Code Address + 1 Stack Pointer Stack Pointer - 1	0 0	Op Code of Next Instruction Return Address (Low Order Byte Return Address (High Order Byt



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
WAI**		5	Stack Pointer - 2	0	Index Register (Low Order Byte)
	1	6	Stack Pointer - 3	0	Index Register (High Order Byte)
	1	7	Stack Pointer — 4	0	Contents of Accumulator A
	1	8	Stack Pointer - 5	0	Contents of Accumulator B
		9	Stack Pointer — 6	0	Contents of Cond. Code Register
MUL	10	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
	1	4	Address Bus FFFF	1	Low Byte of Restart Vector
	1	5	Address Bus FFFF	1	Low Byte of Restart Vector
	1	6	Address Bus FFFF	1	Low Byte of Restart Vector
	1	7	Address Bus FFFF	1	Low Byte of Restart Vector
	}	8	Address Bus FFFF	1	Low Byte of Restart Vector
	1	9	Address Bus FFFF	1	Low Byte of Restart Vector
		10	Address Bus FFFF	1	Low Byte of Restart Vector
RTI	10	1	Op Code Address	1	Op Code
	}	2	Op Code Address + 1	1	Irrelevant Data
	1	3	Stack Pointer	1	Irrelevant Data
	İ	4	Stack Pointer + 1	1	Contents of Cond. Code Reg.
		1		ľ	from Stack
	{	5	Stack Pointer + 2	1	Contents of Accumulator B
	1	1			from Stack
	1	6	Stack Pointer + 3	1	Contents of Accumulator A
	1			}	from Stack
	1	7	Stack Pointer + 4	1	Index Register from Stack
	1	_	1		(High Order Byte)
	ł	8	Stack Pointer + 5	1	Index Register from Stack
	1	_			(Low Order Byte)
	ł	9	Stack Pointer + 6	1	Next Instruction Address from
	ł				Stack (High Order Byte)
	ł	10	Stack Pointer + 7	1	Next Instruction Address from
	1				Stack (Low Order Byte)
SWI	12	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (Low Order Byte)
]	4	Stack Pointer - 1	0	Return Address (High Order Byte)
		5	Stack Pointer – 2	0	Index Register (Low Order Byte)
		6	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	Stack Pointer – 4	0	Contents of Accumulator A
		8	Stack Pointer – 5	0	Contents of Accumulator B
		9	Stack Pointer – 6	0	Contents of Cond. Code Register
		10	Stack Pointer – 7	1	Irrelevant Data
		11	Vector Address FFFA (Hex)	1	Address of Subroutine
	1	12	Manage Address EEER (U.S.)		(High Order Byte)
	1	12	Vector Address FFFB (Hex)	1	Address of Subroutine
					(Low Order Byte)

^{**} While the MPU is in the "Wait" state, its bus state will appear as a series of MPU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction.

Table 12 Cycle by Cycle Operation (Continued)

RELATIVE

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
BCC BHT BNE	3	1	Op Code Address	1	Op Code
BCS BLE BPL		2	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA BGE BLT BVC BGT BMT BVS BRN		3	Address Bus FFFF	1	Low Byte of Restart Vector
BSR	6	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Branch Offset
	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

Summary of Undefined Instruction Operations

The HD6803 has 36 underfined instructions. When these are carried out, the contents of Register and Memory in MPU change at random.

When the op codes (4E, 5E) are used to execute the MPU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the LSI.

Table 13 Op codes Map

)P					ACC	ACC			AC	CA or	SP		A	CCB or	X			
cò	OP ODE					A	B	IND	EXT	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT		
	н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111		
LO >	\geq	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F		
0000	0		SBA	BRA	TSX	NEG				SUB									
0001	1	NOP	CBA	BRN	INS					СМР									
0010	2			BHI	PULA (+1)						SI	BC							
0011	3			BLS	PULB (+1)		CC	SUBD (+2)											
0100	4	LSRD (+1)		BCC	DES		LS	SR		AND									
0101	5	ASLD (+1)		BCS	TXS					BIT									
0110	6	TAP	TAB	BNE	PSHA		RC)R		LDA									
0111	7	TPA	TBA	BEQ	PSHB		AS	SR				STA			STA				
1000	8	INX (+1)		BVC	PULX (+2)		A	SL					E	OR					
1001	9	DEX (+1)	DAA	BVS	RTS (+2)		R)L					Α	ĎС					
1010	Α	CLV		BPL	ABX		DE	EC					01	RA					
1011	В	SEV	ABA	BMI	RTI (+7)								Al	DD					
1100	С	CLC		BGE	PSHX (+1)		IN	IC		•	CP:	(+2)		•	LDI	D (+1)			
1101	D	SEC		BLT	MUL (+7)	TST			BSR (+4)	J	SR (+2	!)	• (+1)	S	TD (+1	1)			
1110	E	ÇLI		BGT	WAI (+6)	JMP (-3)				•	LD	S (+1)		• LDX (+1)					
1111	F	SEI		BLE	SWI (+9)	CLR				• (+1)	S	TS (+1)	• (+1)	S	TX (+1	1)		
BYTE/C	YCLE	1/2	1/2	2/3	1/3	1/2	1/2	2/6	3/6	2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4		

(NOTES)

- 1) Undefined Op codes are marked with ______.
- 2) () indicate that the number in parenthesis must be added to the cycle count for that instruction.
- 3) The instructions shown below are all 3 bytes and are marked with "*".
 Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes (RF CD CF).
- 4) The Op codes (4E, 5E) are 1 byte/∞ cycles instructions, and are marked with "**"




Figure 16 Interrupt Flowchart




Figure 17 HD6803 MPU Expanded Multiplexed Bus

■ Caution for the HD6803 Family SCI, TIMER Status Flag
The flags shown in Table 14 are cleared by reading/writing
(flag reset condition 2) the data register corresponding to each
flag after reading the status register (flag reset condition 1).

To clear the flag correctly, take the following procedure:

- 1. Read the status register.
- 2. Test the flag.
- 3. Read the data register.

Table 14 Status Flag Reset Conditions

	Status Flag	Flag Reset Condition 1 (Status Register)	Flag Reset Condition 2 (Data Register)			
	ICF		ICR/Read			
TIMER	OCF	When each flag is "1", TRCSR/Read	OCR/Write			
	TOF	i nosh/ neau	TC/Read			
	RDRF		202/21			
SCI	ORFE	When each flag is "1",	RDR/Read			
	TDRE	TRCSR/Read	TDR/Write			

HD6809, HD68A09, HD68B09

MPU (Micro Processing Unit)

The HD6809 is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the HMCS6800 family has major architectural improvements which include additional registers, instructions and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809 has the most complete set of addressing modes available on any 8-bit microprocessor today.

The HD6809 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications.

HD6800 COMPATIBLE

- Hardware Interfaces with All HMCS6800 Peripherals
- Software Upward Source Code Compatible Instruction Set and Addressing Modes

■ ARCHITECTURAL FEATURES


- Two 16-bit Index Registers
- Two 16-bit Indexable Stack Pointers
- Two 8-bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

■ HARDWARE FEATURES


- On Chip Oscillator
- DMA/BREQ Allows DMA Operation or Memory Refresh
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- MRDY Input Extends Data Access Times for Use With Slow Memory
- Interrupt Acknowledge Output Allows Vectoring By Devices
- SYNC Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Blocked After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use With Slower Memories
- Early Write-Data for Dynamic Memories
- Compatible with MC6809, MC68A09 and MC68B09

SOFTWARE FEATURES

- 10 Addressing Modes
 - HMCS6800 Upward Compatible Addressing Modes
 - Direct Addressing Anywhere in Memory Map
 - Long Relative Branches
 - Program Counter Relative
 - True Indirect Addressing
 - · Expanded Indexed Addressing:



PIN ARRANGEMENT



@HITACHI

HD6809, HD68A09, HD68B09


0, 5, 8, or 16-bit Constant Offsets

8, or 16-bit Accumulator Offsets

Auto-Increment/Decrement by 1 or 2

- Improved Stack Manipulation
- 1464 Instructions with Unique Addressing Modes
- 8 x 8 Unsigned Multiply
- 16-bit Arithmetic
- TransferfExchange All Registers
- Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ∼ +7.0	V
Operating Temperature	T _{opr}	-20 ∼ +75	°c
Storage Temperature	T _{sta}	-55 ∼ +1 5 0	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

ltem		Symbol	min	typ	max	Unit	
Supply Voltage		4.75	5.0	5.25	V		
		V _{IL} *	-0.3	_	0.8	٧	
		Logic (Ta = $0 \sim +75^{\circ}$ C)	2.0	-	V _{cc}		
Input Voltage	V _{IH} *	Logic $(Ta = -20 \sim 0^{\circ}C)$	2.2	-	V _{cc}	v	
		RES	4.0	-	V _{cc}		
Operating Temperature		-20	25	75	°c		

^{*} With respect to VSS (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$, $T_a = -20 + 75^{\circ}C$, unless otherwise noted.)

Item		Symbol	Test Condition		HD680		Н	D68A	09	Н	D68B	09	Unit
		Oybo.	Test condition	min	typ*	max	min	typ*	max	min	typ*	max	Onic
	5 . 550		Ta = 0 ~ +75°C	2.0	-	Vcc	2.0	-	Vcc	2.0	-	V _{CC}	
Input "High" Voltage	Except RES	VIH	$Ta = -20 \sim 0^{\circ}C$	2.2	_	Vcc	2.2	_	Vcc	2.2	-	V _{cc}	V
	RES			4.0	-	Vcc	4.0	-	Vcc	4.0	-	Vcc	
Input "Low" Voltage		VIL		-0.3	-	0.8	-0.3	-	0.8	-0.3	- 1	0.8	V
Input Leakage Current	Except EXTAL, XTAL	lin	Vin=0~5.25V, V _{CC} =max	-2.5	-	2.5	-2.5	-	2.5	-2.5	-	2,5	μΑ
Three State (Off State)	D₀~D,	1	Vin=0.4~2.4V,	-10	_	10	-10	-	10	-10	-	10	
Input Current	A _o ~A ₁₅ , R/W	^I TSI	V _{CC} =max	-100	-	100	-100	-	100	-100	-	100	μА
	D _o ~D,		I _{LOAD} =-205μA, V _{CC} =min	2.4	_	-	2.4	-	-	2.4	-	-	
Output "High" Voltage	A ₀ ~A ₁₅ , R/ W , Q, E	V _{OH}	I _{LOAD} =-145μA, V _{CC} =min	2.4	-	-	2.4	-	-	2.4	-	-	v
	BA, BS		I _{LOAD} =-100μA, V _{CC} =min	2.4	-	_	2.4	-	-	2.4	_	_	
Output "Low" Voltage		VOL	I _{LOAD} =2mA	- 1	-	0.5	-	-	0.5	- 1	-	0.5	V
Power Dissipation		PD		-	-	1.0	-	-	1.0	-	- 1	1.0	W
Input Capacitance	D _o ~D,	Cin	Vin=0V,	_	10	15	-	10	15	-	10	15	ρF
	Except D ₀ ~D,	Cin	Ta=25°C.	-	7	10	1	7	10	-	7	10	pr
Output Capacitance	A ₀ ~A ₁₅ , R/W, BA, BS	Cout	f=1MHz	-	-	12	-	1	12	-	-	12	pF

^{*}Ta=25°C, V_{CC}=5V

HD6809, HD68A09, HD68B09

• AC CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$, $Ta = -20 \sim +75^{\circ} C$, unless otherwise noted.)

1. CLOCK TIMING

			ŀ	1D680	9	HD68A09			Н	Unit		
Item	Symbol	Test Condition	min	typ	max	mın	typ	max	min	typ	max	Unit
Frequency of Operation (Crystal or External Input)	fXTAL		0.4	_	4	0.4	_	6	0.4	_	8	MHz
Cycle Time	t _{cyc}		1000	_	10000	667	_	10000	500	_	10000	ns
Total Up Time	tur		975	-	-	640	_	-	480	_	-	ns
Processor Clock "High"	tpweh		450	_	15500	280	_	15700	220	_	15700	ns
Processor Clock "Low"	tpweL		430	-	5000	280	_	5000	210	-	5000	ns
E Rise and Fall Time	t _{Er} , t _{Ef}	Fig. 2, Fig. 3	_	_	25	-	_	25	_	-	20	ns
E _{Low} to Q _{High} Time	tAVS		200	_	250	130	_	165	80	-	125	ns
Q Clock "High"	t _{PWQH}	1	450	-	5000	280	_	5000	220	-	5000	ns
Q Clock "Low"	tpwQL.		450	-	15500	280	-	15700	220	-	15700	ns
Q Rise and Fall Time	tar, taf		i -	-	25	_	-	25	_	-	20	ns
Q _{Low} to E Falling	t _{QE}		200	_	_	133	_	-	100	-	-	ns

2. BUS TIMING

	tem	Symbol	Test Condition	ı	1D680	9	HD68A09			Н	Unit		
				min	typ	max	min	typ	max	min	typ	max]
Address Delay		tAD		_	-	200	-	_	140	_	_	110	ns
Address Valid to QH	igh	tAQ		50	-	_	25	-	-	15	-	_	ns
Peripheral Read Access Time (t _{UT} -t _{AD} -t _{DS} R=t _{ACC})		tACC	Fig. 2, Fig. 3	695	-	-	440	-	-	330	-	-	ns
Data Set Up Time (R	ead)	†DSR		80	_	_	60	_	_	40	_	_	ns
Input Data Hold Tim	е	†DHR		10	-	_	10	_	_	10	_	_	ns
Address Hold Time	A ₀ ~A ₁₅ , R/W		Fig. 2, Fig. 3 Ta=0~+75°C	20	-	-	20	-	-	20	_	_	ns
Address fiold fille	A ₀ A ₁₅ , n/w	tAH	Fig. 2, Fig. 3 Ta=-20~0°C	10	_	_	10	-	_	10	-	-	ns
Data Delay Time (Wr	ite)	tDDW	Fig. 3	-	-	200	-	-	140	_	_	110	ns
Output Hold Time			Fig. 3 Ta=0~+75°C	30	_	_	30	_	_	30	-	_	ns
Cathat Hold Time		tDHW	Fig. 3 Ta=-20∼0°C	20	-		20	1		20	-	_	ns

3. PROCESSOR CONTROL TIMING

Item	Symbol	Test Condition	HD6809			HD68A09			Н	Unit		
	J O ,	Total donarion	min	typ	max	min	typ	max	min	typ	max	Unit
MRDY Set Up Time	†PCSM		125	_		125	-	_	110	_	_	ns
Interrupts Set Up Time	tPCS		200	_	_	140	-	_	110	_	_	ns
HALT Set Up Time	tPCSH		200	_	_	140	_	_	110	_	_	ns
RES Set Up Time	t _{PCSR}	Fig. 6∼Fig. 10	200	-	_	140	_	_	110	_	_	ns
DMA/BREQ Set Up Time	tPCSD	Fig. 14, Fig. 15	125	-	-	125	_	_	110	_	-	ns
Processor Control Rise and Fall Time	tPCr, tPCf		-	-	100	_	-	100	-	-	100	ns
Crystal Oscillator Start Time	tRC		_	-	50	-	_	30	_	-	30	ms






Figure 1 Bus Timing Test Load



*Hold time for BA, BS not specified.

Figure 2 Read Data from Memory or Peripherals



*Hold time for BA, BS not specified.

Figure 3 Write Data to Memory or Peripherals

PROGRAMMING MODEL

As shown in Figure 4, the HD6809 adds three registers to the set available in the HD6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D

register, and is formed with the A register as the most significant byte.

Direct Page Register (DP)

The Direct Page Register of the HD6809 serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs $(A_8 \sim A_{15})$ during Direct Addressing Instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during Processor Reset.



HD6809, HD68A09, HD68B09

Index Registers (X, Y)

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register

offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.




Figure 4 Programming Model of The Microprocessing Unit

Stack Pointer (U, S)

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the HD6809 point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on the stack. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support Push and Pull instructions. This allows the HD6809 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

Program Counter

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

Condition Code Register

The Condition Code Register defines the State of the Processor at any given time. See Fig. 5.




Figure 5 Condition Code Register Format

CONDITION CODE REGISTER DESCRIPTION

Bit 0 (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

Bit 1 (V)

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

Bit 2 (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

Bit 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

Bit 4 (I)

Bit 4 is the \overline{IRQ} mask bit. The processor will not recognize interrupts from the \overline{IRQ} line if this bit is set to a one. \overline{NMI} , \overline{FIRQ} , \overline{IRQ} , \overline{RES} , and SWI all are set I to a one; SWI2 and SWI3 do not affect I.

Bit 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is

undefined in all subtract-like instructions.

Bit 6 (F)

Bit 6 is the FIRQ mask bit. The processor will not recognize interrupts from the FIRQ line if this bit is a one. NMI, FIRQ, SWI, and RES all set F to a one. IRQ, SWI2 and SWI3 do not affect F.

Bit 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

SIGNAL DESCRIPTION

Power (V_{SS}, V_{CC})

Two pins are used to supply power to the part: V_{SS} is ground or 0 volts, while V_{CC} is $+5.0V \pm 5\%$.

Address Bus (A₀∼A₁₅)

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address FFFF₁₆, R/W = "High", and BS = "Low"; this is a "dummy access" or VMA cycle. Addresses are valid on the rising edge of Q (see Figs. 2 and 3). All address bus drivers are made high impedance when output Bus Availalbe (BA) is "High". Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 90 pF.

Data Bus (D₀∼D₇)

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 130 pF.

■ Read/Write (R/W)

This signal indicates the direction of data transfer on the data bus. A "Low" indicates that the MPU is writing data onto the data bus. R/\overline{W} is made high impedance when BA is "High". R/\overline{W} is valid on the rising edge of Q. Refer to Figs. 2 and 3.

● Reset (RES)

A "Low" level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Fig. 6. The Reset vectors are fetched from locations FFFE₁₆ and FFFF₁₆ (Table 1) when Interrupt Acknowledge is true, (BA · BS=1). During initial power-on, the Reset line should be held "Low" until the clock oscillator is fully operational. See Fig. 7.

Because the HD6809 Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

Table 1 Memory Map for Interrupt Vectors

	Map For ocations	Interrupt Vector		
MS	LS	Description		
FFFE	FFFF	RES		
FFFC	FFFD	NMI		
FFFA	FFFB	SWI		
FFF8	FFF9	ĪRO		
FFF6	FFF7	FIRQ		
FFF4	FFF5	SWI2		
FFF2	FFF3	SWI3		
FFF0	FFF1	Reserved		

• HALT

A "Low" level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven "High" indicating the buses are high impedance. BS is also "High" which indicates the processor is in the Halt or Bus Grant state. While halted, the MPU will not respond to external real-time requests (FIRQ, IRQ) although DMA/BREQ will always be accepted, and NMI or RES will be latched for later response. During the Halt state Q and E continue to run normally. If the MPU is not running (RES, DMA/BREQ), a halted state (BA·BS=1) can be achieved by pulling HALT "Low" while RES is still "Low". If DAM/BREQ and HALT are both pulled "Low", the processor will reach the last cycle of the instruction (by reverse cycle stealing) where the machine will then become halted. See Figs. 8 and 16.

Bus Available, Bus Status (BA, BS)

The BA output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes "Low", an additional dead cycle will elapse before the MPU acquires the bus.

The BS output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

Table 2 MPU State Definition

BA	BS	MPU State
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	· 1	HALT or Bus Grant

Interrupt Acknowledge is indicated during both cycles of a hardware-vector-fetch (RES, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Halt/Bus Grant is true when the HD6809 is in a Halt or Bus Grant condition.






Figure 6 RES Timing




Figure 7 Crystal Connections and Oscillator Start Up

Non Maskable Interrupt (NMI)*

A negative edge on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than \overline{FIRQ} , \overline{IRQ} or software interrupts. During recognition of an \overline{NM} , the entire machine state is saved on the

hardware stack. After reset, an NMI will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of NMI "Low" must be at least one E cycle. If the NMI input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See




Figure 8 HALT and Single Instruction Execution for System Debug




Figure 9 IRQ and NMI Interrupt Timing




Figure 10 FIRQ Interrupt Timing

• Fast-Interrupt Request (FIRQ)*

A "Low" level on this input pin will initiate a fast interrupt sequence provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request (IRQ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Fig. 10.

Interrupt Request (IRQ)*

A "Low" level input on this pin will initiate an interrupt Request sequence provided the mask bit (I) in the CC is clear. Since \overline{IRQ} stacks the entire machine state it provides a slower response to interrupts than \overline{FIRQ} . \overline{IRQ} also has a lower priority than \overline{FIRQ} . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Fig. 9.

* NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain "Low" until completion of the current instruction they may not be recognized. However, NMI is latched and need only remain "Low" for one cycle.

XTAL, EXTAL

These inputs are used to connect the on-chip oscillator to an external parallel-resonant crystal. Alternately, the pin EXTAL may be used as a TTL level input for external timing by grounding XTAL. The crystal or external frequency is four times the bus frequency. See Fig. 7. Proper RF layout techniques should be observed in the layout of printed circuit boards.

<NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT>

In designing the board, the following notes should be taken when the crystal oscillator is used.

1) Crystal oscillator and load capacity Cin, Cout must be placed

near the LSI as much as possible.

Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.

2) Pin 38 and 39 signal line should be wired apart from other signal line as much as possible. Don't wire them in parallel.

Normal oscillation may be disturbed when E or Q signal is feedbacked to pin 38 and 39.





Figure 11 Board Design of the Oscillation Circuit.

<THE FOLLOWING DESIGN MUST BE AVOIDED>

A signal line or a power source line must not cross or go near the oscillation circuit line as shown in Fig. 12 to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over $10M\Omega$.



for E and Q is shown in Fig. 13.

• E, Q

MRDY This input control signal allows stretching of E and Q to extend data-access time. E and Q operate normally while MRDY is "High". When MRDY is "Low", E and Q may be stretched in integral multiples of quarter (1/4) bus cycles, thus allowing interface to slow memories, as shown in Fig. 14. A maximum

E is similar to the HD6800 bus timing signal ϕ_2 ; Q is a

quadrature clock signal which leads E. Q has no parallel on the HD6800. Addresses from the MPU will be valid with the leading edge of Q. Data is latched on the falling edge of E. Timing

Figure 12 Example of Normal Oscillation may be Disturbed.




Figure 13 E/Q Relationship




Figure 14 MRDY Timing

HD6809, HD68A09, HD68B09

stretch is 10 microseconds. During nonvalid memory access (VMA cycles) MRDY has no effect on stretching E and Q; this inhibits slowing the processor during "don't care" bus accesses. MRDY may also be used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of HALT and DMA/BREQ).

Also MRDY has effect on stretching E and Q during Dead Cycle.

DMA/BREO

The DMA/BREQ input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in Fig. 15. Typical uses include DMA and dynamic memory refresh

Transition of DMA/BREQ should occur during Q. A "Low" level on this pin will stop instruction execution at the end of the current cycle. The MPU will acknowledge DMA/BREQ by setting BA and BS to "High" level. The requesting device will now have up to 15 bus cycles before the MPU retrieves the bus for self-refresh. Self-refresh requires one bus cycle with a lead-

ing and trailing dead cycle. See Fig. 16.


Typically, the DMA controller will request to use the bus by asserting DMA/BREQ pin "Low" on the leading edge of E. When the MPU replies by setting BA and BS to a one, that cycle will be a dead cycle used to transfer bus mastership to the DMA controller.

False memory accesses may be prevented during and dead cycles by developing a system DMAVMA signal which is "Low" in any cycle when BA has changed.

When BA goes "Low" (either as a result of DMA/BREQ = "High" or MPU self-refresh), the DMA device should be taken off the bus. Another dead cycle will elapse before the MPU accesses memory, to allow transfer of bus mastership without contention.


MPU OPERATION

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This



*DMAVMA is a signal which is developed externally, but is a system requirement for DMA.

Figure 15 Typical DMA Timing (<14 Cycles)



^{*}DMAVMA is a signal which is developed externally, but is a system requirement for DMA.

Figure 16 Auto — Refresh DMA Timing (Reverse Cycle Stealing)

sequence begins at RES and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt, HALT or DMA/BREQ can also alter the normal execution of instructions. Fig. 17 illustrates the flow chart for the HD6809.

ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809 has the most complete set of addressing modes available on any microcomputer today. For example, the HD6809 has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the FID6809:

- (1) Implied (Includes Accumulator)
- (2) Immediate
- (3) Extended
- (4) Extended Indirect
- (5) Direct
- (6) Register
- (7) Indexed

Zero-Offset Constant Offset

Accumulator Offset

Auto Increment/Decrement

- (8) Indexed Indirect
- (9) Relative
- (10) Program Counter Relative

• Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Implied Addressing are: ABX, DAA, SWI, ASRA, and CLRB.

Immediate Addressing

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6809 uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with Immediate Addressing are:

LDA #\$20

LDX #\$F000

LDY #CAT

(NOTE) # signifies Immediate addressing, \$ signifies hexadecimal value.

Extended Addressing

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

LDA CAT

STX MOUSE

LDD \$2000

Extended Indirect


As a special case of indexed addressing (discussed below), "1" level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

LDA [CAT]
LDX [\$FFFE]

STU [DOG]

Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8-bit of the address to be used. The upper 8-bit of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be



(NOTE) Asserting RES will result in entering the reset sequence from any point in the flow chart.

Figure 17 Flowchart for HD6809 Instruction

accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the HD6809 is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA \$30

SETDP \$10 (Assembler directive)

LDB \$1030 LDD <CAT

(NOTE) < is an assembler directive which forces direct addressing.

Register Addressing

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TFR X, Y Transfers X into Y
EXG A, B Exchanges A with B
PSHS A, B, X, Y Push Y, X, B and A onto S
PULU X, Y, D Pull D, X, and Y from U

Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Fig. 18 lists the legal formats for the postbyte. Table 3 gives the assembler form and the number of cycles and bytes




Figure 18 Index Addressing Postbyte Register Bit Assignments

Table 3 Indexed Addressing Mode

		Non Indirect			Indirect				
Туре	Forms	Assembler Form	Postby te OP Code	+ ~	+ #	Assembler Form	Postbyte OP Code	+ ~	1 :
Constant Offset From R (2's Complement Offsets)	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
	5 Bit Offset	n, R	0RRnnnnn	1	0	defaults to 8-bit			T
	8 Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16 Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
Accumulator Offset From R (2's Complement Offsets)	A Register Offset	A, R `	1RR00110	1	0	[A, R]	1RR10110	4	0
	B Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R +	1RR00000	2	0	not allowed			T
	Increment By 2	,R++	1RR00001	3	0	[,R ++]	1RR10001	6	0
	Decrement By 1	, - R	1RR00010	2	0	not allowed			T
	Decrement By 2	, R	1RR00011	3	0	[, R]	1RR10011	6	0
Constant Offset From PC (2's Complement Offsets)	8 Bit Offset	n, PCR	1××01100	1	1	[n, PCR]	1xx11100	4	1
	16 Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16 Bit Address	_	_	—	-	[n]	10011111	5	2

R = X, Y, U or S RR: × = Don't Care 00 = X 01 = Y 10 = U 11 = S

 $[\]stackrel{+}{\sim}$ and $\stackrel{+}{\#}$ indicate the number of additional cycles and bytes for the particular variation.



HD6809, HD68A09, HD68B09

added to the basic values for indexed addressing for each variation.

Zero-Offset Indexed

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are: LDD 0,X

LDA S

Constant Offset Indexed

In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

5-bit (-16 to +15)

8-bit (-128 to +127)

16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA 23,X LDX -2,S

LDX -2,S LDY 300,X

LDU CAT,Y

Accumulator-Offset Indexed

This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA B,Y LDX D.Y

LEAX B.X

Auto Increment/Decrement Indexed

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the "High" to "Low" addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8 or 16-bit data to be accessed and is selectable by the programmer. The predecrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA ,X+

STD ,Y+

LDB ,-Y LDX ,--

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0, X + + (X initialized to 0)

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

0 → temp

calculate the EA; temp is a holding register

 $X + 2 \rightarrow X$ perform autoincrement

 $X \rightarrow (temp)$ do store operation

Indexed Indirect

All of the indexing modes with the exception of auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index register and an offset.

Before Execution

 $A = \times \times (don't care)$

X = \$F000 \$0100 LDA [\$10,X]

EA is now \$F010

\$F010 \$F1

\$F150 is now the

\$F011 \$50 new EA

\$F150 \$AA

After Execution

A = \$AA Actual Data Loaded

X = \$F000

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

LDA [,X] LDD [10,S]

LDA [B,Y]

Relative Addressing

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 216. Some examples of relative addressing are:

	BEQ	CAT	(short)
	BGT	DOG	(short)
CAT	LBEQ	RAT	(long)
DOG	LBGT	RABBIT	(long)

RAT NOP RABBIT NOP

Program Counter Relative

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR] LDU [DOG, PCR]

■ HD6809 INSTRUCTION SET

The instruction set of the HD6809 is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.


Some of the new instructions and addressing modes are described in detail below:


PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown in below.





●TFR/EXG

Within the HD6809, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of postbyte define the source register, while bits 0-3 represent the destination register. Three are denoted as follows:

0000 - D	0101 - PC
0001 - X	1000 - A
0010 - Y	1001 - B
0011 - U	1010 - CC
0100 - S	1011 - DP

(NOTE) All other combinations are undefined and INVALID.

TRANSFER/EXCHANGE POST BYTE

SOURCE DESTINATION

LEAX/LEAY/LEAU/LEAS

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, na pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 4.

The LEA instruction also allows the user to access data in a position independent manner. For example:

LEAX MSG1, PCR
LBSR PDATA (Print message routine)

MSG1 FCC 'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

LEAa, b+ (any of the 16-bit pointer registers X, Y, U or S may be substituted for a and b.)

1. b → temp (calculate the EA)

2. $b + 1 \rightarrow b$ (modify b, postincrement)

3. temp \rightarrow a (load a)

LEAa, - b

1. $b-1 \rightarrow temp$ (calculate EA with predecrement)

2. $b-1 \rightarrow b$ (modify b, predecrement)

3. temp \rightarrow a (load a)

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, -X does decrement X. LEAX 1, X should be used to increment X by one.

Table 4 LEA Examples

Instruction	Operation	Comment
LEAX 10, X	X + 10 → X	Adds 5-bit constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-bit constant 500 to X
LEAY A, Y	Y + A → Y	Adds 8-bit accumulator to Y
LEAY D, Y		Adds 16-bit D accumulator to Y
LEAU -10, U		Subtracts 10 from U
LEAS -10, S	S - 10 → S	Used to reserve area on stack
LEAS 10, S	S + 10 → S	Used to 'clean up' stack
LEAX 5, S.		Transfers as well as adds

MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

Long And Short Relative Branches

The HD6809 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

SYNC

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the Syne state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a "Low" level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRQ) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Fig. 19 depicts Sync timing.

Software Interrupts

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HID6809, and are prioritized in the following order: SWI, SWI2, SWI3.

16-Bit Operation

The HD6809 has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

■ CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the HD6809. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart. VMA is an indication of

FFFF₁₆ on the address bus, R/W="High" and BS="Low". The following examples illustrate the use of the chart; see Fig. 20.

Example 1: LBSR (Branch Taken) Before Execution SP = F000

		•	
		•	
\$8000		LBSR	CAT
		•	
		•	
		•	
\$A000	CAT	•	

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	17	1	Opcode Fetch
2	8001	1F	1	Offset High Byte
3	8002	FD	1	Offset Low Byte
4	FFFF	*	1	VMA Cycle
5	FFFF		1	VMA Cycle
6	A000		1	Computed Branch
				Address
7	FFFF	*	1	VMA Cycle
8	EFFF	03	0	Stack Low Order
				Byte of Return
				Address
9	EFFE	80	0	Stack High Order
				Byte of Return
				Address

Example 2: DEC (Extended)

\$8000	DEC	\$A000
\$A000	FCB	\$80

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address,
				High Byte
3	8002	00	1	Operand Address,
				Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	7F	0	Store the Decre-
				mented Data

^{*} The data bus has the data at that particular address.

■ HD6809 INSTRUCTION SET TABLES

The instructions of the HD6809 have been broken down into five different categories. They are as follows:

8-Bit operation (Table 5)


16-Bit operation (Table 6)

Index register/stack pointer instructions (Table 7)

Relative branches (long or short) (Table 8)

elative branches (long or short) (Table 8)
Miscellaneous instructions (Table 9)

HD6809 instruction set tables and Hexadecimal Values of instructions are shown in Table 10 and Table 11.



- (NOTES) If the associated mask bit is set when the interrupt is requested, this cycle will be an instruction fetch from address location PC + 1.

 However, if the interrupt is accepted (NMI or an unmasked FIRQ or IRQ) interrupt processing continues with this cycle as (m) on Figure 9 and 10 (Interrupt Timing).

 If mask bits are clear, IRQ and FIRQ must be held "Low" for three cycles to guarantee that interrupt will be taken, although only one
 - cycle is necessary to bring the processor out of SYNC.

Figure 19 Sync Timing





Figure 20 Address Bus Cycle-by-Cycle Performance

(2) HITACHI



(NOTE) STACK': Address stored in stack pointer before execution. STACK": Address set to stack pointer as the result of the execution.

Figure 20 Address Bus Cycle-by-Cycle Performance (Continued)




Figure 20 Address Bus Cycle-by-Cycle Performance (Continued)

Table 5 8-Bit Accumulator and Memory Instructions

Operation
Add memory to accumulator with carry
Add memory to accumulator
And memory with accumulator
Arithmetic shift of accumulator or memory left
Arithmetic shift of accumulator or memory right
Bit test memory with accumulator
Clear accumulator or memory location
Compare memory from accumulator
Complement accumultor or memory location
Decimal adjust A accumulator
Decrement accumulator or memory location
Exclusive or memory with accumulator
Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
Increment accumulator or memory location
Load accumulator from memory
Logical shift left accumulator or memory location
Logical shift right accumulator or memory location
Unsigned multiply (A \times B \rightarrow D)
Negate accumulator or memory
Or memory with accumulator
Rotate accumulator or memory left
Rotate accumulator or memory right
Subtract memory from accumulator with borrow
Store accumulator to memory
Subtract memory from accumulator
Test accumulator or memory location
Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

(NOTE) A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 6 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

(NOTE) D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

HD6809, HD68A09, HD68B09

Table 7 Index Register/Stack Pointer Instructions

Mnemonic(s)	Operation
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

Table 8 Branch Instructions

Mnemonic(s)	Operation
	SIMPLE BRANCHES
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
ВМІ, ЦВМІ	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
	SIGNED BRANCHES
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
	UNSIGNED BRANCHES
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBLS	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
	OTHER BRANCHES
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

Table 9 Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

Table 10. HD6809 Instruction Set Table

	UCTION/	ACC	М	REC	, DI	IKE	1		XTN			IME					REL			DESCRIPTION	7	6	5	4	3	2	1	0
FC	ORMS	OP	~	#	OP	~	#	O P	-	#	O P	-	#	O P	-	#	O P	~ 3	#		Е	F	Н	I	N	Z	v	C
ABX		3 A	3	1																B + X → X (UNSIGNED)	•	•	•	•	•	•	•	•
ADC	ADCA				9 9	4	2	B 9	5	3	8 9	2	2	A 9	4 +	2 +				A + M + C → A	•	•	1	•	:	:	1	1
	ADCB				D 9	ŀ	2	F 9	5	3	C 9	2		l l	4 +					$B + M + C \rightarrow B$	•	•	:	•	1	1	1	1
ADD	ADDA				9 B	4	2	ВВ	5	3	8 B	2		A B	4 +	2 +				A + M→A	•	•	ı	•	1	1	1	1
	ADDB				DB	4	2	F B	5	3	СВ	2	2	EΒ	4 +	2 +				B + M→B	•	•	1	•	1	1	1	1
	ADDD				D 3	6	2	F 3	7	3	C 3	4			6 +					$D + M M + 1 \rightarrow D$	•	•	•	•	1	1	1	1
AND	ANDA				9 4	1	2	B 4	5	3	8 4	2		Į.	4 +					A ∧M→A	•	•	•	•	:	:	R R	3
	ANDB ANDCC				D 4	4	2	F 4	5	3	C 4 1 C	2	2	E 4	4 +	2 +				B ∧M →B C C ∧IMM → C C	(-	•	•	7	:	:	K	,
ASL	461.4			١.	Ì															.) -			8	•	:		:	
ISL	ASLA ASLB	4 8 5 8	2 2	1				1												A CHITTING—O	-	•	8		:	:	ı	
	ASL	130	۲	١.	0 8	6	2	7 8	7	3				6.8	6 +	2 +				M C b ₇ b ₀	•	•	8	•	1	i	į	
						"	-													,								
ASR	ASRA	4 7	2	1																A	•	•	8	•	1	1	•	
	ASRB	5 7	2	1	0.7			2 -	1					6 7						B \-(111111111111111111111111111111111111	•	•	8	•	1	1 1	•	1
	ASR				0 7	6	2	7 7	l '	3				6 /	6 +	2+				b, b ₀ C		•	•	•		١.	•	•
BCC	BCC																2 4	3	2	Branch C = 0	•	•	•	•	•	•	•	•
	LBCC			ļ													10	5(6)	4	Long Branch	•	•	•	•	•	•	•	•
																	2 4			C = 0								
BCS	BCS																2 5	3	2	Branch C = 1	•	•	•	•	•	•	•	•
	LBCS																10	5 (6)	4	Long Branch	•	•	•	•	•	•	•	•
NDO.	PP0			Ì	1												2 5			C = 1	_	_	_	_	_	_	_	
BEQ	BEQ LBEQ															1	2 7	3 5(6)	2	Branch Z = 1 Long Branch	•	•		•	•	•	•	1
	LDEQ															ļ	1027	5(6)	4	Z = 1	•	•	•	_	•	•	•	•
BGE	BGE																2 C	3	2	Branch $N \oplus V = 0$	•	•	•	•		•	•	
	LBGE	1						İ									1	5(6)	4	Long Branch	•	•	•	•	•	•	•	
																Ì	2 C			N (+) V = 0		-	-	-	-	-	-	
BGT	BGT	1						1	1								2 E	3	2	Branch $Z \lor (N \oplus V) = 0$	•	•	•	•	•	•	•	•
	LBGT																10	5 (6)	4	Long Branch	•	•	•	•	•	•	•	•
				ļ					l					ļ			2 E			$\mathbf{Z} \vee (\mathbf{N} \oplus \mathbf{V}) = 0$		_	_		_		_	
ВНІ	BHI LBHI								ĺ	ĺ							2 2	3	2	Branch CVZ=0	•	•	•	•	•	•	•	1
	LBHI									Ì							1022	5 (6)	4	Long Branch C∨ Z = 0	•	•	•	•	•	•	•	9
внѕ	BHS																2 4	3	2	Branch C = 0	•	•	•	•	•	•	•	•
	LBHS																, ,	E /6:		Long Branch								۔ ا
	LDH2																1024	5 (6)	4	Long Branch C = 0	•	•	•	•		•	•	•
BIT	BITA				9 5	4	2	В 5	5	3	8 5	2	2	A 5	4 +	2 +				Bit Test A (M A)	•	•	•	•	1	1	R	•
	BITB				D 5	4	2	F 5	5	3	C 5	2	2	E 5	4 +	2 +				Bit Test B (M∧B)	•	•	•	•	1	1	R	•
BLE	BLE																2 F		2	Branch $Z \lor (N \cap V) = 1$	•	•	•	•	•	•	•	•
	LBLE													1				5 (6)	4	Long Branch	•	•	•	•	•	•	•	•
BLO	BLO										1						2 F 2 5	3	2	$\mathbf{Z} \vee (\mathbf{N} + \mathbf{V}) = 1$ Branch $\mathbf{C} = 1$		•	•	•				١.
	LBLO				1				Į									5(6)		Long Branch								
										İ							2 5	3	Ċ	C = 1		Ĭ						ľ
BLS	BLS																2 3	3	2	Branch $C \lor Z = 1$	•	•	•	•	•	•	•	•
	LBLS																1 0	5(6)	4	Long Branch	•	•	•	•	•	•	•	
				l											-		2 3			C∨ Z = 1		Ī	-	Ī	ľ			
BLT	BLT						1										2 D	3	2	Branch N⊕V = 1	•	•	•	•	•	•	•	
	LBLT																1 0 2 D	5 (6)	4	Long Branch N⊕V = 1	•	•	•	•	•	•	•	1
ВМІ	ВМІ	1		1		ĺ	1	1								1	2 D	3	2	Branch N = 1		•	•					1
	LBMI	1															1	5(6)	1	Long Branch	-	•	•	•			•	1
	LDWII																, ,										1	1
	LDMI																2 B			N = 1	1		1	l		1		-

(Continued)

	RUCTION/	ACC				IREC			XTN			ИМЕ			DE		REI			DESCRIPTION	7	6	5	4	3	2	1	1
	FORMS	OP	~	#	OP	-	#	O P		#	ОP	~	#	OР	~	#	O P	~⑤	#	DESCRIFTION	E	F	Н	I	N	Z	V	1
BNE	BNE				ĺ				l						l	ĺ	2 6	3	2	Branch Z = 0		•	•	•	•	•		1
	LBNE	1		1	1						ł					İ	10		4	Long Branch		•	•	•	•	•	•	.
]	1	}									1		2 6			Z = 0	1	1	-	-		1	-	1
BPL	BPL			}	-	i				Į							2 A	3	2	Branch N = 0		•	•	•	•			
	LBPL					İ						1			l		10	5(6)	4	Long Branch		•	•	•	•	•	•	ł
					}	l	1							1			2 A		Ť.	N = 0		_	_		_	-	-	
BRA	BRA				}												2 0	3	2	Branch Always			•					1
	LBRA							1					1	1			16	5	3	Long Branch Always		•	•	•	•		•	1
BRN	BRN					İ	1					1		İ			2 1	3	2	Branch Never							1	1
	LBRN				1							1]			1	1 0		4	Long Branch Never		•	•			-		1
	LDKI																2 1	,	•	Long Branch Never		•		•		_		
BSR	BSR																8 D	7	2	Branch to Subroutine	•	•	•	•	•	•	•	1
	LBSR									1				1	-		1 7	a	3	Long Branch to			_					
	LDSK																' '	9	3	Subroutine		_		•	_	_	_	
BVC	BVC	1		1						1	Į		1				2 8	3	2	Branch V = 0		•	•	•	•			1
	LBVC													İ	1		10	5(6)	4	Long Branch		•	•		•	•	•	1
							1		1				1	l	1	1	2 8	, ,		V = 0		1		•			-	1
BVS	BVS	-		1		1	1						İ	İ			2 9	3	2	Branch V = 1			•	•	•			1
• • •	LBVS				1		į							1		1	1 0	5(6)	4	Long Branch		-	•	•	•	-		1
	20.0				Ì							1					2 9	3.07	7	V = 1			_	_	_		•	1
CLR	CLRA	4 F	2	1			1					1		1			"			0 → A		•	•		R	s	R	
	CLRB	5 F	2	1										1						0 → B		•	•	-	R	S	R	- 1
	CLR	"	-	١.	0 F	6	2	7 F	7	3		1		6 5	6 +	2+				0 → M					R	S	R	1
CMP	CMPA				9 1		1	BI	1		٠,	,	2							Compare M from A			8		ĺ	1		1
CIVIT.	CMPB				1	4	2 2	FI	5	3	8 1 C 1	2 2		A 1 E 1						Compare M from B			8		1	:	1	1
	CMPB				Di	7	3	10	5	3	10			10		2 +				Compare M M+1			•		1 1	1	1	
	CMPD				10	1	3	1	8	4		5	4		' *	3+							_		1 *	1	١,	
	CMDC				9 3	1,		B 3		١.	8 3	١.	١.	A 3	1 .					from D					١.	1.	١.	
	CMPS				1 1 9 C	7	3	1 I BC	8	4	1 1 8 C	5	4	1 1 A C	' +	3 +				Compare M M + 1 from S	•	_	_	•	1	1	1	
	CMPU				11	7	3	11	8	4	11	5	4	11	7 +	3 +				Compare M M + 1		•		•	1	:	1	
	CMFO				9 3	1	3	B 3	•	4	8 3	3	4	A 3	ı · ·	3 +				from U		_	_	•	١.		١.	1
	CMDV				1	6		1	-	,		١,	,	1	١.					1	•	•	•	•			١.	
	CMPX				9 C	6	2	BC	7	3	8 C	4	3	A C	0 +	12+	1			Compare M M + 1 from X			_		1	:	1	
	CMPY				1 0	7	3	1 0	8	4	1 0	5	4	1 0	7 +	3 +				Compare M M + 1	•	•	•	•	1	:		
		1			9 C	i	-	ВС	Ű		8 C	ľ	ľ	A C		1]			from Y				-		1	ľ	1
сом	COMA	4 3	2	1			1	-					1			1				Ā→A					1	1	R	1
	COMB	5 3	2	1										1	1					B→B	•	•	•	•	1	i	R	- Ł
	COM	1,3	1	١.	0 3	6	2	7 3	7	3				6.3	6 +	2 +				M→M		•	•	•	1	1	R	
CWAI	COM	3C	20	2	3	"	٦	1, 3	ı ′	ľ]	1	3	'	,				CC ∧ IMM→CC	s	٦.	Ľ	Ľ	0	Ľ.	Ľ	1
		-	٦	1	1	1						ĺ								Wait for Interrupt		Ι`	1					1
DAA		1 9	2	1								1	1	1						Decimal Adjust A	-				1	1:	8	ŀ
DEC	DECA	4 A	2	1								1		1		1				A – 1 → A					1	1	1	- 1
DEC	DECR	5 A	2	1																B-1→B					:	1	:	- 1
	DECB	J A	۔ ا	1	0 A	6	2	7 A	7	3			1	C .	6 +	12.				M-1→M					1	1	1	1
EOR	EORA				9 8	4	2	B8	5	3	8 8	2		6 A A 8						M = 1 → M A⊕M → A			•		:	1	R	ļ
LUK					J]	1	i	1	1	1	1	1	i	1	1									:	1	R	- 1
EVC	EORB	, -	۱.		D8	4	2	F 8	5	3	C 8	2	2	E 8	4 +	· +				B⊕M→B R1→R2②	17		L	10.	L,	T,	Ľ	1
EXG	R1, R2 INCA	1 E	8	2								1				1				A + 1 → A	1.				1	:	:	T
INC		4 C	2	1	1					1			1	1		1										1 '		- 1
	INCB	5 C	2	1	1.		١.	_			1									B + 1 → B				•	1	1	1	1
	INC				0 C	1	2	7 C	7	3		1			6 +					M + 1 → M	-	•	•	•	1	1	1	
JMP					0 E		2	7 E	4	3		1			3 +					EA③→PC	•	•	•	•	•	•	•	1
JSR		1			9 D	7	2	BD	8	3		1	1	A D	7 +	2 +				Jump to Subroutine	•	•	•	•	•	•	•	
			1	1	1	1	ŧ	1	i	1	1	1	1	1	1	1	1	i		1	1	1	1	1	1	1	1	ı

(Continued)

			RF		IRE			XTN			имн					RE			DESCRIPTION	7	6	5	4	3	2	1	0
F	ORMS	OP ~		= 0F	-	#	OP	~	#	O P	-	#	O P	-	#	O P	- 3	#	DESCRIPTION	E	F	Н	I	N	Z	v	C
LD	LDA		T	9 6	4	2	В 6	5	3	8 6	2	2	Δ 6	4 +	2 +				M→A	•		•	•	1	t	R	
	LDB	1 1	1	D 6	1	2	F 6		3	C 6	5	2	1	4 +	1				M→B	_			•	1	1	R	•
	LDD			DC	1	2	FC		3	CC		ſ	ı	5+	1				$M \rightarrow B$ $M M + 1 \rightarrow D$	•				:	;	R	•
	LDS	11		1 0	1	1			1			1				ì			$MM+1\rightarrow D$ $MM+1\rightarrow S$	-	-	-		:	i	R	
	LDS			1	1 -	3	10	7	4	10	4	4	1	6 +	3 +				M M + 1 → 5	•	•	•	•	٠	١.	K	•
		1 1		DE		١.	FE		١.	CE			EE	1	١.					_	_	_			١.	_	_
	LDU			DE	1	2	FE		3	CE	3	3		5 +		ł			M M + 1 → U	•	•	•	•	t	1	R	•
	LDX			9 E	5	2	BE	1	3	8 E	1	3	1	5 +	1				M M + 1 → X	•	•	•	•	ţ	1	R	•
	LDY	1 1	1	1 0		3	1 0	7	4	10	4	4	10	6 +	3 +	1			$MM+1 \rightarrow Y$	•	•	•	•	1	1	R	•
				9 E			ΒE			8 E			A E														
LEA	LEAS	1 1		1	1								3 2	4 +	2 +	i			EA③→S	•	•	•	•	•	•	•	•
	LEAU												3 3	4 +	2 +	1			EA③→U	ullet	•	•	•	•	•	•	•
	LEAX					1					Ì		3 0	4 +	2 +	1			EA③→X	•	•	•		•	1.	•	•
	LEAY	1 1	1	1	1	1							3 1	4 +	2 +	1			EA③→Y	•	•	•	•	•	1	•	•
		11			1	1	i														l						
LSL	LSLA	48 2		.	1	1]			A)	•	•	•		1	1	1	1
	LSLB	5 8 2		1			1				1				1				в Папппп-0	•	•	•	•	i	1	1	:
	LSL	10012			6	1,	7 8	7	3		1		6.0	6 +	2+				M n mmm ,	•		•		i	i	i	:
	LUL			100	1	"	1, ,	l ′	,				100	10 1	ا ۱				M) C b ₇ b ₀	•				٠,	١.	٠ '	٠
LSR	LSRA	1,1	1.	.	1	1	[Al	_				R	١,		
LON	LSRA	5 4 2			}	1	1		İ					1	ĺ	1			A B	:			_		:		1
		5 4 2		- 1	١.		L.	_		1			١		١.					•	_	•	•	R	1		1
	LSR			0 4	6	2	7 4	7	3				6 4	6 +	2 +				M) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	•	•	•	•	R	1	•	1
													1						1	_		-					
MUL		3 D 1	1	1															$A \times B \rightarrow D$	•	•	•	•	•	ī	•	9
										1			1						(Unsigned)		1	1					
NEG	NEGA	40 2		1	1														$\overline{A} + 1 \rightarrow A$	•	•	8	•	ı	1	ţ	1
	NEGB	50 2		1			1							1	}]			$\overline{B} + 1 \rightarrow B$	•	•	8	•	1	1	t	1
	NEG			0 0	6	2	7 0	7	3				6 0	6 +	2 +				$\overline{M} + 1 \rightarrow M$	•	•	8	•	:	1	t	1
NOP		1 2 2		1												1			No Operation	•	•	•	•	•	•	•	•
OR	ORA		-	9 A	4	2	BA	5	3	8 A	2	2	A A	4 +	2 +	-			A∨M→A	•	•	•	•	1	1	R	•
	ORB		1	DA	1		FA		3	C A				4 +			1		B∨M→B	•	•	•	•	i	1	R	•
	ORCC			1	1	-	Ι	١	۱	1 A	3	2	Γ.	1	1	1			CC∨ IMM→CC	(-	Ľ	Ľ	Ø.	ب	Ľ	L.,	1,
PSH	PSHS	3 4 5-3	il:	,						l,	١	-					l		Push Registers on	à		•	•			•	6
		1,1,1,	1	1															S Stack	_		-	-	-		-	٦
	рсин	26 3	١.	,															1						_		۔
	PSHU	3 6 5-3	: :	١	1														Push Registers on U Stack	•	•	•	•	•	•	•	•
DUI	DI II C	12-1-		.		1	1					1				1						1					
PUL	PULS	3 5 5-3	: :	2		1										1			Pull Registers	(-	1		10			_	۲)
				- 1	1				Ì	1					1				from S Stack								
	PULU	3 7 5-3	1 :	2								l	1			1			Pull Registers	(-	1	-	100-	-	-	-	+)
							ĺ												from U Stack			1					
					-										1	1						1					
ROL	ROLA	49 2		ı									l	İ					A)	•	•	•	•	1	1	1	:
	ROLB	5 9 2		ı						1						1			в } [ПППППП]	•	•	•	•	1	1	:	:
	ROL			0 9	6	2	7 9	7	3				6 9	6 +	2 +	l			W Jaramine	•	•	•	•	ı	ı	1	1
							1												^(VI) C b ₇ ← b ₀	_	1	-			Ĺ	i .	ĺ
ROR	RORA	46 2		ıl												1			A)	•	•	•	•	1	1	•	1
-	RORB	56 2														1			B COCOCO	•	•	•	•	i	;	•	:
	ROR	" " "	1		6	1	7 6	7	3			1	6 6	6 +	12.				M └╼⋃╼ШШЬ	•	•	•	•	:	;	•	:
				100	1	1	1, ,	l '	,				100	٦	1-				C b ₇ > b ₀		-	-	-	•	٠,		١ '
RTI		3 B 6 1		. 1			1	1				1	1		1	1	1		Return from	١,			_				
K I I		3 0 0	1	١.								[1	(-			Ø+				Γ'
DTC		-	1	.									1	1					Interrupt	_	_	_		ا ـ ا	_	_	۱.
RTS		3 9 5		1	1						1	1		1	1				Return from	•	•	•	•	•	•	•	•
														1		1			Subroutine							ĺ	
SBC	SBCA			9 2			B 2			8 2		1	1	4 +		1	1		A - M - C → A	•	•	8	•	1	1	1	1
	SBCB			D 2	4	2	F 2	5	3	C 2	2	2	E 2	4 +	2 +	1	1		$B-M-C\rightarrow B$	•	•	8	•	1	t	:	1
SEX		1 D 2		1	1	1	1]							Sign Extend B into A	•	•	•	•	1	1	•	•
				-			1					1				1	1		(Bのピット7=1 FF→A			1					1
												1			1		l		Bのピット7=0 0→A			1					
							1						1				1				1	1	1				1
					1		1			1	1	1	1	1	1	1	1		1		1	ĺ	1				1

(Continued)

	RUCTIONS/	AC	I M CM	REG	D	IREC	СТ	E	XTN	ID.	II.	MME	ED	IN	DE	K(I)	RE	LA	TIVE	DECORPTION.	7	6	5	4	3	2	1	0
	ORMS	0 P	~	#	O P	~	#	ОP	~	#	O P	~	#	O P	~	#	O P	~	#	DESCRIPTION	E	F	Н	1	N	Z	v	Ç
ST	STA				9 7	4	2	B 7	5	3				A 7	4 +	2 +				A→M					:	:	R	
	STB	1	Ì		D 7	4	2	F 7	1 -	3		1		1	4 +	1			ĺ	B→M					:	:	R	
İ	STD	1	ĺ		DD	5	2	FD	ı	3		1	1	1	5 +	l .			1	D→M M+ 1					:	:	R	
	STS	1	ĺ	1	10	1	3	1	1	4					6 +		1			S→M M+ 1					i	i	R	
l			1	1	DF	1	1	FF	1	1		ł		EF									_		•	١.	"	-
	STU	-			DF	5	2	FF	6	3			1	1	5 +	2 +	ļ			U→M M+ 1	•	•	•	•	:	:	R	
1	STX	1	1	l	9 F	5	2	BF	6	3				A F	5 +	2 +				X → M M + 1	•	•	•	•	1	1	R	•
	STY	1	1	1	10	6	3	10	7	4			ļ	10	6 +	3 +				Y→M M+1	•	•	•	•	i	1	R	•
			ļ		9 F			BF						A F							-	-	1	-		Ċ		1
SUB	SUBA SUBB SUBD				9 0 D 0 9 3	4	2	B 0 F 0 B 3	5	3	8 0 C 0 8 3	2	2	A 0 E 0 A 3	4 +	2 +				$A - M \rightarrow A$ $B - M \rightarrow B$ $D - M M + 1 \rightarrow D$	•	•	8	• • •	:	1 1	1 1	1 1 1
SWI	SWI®	3	19	1	ł		1							Ì					-	Software interrupt 1	S	S	•	s	•	•	•	•
l	SWI2®	1	20	2						ļ					1	1	İ			Software interrupt 2	S	•	•	•	•		•	•
	SWI36	3 F 1 1 3 F	20	2																Software interrupt 3	s	•	•	•	•	•	•	•
SYNC		1 3	≥ 2	1		ĺ					1	1					Ì			Synchronize to	•	•	•	•	•	•	•	•
		ĺ				ĺ	l				1									interrupt								
TFR	R1, R2	1 F	1 -	2	l		l					1		1						R1 → R2②	(-	+-	-	-100-		-	 	-
TST	TSTA	4 D		1	1					}					į					Test A	•	•	•	•	1	1	R	•
1	TSTB	5 D	2	1		-	İ								1	1				Test B	•	•	•	•	1	1	R	•
1	TST				0 D	6	2	7 D	7	3				6 D	6 +	2 +				Test M	•	•	•	•	1	t	R	•
L		L					_							L													L	L

(NOTES)

- This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers
 The 8 bit registers are: A, B, CC, DP
 The 16 bit registers are: X, Y, U, S, D, PC
 EA is the effective address
- The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled
- 5(6) means: 5 cycles if branch not taken, 6 cycles if taken. SWI sets 1 and F bits. SWI2 and SWI3 do not affect I and F.

- Conditions Codes set as a direct result of the instruction
 Value of half-carry flag is undefined.
 Special Case—Carry set if b7 is SET.
 Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise

LEGEND:

- OP Operation Code (Hexadecimal)
- Number of MPU Cycles Number of Program Bytes Arithmetic Mınus
- Arithmetic Plus
- Multiply Complement of M
- Transfer Into
- Half-carry (from bit 3) Negative (sign bit)

- Zero (byte) Overflow, 2's complement
- Carry from bit 7
- Test and set if true, cleared otherwise Not Affected
- Condition Code Register
- Concatenation
- Logical or Logical and
- Logical Exclusive or



Table 11 Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	•	A			31	LEAY	*	4+	2+	61	*	A	_	_
02	•				32	LEAS	. ↓	4+	2+	62	•			
03	COM		6	2	33	LEAU	Indexed	4+	2+	63	COM	1	6+	2+
04	LSR		6	2	34	PSHS	Implied	5+	2	64	LSR	1	6+	2+
05	•	1			35	PULS	A	5+	2	65	•	1		
06	ROR		6	2	36	PSHU	- 1	5+	2	66	ROR	ł	6+	2+
07	ASR	į.	6	2	37	PULU)	5+	2	67	ASR	1	6+	2+
08	ASL, LSL		6	2	38		l	-	_	68	ASL, LS	iL	6+	2+
09	ROL	1	6	2	39	RTS	ł	5	1	69	ROL	_	6+	2+
0A	DEC		6	2	3A	ABX	1	3	1	6A	DEC	1	6+	2+
OB	•		-		3B	RTI	Implied	6, 15	1	6B	•		-	_
OC.	INC		6	2	3C	CWAI	Immed	≧20	2	6C	INC	1	6+	2+
0D	TST	į	6	2	3D	MUL	Implied	11	1	6D	TST		6+	2+
0E	JMP	1	3	2	3E	•		• •	•	6E	JMP	1	3+	2+
OF	CLR	Direct	6	2	3F	SWI	Implied	19	1	6F	CLR	Indexed	6+	2+
•	54. 1.	D.: 001	•	-	-	••••	implied		•	٥.	02.,	macxoa	•	•
10) See	_	_		40	NEGA	Implied	2	1	70	NEG	Extended	7	3
11	Next Page	_	_	_	41	•	A	-	•	71		A	•	٠
12	NOP	Implied	2	1	42	•	Ţ			72	•	T		
13	SYNC	Implied	≥4	1	43	COMA	ł	2	1	73	СОМ		7	3
14	*	piiou	= →	•	44	LSRA		2	i	74	LSR	1	7	3
15					45	*	ı	-	•	75	*		•	٠
16	LBRA	Relative	5	3	46	RORA	ì	2	1	76	ROR	1	7	3
17	LBSR	Relative	9	3	47	ASRA	1	2	i	77	ASR	- 1	7	3
18	•	riciative	•		48	ASLA, LSLA	Ì	2	1	78	ASL, LS	.	7	3
19	DAA	Implied	2	1	49	ROLA	ŀ	2	i	79	ROL	-	7	3
1A	ORCC	Immed	3	2	4A	DECA	l	2	1	78 7A	DEC		7	3
1B	*	minied	3	-	4B	*	1	-	•	7B	*	1	•	3
1C	ANDCC	Immed	3	2	4C	INCA	ĺ	2	1	7C	INC	1	7	3
1D	SEX	Implied	2	1	4D	TSTA	l	2	i	7D		1	7	3
1E	EXG	1	8	2	4E	131A	1	2	•		TST	i		
1F	TFR	•	6	2	4E 4F	CLRA	V Installant	2	1	7E 7F	JMP CLR	Europado d	4 7	3 3
115	irn	Implied	0	2	46	CLNA	Implied	2	•	75	CLH	Extended	′	3
20	BRA	Relative	3	2	50	NEGB	Implied	2	1	80	SUBA	Immed	2	2
21	BRN	Melative	3	2	50 51	NEGB	Implied A	2	'	81	CMPA	immed A	2	2
22	BHI	T	3	2	52		T			82	SBCA	T	2	2
23			3	2				•				I	4	
23 24	BLS DOG	1	3	2	53	COMB	ł	2 2	1	83	SUBD	ı		3
25	BHS, BCC		3	2	54 55	LSRB	ı	2		84	ANDA	1	2	2
26	BLO, BCS BNE		3	2			1	2		85	BITA	1	2	2
			3	2	56	RORB ASRB	ı	2	1	86	LDA *	1	2	2
27 28	BEQ				57		1		-	87		1	_	_
28 29	BVC BVS	1	3 3	2 2	58 59	ASLB, LSLB ROLB	1	2 2	1	88	EORA	İ	2	2
		- 1					ļ			89	ADCA	1		2
2A	BPL	ı	3	2	5A	DECB	1	2	1	8A	ORA	1	2	2
2B	BMI		3	2	5B			_		8B	ADDA	. 🕈 .	2	2
2C	BGE	- 1	3	2	5C	INCB		2	1	8C	CMPX	Immed	4	3
2D	BLT	1	3	2	5D	TSTB	1	2	1	8D	BSR	Relative	7	2
2E	BGT	.	3	2	5E	•	. ▼	•		8E	LDX	Immed	3	3
2F	BLE	Relative	3	2	5F	CLRB	Implied	2	1	8F	•			


(to be continued)

LEGEND:

Number of MPU cycles (less possible push pull or indexed-mode cycles)

Number of program bytes

Denotes unused opcode



(NOTE): All unused opcodes are both undefined and illegal

HD6809, HD68A09, HD68B09

NOTE FOR USE


- [1] Exceptional Operation of HD6809
- (a) Exceptional Operations of DMA/BREQ, BA signals

HD6809 acknowledges the input signal level of DMA/BREO at the end of each cycle, then determines whether the next sequence is MPU or DMA. When "Low" level is detected, HD6809 executes DMA

sequence by setting BA, BS to "High" level. However, in the conditions shown below the assertion of BA, BS delays one clock cycle.

< Conditions for the exception >

- (1) DMA/BREQ: "Low" for 6~13 cycles (2) DMA/BREQ: "High" for 3 cycles



(b) Exceptional Operations of DMA/BREQ, BA signals (#2)

HD6809 includes a self refresh counter for the re-

verce cycle steal. And it is only cleared if DMA/BREQ is inactive ("High") for 3 or more MPU cycles. So 1 or 2 inactive cycle(s) doesn't affect the self refresh counter.




Figure 22 Exception of DMA/BREQ

(c) How to avoid these exceptional operations

It is necessary to provide 4 or more cycles for in-

active DMA/BREQ level as shown in Fig. 23.




Figure 23 How to Avoid Exceptional Operations

[2] Restriction for DMA Transfer

There is a restriction for the DMA transfer in the HD6809 (MPU), HD6844 (DMAC) system. Please take care of following.

(a) An Example of the System Configuration

This restriction is applied to the following system.

- (1) DMA/BREQ is used for DMA request.
- (2) "Halt Burst Mode" is used for DMA transfer




Figure 24 An Example of HD6809, HD6844 System

The restriction is also applied to the system which doesn't use 7474 Flip-Flop. Fig. 24, Fig. 25 shows an example which uses 7474 for synchronizing DMA request with E.

(b) Restriction

"The number of transfer Byte per one DMA Burst transfer must be less than or equal to 14."

Halt burst DMA transfer should be less than or equal to 14 cycles. In another word, the number stored into DMA Byte count register should be 0~14.

- ★ Please than care of the section [1](b) if 2 or more DMA channels are used for the DMA transfer.
- (c) Incorrect operation of HD6809, HD6844 system
 "Incorrect Operation" will occur if the number of

 DMA transfer Byte is more than 14 bytes. If DMA/

 BREO is kept in "Low" level HD6809 performs

reverse cycle steals once in 14 DMA cycles by taking back the bus control. In this case, however, the action taken by MPU is a little bit different from the DMAC.

As shown in Fig. 25, DMA controller can't stop DMA transfer (A) by BA falling edge and excutes an extra DMA cycle during HD6809 dead cycle. So MPU cycle is excuted right after DMA cycle, the Bus confliction occurs at the beginning of MPU cycle.

(d) How to impliment Halt Bust DMA transfer (> 14 cycles)

Please use HALT input of HD6809 for the DMA request instead of DMA/BREQ.




Figure 25 Comparison of HD6809, HD6844 DMA cycles

[3] Note for CLR Instruction

Cycle-by-cycle flow of CLR instruction (Direct, Extended, Indexed Addressing Mode) is shown below. In this sequence the content of the memory location specified by the operand is read before writing "00" into it. Note that status Flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

Evample:	CID	(Extended)	
r.xample:	U.I.K	(r.x/ended)	,

minipie.		,		
\$8000 \$A000	CLR FCB	\$A000 \$80		
Cycle #	Address	Data	R/W	Description
1	8000	7 F	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	00	0	Store Fixed "00" into Specified

^{*} The data bus has the data at that particular address.

[4] Note for MRDY

HD6809 require synchronization of the MRDY input with the 4f clock. The synchronization necessitates an external oscillator as shown in Figure 26. The negative transition of the

MRDY signal, normally derived from the chip select decoding, must meet the t_{PCS} timing. MRDY's positive transition must occur with the rising edge of 4f.




Figure 26 MRDY Synchronization

HD6809E, HD68A09E, HD68B09E MPU(Micro Processing Unit)

The HD6809E is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the HMCS6800 family has major architectural improvements which include additional registers, instructions and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809E has the most complete set of addressing modes available on any 8-bit microprocessor today.

The HD6809E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications. External clock inputs are provided to allow synchronization with peripherals, systems or other MPUs.

HD6800 COMPATIBLE

- Hardware Interfaces with All HMCS6800 Peripherals
- Software Upward Source Code Compatible Instruction Set and Addressing Modes

ARCHITECTURAL FEATURES


- Two 16-bit Index Registers
- Two 16-bit Indexable Stack Pointers
- Two 8-bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

■ HARDWARE FEATURES

- External Clock Inputs, E and Q, Allow Synchronization
- TSC Input Controls Internal Bus Buffers
- LIC Indicates Opcode Fetch
- AVMA Allows Efficient Use of Common Resources in A Multiprocessor System
- BUSY is a Status Line for Multiprocessing
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- Interrupt Acknowledge Output Allows Vectoring By Devices
- SYNC Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Blocked After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use With Slower Memories
- Early Write-Data for Dynamic Memories
- SOFTWARE FEATURES
- 10 Addressing Modes
 - HMCS6800 Upward Compatible Addressing Modes
 - Direct Addressing Anywhere in Memory Map
- · Long Relative Branches
- · Program Counter Relative
- True Indirect Addressing
- Expanded Indexed Addressing:

0, 5, 8, or 16-bit Constant Offsets


8, or 16-bit Accumulator Offsets



Auto-Increment/Decrement by 1 or 2

- Improved Stack Manipulation
- 1464 Instruction with Unique Addressing Modes
- 8 x 8 Unsigned Multiply
- 16-bit Arithmetic
- Transfer/Exchange All Registers
- Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

PIN ARRANGEMENT



ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit
Supply Voltage	Vcc*	−0.3 ~ +7.0	V
Input Voltage	Vin*	-0.3 ∼ +7.0	V
Operating Temperature Range	Topr	−20 ~+75	°c
Storage Temperature Range	Tstg	−55 ∼+150	°C

^{*} With respect to Vss (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

RECOMMENDED OPERATING CONDITIONS

	Item	Symbol	min	typ	max	unit
Supply Voltage		Vcc*	4.75	5.0	5.25	V
	Logic, Q, RES	VIL*	-0.2	_	0.8	٧
	E	VILC*	-0.3		0.4	V
Input Voltage	Logic	V*	2.2	_	Vcc*	٧
	RES	ViH*	4.0	_	Vcc*	V
	E	Vінс*	Vcc* -0.75	_	Vcc* +0.3	٧
Operating Tempera	ature	Topr	-20	25	75	°C

^{*} With respect to Vss (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5.0V ±5%, V_{SS} = 0V, Ta = -20 \sim +75°C, unless otherwise noted.)

Item		Symbol	Test Condition	HC	6809	E	HE	68A0	9E	HD	68B0	9E	Unit
Item		Symbol	lest Condition	min	typ*	max	mın	typ*	max	min	typ*	max	Unit
	Logic, Q	VIH		2.2	-	Voc	2.2	-	Voc	2.2	-	Vcc	٧
Input "High" Voltage	RES	VIHR		4.0	-	Vcc	4.0	-	Vcc	4.0	-	Vcc	V
	E	Viнc		Vcc -0.75	-	Vcc +0.3	Vcc -0.75	-	Vcc +0.3	Vcc -0.75	-	Vcc +0.3	v
Input "Low" Voltage	Logic, Q, RES	VIL		-0.2	-	8.0	-0.2	-	8.0	0.2	-	0.8	٧
Input Low Voltage	E	VILC		-0.3	_	0.4	-0.3	-	0.4	0.3	-	0.4	V
	Logic, Q, RES		Vin = 0 ~ 5,25V,	-2.5	-	2.5	-2.5	-	2.5	-2.5	-	2.5	μА
Input Leakage Current	E	lin	Vcc = max	-100	-	100	-10Q	-	100	-100	-	100	μА
	D ₀ ~ D ₇		I _{Load} = -205μA, Vcc = min	2.4	-	-	2.4	-	-	2.4	-	-	v
Output "High" Voltage	A ₀ ~ A ₁₅ , R/W	Vон	ILoad = −145µA, Vcc = min	2.4	-	-	2.4	-	-	2.4	-	-	v
	BA, BS, LIC, AVMA, BUSY		Load = -100µA, Vcc = min	2.4	_	-	2.4	-	-	2.4	-	-	٧
Output "Low" Voltage		VoL	ILoad = 2mA, Vcc = min	-	-	0.5	-	-	0.5	-	-	0.5	v
Power Dissipation		Po		-	-	1.0	_	-	1.0	-	-	1.0	w
Input Capacitance	D ₀ ~ D ₇ , Logic Input, Q, RES	Cin	Vin = 0V, Ta = 25°C,	-	10	15	-	10	15	-	10	15	pF
	E	1	f = 1MHz	-	30	50	-	30	50	-	30	50	pF
Output Capacitance	A ₀ ~ A ₁₅ , R/W, BA, BS, LIC, AVMA, BUSY	Cout	Vin = 0V, Ta = 25°C, f = 1MHz	-	10	15	-	10	15	-	10	15	pF
Frequency of Operation	E, Q	f		0.1	-	1.0	0.1	-	1,5	0.1	-	2.0	MHz
Three-State (Off State)	D ₀ ~ D ₇		Vin = 0.4 ~ 2.4V.	-10	-	10	-10	-	10	-10	-	10	μА
Input Current	A ₀ ~ A ₁₅ , R/W	İTSI	Vcc = max	-100	-	100	-100	-	100	-100	-	100	μА


^{*} Ta = 25°C, V_{CC} = 5V


HD6809E, HD68A09E, HD68B09E

• AC CHARACTERISTICS (V_{CC} = 5.0V $\pm 5\%$, V_{SS} = 0V, Ta = -20 \sim +75°C, unless otherwise noted.) READ/WRITE TIMING


lte	·m	Symbol	Test	Н	D6809	E	Н	D68A0	9E	Н	D68B0	9E	Unit
			Condition	mın	typ	max	mın	typ	max	min	typ	max	-
Cycle Time		t _{cyc}		1000	_	10000	667		10000	500	_	10000	ns
Peripheral Read Access Tir tcyc - tEf - tAD - tDSR		^t ACC		695	-	_	440	_	_	330	_	-	ns
Data Setua Time (Read)		^t DSR		80	_	-	60	_	-	40	_	_	ns
Input Data Hold Time		^t DHR		10	_	-	10	_	-	10	_	-	ns
	Ta = 0 ~ +75°C			30	_	-	30	_	_	30	_	_	ns
Output Data Hold Time	Ta = -20 ~ 0°C	tDHW		20	-	-	20	-	_	20	_	-	ns
Address Hold Time	Ta = 0 ~ +75°C			20	-	-	20	_	_	20	-	-	ns
(Address, R/W)	Ta = -20 ~ 0°C	tAH.		10	-	-	10	_	-	10	_	-	ns
Address Delay	<u> </u>	†AD		-	_	200	-	_	140	_	-	120	ns
Data Delay Time (Write)		tDDW	Fig. 1, 2,	_	-	200	_	_	140	_	-	110	ns
E Clock "Low"		^t PWEL	7 ~ 10, 14 and 17	450	_	9500	295	-	9500	210	_	9500	ns
E Clock "High" (Measured	at VIH)	^t PWEH		450	_	9500	280	_	9500	220	_	9500	ns
E Ruse and Fall Time		tEr, tEf		_	-	25	-	_	25	-	-	20	ns
Q Clock "High"		^t PWQH		450	-	9500	280	-	9500	220	-	9500	ns
Q Rise and Fall Time		tQr, tQf		-	-	25	_	_	25	-	-	20	ns
E "Low" to Q Rising		^t EQ1		200	-	-	130	-	_	100	_	-	ns
Q "High" to E Rising		tEQ2		200	-	-	130	_	-	100	-	-	ns
E "High" to Q Falling		tEQ3		200	-	-	130		-	100	_	-	ns
Q "Low" to E Falling		tEQ4		200	-	-	130	_	-	100	-	-	ns
Interrupts HALT, RES and	TSC Setup Time	tPCS		200	_	-	140	_	_	110	_	-	ns
TSC Drive to Valid Logic I	_evels	^t TSA		_	-	210	-	_	150	_	-	120	ns
TSC Release MOS Buffers	to High Impedance	^t TSR		_	-	200	-	_	140	-	-	110	ns
TSC Three-State Delay		^t TSD		_	-	120	-	_	85	_	-	80	ns
Control Delay (BUSY, LIC	:)	tCD		_	-	300	-	_	250	-	-	200	ns
Control Delay (AVMA*)		tCD		-	-	300	-	-	270	-	_	240	ns
Processor Control Rise/Fa	ll .	tPCr, tPCf		_	-	100	-	-	100	-	-	100	ns
TSC Input Delay		^t PCT		10	-	-	10	-	_	10	T =	 -	ns

AVMA drives a not-valid data before providing correct output, so spec t_{CD max} = 270 nsec (HD68A09E) and 240 nsec (HD68B09E) are applied to
this signal. When this delay time causes a problem in user's application, please use D-type latch to get stable output.





(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified.



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified.

Figure 2 Write Data to Memory or Peripherals

@HITACHI





Figure 3 HD6809E Expanded Block Diagram



C = 30 pF for BA, BS, LIC, AVMA, BUSY 130 pF for D₀ ~ D₇ 90 pF for A₀ ~ A₁₅, R/W

R = 11.7 k Ω for D₀ ~D₇ 16.5 k Ω for A₀ ~A₁₅, R/ \overline{W} 24 k Ω for BA, BS , LIC, AVMA, BUSY

All diodes are 1S2074(H) or equivalent. C includes stray capacitance.

Figure 4 Bus Timing Test Load

PROGRAMMING MODEL

As shown in Figure 5, the HD6809E adds three registers to the set available in the HD6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D Register, and is formed with the A Register as the most significant byte.

Direct Page Register (DP)

The Direct Page Register of the HD6809E serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs ($A_8 \sim A_{15}$) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during Processor Reset.




Figure 5 Programming Model of The Microprocessing Unit

Index Registers (X, Y)

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

Stack Pointer (U, S)

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. The U-register is frequently used as a stack marker. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support Push and Pull instructions. This allows the HD6809E to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

(NOTE) The stack pointers of the HD6809E point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on stack.

Program Counter (PC)

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

Condition Code Register (CC)

The Condition Code Register defines the state of the processor at any given time. See Figure 6.




Figure 6 Condition Code Register Format

■ CONDITION CODE REGISTER DESCRIPTION

• Bit 0 (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

Bit 1 (V)

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

• Bit 2 (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

Bit 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

HD6809E, HD68A09E, HD68B09E

Bit 4 (1)

Bit 4 is the \overline{IRQ} mask bit. The processor will not recognize interrupts from the \overline{IRQ} line if this bit is set to a one. \overline{NMI} , \overline{FIRQ} , \overline{IRQ} , \overline{RES} and SWI all set I to a one; SWI2 and SWI3 do not affect I.

• Bit 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

Bit 6 (F)

Bit 6 is the \overline{FIRQ} mask bit. The processor will not recognize interrupts from the \overline{FIRQ} line if this bit is a one. \overline{NMI} , \overline{FIRQ} , SWI, and \overline{RES} all set F to a one. \overline{IRQ} , SWI2 and SWI3 do not affect F.

Bit 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

■ HD6809E MPU SIGNAL DESCRIPTION

• Power (Vss, Vcc)

Two pins are used to supply power to the part: Vss is ground or 0 volts, while V_{CC} is +5.0 V ±5%.

• Address Bus $(A_0 \sim A_{15})$

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address FFFF₁₆, R/W = "High", and R = "Low"; this is a "dummy access" or R/W = "Migh" and R/W = "Low"; this is a "dummy access" or R/W = "Migh" or R/W = "Migh" or when the output Bus Available (BA) is "High" or when TSC is asserted. Each pin will drive one Schottky TTL load or four LS TTL loads, and 90 pF. Refer to Figures 1 and 2.

• Data Bus ($D_0 \sim D_7$)

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and 130 pF.

Read/Write (R/W)

This signal indicates the direction of data transfer on the data bus. A "Low" indicates that the MPU is writing data onto the data bus. R/\overline{W} is made high impedance when BA is "High" or when TSC is asserted, Refer to Figures 1 and 2.

• RES

A "Low" level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 7. The Reset vectors are fetched from locations $FFFE_{16}$ and $FFFF_{16}$ (Table 1) when Interrupt Acknowledge is true, $(\overline{BA} \cdot BS = 1)$. During initial power-on, the Reset line should be held "Low" until the clock input signals are fully operational.

Because the HD6809E Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system.

This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

Table 1 Memory Map for Interrupt Vectors

Memory Ma Locat	p for Vector ions	Interrupt Vector Description
MS	LS	Description
FFFE	FFFF	RES
FFFC	FFFD	NMI
FFFA	FFFB	SWI
FFF8	FFF9	ĪRO
FFF6	FFF7	FIRQ
FFF4	FFF5	SWI2
FFF2	FFF3	SWI3
FFF0	FFF1	Reserved

• HALT

A "Low" level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven "High" indicating the buses are high impedance. BS is also "High" which indicates the processor is in the Halt state. While halted, the MPU will not respond to external real-time requests (FIRQ, IRQ) although $\overline{\text{NMI}}$ or $\overline{\text{RES}}$ will be latched for later response. During the Halt state Q and E should continue to run normally. A halted state (BA \cdot BS = 1) can be achieved by pulling HALT "Low" while $\overline{\text{RES}}$ is still "Low". See Figure 8.

Bus Available, Bus Status (BA, BS)

The Bus Available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes "Low", a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.

The Bus Status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).


MPL	J State	MBU Com D. Color
BA	BS	MPU State Definition
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	HALT Acknowledge

Interrupt Acknowledge is indicated during both cycles of a hardware-vector-fetch (RES, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.


Halt Acknowledge is indicated when the HD6809E is in a Halt condition.

©HITACHI



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified.

Figure 7 RES Timing



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{1Hmin} and logic "Low" = V_{1Lmax} unless otherwise specified.

Figure 8 HALT and Single Instruction Execution for System Debug

Non Maskable Interrupt (NMI)*

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than FIRQ, IRQ or software interrupts. During recognition of an NMI, the entire machine state is saved on the hardware stack. After reset, an NMI will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of NMI low must be at least one E cycle. If the NMI input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 9.

• Fast-Interrupt Request (FIRQ)*

A "Low" level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request (IRQ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

● Interrupt Request (IRQ)*

A "Low" level input on this pin will initiate an Interrupt Request sequence provided the mask bit (I) in the CC is clear. Since IRQ stacks the entire machine state it provides a slower response to interrupts than FIRQ. IRQ also has a lower priority than FIRQ. Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

* NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain "Low" until completion of the current instruction they may not be recognized. However, NMI is latched and need only remain "Low" for one cycle.

• Clock Inputs E, Q

E and Q are the clock signals required by the HD6809E. Q must lead E; that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU, t_{AD} after the falling edge of E, and data will be latched from the bus by the falling edge of E. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires levels above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Timing and waveforms for E and Q are shown in Figures 1 and 2 while Figure 11 shows a simple clock generator for the HD6809E.

• BUSY

Busy will be "High" for the read and modify cycles of a readmodify-write instruction and during the access of the first byte of a double-byte operation (e.g., LDX, STD, ADDD). Busy is also "High" during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect etc.).

In a multi-processor system, busy indicates the need to defer the rearbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a "test-and-set" primitive, using any one of several read-modify-write instructions.

Busy does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 12. Timing information is given in Figure 13. Busy is valid $t_{\rm CD}$ after the rising edge of Q.

AVMA

AVMA is the Advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multiprocessor systems. AVMA is "Low" when the MPU is in either a HALT or SYNC state. AVMA is valid t_{CD} after the rising edge of Q.

• LIC

LIC (Last Instruction Cycle) is "High" during the last cycle of every instruction, and its transition from "High" to "Low" will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be "High" when the MPU is Halted at the end of an instruction, (i.e., not in CWAI or RESET) in SYNC state or while stacking during interrupts. LIC is valid t_{CD} after the rising edge of Q.

TSC


TSC (Three-State Control) will cause MOS address, data, and R/W buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).

While E is "Low", TSC controls the address buffers and R/\overline{W} directly. The data bus buffers during a write operation are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of E, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 14.

MPU Operation

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after \overline{RES} and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt or HALT input can also alter the normal execution of instructions. Figure 15 illustrates the flow chart for the HD6809E.





(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{|Hmin} and logic "Low" = V_{|Lmex} unless otherwise specified. E clock shown for reference only.

Figure 9 TRQ and NMI Interrupt Timing




Figure 10 FIRQ Interrupt Timing




Figure 11 HD6809E Clock Generator






Figure 12 Read Modify Write Instruction Example (ASL Extended Indirect)



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmex} unless otherwise specified.

Figure 13 BUSY Timing (ASL Extended Indirect Instruction)



(NOTES) Data will be asserted by the MPU only during the interval while R/W is "Low" and E or Q is "High".

Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmex} unless otherwise specified.

Figure 14 TSC Timing




Figure 15 Flowchart for HD6809E Instruction

HD6809E,

HD68A09E,

HD68B09E

ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809E has the most complete set of addressing modes available on any microcomputer today. For example, the HD6809E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6809E:

- (1) Implied (Includes Accumulator)
- (2) Immediate
- (3) Extended
- (4) Extended Indirect
- (5) Direct
- (6) Register
- (7) Indexed

Zero-Offset

Constant Offset

Accumulator Offset

Auto Increment/Decrement

- (8) Indexed Indirect
- (9) Relative
- (10) Program Counter Relative

• Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Implied Addressing are: ABX, DAA, SWI, ASRA, and CLRB.

Immediate Addressing

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6809E uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate Addressing are:

LDA #\$20

LDX #\$F000 LDY #CAT

(NOTE) # signifies immediate addressing, \$ signifies hexadecimal value.

Extended Addressing

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

LDA CAT

STX MOUSE

LDD \$2000

Extended Indirect

As a special case of indexed addressing (discussed below), one level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

LDA [CAT]

LDX [\$FFFE]

STU [DOG]

Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the HD6809. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA \$30

SETDP \$10 (Assembler directive)

LDB \$1030

LDD <CAT

(NOTE) < is an assembler directive which forces direct addressing.

Register Addressing

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TFR X, Y Transfer X into Y
EXG A, B Exchanges A with B
PSHS A, B, X, Y Push Y, X, B and A onto S
PULU X, Y, D Pull D, X, and Y from U

Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

	F	ost-E	Byte I	Regis	ter Bı	t		Indexed Addressing
7	6	5	4	3	2	1	0	Mode
0	R	R	d	d	đ	d	d	EA = ,R + 5 Bit Offset
1	R	R	0	0	0	0	0	,R +
1	R	R	1	0	0	0	1	,R + +
1	R	R	0	0	0	1	0	,-R
1	R	R	-	0	0	1	1	,R
1	R	R	1	0	1	0	0	EA = ,R + 0 Offset
1	R	R	-	0	1	0	1	EA = ,R + ACCB Offset
1	R	R	1	0	1	1	0	EA = ,R + ACCA Offset
1	R	R	1	1	0	0	0	EA = , R + 8 Bit Offse
1	R	R	1	1	0	0	1	EA = ,R + 16 Bit Offset
1	R	R	i	1	0	1	1	EA = ,R + D Offset
1	×	×	1	1	1	0	0	EA = ,PC + 8 Bit Offset
1	×	×	1	1	1	0	1	EA = ,PC + 16 Bit Offse
1	R	R	-	1	-	1	1	EA = [,Address]
	_		Ĩ	_		L		Addressing Mode Field
			L					Indirect Field (Sigh bit when b7 = 0)
	on't C							

Figure 16 Index Addressing Postbyte Register Bit Assignments

Table 2 Indexed Addressing Mode

		N	on Indirect				Indirect		
Туре	Forms	Assembler Form	Postbyte OP Code	+~	+ #	Assembler Form	Postbyte OP Code	+ ~	1
Constant Offset From R	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
(2's Complement Offsets)	5 Bit Offset	n, R	0RRnnnnn	1	0	default	ts to 8-bit		Γ
	8 Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16 Bit Offset	n, R	1RR01001	4	2	(n, R)	1RR11001	7	2
Accumulator Offset From R	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
(2's Complement Offsets)	B Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R +	1RR00000	2	0	not allowed		T	Г
	Increment By 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	0
	Decrement By 1	, - R	1RR00010	2	0	not	allowed		Г
	Decrement By 2	, R	1RR00011	3	0	[, R]	1RR10011	6	0
Constant Offset From PC	8 Bit Offset	n, PCR	1xx01100	1	1	[n, PCR]	1xx11100	4	1
(2's Complement Offsets)	16 Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16 Bit Address	_	_	-	_	[n]	10011111	5	2

R = X, Y, U or S

RR:

x = Don't Care

00 = X

10 = U

11 = S

 $\stackrel{+}{\sim}$ and $\stackrel{+}{\scriptscriptstyle{\#}}$ indicate the number of additional cycles and bytes for the particular variation.

Zero-Offset Indexed

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

LDD 0, X

LDA S

Constant Offset Indexed

In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

5-bit (-16 to +15)

8-bit (-128 to +127)

16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA 23, X

LDX -2, S

LDY 300, X LDU CAT, Y

Accumulator-Offset Indexed

This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA B, Y

LDX D, Y

LEAX B, X

Auto Increment/Decrement Indexed

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-

decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA ,X+ STD ,Y++ LDB ,-Y LDX ,--S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0, X + + (X initialized to 0)

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

 $0 \rightarrow \text{temp}$ calculate the EA; temp is a holding register $X + 2 \rightarrow X$ perform autoincrement $X \rightarrow (\text{temp})$ do store operation

Indexed Indirect

All of the indexing modes with the exception of auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index Register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index Register and an offset.

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

LDA [, X] LDD [10, S] LDA [B, Y] LDD [, X++]

Relative Addressing

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2¹⁶. Some examples of relative addressing are:

BEQ CAT (short) BGT DOG (short)

• Program Counter Relative

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR] LDU [DOG, PCR]

■ HD6809E INSTRUCTION SET

The instruction set of the HD6809E is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the new instructions are described in detail below:


PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

• PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown in below.

PUSH/PULL POST BYTE



	←P	ull Or	der	P	ush C	rder →	
PC	U	Y	X	DP	В	A	CC
FFFF	← ir	icreasi	ng me	mory a	addre	ss	0000
PC	S	Y	X	DP	В	A	CC

HD6809E, HD68A09E, HD68B09E

TFR/EXG

Within the HD6809E, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits $4\sim7$ of postbyte define the source register, while bits $0\sim3$ represent the destination register. These are denoted as follows:

0000 - D	0101 - PC
0001 - X	1000 - A
0010 - Y	1001 - B
0011 — U	1010 - CC
0100 - S	1011 - DI

(NOTE) All other combinations are undefined and INVALID.

TRANSFER/EXCHANGE POST BYTE

SOURCE	DESTINATION
1 1 1 1	

LEAX/LEAY/LEAU/LEAS

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data in a position independent manner. For example:

	LEAX LBSR	MSG1, PCR PDATA (Print message routine)
MCC1	FCC	MESSACE,

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

b - 1 → temp (calculate EA with predecrement)
 b - 1 → b (modify b, predecrement)

3. temp \rightarrow a (load a)

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, -X does decrement X. LEAX 1, X should be used to increment X by one.

Table 3 LEA Examples

Instruction	Operation	Comment
LEAX 10, X	X + 10 → X	Adds 5-bit constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-bit constant 500 to X
LEAY A, Y	$Y + A \rightarrow Y$	Adds 8-bit A accumulator to Y
LEAY D, Y	$Y + D \rightarrow Y$	Adds 16-bit D accumulator to Y
LEAU -10, U	U 10 → U	Subtracts 10 from U
LEAS -10, S	S - 10 → S	Used to reserve area on stack
LEAS 10, S	S + 10 → S	Used to 'clean up' stack
LEAX 5, S	S+5 → X	Transfers as well as adds

• MIII

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications,

Long and Short Relative Branches

The HD6809E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

SYNC

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (\overline{NMI}) or maskable (\overline{FIRQ}, \overline{IRQ}) with its mask bit (F or I) clear, the processor will clear the Sync state and perform the normal interrupt stacking and service routine. Since \overline{FIRQ} and \overline{IRQ} are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (\overline{FIRQ}, \overline{IRQ}) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Figure 17 depicts Sync timing.

Software Interrupts

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6809E, and are prioritized in the following order: SWI, SWI2, SWI3.

16-Bit Operation

The HD6809E has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

■ CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the HD6809E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this

HD6809E, HD68A09E, HD68B09E

technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart. \overline{VMA} is an indication of FFFF $_{16}$ on the address bus, R/\overline{W} = "High" and BS = "Low". The following examples illustrate the use of the chart; see Figure 18.

Example	1:	LBSR	(Bra	nch	Taken))
Before	E	xecutio:	n SP	= F	000	

Before Ex	ecution Sr	- 1.000		
		•		
		•		
		•		
\$8000		LBSR	CAT	
		•		
		•		
		•		
\$A000	CAT	•		

CYCLE-BY-CYCLE FLOW

	CICEE DI CICEE I EG.						
Cycle #	Address	Data	$\mathbf{R}/\overline{\mathbf{W}}$	Description			
1	8000	17	1	Opcode Fetch			
2	8001	1 F	1	Offset High Byte			
3	8002	FD	1	Offset Low Byte			
4	FFFF	*	1	VMA Cycle			
5	FFFF	*	1	VMA Cycle			
6	FFFF	*	1	VMA Cycle			
7	FFFF	*	1	VMA Cycle			
8	EFFF	03	0	Stack Low Order			
				Byte of Return			
				Address			
9	EFFE	80	0	Stack High Order			
				Byte of Return			
				Address			

Example	2:	DEC	(Extended)
---------	----	-----	------------

\$8000		DEC		\$A0	000			
\$A000		FCB		\$80				
		CYCLE-BY-CYCLE FLOW						
	Cycle #	Address	Data	R/\overline{W}	Description			
	1	8000	7A	1	Opcode Fetch			
	2	8001	A 0	1	Operand Address,			
					High Byte			
	3	8002	00	1	Operand Address,			
					Low Byte			
	4	FFFF	*	1	VMA Cycle			
	5	A000	80	1	Read the Data			
	6	FFFF	*	1	VMA Cycle			
	7	A000	7F	0	Store the Decre-			
					mented Data			

^{*} The data bus has the data at that particular address.

■ HD6809E INSTRUCTION SET TABLES

The instructions of the HD6809E have been broken down into five different categories. They are as follows:


8-Bit operation (Table 4)

16-Bit operation (Table 5)

Index register/stack pointer instructions (Table 6) Relative branches (long or short) (Table 7)

Miscellaneous instructions (Table 8)

HD6809E instruction set tables and Hexadecimal Values of instructions are shown in Table 9 and Table 10.



(NOTES) 1. If the associated mask bit is set when the interrupt is requested, LIC will go "Low" and this cycle will be an instruction fetch from address location PC + 1. However, if the interrupt is accepted (INMI or an unmasked FIRQ or IRQ) LIC will remain "High" and interrupt processing will start with this cycle as [In] and 10 [Instruct Topica].

- will start with this cycle as (m) on Figure 9 and 10 (Interrupt Timing).

 If mask bits are clear, IRQ and FIRQ must be held "Low" for three cycles to guarantee that interrupt will be taken, although only one cycle is necessary to bring the processor out of SYNC.
- Waveform measurements for all inputs and outputs are specified at logic "High" = V_{IHmin} and logic "Low" = V_{ILmax} unless otherwise specified.


Figure 17 SYNC Timing

(HITACHI

(NOTE)

- 1. Busy = "High" during access of first byte of double byte immediate load.
- 2. Write operation during store instruction. Busy = "High" during first two cycles of a double-byte access and the first cycle of read-modify-write access.
- 3 AVMA is asserted on the cycle before a VMA cycle.

Figure 18 Address Bus Cycle-by-Cycle Performance



(NOTES)

- Stack (W) refers to the following sequence: SP ← SP − 1, then ADDR ← SP with R/W = "Low"
 Stack (R) refers to the following sequence: ADDR ← SP with R/W = "High", then SP ← SP + 1.
 PSHU, PULU instructions use the user stack pointer (i.e., SP = U) and PSHS, PULS use the hardware stack pointer (i.e., SP = S).
- 2. Vector refers to the address of an interrupt or reset vector (see Table 1).
- 3. The number of stack accesses will vary according to the number of bytes saved.
- 4. VMA cycles will occur until an interrupt occurs.

Figure 18 Address Bus Cycle-by-Cycle Performance (Continued)




Figure 18 Address Bus Cycle-by-Cycle Performance (Continued)

Table 4 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumultor or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location

HD6809E, HD68A09E, HD68B09E

Table 4 8-Bit Accumulator and Memory Instructions (Continued)

Mnemonic(s)	Operation
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A \times B \rightarrow D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

(NOTE) A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 5 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

(NOTE) D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions

Table 6 Index Register Stack Pointer Instructions

Mnemonic(s)	Operation
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
ŞTX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

HD6809E, HD68A09E, HD68B09E

Table 7 Branch Instructions

Mnemonic(s)	Operation
	SIMPLE BRANCHES
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
	SIGNED BRANCHES
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
	UNSIGNED BRANCHES
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBLS	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
	OTHER BRANCHES
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

Table 8 Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

Table 9. HD6309E Instruction Set Table

	UCTIONS/ DRMS		CM ~		O P	REC	-	O P	XTN			MM							IVE	DESCRIPTION	7	6	5	4	3	2	1	10
	JUNIO	+	1	1	UP	-	#	UP	-	#	O P	~	#	OP	F	#	OP	~(3)	#		E	F	Н	1	N	Z	v	9
ABX		3 A	3	1	İ															B + X → X	•	•	•	•	•	•	•	1
ADC	ADCA				9 9	4	2	В 9							4 +			l	ļ	(UNSIGNED) A+M+C→A			١.		١.	١.		١.
ADC	ADCB			İ	D 9	4	2	F 9	5	3	8 9 C 9	2	2 2		4 +					B+M+C→B			1		1	1	:	
ADD	ADDA			1	9 B		2	ВВ	١	3	8 B	1	2	1	4 +	1				A+M→A			i	•	1	i	:	1
	ADDB			1	DB	1	2	FB	5	3	СВ		2		4 +			ļ		B + M→B	•	•	1	•	ı	1	1	
	ADDD		1		D 3	6	2	F 3	7	3	C 3	4	3		6 +					D+MM+1→D	•	•	•	•	t	1	1	
AND	ANDA				9 4	4	2	B 4	5	3	8 4	2	2	A 4	4 +	2 +	1		l	A∧M→A	•	•	•	•	1	1	R	
	ANDB				D 4	4	2	F 4	5	3	C 4	2	2	E 4	4 +	2 +				B∧M→B	•	•	•	•	1	1	R	1
	ANDCC								ĺ		1 C	3	2							C C ∧IMM→C C	(-	-	┢	 Ø-	-	╁	╁	+,
ASL			1	1	1							1	1		1						١.		_	_				Ì
ASL	ASLA ASLB	4 8		1					1			1	1			1		1	1	A CHITTING	•	•	8	•	1	1	1	1
	ASL	5 8	2	1	0 8			7 8	7	3			l		6 +						•	•	8	•	1	:	1	
	ASL			Ì	٥٠	0	12	100	′	3				0 0	0 -	2 7				M) C b ₇ . b ₀	•	•	۳	•	١.	1	:	
ASR	ASRA	4 7	2	1		1				1					}					A) _	•	•	8	•	1	1	•	
	ASRB	5 7	2	1			-				l								ļ	B minim n	•	•	8	•	1	1	•	1
	ASR				0 7	6	2	7 7	7	3				6 7	6 +	2 +		1		W ATTITUTE W	•	•	8	•	1	1	•	
			1							1				l				1		b, b ₀ C							Ì	
BCC	BCC			1									ļ				2 4		2	Branch C = 0	•	•	•	•	•	•	•	1
	LBCC							ļ			١.,					l	10	5 (6)	4	Long Branch	•	•	•	•	•	•	•	1
				1									ĺ	1			2 4			C = 0				1				
				1											-						1							
				1						ĺ					1						Į	ļ						
BCS	BCS			1	1]	1	1									2 5	3	2	Branch C = 1			•	•	•	•		١.
	LBCS		-	1			1								1	1	l	5(6)		Long Branch	•	•	•	•			•	
				1						Į							2 5			C = 1		-	-		-	-	-	
BEQ	BEQ			1													2 7	3	2	Branch Z = 1	•	•	•	•	•	•	•	
	LBEQ	1							ŧ								10	5 (6)	4	Long Branch	•	•	•	•	•	•	•	•
			l														2 7			Z = 1		l					1	
BGE	BGE																2 C		2	Branch N⊕V = 0	•	•	•	•	•	•	•	•
	LBGE					1	}							}	1		10	5 (6)	4	Long Branch	•	•	•	•	•	•	•	•
BGT	BGT	-		1				ŀ									2 C			N⊕V = 0		_	_			_		١.
BG I	LBGT																2 E	3	2	Branch $Z \lor (N \oplus V) = 0$	•		•	•	•	•	•	1
	LDGI		1				1										1 0 2 E	5 (6)	4	Long Branch $\mathbf{Z} \vee (\mathbf{N} \oplus \mathbf{V}) = 0$	•	•	•		•	•	•	1
вні	вні			l		l											2 2	3	2	Branch $C \lor Z = 0$		•	•	•	•	•	•	١.
	LBHI															1	10	5(6)	1	Long Branch								
		1			1											1	2 2		i i	$C \lor Z = 0$		-	1	-			-	1
BHS	BHS																2 4	3	2	Branch C = 0	•	•	•	•	•	•	•	1
								ļ														1				l		
	LBHS	1				1	1	1									10	5 (6)	4	Long Branch	•	•	•	•	•	•	•	1
										ļ							2 4			C = 0					1	İ	1	1
BIT	BITA				9 5	1		B 5			8 5				4 +					Bit Test A (M∧A)	•	•	•	•	1	1	R	
n.r	BITB				D 5	4	2	F 5	5	3	C 5	2	2	E 5	4 +	2 +				Bit Test B (M∧B)	•	•	•	•	1	1	R	•
BLE	BLE	1													1		2 F	ı	2	Branch $Z \lor (N + V) = 1$	•	•	•	•	•	•	•	1
	LBLE														l		1 0 2 F	5(6)	4	Long Branch	•	•	•	•	•	•	•	1
BLO	BLO															1	2 F	3	2	$Z \lor (N \oplus V) = 1$ Branch $C = 1$		•	•	•		•		1
DLO	LBLO	1																5(6)		Long Branch			•	•	•		•	
					1			ŧ									2 5	0,0	•	C = 1				-	_			
BLS	BLS]						2 3	3	2	Branch $C \lor Z = 1$	•	•	•	•	•	•	•	
			1					1						1							1	1	1			1	1	1
	LBLS																	5 (6)	4	Long Branch	•	•	•	•	•	•	•	
													l		1		2 3	ĺ		C∨ Z = 1					1			
BLT	BLT		1						1								2 D			Branch N⊕V = 1	•	•	•	•	•	•	•	1
	LBLT									l			l				10	5(6)	4	Long Branch	•	•	•	•	•	•	•	1
BMI	BMI				Ι.												2 D	,		N⊕V = 1 Branch N = 1								1
131411	LBMI				1												2 B 1 0	1	2	Branch N = 1 Long Branch		•						1
	22.711												l				2 B		'	N = 1		_						1
						4	1	1	1	1	1	1	1	1	1	1	100	1	1	1 1 1 1 1	1	1	į.	1	1	1	1	1

F BNE	ORMS	OP	~	#	OР	-	#	OΡ	~	#	OP	~	#	OP	~	#	OP	~⑤	#	DESCRIPTION	E	F	Н	1	N	Z	ν	T
BNE	DATE	1 7															-	-						انا			L.	
																	2 6	3	2	Branch Z = 0			•				•	
	LBNE												ļ	Ì			1 0	1	4	Long Branch		-		•	-			
	D.7.11.											Ì					2 6	3.07	•	Z = 0	•	•	•	•	•	•	•	1
BPL	BPL																2 A	3	2						_			١.
	LBPL										ļ							5(6)			•	•	•	•	•		-	
	LDIL																	5 (6)	4	Long Branch	•	•	•	•	•	•	•	1
				f												ĺ	2 A		_	N = 0			١.		_	_	_	1.
BRA	BRA																2 0	3	2	Branch Always	•	•	•	•	•	•	•	•
	LBRA																16	5	3	Long Branch Always	•	•	•	•	•	•	•	•
BRN	BRN														ļ		2 1	3	2	Branch Never	•	•	•	•	•	•	•	•
	LBRN																1 0 2 1	5	4	Long Branch Never	•	•	•	•	•	•	•	
BSR	BSR					1											8 D	7	2	Branch to	•	•	•	•	•	•	•	•
		1																		Subroutine								
	LBSR						'	1									1 7	9	3	Long Branch to	•	•	•	•	•	•	•	
												1								Subroutine			1					
BVC	BVC					1											2 8	3	2	Branch V = 0	•	•	•	•	•	•	•	
	LBVC																10	5(6)	4	Long Branch	•	•	•	•	•	•	•	1
								1									2 8			V = 0		1						
BVS	BVS							1			l						2 9	3	2	Branch V = 1	•	•	•	•	•	•	•	1
	LBVS																1 0			Long Branch	•	•	•	•	•	•	•	1
														1		1	2 9			V = 1	-	•	1	_	•	-	_	`
CLR	CLRA	4 F	2	1											İ		-			0 → A			•	•	R	s	R	F
CLIK	CLRB	5 F	2	;														1		0 → B		•	•		R	S	R	F
	CLR	3 1	-	١,		_		2.0	,	,		1			6 +	١.,				0 → M					R	S	R	F
Chan		1			0 F	1	2	7 F	7	3	١			1.		1						_		1	l	1	1	1
CMP	CMPA			Ì	9 1	4	2	B 1	5	3	8 1	2	2		4 +					Compare M from A	•	•	8	•	1	1	1	1
	CMPB		İ		DI	4	2	F1	5	3	C 1	2	2	ł	4 +	1				Compare M from B	•	•	(8)	•	1	1	1	1
	CMPD	1	ĺ	1	10	7	3	10	8	4	10	5	4	1	7 +	3 +				Compare M M + 1	•	•	•	•	1	İ	1	1
					9 3			B 3			8 3			A 3	İ					from D								
	CMPS				11	7	3	11	8	4	1.1	5	4	11	7 +	3 +				Compare M M + 1	•	•	•	•	1	1	1	1
					9 C			ВС			8 C			A C						from S								
	CMPU				11	7	3	11	8	4	1 1	5	4	1 1	7 +	3 +				Compare M M + 1		•	•	•	1	1	1	1
					9 3			В 3			8 3			A 3	1			1		from U	1	-	_					
	СМРХ				9 C	6	,	ВС	7	3	8 C	4	3		6 +	2 +				Compare M M + 1		•		•	ı	t	1	1
	0	1		l	1	ľ	1		ı '	,	100	1	"	1		1				from X		-		_	١.	1	1	Ι.
	CMDV	1		ļ	١. ۵	1_		١		١.	١	-	١.			١.									:	١.		١.
	CMPY				10	7	3	10	8	4	10	5	4	1	7+	13+				Compare M M + 1	•	•	•	•	١,	1	1	1
				١.	9 C			BC			8 C			A C						from Y	-	_	_	_	١.	١.	_	١.
СОМ	COMA	4 3		1																Ā→A	•	•	•	•	1	1	R	8
	COMB	5 3	2	1																B→B	•	•	•	•	1	1	R	5
	COM				0 3	6	2	7 3	7	3				6 3	6 +	2 +				M→M	•	•	•	•	1	1	R	5
CWAI								1			3C	≥20	2							CC ∧ IMM→CC	S	(-	-	-	0	-	+-	+)
											1	1					1		l	Wait for Interrupt								
DAA		1 9	2	1																Decimal Adjust A	•	•	•	•	1	1	8	1
DEC	DECA	4 A	2	1														1		A - 1 → A	•	•	•	•	1	1	1	•
	DECB	5 A		1				1				1								B - 1 → B	•	•	•	•	1	1	:	
	DEC		ļ		0 A	6	2	7 A	7	3		1		6 A	6 +	2 +				M - 1 → M	•	•	•	•	1	1	1	
EOR	EORA				9 8		2	B 8	5	3	8 8	2	2		4 +					A⊕M→A	•	•	•	•	1	1	R	•
	EORB				D 8	i	2	F 8	ı	3	C 8	ı	ı	\$		2 +		1		B⊕M→B		•	•	•	:	1	R	-
EXG	R1, R2	1 E	یر ا	2	100	"	~	"	ا ا	١	"	١	٦	"	ľ	1 '		1		R1↔R2②	1,	Ľ	Ľ	100	Ŀ	Ľ	Ë	Ţ
INC	INCA		1	l .							1				-	1		1		A + 1 → A					1	1	:	1
INC		4 C		1	1	Į					1				1	1		1						-		1	1	
	INCB	5 C	2	1	1.	}_	١.	_						١				İ		B + 1 → B		•	•	•	:	1	:	
	INC	-			0 C		2	7 C	1	3		1			6 +					M + 1 → M	•	•	•	•	1	1	1	1
JMP					0 E		2	7 E	1	3		1			3 +					EA③→PC	•	•	•	•	•	•	•	1
JSR			i	1	9 D	7	2	BD	8	3	1	1	ı	LAD	17+	10 +	1	1 .		Jump to Subroutine								1



HD6809E, HD68A09E, HD68B09E

	RUCTIONS/	ACC	M			REC	_	-	XTN	-		ИМЕ						LAT		DESCRIPTION	7	6	5	4	3	2	1	0
F	ORMS	ОP	-	#	OP	-	#	ОP	~	#	0 P	-	#	O P	-	#	OP	~3	#	DEGOTIII TION	E	F	Н	1	N	Z	V	C
LD	LDA				9 6	4	2	B 6	5	3	8 6	2	2	A 6	4 +	2 +				M→A	•	•	•	•	1	1	R	•
	LDB				D 6	4	2	F 6	5	3	C 6	2	2	E 6	4 +	2 +				M→B	•	•	•	•	1	1	R	•
	LDD				DC	5	2	FC	6	3	cc	3	3	EC	5 +	2 +				M M + 1 → D	•	•	•	•	1	1	R	
	LDS				10	6	3	10	7	4	10	4	4	10	6 +	3 +	1			M M + 1 → S	•	•	•	•	1	1	R	•
					DE			FE			CE			EE		1						l						
	LDU				DE	5	2	FE	6	3	CE	3	3	EE	5 +	2 +				M M + 1 → U	•	•	•	•	1	1	R	
	LDX				9 E	5	2	ΒE	6	3	8 E	3	3	A E	5 +	2 +				$MM+1\rightarrow X$	•	•	•	•	1	1	R	•
	LDY				10	6		10		4	10	4	4	1 0	6 +	3 +				M M + 1 → Y	•	•	•	•	t	1	R	•
					9 E	ĺ		BE		İ	8 E			A E										ļ				
LEA	LEAS	1				1	1							3 2	4 +	2 +	1			EA③→S	•	•	•	•	•		•	•
	LEAU	1				1	1	l						3 3	4 +	2 +				EA③→U	•	•	•	•	•	•	•	•
	LEAX	1									ļ			3 0	4 +	2 +	1			EA③→X	•	•	•	•	•	1	•	
	LEAY													3 1	4 +	2 +	-[EA③→Y	•	•	•	•	•	:	•	•
		1								l																		
LSĽ	LSLA	4 8	2	1								Ì		1		1				A)	•	•	•	•	1	:	1	t
	LSLB	5 8	2	1				1							1	1	1			B } ☐← 0	•	•	•	•	1	1	1	1
	LSL				0 8	6	2	7 8	7	3				6 8	6 +	2 +	1			M) C b ₇ b ₀	•	•	•	•	1	:	1	t
LSR	LSRA	4 4		1							'		1				1			A)	•	•	•	•	R	1	•	ı
	LSRB	5 4	2	1		1		1								1				B 0-411111111-41	•	•	•	•	R	:	•	ı
	LSR				0 4	6	2	7 4	7	3			į	6 4	6 +	2 +				M) white u	•	•	•	•	R	1	•	1
		1	ĺ										l							b₁ b₀ C					l			
MUL		3 D	11	1	1		1								1					$A \times B \rightarrow D$	•	•	•	•	•	1	•	9
			1								İ									(Unsigned)								
NEG	NEGA	4 0		1		l		i								1				$\overline{A} + 1 \rightarrow A$	•	•	8	•	1	1	1	1
	NEGB	5 0	2	1										l		1	1			B + 1 → B	•	•	8	•	1	1	1	1
	NEG	j			0.0	6	2	7.0	7	3				6 0	6 +	2 +				M + 1 → M	•	•	8	•	1	1	1	1
NOP		1 2	2	1									1	1			1			No Operation	•	•	•	•	•	•	•	•
OR	ORA				9 A	4	į.	BA		5	8 A	1	1	1	4 +	1	1			A∨M→A	•	•	•	•	1	1	R	•
	ORB				DA	4	2	FA	5	3	C A		1	ΕA	4 +	2 +		1		B∨M→B	•	•	•	•	1	1	R	•
	ORCC				1						1 A	3	2							CC∨ IMM→CC	(-	_	 	Ø:				(
PSH	PSHS	3 4	5+ £	2	İ										1					Push Registers on	•	•	•	•	•	•	•	•
															1		1			S Stack			1					١
	PSHU	3 6	5+ £	2																Push Registers on	•	•	•	•	•	•	•	•
													Ì			1				U Stack			İ					
PUL	PULS	3 5	5+£	2			İ								1	1		1		Pull Registers	(-	-	1	100	<u> </u>			۲)
				ĺ	1															from S Stack				1				
	PULU	3 7	5÷ ĝ	2																Pull Registers	(-	 	-	100-	-	H		(۱
																	1			from U Stack			l					
						1	1							1	1	1								1				1
ROL	ROLA	4 9		1																^	•	•	•	•	1	:	1	1
	ROLB	5 9	2	1																B }	•	•	•	•	1	1	1	1
	ROL	1		1	0 9	6	2	7 9	7	3				6 9	6 +	2 +				M) C b ₇ ← b ₀	•	•	•	•	1	1	ī	1
ROR	2024			١.						1	1			ļ		1						_	_	-		.	_	١.
ROR	RORA	4 6		1	l					l	l					1	1			A .	•	•	•	•	1	:	•	1
	RORB	5 6	2	1	l						1		1	١				l		B \	•	•	•	•	1	1	•	1
	ROR	1			0 6	6	2	7 6	7	3				6 6	6 +	2 +				$C b_7 \longrightarrow b_0$	•	•	•	•	1	1	•	ţ
RTI		2 0	6,	١.				1			1	1		1		1				1	,							
K I I		3 8	6/15	1						1		1				1				Return from	(-			† Ø∙				۲'
DTC		3 9		١.																Interrupt							_	۔
RTS		3 9	3	1									1	1						Return from	•	•	•	•	•	•	•	•
SBC	SDC A	1			0.0			D	-					1.	1.			l		Subroutine			_		١.	١.١	, 1	
SBC	SBCA				9 2			B 2			8 2				4 +			1		A-M-C→A		•	8	•	:	:	:	:
CEV	SBCB			١.	D 2	4	2	F 2	5	3	C 2	2	2	E 2	4 +	2 +				B-M-C→B	•	•	8	•	:	1	1	!
SEX		110	2	1					ĺ	1	1				1	l				Sign Extend B into A	•	_	•	_	:	1	•	-
		1	1	1						1		1	1			1	1			$\begin{cases} B \mathcal{O} \cup F / F = 1 & FF \rightarrow A \\ B \mathcal{O} \cup F / F = 0 & 0 \rightarrow A \end{cases}$		1	1					ĺ
			1	1								1		1	1	1	1			Lense / L/= 0 0+A		1		İ	1			ĺ
										-				1				1				1	1		1			1
		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		I	1	1		1	1			

INSTRU	JCTIONS/	ACC	M	REG	DI	IREC	CT	E	KTN	1D	11	ИМЕ	ED	IN	DE	(()	RE	LAT	IVE	DECODINE	7	6	5	4	3	2	1	0
F0	RMS	OP	1	#	ОP	~	#	0 P	-	#	O P	~	#	O P	~	#	O P	~©	#	DESCRIPTION	E	F	Н	I	N	Z	v	С
ST	STA			1	9 7	4	2	B 7	5	3				A 7	4 +	2 +				A→M			•		,	1	R	
	STB				D 7	4	2	F 7	5	3						2 +				B→M			•		;	i	R	
	STD				DD		2	1.	•	3					1.	2 +				D→M M+ 1	•	•	•	•	i	:	R	
	STS			1	10	6	3	(1	4			1	1	1	3 +		1		S→M M + 1	•	•	•		1	i	R	
		ļ			DF	-		FF	ľ	1				EF	1	1					•	_	_		•	•	•	ľ
	STU				DF	5	2	FF	6	3		1		1		2 +	1	}		U → M M + 1	•	•	•	•	1	:	R	
	STX				9 F	5	2	BF	6	3				A F	5 +	2 +				X → M M + 1	•	•	•	•	i	1	R	•
	STY	1			10	6	3	10	7	4		1	l	10	6 +	3 +				Y→M M + 1	•	•	•	•	1	1	R	•
				i	9 F			BF		1	1	l	l	A F	1				ł			-		-				Ĭ
SUB	SUBA SUBB SUBD SWI© SWI2©	3 F 1 0 3 F	20	1 2	9 0 D 0 9 3	4	2	B 0 F 0 B 3	5	3	8 0 C 0 8 3	2	2	E 0	4 +	2 + 2 + 2 +				A -M→A B-M→B D-M M+1→D Software interrupt 1 Software interrupt 2 Software interrupt 3	• • • • • • • • • • • • • • • • • • • •	• • • • •	88000	• • • •	I I I I		:::	1 1
1		3 F	1	1			ĺ					ĺ		ĺ	1								_	•			•	Ŭ
SYNC		1 3	≥4	1																Synchronize to interrupt	•	•	•	•	•	•	•	•
TFR	R1, R2	1 F	1	2																R1 → R2②	(-	-		-10	-	Н		-)
TST	TSTA	4 D		1															ĺ	Test A	•	•	•	•	1	t	R	•
l	TSTB	5 D	2	1		1						ĺ								Test B	•	•	•	•	I	1	R	•
	TST				0 D	6	2	7 D	7	3				6 D	6 +	2 +				Test M	•	•	•	•	1	ı	R	•
														١														

(NOTES)

- This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.

 The 8 bit registers are: A, B, CC, DP

 The 16 bit registers are: X, Y, U, S, D, PC

 EA is the effective address.

 The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled.

 5(6) means: 5 cycles if branch not taken, 6 cycles if taken.

 SWI sets 1 and F bits. SWI2 and SWI3 do not affect I and F.

 Conditions Cycles set as a direct result of the instruction.

- Conditions Codes set as a direct result of the instruction.
 Value of half-carry flag is undefined.
 Special Case Carry set if b7 is SET.

- Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise. LEGEND: OP Om

- ND:
 Operation Code (Hexadecimel)
 Number of MPU Cycles
 Number of Program Bytes
 Arithmetic Plus
 Arithmetic Minus
 Multiply

- Complement of M Transfer Into Half-carry (from bit 3) Negative (sign bit)

- Zero (byte)
- Overflow, 2's complement
- Carry from bit 7
 Test and set if true, cleared otherwise
 Not Affected
- Condition Code Register CC
- Concatenation
- Logical or Logical and
- Logical Exclusive or

Table 10 Hexadecimal Values of Machine Codes


OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	indexed	6+	2+
01	•	+			31	LEAY	*	4+	2+	61	•	*		
02	•	1			32	LEAS	. ↓	4+	2+	62	•	i		
03	СОМ		6	2	33	LEAU	Indexed	4+	2+	63	СОМ		6+	2+
04	LSR	1	6	2	34	PSHS	Implied	5+	2	64	LSR	1	6+	2+
05	•	i			35	PULS	A	5+	2	65		1	-	
06	ROR	1	6	2	36	PSHU	1	5+	2	66	ROR	1	6+	2+
07	ASR		6	2	37	PULU	1	5+	2	67	ASR	l	6+	2+
08	ASL, LSL	}	6	2	38	•	1	•	-	68	ASL, LS	:1	6+	2+
09	ROL		6	2	39	RTS	ł	5	1	69	ROL	,-	6+	2+
0A	DEC		6	2	3A	ABX	Ţ	3	i	6A	DEC	l	6+	2+
OB	•	1	·	-	3B	RTI	Implied	6,15	i	6B	*	1	٠.	2'
OC.	INC		6	2	3C	CWAI	Immed	≥20	2	6C	INC	ı	6+	2+
OD.	TST	- 1	6	2	3D	MUL	Implied	11	1	6D	TST	1	6+	2+
0E	JMP	Ţ	3	2	3E	*		• • •	•	6E	JMP	1	3+	2+
0F	CLR	V D⊪ect	6	2	3F	SWI	lana land	10				. ₩		
UF	CLN	Direct	•	2	35	3441	Implied	19	1	6F	CLR	Indexed	6+	2+
10	∖ See		-		40	NEGA	Implied	2	1	70	NEG	Extended	7	3
11	Next Page	-		-	41	•	4			71	•	A		
12	NOP	Implied	2	1	42	•	1			72				
13	SYNC	Implied	≥4	1	43	COMA	- 1	2	1	73	СОМ		7	3
14					44	LSRA		2	1	74	LSR		7	3
15	•				45	•	1			75				
16	LBRA	Relative	5	3	46	RORA	ı	2	1	76	ROR		7	3
17	LBSR	Relative	9	3	47	ASRA		2	1	77	ASR	Ì	7	3
18	•				48	ASLA, LSLA	ı	2	1	78	ASL, LS	SL.	7	3
19	DAA	Implied	2	1	49	ROLA	1	2	1	79	ROL		7	3
1A	ORCC	Immed	3	2	4A	DECA	1	2	1	7A	DEC	1	7	3
1B	•				4B	*	1			7B	•			_
1C	ANDCC	Immed	3	2	4C	INCA	- 1	2	1	7C	INC		7	3
1D	SEX	Implied	2	1	4D	TSTA	l	2	1	7D	TST		7	3
1E	EXG	†	8	2	4E	*	1	_	•	7E	JMP	1	4	3
1F	TFR	Implied	6	2	4F	CLRA	Implied	2	1	7F	CLR	Extended	7	3
								-	•	•••	OL.,	Exterior d	•	ŭ
20	BRA	Relative	3	2	50	NEGB	Implied	2	1	80	SUBA	Immed	2	2
21	BRN	+	3	2	51	•	+			81	CMPA	+	2	2
22	ВНІ		3	2	52	•	1			82	SBCA		2	2
23	BLS		3	2	53	COMB	1	2	1	83	SUBD		4	3
24	BHS, BCC	ì	3	2	54	LSRB	l	2	1	84	ANDA		2	2
25	BLO, BCS		3	2	55	•	İ			85	BITA	1	2	2
26	BNE		3	2	56	RORB	1	2	1	86	LDA		2	2
27	BEQ		3	2	57	ASRB	l	2	1	87	•			
28	BVC		3	2	58	ASLB, LSLB	l	2	1	88	EORA	1	2	2
29	BVS		3	2	59	ROLB	1	2	1	89	ADCA	1	2	2
2A	BPL		3	2	5A	DECB	1	2	1	8A	ORA	Į.	2	2
2B	вмі		3	2	5 B	•				8B	ADDA	1	2	2
2C	BGE	1	3	2	5C	INCB	1	2	1	8C	CMPX	Immed	4	3
2D	BLT		3	2	5D	TSTB		2	1	8D	BSR	Relative	7	2
2E	BGT	. ↓	3	2	5E	•	. ↓			8E	LDX	Immed	3	3
2F	BLE	Relative	3	2	5F	CLRB	Implied	2	1	8F	*		-	-

LEGEND:

Number of MPU cycles (less possible push pull or indexed-mode cycles)

(to be continued)

[#] Number of program bytes
* Denotes unused opcode



(NOTE): All unused opcodes are both undefined and illegal

HD6809E, HD68A09E, HD68B09E

■ NOTE FOR USE

Execution Sequence of CLR Instruction

Cycle-by-cycle flow of CLR instruction (Direct, Extended, Indexed Addressing Mode) is shown below. In this sequence the content of the memory location specified by the operand is read before writing "00" into it. Note that status Flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

Example: CLR (Extended)

\$8000 \$A000	CLR FCB	\$A000 \$80		
Cycle #	Address	Data	R/W	Description
1	8000	7 F	1	Opcode Fetch
2	8001	A 0	1	Operand Address, High Byte
3	8002	00	1	Operand Address,
4	FFFF	*	1	Low Byte VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	00	0	Store Fixed "00" into Specified

Location

^{*} The data bus has the data at that particular address.

8/16-BIT MICROPROCESSOR DATA BOOK

Section Three

HD64180 8-Bit Microprocessor Family

HD64180R/Z 8-BIT CMOS (Micro Processing Unit)

Based on a microcoded execution unit and advanced CMOS manufacturing technology, the HD64l80 is an 8-bit MPU which provides the benefits of high performance, reduced system cost and low power operation while maintaining compatibility with the large base of industry standard 8-bit software

Performance is improved by virtue of high operating frequency, pipelining, enhanced instruction set and an integrated Memory Management Unit (MMU) with 1M or 512k bytes memory physical addiess space

System cost is reduced by incorporating key system functions on-chip including the MMU, two channel refresh, two channel Asynchronous Serial Communication Interface (ASCI), Clocked Serial I/O Port (CSI/O), two channel 16-bit Programmable Reload Timer (PRT), Versattle 12 source interrupt controller and a 'dual' $(68\times\times,80\times\times)$ bus interface.

Low power consumption during normal CPU operation is supplemented by two specific software controlled low power operation modes.

The HD64l80, when combined with CMOS VLSI memories and peripherals, is useful in system applications requiring high performance, battery power operation and standard software compatibility.


The HD64180Z is fully compatible with Z80180 (Z180) which is marketed by Zilog Inc

Software Features

 Enhanced standard 8-bit software architecture: Upward compatible with CP/M-80®

Hardware Features

- On-chip MMU supporting 1M byte memory (Provided 512K byte for DP-64S.
- Two channel DMAC with memory-memory, memory-I/O and memory-memory mapped I/O transfer capabilities
- Two channel, full duplex asynchronous serial communication interface (ASC) with programmable baud rate generator and modem control handshake signals
- One channel clocked serial I/O port with serial/parallel shift register
- Two channel 16-bit programmable reload timer for output waveform generation
- · Four external and eight internal interrupts
- Dual bus interface compatible with Motorola 68 family and with Intel 80 family
- On-chip clock generator
- Operating Frequency up to 10 MHz
- Low power dissipation: 50 mW at 4 MHz Operation (typ.)
- R = Interface with 63/68, 80xx peripherals
- Z = Interface with Z80 peripherals





Pin Function Differences in the HD64180 Series

Package * Type	Pin No.	HD64180R1	HD64180Z
	18	V _{ss}	V _{SS}
CP-68	35	A ₁₉	A ₁₉
	52	NC	TEST
	12	V _{SS}	V _{SS}
FP-80B	33	A ₁₉	A ₁₉
	53	NC	TEST

^{*&}quot;J" after package designation indicates industrial temperature parts.


HD64180R

Part No.	Clock Frequency (MHz)	Package Type	Address Space
HD64180RP-6	6		
HD64180RP-8	8	DP-64S	512 K Byte
HD64180RP-10	10		
HD64180RF-6X	6		
HD64180RF-8X	8	FP-80	1 M Byte
HD64180RF-10X	10		
HD64180RCP-6X	6		
HD64180RCP-8X	8	CP-68	1 M Byte
HD64180RCP-10X	10		1 WI Dyte


HD64180Z

Part No.	Clock Frequency (MHz)	Package Type	Address Space
HD64180ZP-6	6		
HD64180ZP-8	8	DP-64S	512 K Byte
HD64180ZP-10	10		
HD64180ZF-6X	6		
HD64180ZF-8X	8	FP-80	1 M Byte
HD64180ZF-10X	10		
HD64180ZCP-6X	6		
HD64180ZCP-8X	8	CP-68	1 M Byte
HD64180ZCP-10X	10		


■ PIN ASSIGNMENT



■ PIN ASSIGNMENT



■ HD64180 BLOCK DIAGRAM



 $(A_0 \sim A_{19}: HD64180R1, HD64180Z; FP-80, CP-68)$

@HITACHI

HD64180R/Z

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3~ +7.0	V
Input Voltage	V _{in}	$-0.3 \sim V_{cc} + 0.3$	V
O Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Tabl	т	−20 ~ + 75 *	°C
Operating Temperature	T_{opr}	-40~+85**	U
Storage Temperature	T _{stg}	−55 ~ + 150	°C

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{cc}=5V\pm10\%$, $V_{ss}=0V$, $ta=-20\sim+75^{\circ}C$, Industrial Temp Ta=-40 $\sim+85^{\circ}C$, unless otherwise noted.)

Item	Symbol	Condition	min.	typ.	max.	Unit
Input "H" Voltage RESET, EXTAL, NMI	V _{IH1}		V _{CC} -0.6	-	V _{CC} + 0.3	٧
Input "H" Voltage Except RESET, EXTAL, NMI	V _{IH2}		2.0		V _{CC} + 0.3	٧
Input "L" Voltage RESET, EXTAL, NMI	V _{IL1}		-0.3		0.6	٧
Input "L" Voltage Except RESET, EXTAL, NMI	V _{IL2}		-0.3		0.8	٧
Output "H" Voltage	V _{OH}	$I_{OH} = -200 \mu A$	2.4			V
All Outputs	VOH	$I_{OH} = -20\mu A$	V _{CC} -1.2			
Output "L" Voltage All Outputs	V _{OL}	I _{OL} = 2.2mA	-		0.45	٧
Input Leakage Current All Inputs Except XTAL, EXTAL	I _{IL}	$V_{in} = 0.5 \sim V_{CC} - 0.5$		_	1.0	μΑ
Three State Leakage Current	I _{TL}	$V_{in} = 0.5 \sim V_{CC} - 0.5$	_		1.0	μΑ
Power Dissipation	lcc*	f = 4MHz	_	10	20	
(Normal Operation)		f = 6MHz		15	30	
		f = 8HMz		20	40	
		f = 10MHz		25	50	mA
Power Dissipation		f = 4HMz	_	2.5	5.0	
(SYSTEM STOP mode)		f = 6MHz	_	3.3	7.5	
		f = 8HMz		5.0	10.0	
		f = 10MHz	_	6.3	12.5	
Pin Capacitance	Ср	V _{in} = 0V, f = 1HMz Ta = 25°C	_		12	pF

^{*}V_{IH} min. = V_{CC}-1.0V, V_{IL} max. = 0.8V (all output terminal are at no load)

^{*}Standard Temp.

^{**}Industrial Temp.

• DC CHARACTERISTICS ($V_{cc}=5V\pm10\%$, $V_{ss}=0V$, ta=-20 ~ +75°C, Industrial Temp Ta=-40 ~ +85°C, unless otherwise noted.)

		HD64180R/Z-4		HD641	80R/Z-6	HD641	80R/Z-8	HD6418	0R/Z-10]
Item	Symbol	min.	max.	min.	max.	min.	max.	min.	max.	unit
Clock Cycle Time	t _{cyc}	250	2000	162	2000	125	2000	100	2000	ns
Clock "H" Pulse Width	t _{CHW}	110		65		50		40		ns
Clock "L" Pulse Width	t _{CLW}	110		65		50		40		ns
Clock Fall Time	t _{cf}		15		15		15		10	ns
Clock Rise Time	t _{cr}		15		15		15		10	ns
Address Delay Time	t _{AD}		110		90		80		70	ns
Address Set-up Time (ME or IQE ↓)	t _{AS}	50		30		20			70	ns
ME Delay Time 1	t _{MED1}		85		60		45	10		ns
IO C = 1	•		85		60		45		50	
RD Delay Time 1 IO C = 0	t _{RDD1}		85		65		60		55	ns
LIR Delay Time 1	t _{LD1}		100		80		70*		60	ns
Address Hold Time 1 (ME, IQE, RD or WR↑)	t _{AH}	80		35		20		10		ns
ME Delay Time 2	t _{MED} 2		85		60		45		50	ns
RD Delay Time 2	t _{RDD2}		85		60		45		50	ns
LIR Delay Time 2	t _{LD2}		100		80		70*		60	ns
Data Read Set-up Time	t _{DRS}	50		40		30		25		ns
Data Read Hold Time	t _{DRH}	0		0		0		0		ns
ST Delay Time 1	t _{STD1}		110		90		70		60	ns
ST Delay Time 2	t _{STD2}		110		90		70		60	ns
WAIT Set-up Time	tws	80		40		40		30		ns
WAIT Hold Time	t _{WH}	70		40		40		30		ns
Write Data Floating Delay Time	t _{WDZ}		100		95		70		60	ns
WR Delay Time 1	t _{WRD1}		90		65		60		50	ns
Write Data Delay Time	t _{WDD}		110		90		80		60	ns
Write Data Set-up Time (WR↓)	t _{WDS}	60		40		20		15		ns
WR Delay Time 2	t _{WRD2}		90		80		60		50	ns
WR Pulse Width	t _{WRP}	280		170	1	130		110		ns

^{*}For a loading capacitance of less than or equal to 40 picofarads and operating temperature from 0 to 50 degrees, subtract 10 nanoseconds from the value given in the maximum columns.




HD64180R/Z

		HD641	HD64180R/Z-4		HD64180R/Z-6		HD64180R/Z-8		HD64180R/Z-10	
Item	Symbol	min.	max.	min.	max.	min.	max.	min.	max.	unit
Write Data Hold Time (WR ↑)	twdh	60		40		15		10		ns
IOE Delay Time 1	t _{IOD1}		85		60		45		50	ns
			85		65		60		55	ns
IOE Delay Time 2	t _{IOD2}		85		60		45		50	ns
IOE Delay Time 2 (LIR↓)	t _{IOD3}	540		340		250		200		ns
INT Set-up Time (φ↓)	t _{INTS}	80		40		40		30		ns
INT Hold Time (φ↓)	t _{INTH}	70		40		40		30		ns
NMI Pulse Width	t _{NMIW}	120		120		100		80		ns
BUSREQ Set-up Time (φ↓)	t _{BRS}	80		40		40		30		ns
BUSREQ Hold Time	t _{BRH}	70		40		40		30		ns
BUSACK Delay Time 1	t _{BAD1}		100		95		70		60	ns
BUSACK Delay Time 2	t _{BAD2}		100		95		70		60	ns
Bus Floating Delay Time	t _{BZD}		130		125		90		70	ns
ME Pulse Width (HIGH)	tMEWH	200		110		90		70		ns
ME Pulse Width (LOW)	t _{MEWL}	210		125		100		80		ns
REF Delay Time 1	t _{RFD1}		110		90		80		60	ns
REF Delay Time 2	t _{RFD2}		110		90		80		60	ns
HALT Delay Time 1	t _{HAD1}		110		90		80		50	ns
HALT Delay Time 2	t _{HAD2}		110		90		80		50	ns
DREQ i Set-up Time	tDRQS	80		40		40		30		ns
DREQ i Hold Time	tDRQH	70		40		40		30		ns
TEND i Delay Time 1	t _{TED1}		85		70		60		50	ns
TEND i Delay Time 2	t _{TED2}		85		70		60		50	ns
Enable Delay Time 1	t _{ED1}		100		95		70		60	ns
Enable Delay Time 2	t _{ED2}		100		95		70		60	ns
E Pulse Width (HIGH)	P _{WEH}	150		75		65		55		ns
E Pulse Width (LOW)	PWEL	300		180		130		110		ns

	HD64180R/Z-4		80R/Z-4	HD641	80R/Z-6	HD641	HD64180R/Z-8 HD64180		30R/Z-10	
Item	Symbol	min.	max.	min.	max.	min.	max.	min.	max.	unit
Enable Rise Time	t _{Er}		25		20		20		20	ns
Enable Fall Time	t _{Ef}		25		20		20		20	ns
Timer Output Delay	t _{TOD}		300		300		200		150	ns
CSI/O Transmit Data Delay Time (Internal Clock Operation)	^t STDI		200		200		200		150	ns
CSI/O Transmit Data Delay Time (External Clock Operation)	t _{STDE}		7.5tcyc + 300		7.5tcyc + 300		7.5tcyc + 200		7.5tcyc + 150	ns
CSI/O Receive Data Set-up Time (Internal Clock Operation)	t _{SRSI}	1		1		1		1		tcyc
CSI/O Receive Data Hold Time (Internal Clock Operation)	t _{SRHI}	1		1		1		1		tcyc
CSI/O Receive Data Set-up Time (External Clock Operation)	tsrse	1		1		1		1		tcyc
CSI/O Receive Data	tSRHE	1		1		1		1		tcyc
RESET Set-up Time	t _{RES}	120		120		100		80		ns
RESET Hold Time	t _{REH}	80		80		70		60		ns
Oscillator Stabilization Time	tosc		20		20		20		40	ms
External Clock Rise Time (EXTAL)	t _{EXr}		25		25		25		25	ns
External Clock Fall Time (EXTAL)	t _{EXf}		25		25		25		25	ns
RESET Rise Time	t _{Rr}		50		50		50		50	ms
RESET Fall Time	t _{Rf}		50		50		50		50	ms
Input Rise Time (except EXTAL, RESET)	t _{lr}		10		100		100		100	ns
Input Fall Time (except EXTAL, RESET)	t _{lf}		100		100		100		100	ns

OHITACHI



*1 Output buffer is off at this point.

Figure 1 CPU Timing (1)




Figure 1 CPU Timing (2)




Figure 2 DMA Control Signals




Figure 3 E Clock Timing (2)




Figure 4 Timer Output Timing




Figure 5 SLP Execution Cycle









Figure 6 CSI/O Receive/Transmit Timing







EXTAL Rise time and Fall time

Inputs, other than EXTAL, Rise time and Fall time

Figure 7 Bus Timing Test Load (TTL Load)

1 PIN DESCRIPTION

XTAL (IN)

Crystal oscillator connection. Should be left open if an external TTL clock is used. It is noted this input is not a TTL level input. See Table D.C. characteristics.

EXTAL (IN)

Crystal oscillator connection. An external TTL clock can be input on this line. This input is schmitt triggered.

System Clock. The frequency is equal to one-half of crystal oscillator.

RESET - CPU Reset (IN)

When LOW, initializes the HD64180 CPU. All output signals are held inactive during RESET.

A₀-A₁₇ — Address Bus (OUT, 3-STATE)

A₁₈/TOUT 19-bit address bus provides physical memory addresses of up to 512k bytes. The address bus enters the high impedance state during RESET and when another device acquires the bus as indicated by BUSREQ and BUSACK LOW. A18 is multiplexed with the TOUT output from PRT channel 1. During RESET, the address bus function is selected. TOUT function can be selected under software control.

D₀-D₇ - Data Bus (IN/OUT, 3-STATE)

Bidirectional 8-bit data bus. The data bus enters the high impedance state during RESET and when another device acquires the bus as indicated by BUSREQ and BUSACK LOW.

RD - Read (OUT, 3-STATE)

Used during a CPU read cycle to enable transfer from the external memory or I/O device to the CPU data bus.

WR - Write (OUT, 3-STATE)

Used during a CPU write cycle to enable transfer from the CPU data bus to the external memory or I/O device.

ME - Memory Enable (OUT, 3-STATE)

Indicates memory read or write operation. The HD64180 asserts ME LOW in the following cases.

- (a) When fetching instructions and operands.
- (b) When reading or writing memory data.
- (c) During memory access cycles of DMA.
- (d) During dynamic RAM refresh cycles.

IOE - I/O Enable (OUT, 3-STATE)

Indicates I/O read or write operation. The HD64180 asserts IOE LOW in the following cases.

- (a) When reading or writing I/O data.
- (b) During I/O access cycles of DMA.
 (c) During INT₀ acknowledge cycle

WAIT - Bus Cycle Wait (IN)

Introduces wait states to extend memory and I/O cycles. If LOW at the falling edge of T2, a wait state (Tw) is inserted. Wait states will continue to be inserted until the WAIT input is sampled HIGH at the falling edge of Tw, at which time the bus cycle will proceed to completion.

E - Enable (OUT)

Synchronous clock for connection to HD63×× series and other 6800/6500 series compatible peripheral LSIs.

BUSREQ - Bus Request (IN)

Another device may request use of the bus by asserting BUSREQ LOW. The CPU will stop executing instructions and places the address bus, data bus, RD, WR, ME and IOE in the high impedance state.

BUSACK - Bus Acknowledge (OUT)

When the CPU completes bus release (in response to BUSREQ LOW), it will assert BUSACK LOW. This acknowledges that the bus is free for use by the requesting device

HALT - Halt/Sleep Status (OUT)

Asserted LOW after execution of the HALT or SLP instructions. Used with LIR and ST output pins to encode CPU status.

LIR - Load Instruction Register (OUT)

Asserted LOW when the current cycle is an op-code fetch cycle. Used with HALT and ST output pins to encode CPU status.

ST - Status (OUT)

Used with the HALT and LIR output pins to encode CPU status.

Table 1 Status Summary

ST	HALT	LIR	Operation
0	1	0	CPU operation (1st op-code fetch)
1	1	0	CPU operation (2nd op-code and 3rd op-code fetch)
1	1	1	CPU operation (MC except for op-code fetch)
0	Х	1	DMA operation
0	0	0	HALT mode
1	0	1	SLEEP mode (including SYSTEM STOP mode)

X: Don't care MC. Machine cycle

REF - Refresh (OUT)

When LOW, indicates the CPU is in the dynamic RAM refresh cycle and the low-order 8 bits (A_0-A_7) of the address bus contain the refresh address.

NMI - Non-Maskable Interrupt (IN)

When edge transition from HIGH to LOW is detected, forces the CPU to save certain state information and vector to an interrupt service routine at address 0066H. The saved state information is restored by executing the RETN (Return from Non-Maskable Interrupt) instruction.

INT₀ - Maskable Interrupt Level 0 (IN)

When LOW, requests a CPU interrupt (unless masked) and saves certain state information unless masked by software. INTo requests service using one of three software programmable interrupt modes.

Mode	Operation
0	Instruction fetched and executed from data bus.
1	Instruction fetched and executed from address 0038H.
2	Vector System — Low-order 8 bits vector table address fetched from data bus.

In all modes, the saved state information is restored by executing RETI (Return from Interrupt) instruction.

HD64180R/Z

INT₁, INT₂ - Maskable Interrupt Level 1, 2 (IN)

When LOW, requests a CPU interrupt (unless masked) and saves certain state information unless masked by software. \overline{INT}_1 and \overline{INT}_2 (and internally generated interrupts) request interrupt service using a vector system similar to Mode 2 of \overline{INT}_0 .

DREQ - DMA Request - Channel 0 (IN)

When LOW (programmable edge or level sensitive), requests DMA transfer service from channel 0 of the HD64180 DMAC. $\overline{DREQ_0}$ is used for Channel 0 memory \longleftrightarrow I/O and memory \longleftrightarrow memory mapped I/O transfers. $\overline{DREQ_0}$ is not used for memory \longleftrightarrow memory transfers. This pin is multiplexed with CKA_0 .

TENDo - Transfer End - Channel 0 (OUT)

Asserted LOW synchronous with the last write cycle of channel 0 DMA transfer to indicate DMA completion to an external device. This pin is multiplexed with CKA₁.

DREQ1 - DMA Request - Channel 1 (IN)

When LOW (programmable edge or level sense), requests DMA transfer service from channel 1 of the HD64180 DMAC. Channel 1 supports Memory ←→ I/O transfers.

TEND₁ - Transfer End - Channel 1 (OUT)

Asserted LOW synchronous with the last write cycle of channel 1 DMA transfer to indicate DMA completion to an external device.

TXA₀ — Asynchronous Transmit Data — Channel 0 (OUT)

Asynchronous transmit data from channel 0 of the Asynchronous Serial Communication Interface (ASCI).

RXA₀ — Asynchronous Receive Data — Channel 0 (IN)

Asynchronous receive data to channel 0 of the ASCI.

CKA₀ — Asynchronous Clock — Channel 0 (IN/OUT)

Clock input/output for channel 0 of the ASCI. This pin is multiplexed (software selectable) with $\overline{DREQ_0}$.

RTS₀ - Request to Send - Channel 0 (OUT)

Programmable modem control output signal for channel 0 of the

CTS₀ - Clear to Send - Channel 0 (IN)

Modem control input signal for channel 0 of the ASCI.

DCD₀ - Data Carrier Detect - Channel 0 (IN)

Modem control input signal for channel 0 of the ASCI.

TXA₁ - Asynchronous Transmit Data - Channel 1 (OUT) Asynchronous transmit data from channel 1 of the ASCI.

RXA₁ - Asynchronous Receive Data - Channel 1 (IN) Asynchronous receive data to channel 1 of the ASCI.

 CKA_1 - Asynchronous Clock - Channel 1 (IN/OUT) Clock input/output for channel 1 of the ASCI. This pin is multiplexed (software selectable) with \overline{TEND}_0 .

CTS₁ - Clear to Send - Channel 1 (IN)

Modem control input signal for channel 1 of the ASCI. This pin is multiplexed (software selectable) with RXS.

TXS - Clocked Serial Transmit Data (OUT)

Clocked serial transmit data from the Clocked Serial I/O Port (CSI/O).

RXS - Clocked Serial Receive Data (IN)

Clocked serial receive data to the CSI/O. This pin is multiplexed (software selectable) with ASCI channel 1 CTS₁ modem control input

CKS - Serial Clock (IN/OUT)

Input or output clock for the CSI/O.

TOUT - Timer Output (OUT)

Pulse output from Programmable Reload Timer channel 1. This pin is multiplexed (software selectable) with A_{18} (Address 18).

V_{CC} -- Power Supply

V_{SS} - Ground

Multiplexed pin descriptions

A₁₀/TOU

During RESET, this pin is initialized as A₁₈ pin. If either TOC1 or TOC0 bit in Timer Control Register (TCR) is set to 1, TOUT function is selected.

If TOC1 and TOC0 bits are cleared to 0, A₁₈ function is selected.

CKA0/DREQ0

During RESET, this pin is initialized as CKA_0 pin. If either $\underline{DM1}$ or SM1 in DMA Mode Register (DMODE) is set to 1, $\overline{DREQ_0}$ function is always selected.

CKA1/TENDO

During RESET, this pin is initialized as CKA₁ pin. If CKA1D bit in ASCI control register ch 1 (CNTLA1) is set to 1, TEND₀ function is selected. If CKA1D bit is set to 0, CKA₁ function is selected.

BXS/CTS.

During RESET, this pin is initialized as RXS pin. If CTS1E bit in ASCI status register ch1 (STAT1) is set to 1, CTS₁ function is selected.

If CTS1E bit is set to 0, RXS function is selected.

2 CPU REGISTERS

The HD64180 CPU registers consist of Register Set GR, Register Set GR' and Special Registers.

The Register Set GR consists of 8-bit Accumulator (A), 8-bit Flag Register (F), and three General Purpose Registers (BC, DE, and HL) which may be treated as 16-bit registers (BC, DE, and HL) or as individual 8-bit registers (B, C, D, E, H, and L) depending on the instruction to be executed. The Register Set GR' is alternate register set of Register Set GR and also contains Accumulator

(A'), Flag Register (F') and three General Purpose Registers (BC', DE', and HL'). While the alternate Register Set GR' contents are not directly accessible, the contents can be programmably exchanged at high speed with those of Register Set GR.

The Special Registers consist of 8-bit Interrupt Vector Register (I), 8-bit R Counter (R), two 16-bit Index Registers (IX and IY), 16-bit Stack Pointer (SP), and 16-bit Program Counter (PC).

Fig. 8 shows CPU registers configuration.

Register Set GR

Accumulator A	Flag Register F	
B Register	C Register	General
D Register	E Register	Purpose Registers
H Register	L Register	l

Interrupt Vector Register	R Counter
1	R
Index Register IX	
Index Register IY	
Stack Pointer	SP
Program Counter PC	

Special Registers

Register Set GR'

Accumulator A'	Flag Register F'	
B' Register	C' Register	General
D' Register	E' Register	Purpose Registers
H' Register	L' Register	

Figure 8 CPU Register Configuration

2.1 Register Description

(1) Accumulator (A, A')

The Accumulator (A) serves as the primary register used for many arithmetic, logical and I/O instructions.

(2) Flag Registers (F, F')

The flag register stores various status bits (described in the next section) which reflect the results of instruction execution.

(3) General Purpose Registers (BC, BC', DE, DE', HL, HL')

The General Purpose Registers are used for both address and data operation. Depending on instruction, each half (8 bits) of these registers (B, C, D, E, H, and L) may also be used.

(4) Interrupt Vector Register (I)

For interrupts which equire a vector table address to be calculated (INT₀ Mode 2, INT₁, INT₂ and internal interrupts), the Interrupt Vector Register (I) provides the most significant byte of the vector table address.

(5) R Counter (R)

The least significant seven bits of the R Counter (R) serve to count the number of instructions executed by the HD64180. R is

incremented for each CPU op-code fetch cycles (each LIR cycles).

(6) Index Registers (IX, and IY)

The Index Registers are used for both address and data operations. For addressing, the contents of a displacement specified in the instruction are added to or subtracted from the Index Register to determine an effective operand address.

(7) Stack Pointer (SP)

The Stack Pointer (SP) contains the memory address based LIFO stack.

(8) Program Counter (PC)

The Program Counter (PC) contains the address of the instruction to be executed and is automatically updated after each instruction fetch.

(9) Flag Register (F)

The Flag Register stores the logical state reflecting the results of instruction execution. The contents of the Flag Register are used to control program flow and instruction operation.

HD64180R/Z

S н P/V N С

S: Sign (bit 7)

S stores the state of the most significant bit (bit 7) of the result. This is useful for operations with signed numbers in which values with bit 7 = 1 are interpreted as negative.

Z: Zero (bit 6)

Z is set to 1 when instruction execution results containing 0. Otherwise, Z is reset to 0.

H: Half Carry (bit 4)

H is used by the DAA (Decimal Adjust Accumulator) instruction to reflect borrow or carry from the least significant 4 bits and thereby adjust the results of BCD addition and subtraction.

P/V: Parity/Overflow (bit 2)

P/V serves a dual purpose. For logical operations P/V is set to 1 if the number of 1 bit in the result is even and P/V is reset to 0 if the number of 1 bit in the result is odd. For two complement arithmetic, P/V is set to 1 if the operation produces a result which is outside the allowable range (+127 to -128 for 8-bit operations, +32767 to -32768 for 16-bit operations).

N: Negative (bit 1)

N is set to 1 if the last arithmetic instruction was a subtract operation (SUB, DEC, CP, etc.) and N is reset to 0 if the last arithmetic

8-bit Register

g or g' field	Register
0 0 0	В
0 0 1	С
0 1 0	D
0 1 1	E
1 0 0	Н
1 0 1	L
1 1 0	_
1 1 1	Α

16-bit Register

zz field	Register
0 0	B C
0 1	DE
1 0	HL
1 1	AF

instruction was an addition operation (ADD, INC, etc.).

C: Carry (bit 0)

C is set to 1 when a carry (addition) or borrow (subtraction) from the most significant bit of the result occurs. C is also affected by Accumulator logic operations such as shifts and rotates.

ADDRESSING MODES

The HD64180 instruction set includes eight addressing modes.

Implied Register

Register Direct

Register Indirect Indexed

Extended Immediate

Relative

(1) Implied Register (IMP)

Certain op-codes automatically imply register usage, such as the arithmetic operations which inherently reference the Accumulator, Index Registers, Stack Pointer and General Purpose Registers.

(2) Register Direct (REG)

Many op-codes contain bit fields specifying registers to be used for the operation. The exact bit field definition vary depending on instruction as follows.

ww field	Register
0 0	ВС
0 1	DE
1 0	HL
1 1	SP

xx field	Register
0 0	B C
0 1	DE
1 0	ΙX
1 1	SP

yy field	Register
0 0	ВС
0 1	DE
1 0	ΙΥ
1 1	SP

Suffixed H and L to ww,xx,yy,zz (ex. wwH,IXL) indicate upper and lower 8-bit of the 16-bit register respectively.


(3) Register Indirect (REG)

The memory operand address is contained in one of the 16-bit General Purpose Registers (BC, DE and HL).




(4) Indexed (INDX)

The memory operand address is calculated using the contents of an Index Register (IX or IY) and an 8-bit signed displacement specified in the instruction.



(5) Extended (EXT)

The memory operand address is specified by two bytes contained in the instruction.




(6) Immediate (IMMED)

The memory operands are contained within one or two bytes of the instruction.



(7) Relative (REL)

Relative addressing mode is only used by the conditional and unconditional branch instructions. The branch displacement (relative to the contents of the program counter) is contained in the instruction.



(8) 10 (10)

IO addressing mode is used only by I/O instructions. This mode specifies I/O address ($\overline{IOE}=0$) and outputs them as follows.

- An operand is output to A₀-A₇. The Contents of Accumulator is output to A₈-A₁₅.
- (2) The Contents of Register B is output to A₀-A₇. The Contents of Register C is output to A₀-A₁.
- of Register C is output to A₈-A₁₅.

 (3) An operand is output to A₀-A₇. 00H is output to A₈-A₁₅. (useful for internal I/O register access)
- (4) The Contents of Register C is output to A₀-A₇. 00H is output to A₈-A₁₅. (useful for internal I/O register access)

HD64180R/Z

CPU BUS TIMING

This section explains the HD64180 CPU timing for the following operations.

- (1) Instruction (op-code) fetch timing.
- (2) Operand and data read/write timing.
- (3) I/O read/write timing.
- (4) Basic instruction (fetch and execute) timing.
- (5) RESET timing.
- (6) BUSREQ/BUSACK bus exchange timing.

The basic CPU operation consists of one or more "machine cycles" (MC). A machine cycle consists of three system clocks, T_1 , T_2 and T_3 while accessing memory or I/O, or it consists of one system clock, Ti while the CPU internal operation. The system clock (ϕ) is half frequency of crystal oscillation (Ex. 8 MHz crystal $\rightarrow \phi$ of 4

MHz, 250 nsec). For interfacing to slow memory or peripherals, optional wait states (Tw) may be inserted between T_2 and T_3 .

. Instruction (op-code) Fetch Timing

Fig. 9 shows the instruction (op-code) fetch timing with no wait states.

An op-code fetch cycle is externally indicated when the \overline{LIR} (Load Instruction Register) output pin is LOW.

In the first half of T_1 , the address bus (A_0-A_{18}) is driven with the contents of the Program Counter (PC). Note that this is the translated address output of the HD64180 on-chip MMU.

In the second half of T_1 , the \overline{ME} (Memory Enable) and \overline{RD} (Read) signals are asserted LOW, enabling the memory.

The op-code on the data bus is latched at the rising edge of T_3 and the bus cycle terminates at the end of T_3 .




Figure 9 Op-Code Fetch Timing

Fig. 10 illustrates the insertion of wait states (Tw) into the opcode fetch cycle. Wait states (Tw) are controlled by the external WAIT input combined with an on-chip programmable wait state generator.

At the falling edge of T_2 the combined \overline{WAIT} input is sampled. If

 \overline{WAIT} input is asserted LOW, a wait state (Tw) is inserted. The address bus, \overline{ME} , \overline{RD} and \overline{LIR} are held stable during wait states. When the \overline{WAIT} is sampled inactive HIGH at the falling edge of Tw, the bus cycle enters T_3 and completes at the end of T_3 .




Figure 10 Op-Code Fetch Timing (with wait state)

· Operand and Data Read/Write Timing

The instruction operand and data read/write timing differs from op-code fetch timing in two ways. First, the \overline{LIR} output is held inactive. Second, the read cycle timing is relaxed by one-half clock cycle since data is latched at the falling edge of T_a .

Instruction operands include immediate data, displacement and extended addresses and have the same timing as memory data reads.

During memory write cycles the ME signal goes active in the

second half of T_1 . At the end of T_1 , the data bus is driven with the write data.

At the start of $\underline{T_2}$, the \overline{WR} signal is asserted LOW enabling the memory. \overline{ME} and \overline{WR} go inactive in the second half of T_3 followed by deactivation of the write data on the data bus.

Wait states (Tw) are inserted as previously described for op-code fetch cycles.

Fig. 11 illustrates the read/write timing without wait states (Tw), while Fig. 12 illustrates read/write timing with wait states (Tw).




Figure 12 Memory Read/Write Timing (with wait state)



4.3 I/O Read/Write Timing

I/O instructions cause data read/write transfer which differs from memory data transfer in the following three ways. The \overline{IOE} (I/O Enable) signal is asserted LOW instead of the \overline{ME} signal. The 16-bit I/O address is not translated by the MMU and A_{16} - A_{18} are held

LOW. At least one wait state (Tw) is always inserted for I/O read and write cycles (except internal I/O cycles).

Fig. 13 shows I/O read/write timing with the automatically inserted wait state (Tw).




Figure 13 I/O Read/Write Timing

4.4 Basic Instruction Timing

An instruction may consist of a number of machine cycles including op-code fetch, operand fetch and data read/write cycles. An instruction may also include cycles for internal processing in which case the bus is idle.

The example in Fig. 14 illustrates the bus timing for the data transfer instruction LD (IX+d),g. This instruction moves the contents of a CPU register (g) to the memory location with address

computed by adding an signed 8-bit displacement (d) to the contents of an index register (IX).

The instruction cycle starts with the two machine cycles to read the two bytes instruction op-code as indicated by LIR LOW. Next, the instruction operand (d) is fetched.

The external bus is idle while the CPU computes the effective address. Finally, the computed memory location is written with the contents of the CPU register (g).




Figure 14 LD (IX+d), g Instruction Timing

4.5 RESET Timing

Fig. 15 shows the HD64180 hardware RESET timing. If the RE-SET pin is LOW for at least six clock cycles, processing is terminated and the HD64180 restarts execution from (logical and physical) address 00000H.




Figure 15 RESET Timing

4.6 BUSREQ/BUSACK Bus Exchange Timing

The HD64180 can coordinate the exchange of control, address and data bus ownership with another bus master. The alternate bus master can request the bus release by asserting the \overline{BUSREQ} (Bus Request) input LOW. After the HD64180 releases the bus, it relinquishes control to the alternate bus master by asserting the \overline{BUSACK} (Bus Acknowledge) output LOW.

The bus may be released by the HD64180 at the end of each machine cycle. In this context a machine cycle consists of a minimum of 3 clock cycles (more if wait states are inserted) for op-code fetch, memory read/write and I/O read/write cycles. Except for these cases, a machine cycle corresponds to one clock cycle.

When the bus is released, the address (A₀-A₁₈), data (D₀-D₇)

and control $(\overline{ME}, \overline{IOE}, \overline{RD}, \text{ and } \overline{WR})$ signals are placed in the high impedance state.

Note that dynamic RAM refresh is not performed when the HD64180 has released the bus. The alternate bus master must provide dynamic memory refreshing if the bus is released for long periods of time.

Fig. 16 illustrates BUSREQ/BUSACK bus exchange during a memory read cycle. Fig. 17 illustrates bus exchange when the bus release is requested during an HD64180 CPU internal operation. BUSREQ is sampled at the falling edge of the system clock prior to T₃, Ti and Tx (BUS RELEASE state). If BUSREQ is asserted LOW at the falling edge of the clock state prior to Tx, another Tx is executed.




Figure 16 Bus Exchange Timing (1)




Figure 17 Bus Exchange Timing (2)

5 HALT AND LOW POWER OPERATION MODES

The HD64180 can operate in 4 different modes. HALT mode, IOSTOP mode and two low power operation modes - SLEEP and SYSTEM STCP. Note that in all operating modes, the basic CPU clock (XTAL, EXTAL) must remain active.

5.1 HALT Mode

HALT mode is entered by execution of the HALT instruction (op-code = 76H) and has the following characteristics.

- (1) The internal CPU clock remains active.
- (2) All internal and external interrupts can be received.
 (3) Bus exchange (BUSREQ and BUSACK) can occur.
- (4) Dynamic RAM refresh cycle (REF) insertion continues at the programmed interval.
- I/O operations (ASCI, CSI/O and PRT) continue.
- (6) The DMAC can operate.
- (7) The HALT output pin is asserted LOW.
- (8) The external bus activity consists of repeated 'dummy' fetches of the op-code following the HALT instruction.

Essentially, the HD64180 operates normally in HALT mode, except that instruction execution is stopped

HALT mode can be exited in the following two ways.

RESET Exit from HALT Mode

If the RESET input is asserted LOW for at least six clock cycles. HALT mode is exited and the normal RESET sequence (restart at address 00000H) is initiated.

Interrupt Exit from HALT Mode

When an internal or external interrupt is generated, HALT mode is exited and the normal interrupt response sequence is initi-

If the interrupt source is masked (individually by enable bit, or globally by IEF, state), the HD64180 remains in HALT mode. However, NMI interrupt will initiate the normal NMI interrupt response sequence independent of the state of IEF₁.

HALT timing is shown in Fig. 18




Figure 18 HALT Timing

5.2 SLEEP Mode

SLEEP mode is entered by execution of the 2 byte SLP instruction. SLEEP mode has the following characteristics

- (1) The internal CPU clock stops, reducing power consumption.
- (2) The internal crystal oscillator does not stop.
- (3) Internal and external interrupt inputs can be received.
- (4) DRAM refresh cycles stop.
- (5) I/O operations using on-chip peripherals continue.
- (6) The internal DMAC stop.
- (7) BUSREQ can be received and acknowledged.
- (8) Address outputs go HIGH and all other control signal output become inactive HIGH.
- (9) Data Bus, 3-state.

SLEEP mode is exited in one of two ways as shown below.

RESET Exit from SLEEP Mode

If the RESET input is held LOW for at least six clock cycles, the HD64180 will exit SLEEP mode and begin the normal RESET sequence with execution starting at address (logical and physical) 00000H.

Interrupt Exit from SLEEP Mode

The SLEEP mode is exited by detection of an external (NMI, INT₀, INT₁, INT₂) or internal (ASCI, CSI/O, PRT) interrupt.

In the case of NMI, SLEEP Mode is exited and the CPU begins the normal NMI interrupt response sequence.

In the case of all other interrupts, the interrupt response depends on the state of the global interrupt enable flag (IEF,) and the individual interrupt source enable bit.

If the individual interrupt condition is disabled by the corresponding enable bit, occurrence of that interrupt is ignored and the CPU remains in the SLEEP state.

Assuming the individual interrupt condition is enabled, the response to that interrupt depends on the global interrupt enable flag (IEF₁). If interrupts are globally enabled (IEF₁=1) and an individually enabled interrupt occurs, SLEEP mode is exited and the appropriate normal interrupt response sequence is executed.

If interrupts are globally disabled (IEF₁=0) and an individually enabled interrupt occurs, SLEEP mode is exited and instruction execution begins with the instruction following the SLP instruction. Note that this provides a technique for synchronization with high speed external events without incurring the latency imposed by an interrupt response sequence.

Fig. 19 shows SLEEP timing.



5.3 IOSTOP Mode

IOSTOP mode is entered by setting the IOSTP bit of the I/O Control Register (ICR) to 1. In this case, on-chip I/O (ASCI, CSI/O, PRT) stops operating. However, the CPU continues to operate. Recovery from IOSTOP mode is by clearing the IOSTP bit in ICR to 0.

5.4 SYSTEM STOP Mode

SYSTEM STOP mode is the combination of SLEEP and IOSTOP modes. SYSTEM STOP mode is entered by setting the IOSTP bit in ICR to 1 followed by execution of the SLP instruction. In this mode, on-chip I/O and CPU stop operating, reducing power consumption. Recovery from SYSTEM STOP mode is the same as recovery from SLEEP mode, noting that internal I/O sources (disabled by IOSTOP) cannot generate a recovery interrupt.




Figure 19 SLEEP Timing

6 INTERRUPTS

The HD64180 CPU has twelve interrupt sources, four external and eight internal, with fixed priority.

This section explains the CPU registers associated with interrupt

processing, the TRAP interrupt, interrupt response modes and the external interrupts. The detailed discussion of internal interrupt generation (except TRAP) is presented in the appropriate hardware section (i.e. PRT, DMAC, ASCI and CSI/O).

Priori	ty	Interrupt	
Higher	1	TRAP (Undefined Op-code Trap)	Internal Interrupt
Priority	2	NMI (Non Maskable Interrupt)	1
†	3	INTo (Maskable Interrupt Level 0)	External Interrupt
1	4	INT (Maskable Interrupt Level 1)	•
	5	INT ₂ (Maskable Interrupt Level 2))
	6	Timer 0	
1	7	Timer 1	
	8	DMA channel 0	
	9	DMA channel 1	Internal Interrupt
Į.	10	Clocked Serial I/O Port	
Lower	11	Asynchronous SCI channel 0	
Priority	12	Asynchronous SCI channel 1	J

Figure 20 Interrupt Sources

6.1 Interrupt Control Registers and Flags

The HD64180 contains three registers and two flags which are associated with interrupt processing.

Register and Flag Name	Function	Access Method
1	Contains upper 8-bit of interrupt vector	LD A, I and LD I, A instructions
IL	Contains lower 8-bit of interrupt vector	I/O instruction (addr = 33H)
ITC	Interrupt/Trap control	I/O instruction (addr = 34H)
IEF ₁ , IEF ₂	Enable/disable interrupt	EI, DI, LD A, I, and LD A, R instructions

(1) Interrupt Vector Register (I)


Mode 2 for \overline{INT}_0 external interrupt, \overline{INT}_1 and \overline{INT}_2 external interrupts and all internal interrupts (except TRAP) use a programmable vectored technique to determine the address at which interrupt processing starts. In response to the interrupt a 16-bit address is generated. This address accesses a vector table in memory to obtain the address at which execution restarts.

While the method for generation of the least significant byte of the table address differs, all vectored interrupts use the contents of I as the most significant byte of the table address. By programming the contents of I, vector tables can be relocated on 256 bytes boundaries throughout the 64k bytes logical address space.

Note that I is read/written with the LD A, I and LD I, A instructions rather than I/O (IN, OUT) instructions.

I is initialized to 00H during RESET.

(2) Interrupt Vector Low Register (IL)



This register determines the most significant three bits of the low-order byte of the interrupt vector table address for external interrupts \overline{INT}_1 and \overline{INT}_2 and all internal interrupts (except TRAP). The five least significant bits are fixed for each specific interrupt source. By programming IL the vector table can be relocated on 32 bytes boundaries

IL is initialized to 00H during RESET

(3) INT/TRAP Control Register (ITC)

INT/TRAP Control Register (ITC I/O Address = 34H)

bit	7	6	5	4	3	2	1	0	
	TRAP	UFO	_	_	_	ITE2	ITE1	ITEO	
1	R/W	R		L		R/W	R/W	R/W	•

ITC is used to handle TRAP interrupts and to enable or disable the external maskable interrupt inputs $\overline{INT_0}$, $\overline{INT_1}$, and $\overline{INT_2}$.

TRAP (bit 7)

This bit is set to 1 when an undefined op-code is fetched TRAP can be reset under program control by writing it with 0, however it cannot be written with 1 under program control. TRAP is cleared to 0 during RESET.

UFO: Undefined Fetch Object (bit 6)

When a TRAP interrupt occurs (TRAP bit is set to 1), the contents of UFO allow determination of the starting address of the undefined instruction. This is necessary since the TRAP may occur on either the second or third byte of the op-code. UFO allows the stacked PC value (stacked in response to TRAP) to be correctly adjusted. If UFO = 0, the first op-code should be interpreted as the stacked PC-1. If UFO = 1, the first op-code address is stacked PC-2. UFO is read-only

ITE2,1,0: Interrupt Enable 2,1,0 (bits 2-0)

ITE2, ITE1 and ITE0 enable and disable the external interrupt inputs \overline{INT}_2 , \overline{INT}_1 , and \overline{INT}_0 respectively. If cleared to 0, the interrupt is masked. During RESET, ITE0 is initialized to 1 while ITE1 and ITE2 are initialized to 0

· Interrupt Enable Flag 1,2 (IEF₁, IEF₂)

IEF₁ controls the overall enabling and disabling of all internal and external maskable interrupts (i.e. all interrupts except NMI and

TRAP).

If $IEF_1 = 0$, all maskable interrupts are disabled. IEF_1 can be reset to 0 by the DI (Disable Interrupts) instruction and set to 1 by the EI (Enable Interrupts) instruction.

The purpose of IEF_2 is to correctly manage the occurrence of \overline{NMI} . During \overline{NMI} , the prior interrupt reception state is saved and all maskable interrupts are automatically disabled (IEF_1 copied to

 ${\rm IEF_2}$ and then ${\rm IEF_1}$ cleared to 0). At the end of the $\overline{\rm NMI}$ interrupt service routine, execution of the RETN (Return from Non-maskable Interrupt) will automatically restore the interrupt receiving state (by copying ${\rm IEF_2}$ to ${\rm IEF_1}$) prior to the occurrence of $\overline{\rm NMI}$.

IEF₂ state can be reflected in the P/V bit of the CPU Status register by executing LD A, I or LD A, R instructions.

Table 2 shows the state of IEF, and IEF,

Table 2 State of IEF, and IEF,

CPU Operation	IEF,	IEF ₂	REMARKS
RESET	0	0	Inhibits the interrupt except NMI and TRAP.
NMI	0	IEF,	Copies the contents of IEF, to IEF,
RETN	lEF ₂	not affected	Returns from the NMI service routine.
Interrupt except NMI and TRAP	0	o	Inhibits the interrupt except NMI and TRAP
RETI	not affected	not affected	
TRAP	not affected	not affected	
El	1	1	
DI	0	0	
LD A, I	not affected	not affected	Transfers the contents of IEF ₂ to P/V flag
LD A, R	not affected	not affected	Transfers the contents of IEF, to P/V flag.

6.2 TRAP Interrupt

The HD64180 generates a non-maskable (not affected by the state of IEF₁) TRAP interrupt when an undefined op-code fetch occurs. This feature can be used to increase software reliability, implement an 'extended' instruction set, or both. TRAP may occur during op-code fetch cycles and also if an undefined op-code is fetched during the interrupt acknowledge cycle for $\overline{\text{INT}_0}$ when Mode 0 is used.

When a TRAP interrupt occurs the HD64180 operates as follows.

- (1) The TRAP bit in the Interrupt TRAP/Control (ITC) register is set to 1.
- (2) The current PC (Program Counter) value, reflecting the location of the undefined op-code, is saved on the stack.
- (3) The HD64180 vectors to logical address 0. Note that if logical

address 0000H is mapped to physical address 00000H, the vector is the same as for RESET. In this case, testing the TRAP bit in ITC will reveal whether the restart at physical address 00000H was caused by RESET or TRAP.

The state of the UFO (Undefined Fetch Object) bit in ITC allows TRAP manipulation software to correctly 'adjust' the stacked PC depending on whether the second or third byte of the op-code generated the TRAP. If UFO = 0, the starting address of the invalid instruction is equal to the stacked PC-1. If UFO = 1, the starting address of the invalid instruction is equal to the stacked PC-2. Fig. 21 shows TRAP Timing.

Note that Bus Release cycle, Refresh cycle, DMA cycle and WAIT cycle can't be inserted just after T_{TP} state which is inserted for TRAP interrupt sequence.




Figure 21 (a) TRAP Timing - 2nd Op-code Undefined




Figure 21 (b) TRAP Timing - 2nd Op-code Undefined

6.3 External Interrupts

The HD64180 has four external hardware interrupt inputs.

- (1) NMI Non-maskable Interrupt
- (2) INT₀ Maskable Interrupt Level 0
- (3) INT₁ Maskable Interrupt Level 1
 (4) INT₂ Maskable Interrupt Level 2

NMI, INT₁ and INT₂ have fixed interrupt response modes. INT₀ has three different software programmable interrupt response modes - Mode 0, Mode 1 and Mode 2.

6.4 NMI - Non-Maskable Interrupt

The NMI interrupt input is edge sensitive and cannot be masked by software. When NMI is detected, the HD64180 operates as fol-

- (1) DMAC operation is suspended by clearing the DME (DMA Main Enable) bit in DCNTL.
- (2) The PC is pushed onto the stack.
- (3) The contents of IEF, are copied to IEF2. This saves the interrupt reception state that existed prior to NMI.
- IEF, is cleared to 0. This disables all external and internal maskable interrupts (i.e. all interrupts except NMI and TRAP).

Execution commences at logical address 0066H.

The last instruction of an NMI service routine should be RETN (Return from Non-maskable Interrupt). This restores the stacked PC, allowing the interrupted program to continue. Furthermore, RETN causes IEF2 to be copied to IEF1, restoring the interrupt reception state that existed prior to the NMI.

Note that NMI, since it can be accepted during HD64180 onchip DMAC operation, can be used to externally interrupt DMA transfer. The NMI service routine can reactivate or abort the DMAC operation as required by the application.

For NMI, special care must be taken to insure that interrupt inputs do not 'overrun' the NMI service routine. Unlimited NMI inputs without a corresponding number of RETN instructions will eventually cause stack overflow

Fig. 22 shows the use of NMI and RETN while Fig. 23 details NMI response timing. NMI is edge sensitive and the internally latched NMI falling edge is held until it is sampled. If the falling edge of NMI is latched before the falling edge of clock state prior to T₃ or Ti in the last machine cycle, the internally latched NMI is sampled at the falling edge of the clock state prior to T_3 or Ti in the last machine cycle and \overline{NMI} acknowledge cycle begins at the end of the current machine cycle.





Figure 22 NMI Sequence



6.5 INT₀ – Maskable Interrupt Level 0

The next highest priority external interrupt after NMI is INT₀. $\overline{\text{INT}_0}$ is sampled at the falling edge of the clock state prior to T_3 or T_1 in the last machine cycle. If $\overline{\text{INT}_0}$ is asserted LOW at the falling edge of the clock state prior to T₃ or Ti in the last machine cycle, INT₀ is accepted. The interrupt is masked if either the IEF, flag or the ITEO (Interrupt Enable 0) bit in ITC are cleared to 0. Note that after RE-SET the state is as follows.

 (1) IEF₁ is 0, so INT₀ is masked.
 (2) ITE0 is 1, so INT₀ is enabled by execution of the EI (Enable Interrupts) instruction.

The INT interrupt is unique in that three programmable interrupt response modes are available - Mode 0, Mode 1, and Mode 2. The specific mode is selected with the IM 0, IM 1 and IM 2 (Set Interrupt Mode) instructions. During RESET, the HD64180 is initialized to use Mode 0 for INTa.

The three interrupt response modes for \overline{INT}_0 are...

- (1) Mode 0 Instruction fetch from data bus.
- (2) Mode 1 Restart at logical address 0038H.
- (3) Mode 2 Low byte vector table address fetch from data bus.

INT₀ Mode 0

During the interrupt acknowledge cycle, an instruction is fetched from the data bus (D₀-D₇) at the rising edge of T₃. Often, this instruction is one of the eight single byte RST (RESTART) instructions which stack the PC and restart execution at a fixed logical address. However, multibyte instructions can be processed if the interrupt acknowledging device can provide a multibyte response. Unlike all other interrupts, the PC is not automatically stacked.

Note that \overline{TRAP} interrupt will occur if an invalid instruction is fetched during $\overline{INT_0}$ Mode 0 interrupt acknowledge.

Fig. 24 shows INT₀ Mode 0 Timing.




Figure 24 INT Mode 0 Timing (RST Instruction on the Data Bus)

When INT₀ is received, the PC is stacked and instruction execution restarts at logical address 0038H. Both IEF, and IEF, flags are reset to 0, disabling all maskable interrupts. The interrupt service routine should normally terminate with the EI (Enable Interrupts)

instruction followed by the RETI (Return from Interrupt) instruction, so that the interrupts are reenabled. Fig. 25 shows the use of INT₀ (Mode 1) and RETI.

Fig. 26 shows INT₀ Mode 1 timing.




Figure 25 INT Mode 1 Interrupt Sequence




Figure 26 INT Mode 1 Timing

INT₀ Mode 2

This method determines the restart address by reading the contents of a table residing in memory. The vector table consists of up to 128 two-byte restart addresses stored in low byte, high byte order.

The vector table address is located on 256 bytes boundaries in the 64k bytes logical address space as programmed in the 8-bit Interrupt Vector Register (I). Fig. 27 shows the $\overline{\text{INT}}_0$ Mode 2 Vector acquisition.

During \overline{INT}_0 Mode 2 acknowledge cycle, first, the low-order 8 bits of vector is fetched from the data bus at the rising edge of T_0

and CPU acquires the 16-bit vector.

Next, the PC is stacked. Finally, the 16-bit restart address is fetched from the vector table and execution commences at that address

Note that external vector acquisition is indicated by \overline{LIR} and \overline{IOE} both LOW. Two wait states (Tw) are automatically inserted for external vector fetch cycles

During RESET the Interrupt Vector Register (I) is initialized to 00H and, if necessary, should be set to a different value prior to the occurrence of a INT₀ Mode 2 interrupt. Fig. 28 shows INT₀ Mode 2 interrupt Timing.





Figure 27 INT Mode 2 Vector Acquisition



* Two wait states are automatically inserted.

Figure 28 INT Mode 2 Timing

6.6 INT₁, INT₂

The operation of external interrupts $\overline{INT_1}$ and $\overline{INT_2}$ is a vector mode similar to $\overline{INT_0}$ Mode 2. The difference is that $\overline{INT_1}$ and $\overline{INT_2}$ generate the low-order byte of vector table address using the IL (Interrupt Vector Low) register rather than fetching it from the data bus. This is also the interrupt response sequence used for all internal interrupts (except TRAP).

As shown in Fig. 29 the low-order byte of vector table address is comprised of the most significant three bits of the software programmable IL register and the least significant five bits which are a unique fixed value for each interrupt ($\overline{\text{INT}}_1$, $\overline{\overline{\text{INT}}}_2$ and internal) source.

 $\overline{INT_1}$ and $\overline{INT_2}$ are globally masked by IEF₁ = 0. Each is also individually maskable by respectively clearing the ITE1 and ITE2 (bits 1, 2) of the INT/TRAP control register to 0.

During RESET, IEF₁, ITE1 and ITE2 bits are initialized to 0.

6.7 Internal Interrupts

Internal interrupts (except TRAP) use the same vectored response mode as $\overline{INT_1}$ and $\overline{INT_2}$ (Fig 29). Internal interrupts are globally masked by $\overline{IEF_1} = 0$. Individual internal interrupts are enabled/disabled by programming each individual $\overline{I/O}$ (PRT, DMAC, CSI/O, ASCI) control register. The lower vector of $\overline{INT_1}$, $\overline{INT_2}$, and internal interrupt are summarized in Table 3.




Figure 29 $\overline{\text{INT}}_{\text{1}}$, $\overline{\text{INT}}_{\text{2}}$ and Internal Interrupts Vector Acquisition

Table 3 Interrupt Source and Lower Vector

	Delastr	L L			Fixed Code				
Interrupt Source	Priority	b,	b ₆	b ₅	b ₄	b ₃	b ₂	b ₁	bo
INT,	Highest	•	•	•	0	0	0	0	0
ĪNT ₂] ♦	·	•	•	0	0	0	1	0
PRT channel 0]	•	•	•	0	0	1	0	0
PRT channel 1	7	•	•	•	0	0	1	1	0
DMA channel 0	7	•	•	•	0	1	0	0	0
DMA channel 1	1	•	•	•	0	1	0	1	0
CSI/O	1	•	•	•	0	1	1	0	0
ASCI channel 0	1 ↓	•	•	•	0	1	1	1	0
ASCI channel 1	Lowest	·	•	•	1	0	0	0	0

^{*} Programmable

Interrupt Acknowledge Cycle Timing

Fig. 30 shows interrupt acknowledge cycle timing for internal interrupts, $\overline{INT_1}$, and $\overline{INT_2}$. $\overline{INT_1}$ and $\overline{INT_2}$ are sampled at the falling

edge of clock state prior to T_3 or Ti in the last machine cycle. If $\overline{INT_1}$ or $\overline{INT_2}$ is asserted LOW at the falling edge of clock state prior to T_3 or Ti in the last machine cycle, the interrupt request is accepted.




Figure 30 INT, INT, and Internal Interrupts Timing

6.8 Interrupt Sources and Reset

(1) Interrupt Vector Register (I)

All bits are reset to 0.

Since I=0 locates the vector tables starting at logical address 0000H, vectored interrupts $(\overline{INT}_0 \, \text{Mode 2}, \overline{INT}_1, \overline{INT}_2 \, \text{and}$ internal interrupts) will overlap with fixed restart interrupts like RESET (0), \overline{NMI} (0066H), $\overline{INT}_0 \, \text{Mode 1}$ (0038H) and RST (0000H - 0038H). The vector table(s) can be built elsewhere in memory and located on 256 bytes boundaries by reprogramming I with the LD I, A instruction.

(2) IL Register

Bits 7 - 5 are reset to 0.

The IL Register can be programmed to locate the vector table for \overline{INT}_1 , \overline{INT}_2 and internal interrupts on 32 bytes sub-boundaries within the 256 bytes area specified by I.

(3) IEF₁, IEF₂ Flags

Reset to 0.

Interrupts other than NMI and TRAP are disabled.

(4) ITC Register

ITE0 are set to 1. ITE1 and ITE2 are reset to 0.

 $\overline{\text{INT}_0}$ can be enabled by the EI instruction, which sets IEF₁ = 1. To enable $\overline{\text{INT}_1}$ and $\overline{\text{INT}_2}$ also requires that the ITE1 and ITE2 bits be respectively set = 1 by writing to ITC.

(5) I/O Control Registers

Interrupt enable bits reset to 0.

All HD64180 on-chip I/O (PRT, DMAC, CSI/O, ASCI) interrupts are disabled and can be individually enabled by writing to each I/O control register interrupt enable bit.

6.9 Difference between $\overline{\text{INT}_0}$ interrupt and the other interrupts ($\overline{\text{INT}_1}$, $\overline{\text{INT}_2}$ and internal interrupts) in the interrupt acknowledge cycles

As shown in Fig. 24, Fig. 26, Fig. 28 and Fig. 30, the interrupt acknowledge cycle of $\overline{INT_0}$ is different from those of the other interrupts, that is, $\overline{INT_1}$, $\overline{INT_2}$ and internal interrupts concerning the state of control signals. The state of the control signals in each interrupt acknowledge cycle are shown below.

 \overline{INT}_0 interrupt acknowledge cycle: $\overline{LIR}=0,\ \overline{IOE}=0,\ ST=0$ $\overline{INT}_1,\ \overline{INT}_2,\ and\ internal\ interrupt$ acknowledge cycle: $\overline{LIR}=1,\ \overline{IOE}=1,\ ST=0$

7 MEMORY MANAGEMENT UNIT (MMU)

The HD64180 contains an on-chip MMU which performs the translation of the CPU 64k bytes (16-bit addresses- 0000H to FFFFH) logical memory address space into a 512k bytes (19-bit addresses- 00000H to 7FFFFH) physical memory address space. Address translation occurs internally in parallel with other CPU operation

7.1 Logical Address Spaces

The 64k bytes CPU logical address space is interpreted by the MMU as consisting of up to three separate logical address areas, Common Area 0, Bank Area and Common Area 1.

As shown in Fig. 31 a variety of logical memory configurations are possible. The boundaries between the Common and Bank Areas can be programmed with 4k bytes resolution.




Figure 31 Logical Address Mapping Examples

7.2 Logical to Physical Address Translation

Fig. 32 shows an example in which the three logical address space portions are mapped into a 512k bytes physical address space. The important points to note are that Common and Bank Areas can

overlap and that Common Area 1 and Bank Area can be freely relocated (on 4k bytes physical address boundaries). Common Area 0 (if it exists) is always based at physical address 00000H.




Figure 32 Logical → Physical Memory Mapping Example

7.3 MMU Block Diagram

The MMU block diagram is shown in Fig. 33. The MMU translates internal 16-bit logical addresses to external 19-bit physical addresses




Figure 33 MMU Block Diagram

Whether address translation takes place depends on the type of CPU cycle as follows.

(1) Memory Cycles

Address Translation occurs for all memory access cycles including instruction and operand fetches, memory data reads and writes, hardware interrupt vector fetch and software interrupt restarts.

(2) I/O Cycles

The MMU is logically bypassed for I/O cycles. The 16-bit logical I/O address space corresponds directly with the 16-bit physical I/O address space. The upper three bits $(A_{16}-A_{18})$ of the physical address are always 0 during I/O cycles.




Figure 34 I/O Address Translation

(3) DMA Cycles

When the HD64180 on-chip DMAC is using the external bus, the MMU is physically bypassed. The 19-bit source and destination

registers in the DMAC are directly output on the physical address bus $(A_0$ - $A_{18})$.

7.4 MMU Registers

Three MMU registers are used to program a specific configuration of logical and physical memory.

- (1) MMU Common/Bank Area Register (CBAR)
- (2) MMU Common Base Register (CBR)
- (3) MMU Bank Base Register (BBR)

CBAR is used to define the logical memory organization, while CBR and BBR are used to relocate logical areas within the 512k bytes physical address space. The resolution for both setting boundaries within the logical space and relocation within the physical space is 4k bytes.

The CAR field of CBAR determines the start address of Common Area 1 (Upper Common) and by default, the end address of the Bank Area. The BAR field determines the start address of the Bank Area and by default, the end address of Common Area 0 (Lower Common).

The CA and BA fields of CBAR may be freely programmed subject only to the restriction that CA may never be less than BA. Fig. 35 and Fig. 36 shows example of logical memory organizations associated with different values of CA and BA.




Figure 35 Logical Memory Organization




Figure 36 Logical Space Configuration (Example)

(C) HITACHI

7.5 MMU Register Description

(1) MMU Common/Bank Area Register (CBAR)

CBAR specifies boundaries within the HD64180 64k bytes logical address space for up to three areas, Common Area 0, Bank Area, and Common Area 1.

MMU Common/Bank Area Register (CBAR . I/O Address = 3AH) BAO BA3 RA2 BA 1 CAS CA2 CA1 CAO

R/W

R/W

R/W CA3-CA0: CA (bits 7-4)

R/W

CA specifies the start (low) address (on 4k bytes boundaries) for the Common Area 1. This also determines the last address of the Bank Area. All bits of CA are initialized to 1 during RESET

R/W

BA3-BA0: BA (bits 3-0)

BA specifies the start (low) address (on 4k bytes boundaries) for the Bank Area. This also determines the last address of the Common Area 0. All bits of BA are initialized to 0 during RESET.

(2) MMU Common Base Register (CBR)

R/W


CBR specifies the base address (on 4k bytes boundaries) used to generate a 19-bit physical address for Common Area 1 accesses. All bits of CBR are initialized to 0 during RESET.




brt	7	6	5	4	3	2	1	0	
	_	CB6	CB5	CB4	СВЗ	CB2	CB1	СВО	
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	•

(3) MMU Bank Base Register (BBR)

BBR specifies the base address (on 4k bytes boundaries) used to generate a 19-bit physical address for Bank Area accesses. All bits of BBR are initialized to 0 during RESET.





7.6 Physical Address Translation

Fig. 37 shows the way in which physical addresses are generated based on the contents of CBAR, CBR and BBR, MMU comparators classify an access by logical area as defined by CBAR. Depending on which of the three potential logical areas (Common Area 1. Bank Area or Common Area 0) is being accessed, the appropriate 7-bit base address is added to the upper 4 bits of the logical address, yielding a 19-bit physical address. CBR is associated with Common Area 1 accesses. Common Area 0 accesses use a (non-accessible, internal) base register which contains 0. Thus, Common Area 0, if defined, is always based at physical address 00000H.




Figure 37 Physical Address Generation

7.7 MMU and RESET

During RESET, all bits of the CA field of CBAR are set to 1 while all bits of the BA field of CBAR, CBR, and BBR are cleared to 0. The logical 64k bytes address space corresponds directly with the first 64k bytes (0000H to FFFFH) of the 512k bytes (00000H to 7FFFFH) physical address space. Thus, after RESET, the HD64180 will begin execution at logical and physical address 0.

7.8 MMU Register Access Timing

When data is written into CBAR, CBR, or BBR, the value will be effective from the cycle immediately following the I/O write cycle which updates these registers.

Care must be taken during MMU programming to insure that CPU program execution is not disrupted. Observe that the next cycle following MMU register programming will normally be an opcode fetch from the newly translated address. One simple technique is to localize all MMU programming routines in a Common Area that is always enabled.


8 DYNAMIC RAM REFRESH CONTROL

The HD64180 incorporates a dynamic RAM refresh control circuit including 8-bit refresh address generation and programmable refresh timing. This circuit generates asynchronous refresh cycles inserted at the programmable interval independent of CPU program execution. For systems which don't use dynamic RAM, the refresh function can be disabled.

When the internal refresh controller determines that a refresh cycle should occur, the current instruction is interrupted at the first breakpoint between machine cycles. The refresh cycle is inserted by placing the refresh address on $A_0\text{-}A_7$ and the \overline{REF} output is driven LOW.

Refresh cycles may be programmed to be either two or three clock cycles in duration by programming the REFW (Refresh Wait) bit in Refresh Control Register (RCR). Note that the external WAIT input and the internal wait state generator are not effective during refresh

Fig. 38 shows the timing of a refresh cycle with a refresh wait (T_{RW}) cycle.



NOTE: * If three refresh cycles are specified, T_{RW}, is inserted.

Otherwise, T_{RW} is not inserted.

MC: Machine Cycle

Figure 38 Refresh Timing

8.1 Refresh Control Register (RCR)

RCR specifies the interval and length of refresh cycles, as well as enabling or disabling the refresh function.

REFE: Refresh Enable (bit 7)

REFE = 0 disables the refresh controller while REFE = 1 enables refresh cycle insertion. REFE is set to 1 during RESET.

REFW: Refresh Wait (bit 6)

REFW = 0 causes the refresh cycle to be two clocks in duration. REFW = 1 causes the refresh cycle to be three clocks in duration by adding a refresh wait cycle (T_{RW}) . REFW is set to 1 during RESET.

CYC1, 0: Cycle Interval (bits 1-0)

CYC1 and CYC0 specify the interval (in clock cycles) between refresh cycles.

In the case of dynamic RAMs requiring 128 refresh cycles every 2 ms (or 256 cycles every 4 ms), the required refresh interval is less than or equal to 15.625 μ s. Thus, the underlined values indicate the best refresh interval depending on CPU clock frequency. CYC0 and CYC1 are cleared to 0 during RESET.

Table 4 Refresh Interval

CYC1	CYCO	Insertion	Time interval				
CICI	CTCO	interval	φ: 10 MHz	8 MHz	6 MHz	4 MHz	2.5 MHz
0	0	10 states	(1.0 μs)*	(1.25 μs)*	1.66 μs	2.5 μs	4.0 μs
0	1	20 states	(2.0 μs)*	(2 5 μs)*	3.3 μs	5.0 μs	8.0 μs
1	0	40 states	(4.0 μs)*	(5.0 μs)*	6.6 µs	10.0 μs	16.0 μs
1	1	80 states	(<u>8.0 μs</u>)*	(100 μs)°	<u>133 μs</u>	20.0 μs	32.0 μs

^{*} calculated interval

8.2 Refresh control and reset

After RESET, based on the initialized value of RCR, refresh cycles will occur with an interval of 10 clock cycles and be 3 clock cycles in duration.

8.3 Dynamic RAM refresh operation notes

- Refresh cycle insertion is stopped when the CPU is in the following states.
 - (a) During RESET
 - (b) When the bus is released in response to BUSREQ
 - (c) During SLEEP mode
 - (d) During WAIT states
- (2) Refresh cycles are suppressed when the bus is released in response to BUSREQ. However, the refresh timer continues to operate. Thus, the time at which the first refresh cycle occurs after the HD64180 re-acquires the bus depends on the refresh timer, and has no timing relationship with the bus exchange.
- (3) Refresh cycles are suppressed during SLEEP mode. If a refresh cycle is requested during SLEEP mode, the refresh cycle request is internally 'latched' (until replaced with the next refresh request). The 'latched' refresh cycle is inserted at the end of the first machine cycle after SLEEP mode is exited. After this initial cycle, the time at which the next refresh cycle will occur depending on the refresh time, and has no timing relationship with the exit from SLEEP mode.
- (4) Regarding (2) and (3), the refresh address is incremented by 1 for each successful refresh cycle, not for each refresh request. Thus, independent of the number of 'missed' refresh requests, each refresh bus cycle will use a refresh address incremented by 1 from that of the previous refresh bus cycles.

9 WAIT STATE GENERATOR

9.1 Wait State Timing

To ease interfacing with slow memory and I/O devices, the HD64180 uses wait states (Tw) to extend bus cycle timing. A wait state(s) is inserted based on the combined (logical OR) state of the external WAIT input and an internal programmable wait state (Tw) generator. Wait states (Tw) can be inserted in both CPU execution and DMA transfer cycles.

9.2 WAIT Input

When the external \overline{WAIT} input is asserted LOW, wait state (Tw) are inserted between T_2 and T_3 to extend the bus cycle duration. The \overline{WAIT} input is sampled at the falling edge of the system clock in T_2 or Tw. If the \overline{WAIT} input is asserted LOW at the falling edge of the system clock in Tw, another Tw is inserted into the bus cycle. Note that \overline{WAIT} input transitions must meet specified set-up and hold times. This can easily be accomplished by externally synchronizing \overline{WAIT} input transitions with the rising edge of the system clock.

Dynamic RAM refresh is not performed during wait states (Tw) and thus systems designs which uses the automatic refresh function must consider the affects of the occurrence and duration of wait states (Tw)

Fig. 39 shows WAIT timing.




Figure 39 WAIT Timing

9.3 Programmable Wait State Insertion

In addition to the WAIT input, wait states (Tw) can also be programmably inserted using the HD64180 on-chip wait state generator. Wait state (Tw) timing applies for both CPU execution and on-chip DMAC cycles.

By programming the 4 significant bits of the DMA/WAIT Control Register (DCNTL), the number of wait states (Tw) automatically inserted in memory and I/O cycles can be separately specified. Bits 4-5 specify the number of wait states (Tw) inserted for I/O access and bits 6-7 specify the number of wait states (Tw) inserted for memory access.

The number of wait states (Tw) inserted in a specific cycle is the maximum of the number requested by the \overline{WAIT} input, and the

number automatically generated by the on-chip wait state generator.

MWI1, MWI0: Memory Wait Insertion (bits 7-6)

For CPU and DMAC cycles which access memory (including memory mapped I/O), 0 to 3 wait states may be automatically inserted depending on the programmed value in MWI1 and MWI0.

MWI1	MWIO	The number of wait states
0	0	0
0	1	1
1	0	2
1	1	3

IWI1, IWI0: I/O Wait Insertion (bits 5-4)

For CPU and DMA cycles which access external I/O (and interrupt acknowledge cycles), 1 to 6 wait states (Tw) may be automatically inserted depending on the programmed value in IWI1 and IWI0.

		The number of wait states								
IWI1	iwio	For external I/O registers accesses	For internal I/O registers accesses	For INT o interrupt acknowledge cycles when LIR is LOW	For INT 1, INT 2 and internal interrupts acknowledge cycles (Note (2))	For NMI interrupt acknowledge cy- cles when LIR is LOW (Note (2))				
0	0	1		2						
0	1	2	0	4	7 ,					
1	0	3	(Note (1))	5	7 2	0				
1	1	4	7	6	7					

- NOTE. (1) For HD64180 internal I/O register access (I/O addresses 0000H-003FH), IWI1 and IWI0 do not determine wait state (Tw) timing. For ASCI, CSI/O and PRT Data Register accesses, 0 to 4 wait states (Tw) will be generated. Wait states inserted during access to these registers is a function of internal synchronization requirements and CPU state.
 - All other on-chip I/O register accesses (i.e. MMU, DMAC, ASCI Control Registers, etc.) have 0 wait states inserted and thus require only three clock cycles
 - (2) For interrupt acknowledge cycles in which LIR is HIGH, such as interrupt vector table read and PC stacking cycle, memory access timing applies.

9.4 WAIT Input and RESET

During RESET, MWI1, MWI0, IWI1 and IWI0 are all set to 1, selecting the maximum number of wait states (Tw) (3 for memory accesses, 4 for external I/O accesses).

Also, note that the WAIT input is ignored during RESET. For

example, if RESET is detected while the HD64180 is in a wait state (Tw), the wait stated cycle in progress will be aborted, and the RESET sequence initiated. Thus, RESET has higher priority than \overline{WAIT} .

10 DMA CONTROLLER (DMAC)

The HD64180 contains a two channel DMA (Direct Memory Access) controller which supports high speed data transfer. Both channels (channel 0 and channel 1) have the following capabilities.

Memory Address Space

Memory source and destination addresses can be directly specified anywhere within the 512k bytes physical address space using 19-bit source and destination memory addresses. In addition, memory transfers can arbitrarily cross 64k bytes physical address boundaries without CPU intervention.

I/O Address Space

I/O source and destination addresses can be directly specified anywhere within the 64k bytes I/O address space (16-bit source and destination I/O addresses).

Transfer Length

Up to 64k bytes can be transferred based on a 16-bit byte count register.

DREQ Input

Level and edge sense DREQ input detection are selectable.

TEND Output

Used to indicate DMA completion to external devices.

Transfer Rate

Each byte transfer can occur every six clock cycles. Wait states can be inserted in DMA cycles for slow memory or I/O devices. At the system clock $(\phi) = 6$ MHz, the DMA transfer rate is as high as 1.0 megabytes/second (no wait states).

Additional feature disk for DMA interrupt request by DMA END.

Each channel has the following additional specific capabilities.

Channel 0

- Memory \(\ldots \) memory, memory \(\ldots \) I/O, memory \(\ldots \) memory mapped I/O transfers
- · Memory address increment, decrement, no-change
- Burst or cycle steal memory

 memory transfers
- DMA to and from both ASCI channels
 Higher priority than DMAC channel 1

Channel 1

- · Memory ← → I/O transfer
- · Memory address increment, decrement

DMAC Registers

Each channel of the DMAC (channel 0, 1) has three registers specifically associated with that channel.

Channel 0

SAR0 - Source Address Register
DAR0 - Destination Address Register
BCR0 - Byte Count Register

Channel 1

MAR1 - Memory Address Register IAR1 - I/O Address Register BCR1 - Byte Count Register

The two channels share the following three additional registers in common.

DSTAT - DMA Status Register
DMODE - DMA Mode Register
DCNTL - DMA Control Register

10.1 DMAC Block Diagram

Fig. 40 shows the HD64180 DMAC Block Diagram.




Figure 40 DMAC Block Diagram



10.2 DMAC Register Description

DMA Source Address Register Channel 0 (SAR0: I/O Address = 20H to 22H)

Specifies the physical source address for channel 0 transfers. The register contains 19 bits and may specify up to 512k bytes memory addresses or up to 64k bytes I/O addresses. Channel 0 source can be memory, I/O or memory mapped I/O

(2) DMA Destination Address Register Channel 0 (DAR0: I/O Address = 23H to 25H)

Specifies the physical destination address for channel 0 transfers. The register contains 19 bits and may specify up to 512k bytes memory addresses or up to 64k bytes I/O addresses. Channel 0 destination can be memory, I/O or memory mapped I/O.

(3) DMA Byte Count Register Channel 0 (BCR0: I/O Address = 26H to 27H)

Specifies the number of bytes to be transferred. This register contains 16 bits and may specify up to 64k bytes transfers. When one byte is transferred, the register is decremented by one. If "n" bytes should be transferred, "n" must be stored before the DMA operation.

(4) DMA Memory Address Register Channel 1 (MAR1: I/O Address = 28H to 2AH)

Specifies the physical memory address for channel 1 transfers. This may be destination or source memory address.

This register contains 19 bits and may specify up to 512k bytes memory addresses.

(5) DMA I/O Address Register Channel 1 (IAR1: I/O Address = 2BH to 2CH)

Specifies the I/O address for channel 1 transfers. This may be destination or source I/O address. This register contains 16 bits and may specify up to 64k bytes I/O addresses.


(6) DMA Byte Count Register Channel 1 (BCR1: I/O Address = 2EH to 2FH)

Specifies the number of bytes to be transferred. This register contains 16 bits and may specify up to 64k bytes transfers. When one byte is transferred, the register is decremented by one.

(7) DMA Status Register (DSTAT)

DSTAT is used to enable and disable DMA transfer and DMA termination interrupts. DSTAT also allows determining the status of a DMA transfer i.e. completed or in progress.

DMA Status Register (DSTAT I/O Address = 30H)



DE1: DMA Enable Channel 1 (bit 7)

When DE1 = 1 and DME = 1, channel 1 DMA is enabled. When a DMA transfer terminates (BCR1 = 0), DE1 is reset to 0 by the DMAC. When DE1 = 0 and the DMA interrupt is enabled (DIE1 = 1), a DMA interrupt request is made to the CPU.

To perform a software write to DE1, $\overline{DWE1}$ should be written with 0 during the same register write access. Writing DE1 to 0 disables channel 1 DMA, but DMA is restartable. Writing DE1 to 1 enables channel 1 DMA and automatically sets DME (DMA Main Enable) to 1. DE1 is cleared to 0 during RESET.

DEO: DMA Enable Channel 0 (bit 6)

When DE0 = 1 and DME = 1, channel 0 DMA is enabled. When a DMA transfer terminates (BCR0 = 0), DE0 is cleared to 0 by the DMAC. When DE0 = 0 and the DMA interrupt is enabled

(DIE0 = 1), a DMA interrupt request is made to the CPU.

To perform a software write to DE0, $\overline{DWE0}$ should be written with 0 during the same register write access. Writing DE0 to 0 disables channel 0 DMA. Writing DE0 to 1 enables channel 0 DMA and automatically sets DME (DMA Main Enable) to 1. DE0 is cleared to 0 during RESET.

DWE1: DE1 Bit Write Enable (bit 5)

When performing any software write to DE1, $\overline{DWE1}$ should be written with 0 during the same access. $\overline{DWE1}$ write value of 0 is not held and $\overline{DWE1}$ is always read as 1.

DWEO: DEO Bit Write Enable (bit 4)

When performing any software write to DE0, $\overline{DWE0}$ should be written with 0 during the same access. $\overline{DWE0}$ write value of 0 is not held and $\overline{DWE0}$ is always read as 1.

DIE1: DMA Interrupt Enable Channel 1 (bit 3)

When DIE1 is set to 1, the termination of channel 1 DMA transfer (indicated when DE1 = 0) causes a CPU interrupt request to be generated. When DIE1 = 0, the channel 1 DMA termination interrupt is disabled. DIE1 is cleared to 0 during RESET.

DIEO: DMA Interrupt Enable Channel 0 (bit 2)

When DIE0 is set to 1, the termination channel 0 of DMA transfer (indicated when DE0 = 0) causes a CPU interrupt request to be generated. When DIE0 = 0, the channel 0 DMA termination interrupt is disabled. DIE0 is cleared to 0 during RESET.

DME: DMA Main Enable (bit 0)


A DMA operation is only enabled when its DE bit (DE0 for channel 0, <u>DE</u>1 for channel 1) and the DME bit are set to 1.

When NMI occurs, DME is reset to 0, thus disabling DMA activity during the NMI interrupt service routine. To restart DMA, DE0 and/or DE1 should be written with 1 (even if the contents are already 1). This automatically sets DME to 1, allowing DMA operations to continue. Note that DME cannot be directly written. It is cleared to 0 by NMI or indirectly set to 1 by setting DE0 and/or DE1 to 1. DME is cleared to 0 during RESET.

(8) DMA Mode Register (DMODE)

DMODE is used to set the addressing and transfer mode for channel 0.

DMA Mode Register (DMODE I/O Address = 31H)



DM1, DM0: Destination Mode Channel 0 (bits 5, 4)

Specifies whether the destination for channel 0 transfers is memory, I/O or memory mapped I/O and the corresponding address modifier. DM1 and DM0 are cleared to 0 during RESET.

Table 5 Destination

DM1	DMO	Memory/I/O	Address Increment/Decrement
0	0	Memory	+1
0	1	Memory	- 1
1	0	Memory	fixed
1	1	I/O	fixed

SM1, SM0: Source Mode Channel 0 (bits 3, 2)

Specifies whether the source for channel 0 transfers is memory, I/O or memory mapped I/O and the corresponding address modifier. SM1 and SM0 are cleared to 0 during RESET.

Table 7 shows all DMA transfer mode combinations of DM0, DM1, SM0, SM1. Since I/O \(\lefta\) I/O transfers are not implemented, twelve combinations are available.

Table 6 Source

SM1	SMO	Memory/I/O	Address Increment/Decrement
0	0	Memory	+1
0	1	Memory	-1
1	0	Memory	fixed
1	1	I/O	fixed

Table 7 Combination of Transfer Mode

DM1	DMO	SM1	SMO	Transfer Mode	Address Increment/Decrement
0	0	0	0	Memory→Memory	SAR0+1, DAR0+1
0	0	0	1	Memory→Memory	SARO 1, DARO+ 1
0	0	1	0	Memory*→Memory	SAR0 fixed, DAR0+1
0	0	1	1	I/O →Me mory	SAR0 fixed, DAR0+1
0	1	0	0	Memory→Memory	SARO+1, DARO-1
0	1	0	1	Memory→Memory	SARO-1, DARO-1
0	1	1	0	Memory*→Memory	SAR0 fixed, DAR0-1
0	1	1	1	I/O→Memory	SARO fixed, DARO-1
1	0	0	0	Memory→Memory*	SARO+1, DARO fixed
1	0	0	1	Memory→Memory*	SARO-1, DARO fixed
1	0	1	0	reserved	
1	0	1	1	reserved	
1	1	0	0	Memory→I/O	SARO+1, DARO fixed
1	1	0	1	Memory→I/O	SARO-1, DARO fixed
1	1	1	0	reserved	
1	1	1	1	reserved	

^{.:} includes memory mapped I/O

MMOD: Memory Mode Channel 0 (bit 1)


When channel 0 is configured for memory \iff memory transfers, the external \overline{DREQ}_0 input is not used to control the transfer timing. Instead, two automatic transfer timing modes are selectable – burst (MMOD = 1) and cycle steal (MMOD = 0). For burst memory \iff memory transfers, the DMAC will sieze control of the bus continuously until the DMA transfer completes (as shown by the byte count register = 0). In cycle steal mode, the CPU is given a cycle for each DMA byte transfer cycle until the transfer is completed.

For channel 0 DMA with I/O source or destination, the $\overline{DREQ_0}$ input times the transfer and thus MMOD is ignored. MMOD is cleared to 0 during RESET.

DMA/WAIT Control Register (DCNTL)

DCNTL controls the insertion of wait states into DMAC (and CPU) accesses of memory or I/O. Also, the DMA request mode for each DREQ (DREQ, and DREQ,) input is defined as level or edge sense. DCNTL also sets the DMA transfer mode for channel 1, which is limited to memory \longleftrightarrow I/O transfers.

DMA/WAIT Control Register (DCNTL I/O Address = 32H)



MWI1, MWI0: Memory Wait Insertion (bits 7-6)

Specifies the number of wait states introduced into CPU or DMAC memory access cycles. MWI1 and MWI0 are set to 1 during RESET. See section of Wait State Control for details.

IWI1, IWI0: I/O Wait Insertion (bits 5-4)

Specifies the number of wait states introduced into CPU or DMAC I/O access cycles. IWI1 and IWI0 are set to 1 during RE-SET. See section of Wait State Control for details.

DMS1, DMS0: DMA Request Sense (bits 3-2)

 $\underline{DMS1}$ and DMS0 specify the DMA request sense for channel 0 $(\overline{DREQ_0})$ and channel 1 $(\overline{DREQ_1})$ respectively. When reset to 0, the input is level sense. When set to 1, the input is edge sense. DMS1 and DMS0 are cleared to 0 during RESET.

DIM1, DIM0: DMA Channel 1 I/O and Memory Mode (bits 1-0)

Specifies the source/destination and address modifier for channel 1 memory \longleftrightarrow 1/O transfer modes. IM1 and IM0 are cleared to 0 during RESET.

Table 8 Channel 1 Transfer Mode

DIM1	DIMO	Transfer Mode	Address Increment/Decrement
0	0	MemoryI/O	MAR1+1, IAR1 fixed
0	1	Memory→I/O	MAR1 - 1, IAR1 fixed
1	0	I/O→Memory	IAR1 fixed, MAR1+1
1	1	I/O→Memory	IAR1 fixed, MAR1 - 1

10.3 DMA Operation

This section discusses the three DMA operation modes for channel 0, memory \iff memory, memory \iff I/O and memory \iff memory mapped I/O. In addition, the operation of channel 0 DMA with the on-chip ASCI (Asynchronous Serial Communication Interface) as well as Channel 1 DMA are described.

(1) Memory ←→ Memory - Channel 0

For memory \iff memory transfers, the external $\overline{DREQ_0}$ input is not used for DMA transfer timing. Rather, the DMA operation is timed in one of two programmable modes — burst or cycle steal. In both modes, the DMA operation will automatically proceed until termination as shown by byte count (BCR0) = 0.

In burst mode, the DMA operation will proceed until termination. In this case, the CPU cannot perform any program execution until the DMA operation is completed.

In cycle steal mode, the DMA and CPU operation are alternated after each DMA byte transfer until the DMA is completed. The sequence ...

. is repeated until DMA is completed. Fig. 41 shows cycle steal mode DMA timing.




Figure 41 Cycle Steal Mode DMA Timing

To initiate memory \iff memory DMA transfer for channel 0, perform the following operations.

- Load the memory source and destination addresses into SAR0 and DAR0.
- Specify memory
 memory mode and address increment/decrement in the SM0, SM1, DM0 and DM1 bits of DMODE.
- 3 Load the number of bytes to transfer in BCR0.
- Specify burst or cycle steal mode in the MMOD bit of DCNTL.
- ⑤ Program DE0 = 1 (with DWE0 = 0 in the same access) in DSTAT and the DMA operation will start 1 machine cycle later. If interrupt occurs at the same time, the DIE0 bit should be set to 1.

(2) Memory ←→ I/O (Memory Mapped I/O) – Channel 0
For memory ←→ I/O (and memory ←→ memory mapped I/O) the DREQ₀ input is used to time the DMA transfers. In addition, the TEND₀ (Transfer End) output is used to indicate the last

(byte count register BCR0 = 00H) transfer.

The $\overline{DREQ_0}$ input can be programmed as level or edge sensitive. When level sense is programmed, the DMA operation begins when $\overline{DREQ_0}$ is sampled LOW. If $\overline{DREQ_0}$ is sampled HIGH, after the next DMA byte transfer, control is relinquished to the HD64180 CPU. As shown in Fig. 42. $\overline{DREQ_0}$ is sampled at the rising edge of the clock cycle prior to T_3 i.e. either T_2 or T_w .




Figure 42 CPU Operation and DMA Operation (DREQ_D is programmed for level sense)



When edge sense is programmed, DMA operation begins at the falling edge of $\overline{DREQ_0}$. If another falling edge is detected before the rising edge of the clock prior to T_3 during DMA write cycle (i.e. T_2 or Tw), the DMAC continues operating. If an edge is not detected, the CPU is given control after the current byte DMA transfer com-

pletes. The CPU will continue operating until a \overline{DREQ}_0 falling edge is detected before the rising edge of the clock prior to T_3 at which time the DMA operation will (re)start. Fig. 43 shows the edge sense DMA timing.




Figure 43 CPU Operation and DMA Operation (DREQ, is programmed for edge sense)

During the transfers for channel 0, the \overline{TEND}_0 output will go LOW synchronous with the write cycle of the last (BCR0 = 00H)

DMA transfer as shown in Fig. 44.




Figure 44 TEND Output Timing

The \overline{DREQ}_0 and \overline{TEND}_0 pins are programmably multiplexed with the CKA0 and CKA1 ASCI clock input/outputs. However, when DMA channel 0 is programmed for memory \longleftrightarrow 1/O (and memory \longleftrightarrow memory mapped 1/O) transfers, the CKA0/ \overline{DRE} - \overline{Q}_0 pin automatically functions as input pin even if it has been programmed as output pin for CKA0. And the CKA1/ \overline{TEND}_0 pin functions as output pin for \overline{TEND}_0 by setting CKA1D to 1 in CNTLA1.

To initiate memory \longleftrightarrow 1/O (and memory \longleftrightarrow memory mapped 1/O) DMA transfer for channel 0, perform the following operations.

- ① Load the memory and I/O or memory mapped I/O source and destination addresses into SAR0 and DAR0. Note that I/O addresses (not memory mapped I/O) are limited to 16 bits (A₀-A₁,). Make sure that bits A₁₆ and A₁₇ are 0 (A₁₈ is a don't care) to correctly enable the external DREQ₀ input.
- Specify memory ←→ I/O or memory ←→ memory mapped I/O mode and address increment/decrement in the SM0, SM1, DM0, and DM1 bits of DMODE.
- 3 Load the number of bytes to transfer in BCR0.
- Specify whether DREQ₀ is edge or level sense by programming the DMS0 bit of DCNTL.
- ⑤ Enable or disable DMA termination interrupt with the DIE0 bit in DSTAT.
- 6 Program DE0 = 1 (with $\overline{DWE0}$ = 0 in the same access) in

DSTAT and the DMA operation will begin under the control of the \overline{DREQ}_0 input.

(3) Memory ←→ ASCI - Channel 0

Channel 0 has extra capability to support DMA transfer to and from the on-chip two channel ASCI. In this case the external \overline{DRE} - \overline{Q}_0 input is not used for DMA timing. Rather, the ASCI status bits are used to generate an internal \overline{DREQ}_0 . The TDRE (Transmit Data Register Empty) bit and the RDRF (Receive Data Register Full) bit are used to generate an internal \overline{DREQ}_0 for ASCI transmission and reception respectively.

To initiate memory \iff ASCI DMA transfer, perform the following operations.

 Load the source and destination addresses into SAR0 and DAR0. Specify the I/O (ASCI) address as follows.

Bits $A_0\text{-}A_7$ should be contain the address of the ASCI channel transmitter or receiver (I/O addresses 06H-09H). Bits $A_8\text{-}A_{15}$ should equal 0.

Bits A_{17} - A_{16} should be set according to the following table to enable use of the appropriate ASCI status bit as an internal DMA request.

Table 9 DMA Request

SAR18	SAR17	SAR16	DMA Transfer Request
Х	0	0	DREQ
Х	0	1	RDRF (ASCI channel 0)
X	1	0	RDRF (ASCI channel 1)
Х	1	1	reserved

X Don't care

DAR18	DAR17	DAR16	DMA Transfer Request
Х	0	0	DREQ
Х	0	1	TDRE (ASCI channel 0)
X	1	0	TDRE (ASCI channel 1)
X	1	1	reserved

X Don't care

- Specify memory ←→ I/O transfer mode and address increment/decrement in the SM0, SM1, DM0 and DM1 bits of DMODE.
- (3) Load the number of bytes to transfer in BCR0.
- The DMA request sense mode (DMS0 bit in DCNTL) MUST be specified as 'edge sense'.
- (5) Enable or disable DMA termination interrupt with the DIE0 bit in DSTAT
- (§) Program DE0 = 1 (with DWE0 = 0 in the same access) in DSTAT and the DMA operation with the ASCI will begin under control of the ASCI generated internal DMA request.

The ASCI receiver or transmitter being used for DMA must be initialized to allow the first DMA transfer to begin.

The ASCI receiver must be 'empty' as shown by RDRF = 0. The ASCI transmitter must be 'full' as shown by TDRE = 0. Thus, the first byte should be written to the ASCI Transmit Data Register under program control. The remaining bytes will be transferred using DMA.

(4) Channel 1 DMA

DMAC Channel 1 can perform memory \longleftrightarrow 1/0 transfers. Except for different registers and status/control bits, operation is exactly the same as described for channel 0 memory \longleftrightarrow 1/0 DMA.

To initiate DMA channel 1 memory \iff I/O transfer perform the following operations.

- (1) Load the memory address (19 bits) into MAR1.
- 2 Load the I/O address (16 bits) into IAR1.
- Program the source/destination and address increment/decrement mode using the DIM1 and DIM0 bits in DCNTL.
- 4 Specify whether DREQ, is level or edge sense in the DMS1 bit

- in DCNTL.
- 5 Enable or disable DMA termination interrupt with the DIE1 bit in DSTAT.
- 6 Program DE1 = 1 (with DWE1 = 0 in the same access) in DSTAT and the DMA operation with the external I/O device will begin using the external DREQ₁ input and TEND₁ output.

10.4 DMA Bus Timing

When memory (and memory mapped I/O) is specified as a source or destination, \overline{ME} goes LOW during the memory access. When I/O is specified as a source or destination, \overline{IOE} goes LOW during the I/O access.

When I/O (and memory mapped I/O) is specified as a source or destination, the \underline{DMA} tuning is controlled by the external \overline{DREQ} input and the \overline{TEND} output indicates \underline{DMA} termination. Note that external I/O devices may not overlap addresses with internal I/O and control registers, even using \underline{DMA} .

For I/O accesses, 1 wait state is automatically inserted. Additional wait states can be inserted by programming the on-chip wait state generator or using the external WAIT input. Note that for memory mapped I/O accesses, this automatic I/O wait state is not inserted.

For memory to memory transfers (channel 0 only), the external \overline{DREQ}_0 input is ignored. Automatic DMA timing is programmed as either burst or cycle steal.

When a DMA memory address carry/borrow between bits A_{15} and A_{16} of the address bus occurs (when crossing 64k bytes boundaries), the minimum bus cycle is extended to four clocks by automatic insertion of one internal Ti state.

10.5 DMAC Channel Priority

For simultaneous $\overline{DREQ_0}$ and $\overline{DREQ_1}$ requests, channel 0 has priority over channel 1. When channel 0 is performing a memory \iff memory transfer, channel 1 cannot operate until the channel 0 operation has terminated. If channel 1 is operating, channel 0 cannot operate until channel 1 releases control of the bus.

10.6 DMAC and BUSREQ, BUSACK

The BUSREQ and BUSACK inputs allow another bus master to take control of the HD64180 bus. BUSREQ and BUSACK have priority over the on-chip DMAC and will suspend DMAC operation. The DMAC releases the bus to the external bus master at the breakpoint of the DMAC memory or I/O access. Since a single byte DMAC transfer requires a read and a write cycle, it is possible for the DMAC to be suspended after the DMAC read, but before the DMAC write. Even in this case, when the external master releases the HD64180 bus (BUSREQ HIGH), the on-chip DMAC will correctly continue the suspended DMA operation.

10.7 DMAC Internal Interrupts

Fig. 45 illustrates the internal DMA interrupt request generation circuit.




Figure 45 DMAC Interrupt Request Circuit Diagram



DE0 and DE1 are automatically cleared to 0 by the HD64180 at the completion (byte count = 0) of a DMA operation for channel 0 and channel 1 respectively. They remain 0 until a 1 is written. Since DE0 and DE1 use level sense, an interrupt will occur if the CPU IEF1 flag is set to 1. Therefore, the DMA termination interrupt service routine should disable further DMA interrupts (by programming the channel DIE bit = 0) before enabling CPU interrupts (i.e. IEF1 is set to 1). After reloading the DMAC address and count registers, the DIE bit can be set to 1 to reenable the channel interrupt, and at the same time DMA can resume by programming the channel DE bit = 1.

10.8 DMAC and NMI

 \overline{NMI} , unlike all other interrupts, automatically disables DMAC operation by clearing the DME bit of DSTAT. Thus, the \overline{NMI} interrupt service routine may respond to time critical events without delay due to DMAC bus usage. Also, \overline{NMI} can be effectively used as an external DMA abort input, recognizing that both channels are suspended by the clearing of DME.

If the falling edge of \overline{NMI} occurs before the falling clock of the state prior to T_3 (T_2 or Tw) of the DMA write cycle, the DMAC will be suspended and the CPU will start the \overline{NMI} response at the end of the current cycle.

By setting a channels DE bit to 1, that channels operation can be restarted, and DMA will correctly resume from the point at which it was suspended by \overline{NMI} . See Fig. 46 for details.




Figure 46 NMI and DMA Operation

10.9 DMAC and RESET

During RESET the bits in DSTAT, DMODE, and DCNTL are initialized as stated in their individual register descriptions. Any DMA operation in progress is stopped allowing the CPU to use the

bus to perform the RESET sequence. However, the address register (SAR0, DAR0, MAR1, IAR1) and byte count register (BCR0, BCR1) contents are not changed during RESET.

11 ASYNCHRONOUS SERIAL COMMUNICATION INTER-FACE (ASCI)

The HD64180 on-chip ASCI has two independent full duplex channels. Based on full programmability of the following functions, the ASCI can directly communicate with a wide variety of standard UARTs (Universal Asynchronous Receiver/Transmitter) including the HD6350 CMOS ACIA and the Serial Communication Interface (SCI) contained on the HD6301 series CMOS single chip controllers.

The key functions for ASCI are shown below. Each channel is independently programmable.

- · Full duplex communication
- · 7- or 8-bit data length
- · Program controlled 9th data bit for multiprocessor communica-

- tion
- · 1 or 2 stop bits
- · Odd, even, no parity
- · Parity, overrun, framing error detection
- Programmable baud rate generator, /16 and /64 modes
- Speed to 38.4k bits per second (CPU f_C = 6.144 MHz)

 Modem control signals Channel 0 has DCD₀, CTS₀ and RTS₀
- Channel 1 has CTS₁
- · Programmable interrupt condition enable and disable
- · Operation with on-chip DMAC

11.1 ASCI Block Diagram

Fig. 47 shows the ASCI Block Diagram.




Figure 47 ASCI Block Diagram

11.2 ASCI Register Description

(1) ASCI Transmit Shift Register 0, 1 (TSR0, 1)

When the ASCI Transmit Shift Register receives data from the ASCI Transmit Data Register (TDR), the data is shifted out to the TXA pin. When transmission is completed, the next byte (if available) is automatically loaded from TDR into TSR and the next transmission starts. If no data is available for transmission, TSR idles by outputting a continuous HIGH level. This register is not program accessible.

(2) ASCI Transmit Data Register 0, 1 (TDR0, 1: I/O Address = 06H, 07H)

Data written to the ASCI Transmit Data Register is transferred to the TSR as soon as TSR is empty. Data can be written to while TSR is shifting out the previous byte of data. Thus, the ASCI transmitter is double bufferred.

Data can be written into and read from the ASCI Transmit Data Register.

If data is read from the ASCI Transmit Data Register, the ASCI

data transmit operation won't be affected by this read operation.

(3) ASCI Receive Shift Register 0, 1 (RSR0, 1)

This register receives data shifted in on the RXA pin. When full, data is automatically transferred to the ASCI Receive Data Register (RDR) if it is empty. If RSR is not empty when the next incoming data byte is shifted in, an overrun error occurs. This register is not program accessible.

(4) ASCI Receive Data Register 0, 1 (RDR0, 1: I/O Address = 08H, 09H)

When a complete incoming data byte is assembled in RSR, it is automatically transferred to the RDR if RDR is empty. The next incoming data byte can be shifted into RSR while RDR contains the previous received data byte. Thus, the ASCI receiver is double buffered.


The ASCI Receive Data Register is read-only-register.


However, if RDRF = 0, data can be written into the ASCI Receive Data Register, and the data can be read.



(5) ASCI Status Register 0, 1 (STATO, 1)

Each channel status register allows interrogation of ASCI communication, error and modem control signal status as well as enabling and disabling of ASCI interrupts.





RDRF: Receive Data Register Full (bit 7)

RDRF is set to 1 when an incoming data byte is loaded into RDR. Note that if a framing or parity error occurs, RDRF is still set and the receive data (which generated the error) is still loaded into RDR, RDRF is cleared to 0 by reading RDR, when the $\overline{DCD_0}$ input is HIGH, in IOSTOP mode and during RESET.

OVRN: Overrun Error (bit 6)

OVRN is set to 1 when RDR is full and RSR becomes full. OVRN is cleared to 0 when the EFR bit (Error Flag Reset) of CNTLA is written to 0, when $\overline{DCD_0}$ is HIGH, in IOSTOP mode and during RESET.

PE: Parity Error (bit 5)

PE is set to 1 when a parity error is detected on an incoming data byte and ASCI parity detection is enabled (the MOD1 bit of CNTLA is set to 1). PE is cleared to 0 when the EFR bit (Error Flag Reset) of CNTLA is written to 0, when $\overline{DCD_0}$ is HIGH, in IOSTOP mode and during RESET.

FE: Framing Error (bit 4)

If a receive data byte frame is delimited by an invalid stop bit (i.e. 0, should be 1), FE is set to 1. FE is cleared to 0 when the EFR bit (Error Flag Reset) of CNTLA is written to 0, when $\overline{DCD_0}$ is HIGH, in IOSTOP mode and during RESET.

RIE: Receive Interrupt Enable (bit 3)

RIE should be set to 1 to enable ASCI receive interrupt requests. When RIE to 1, if any of the flags RDRF, OVRN, PE, FE become set to 1 an interrupt request is generated. For channel 0, an interrupt will also be generated by the transition of the external \overline{DCD}_0 input from LOW to HIGH. RIE is cleared to 0 during RESET.

DCD₀: Data Carrier Detect (bit 2 STAT0)

Channel 0 has an external $\overline{DCD_0}$ input pin. The $\overline{DCD_0}$ bit is set to 1 when the $\overline{DCD_0}$ input is HIGH. It is cleared to 0 on the first read of STAT0 following the HIGH to LOW transition of $\overline{DCD_0}$ input and during RESET. When $\overline{DCD_0} = 1$, receiver unit is reset and receiver operation is inhibited.

CTS1E: Channel 1 CTS Enable (bit 2 STAT1)

Channel 1 has an external $\overline{\text{CTS}}_1$ input which is multiplexed with the receive data pin (RXS) for the CSI/O (Clocked Serial I/O Port). Setting CTS1E to 1 selects the $\overline{\text{CTS}}_1$ function and clearing CTS1E to 0 selects the RXS function.

TDRE: Transmit Data Register Empty (bit 1)

TDRE = 1 indicates that the TDR is empty and the next transmit data byte can be written to TDR. After the byte is written to TDR, TDRE is cleared to 0 until the ASCI transfers the byte from the TDR to the TSR, at which time TDRE is again set to 1. TDRE


is set to 1 in IOSTOP mode and during RESET. When the external CTS input is HIGH, TDRE is reset to 0.

TIE: Transmit Interrupt Enable (bit 0)

TIE should be set to 1 to enable ASCI transmit interrupt requests. If TIE = 1, an interrupt will be requested when TDRE = 1. TIE is cleared to 0 during RESET.

· ASCI Control Register A0, 1 (CNTLA0, 1)

Each ASCI channel Control Register A configures the major operating modes such as receiver/transmitter enable and disable, data format, and multiprocessor communication mode.



	A	SCI Contr	ol Hegist	er All (C	NILAI	// Addre	iss — 01	Π)
brt	7	6	5	4	3	2	1	0
	MPE	RE	TE	CKA1D	MPBR/ EFR	MOD2	MOD1	MODO
٠	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MPE: Multi Processor Mode Enable (bit 7)

The ASCI has a multiprocessor communication mode which utilizes an extra data bit for selective communication when a number of processors share a common serial bus. Multiprocessor data format is selected when the MP bit in CNTLB is set to 1. If multiprocessor mode is not selected (MP bit in CNTLB = 0), MPE has no effect. If multiprocessor mode is selected, MPE enables or disables the 'wake-up' feature as follows. If MPE is set to 1, only received bytes in which the MPB (multiprocessor bit) = 1 can affect the RDRF and error flags. Effectively, other bytes (with MPB = 0) are 'ignored' by the ASCI. If MPE is reset to 0, all bytes, regardless of the state of the MPB data bit, affect the RDRF and error flags. MPE is cleared to 0 during RESET.

RE: Receiver Enable (bit 6)

When RE is set to 1, the ASCI receiver is enabled. When RE is cleared to 0, the receiver is disabled and any receive operation in progress is interrupted. However, the RDRF and error flags are not reset and the previous contents of RDRF and error flags are held. RE is cleared to 0 in IOSTOP mode and during RESET.

TE: Transmitter Enable (bit 5)

When TE is set to 1, the ASCI transmitter is enabled. When TE is cleared to 0, the transmitter is disabled and any transmit operation in progress is interrupted. However, the TDRE flag is not reset and the previous contents of TDRE are held. TE is cleared to 0 in IOSTOP mode and during RESET.

RTS₀ - Request to Send Channel 0 (bit 4 in CNTLA0)

When $\overline{RTS_0}$ is cleared to 0, the $\overline{RTS_0}$ output pin will go LOW. When $\overline{RTS_0}$ is set to 1, the $\overline{RTS_0}$ output immediately goes HIGH. $\overline{RTS_0}$ is set to 1 during RESET.

CKA1D: CKA1 Clock Disable (bit 4 in CNTLA1)

When CKA1D is set to 1, the multiplexed CKA1/ $\overline{TEND_0}$ pin is used for the $\overline{TEND_0}$ function. When CKA1D = 0, the pin is used as CKA1, an external data clock input/output for channel 1. CKA1D is cleared to 0 during RESET.

MPBR/EFR: Multiprocessor Bit Receive/Error Flag Reset (bit 3)

When multiprocessor mode is enabled (MP in CNTLB = 1), MPBR, when read, contains the value of the MPB bit for the last re-

ceive operation. When written to 0, the EFR function is selected to reset all error flags (OVRN, FE and PE) to 0. MPBR/EFR is undefined during RESET.

MOD2, 1, 0: ASCI Data Format Mode 2, 1, 0 (bits 2-0)

These bits program the ASCI data format as follows. MOD2

 $= 0 \rightarrow 7$ bit data

= 1 → 8 bit data

MOD1

 $= 0 \rightarrow No parity$

= 1 → Parity enabled MOD0

 $= 0 \rightarrow 1 \text{ stop bit}$ = 1 \rightarrow 2 stop bits

The data formats available based on all combinations of MOD2, MOD1 and MOD0 are shown in Table 10.

Table 10 Combination of Data Format

MOD2	MOD1	MODO	Data Format
0	0	0	Start + 7 bit data + 1 stop
0	0	1	Start + 7 bit data + 2 stop
0	1	0	Start + 7 bit data + parity + 1 stop
0	1	1	Start + 7 bit data + parity + 2 stop
1	0	0	Start + 8 bit data + 1 stop
1	0	1	Start + 8 bit data + 2 stop
] 1	1	0	Start + 8 bit data + parity + 1 stop
1	1	1	Start + 8 bit data + parity + 2 stop

(6) ASCI Control Register BO, 1 (CNTLBO, 1)

Each ASCI channel control register B configures multiprocessor mode, parity and baud rate selection.

ASCI Control Register B 0 (CNTLB0 : I/O Address = 02H) ASCI Control Register B 1 (CNTLB1 . I/O Address = 03H)

bıt	7	6	5	4	3	2	1	0
	MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SSO
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MPBT: Multiprocessor Bit Transmit (bit 7)

When multiprocessor communication format is selected (MP bit = 1), MPBT is used to specify the MPB data bit for transmission. If MPBT = 1, then MPB = 1 is transmitted. If MPBT = 0, then MPB = 0 is transmitted. MPBT state is undefined during and after RESET.

MP: Multiprocessor Mode (bit 6)

When MP is set to 1, the data format is configured for multiprocessor mode based on the MOD2 (number of data bits) and MOD0 (number of stop bits) bits in CNTLA. The format is as follows.

Start bit + 7 or 8 data bits + MPB bit + 1 or 2 stop bits

Note that multiprocessor (MP = 1) format has no provision for parity. If MP = 0, the data format is based on MOD0, MOD1 and MOD2 and may include parity. The MP bit is cleared to 0 during RESET.

CTS/PS: Clear to Send/Prescale (bit 5)

When read, \overline{CTS}/PS reflects the state of the external \overline{CTS} input. If the \overline{CTS} input pin is HIGH, \overline{CTS}/PS will be read as 1. Note that when the \overline{CTS} input pin is HIGH, the \overline{TDS} to the it is inhibited (i.e. held at 0). For channel 1, the \overline{CTS} , input is multiplexed with RXS pin (Clocked Serial Receive Data). Thus, \overline{CTS}/PS is only valid when read if the channel 1 \overline{CTS} 1E bit = 1 and the \overline{CTS} 1 input pin function is selected. The read data of \overline{CTS}/PS is not affected by RE-SET

When written, CTS/PS specifies the baud rate generator prescale factor. If CTS/PS is set to 1, the system clock (\$\phi\$) is prescaled by 30 while if CTS/PS is cleared to 0, the system clock is prescaled by 10. CTS/PS is cleared to 0 during RESET.

PEO: Parity Even Odd (bit 4)

PEO selects even or odd parity. PEO does not affect the enabling/disabling of parity (MOD1 bit of CNTLA). If PEO is cleared to 0, even parity is selected. If PEO is set to 1, odd parity is selected. PEO is cleared to 0 during RESET.

DR: Divide Ratio (bit 3)

DR specifies the divider used to obtain baud rate from the data sampling clock. If DR is cleared to 0, divide by 16 is used while if DR is set to 1, divide by 64 is used. DR is cleared to 0 during RE-SET

SS2, 1, 0: Source/Speed Select 2, 1, 0 (bits 2-0)

Specify the data clock source (internal or external) and baud rate prescale factor. SS2, SS1, and SS0 are all set to 1 during RESET. Table 11 shows the divide ratio corresponding to SS2, SS1, and SS0.

Table 11 Divide Ratio

	SS2	SS1	SS0	Divide Ratio
	0	0	0	÷1
	0	0	1	÷ 2
ı	0	1	0	÷4
	0	1	1	÷8
	1	0	0	÷16
	1	0	1	÷32
	1	1	0	÷64
	1	1	1_	external clock

The external ASCI channel 0 data clock pins are multiplexed with DMA control lines ($CKA_0/\overline{DREQ_0}$ and $CKA_1/\overline{TEND_0}$). During RESET, these pins are initialized as ASCI data clock inputs. If SS2, SS1, and SS0 are reprogrammed (any other value than SS2, SS1, SS0 = 1) these pins become ASCI data clock outputs. However, if DMAC channel 0 is configured to perform memory \longleftrightarrow I/O (and memory mapped I/O) transfers the $CKA_0/\overline{DREQ_0}$ pin revert to DMA control signals regardless of SS2, SS1, and SS0 programming. Also, if the $CKA_1/\overline{DEND_0}$ reverts to the DMA Control output function regardless of SS2, SS1, and SS0 programming regardless of SS2, SS1, and SS0 programming.

Final data clock rates are based on CTS/PS (prescale), DR, SS2, SS1, SS0, and the HD64180 system clock (φ) frequency as shown in Table 12.

Table 12 Baud Rate List

Pres	caler		npling ate		Bau	ıd Rate		General Divide	Bau	d Rate (Exam (BPS)	ple)		CKA
PS	Divide Ratio	DR	Rate	SS2	SS1	sso	Divide Ratio	Ratio	φ=6.144 MHz	φ=4.608 MHz	φ=3.072 MHz	I/O	Clock Frequency
				0	0	0	÷1	φ÷160	38400		19200		φ÷10
				0	0	1	2	320	19200		9600		20
			Ì	0	1	0	4	640	9600		4800		40
1		0	16	0	1	1	8	1280	4800		2400	0	80
1				1	0	0	16	2560	2400		1200		160
1			1	1	0	1	32	5120	1200		600	}	320
1				1	1	0	64	10240	600		300		640
0	φ÷10			1	1	1	_	fc÷16	_	_	_	ı	fc
1			ł	0	0	0	÷1	φ÷640	9600		4800		φ÷10
			1	0	0	1	2	1280	4800		2400	i	20
1				0	1	0	4	2560	2400		1200		40
		1	64	0	1	1	8	5120	1200		600	0	80
1				1	0	0	16	10240	600		300		160
				1	0	1	32	20480	300		150		320
				1	1	0	64	40960	150		75		640
				1	1	1	_	fc ÷ 64	-	_	_	1	fc
				0	0	0	÷ 1	φ÷480		9600			φ÷30
1				0	0	1	2	960		4800			60
				0	1	0	4	1920		2400			120
1		0	16	0	1	1	8	3840		1200		0	240
				1	0	0	16	7680		600			480
1				1	0	1	32	15360		300			960
1				1	1	0	64	30720		150			1920
1	φ÷30			1	1	1	_	fc ÷ 16	_	_	_	ı	fc
1				0	0	0	÷1	φ÷1920		2400			φ÷30
				0	0	1 1	2	3840		1200			60
1				0	1	0	4	7680		600			120
		1	64	0	1	1	8	15360		300		0	240
				1	0	0	16	30720		150			480
				1	0	1	32	61440		75			960
				1	1	0	64	122880		375			1920
				1	1	1		fc ÷ 64		_	_	ı	fc

11.3 MODEM Control Signals

ASCI channel 0 has CTS₀, DCD₀, and RTS₀ external modem control signals. ASCI channel 1 has a CTS₁ modem control signal which is multiplexed with RXS pin (Clocked Serial Receive Data).

(1) CTS₀: Clear to Send 0 (input)

The CTS $_0$ input allows external control (start/stop) of ASCI channel 0 transmit operations. When $\overline{\text{CTS}}_0$ is HIGH, channel 0 TDRE bit is held at 0 regardless of whether the TDR0 (Transmit Data Register) is full or empty. When $\overline{\text{CTS}}_0$ is LOW, TDRE will reflect the state of $\overline{\text{TDR0}}$. Note that the actual transmit operation is not disabled by $\overline{\text{CTS}}_0$ HIGH, only TDRE is inhibited.

(2) DCD₀: Data Carrier Detect 0 (input)

The $\overline{DCD_0}$ input allows external control (start/stop) of ASCI channel 0 receive operations. When $\overline{DCD_0}$ is HIGH, channel 0 RDRF bit is held at 0 regardless of whether the RDR0 (Receive Data Register) is full or empty. The error flags (PE, FE and OVRN bits) are also held at 0. Even after the $\overline{DCD_0}$ input goes LOW, these

bits will not resume normal operation until the status register (STAT0) is read. Note that this first read of STAT0, while enabling normal operation, will still indicate the $\overline{DCD_0}$ input is HIGH ($\overline{DCD0}$ bit = 1) even though it has gone LOW. Thus, the STAT0 register should be read twice to insure the $\overline{DCD0}$ bit is cleared to 0.

(3) RTS₀: Request to Send 0 (output)

 \overline{RTS}_o allows the ASCI to control (start/stop) another communication devices transmission (for example, by connection to that devices \overline{CTS} input). \overline{RTS}_o is essentially a 1 bit output port, having no side effects on other ASCI registers or flags.

(4) CTS₁: Clear to Send 1 (input)

Channel 1 CTS₁ input is multiplexed with the RXS pin (Clocked Serial Receive Data). The CTS₁ function is selected when the CTS1E bit in STAT1 is set to 1. When enabled, the CTS₁ operation is equivalent to CTS₀.

Modem control signal timing is shown in Fig. 48(a) and Fig. 48(b).






Figure 48 (a) DCD Timing




Figure 48 (b) RTS Timing

11.4 ASCI Interrupts

Fig. 49 shows the ASCI interrupt request generation circuit.




Figure 49 ASCI Interrupt Request Circuit Diagram

@HITACHI

11.5 ASCI ←→ DMAC operation

Operation of the ASCI with the on-chip DMAC channel 0 requires the DMAC be correctly configured to utilize the ASCI flags as DMA request signals.

11.6 ASCI and RESET

During RESET, the ASCI status and control registers are initialized as defined in the individual register descriptions.

Receive and Transmit operations are stopped during RESET. However, the contents of the transmit and receive data registers (TDR and RDR) are not changed by RESET

11.7 ASCI Clock

In external clock input mode, the external clock is directly input to the sampling rate $(\div 16/\div 64)$ as shown in Fig. 50.




Figure 50 ASCI Clock Block Diagram

12 CLOCKED SERIAL I/O PORT (CSI/O)

The HD64180 includes a simple, high speed clock synchronous set I/O port. The CSI/O includes transmit/receive (half duplex), fixed 8-bit data and internal or external data clock selection. High speed operation (baud rate as high as 200k bits/second at f_C = 4 MHz) is provided. The CSI/O is ideal for implementing a multiprocessor communication link between the HD64180 and the HMCS400 series (4-bit) and the HD6301 series (8-bit) single chip

controllers as well as additional HD64180s. These secondary devices may typically perform a portion of the system I/O processing such as keyboard scan/decode, LDC interface etc

12.1 CSI/O Block Diagram

The CSI/O block diagram is shown in Fig 51. The CSI/O consists of two registers — the Transmit/Receive Data Register (TRDR) and Control Register (CNTR).




Figure 51 CSI/O Block Diagram


12.2 CSI/O Register Description

(1) CSI/O Transmit/Receive Data Register (TRDR: I/O Address = OBH)

TRDR is used for both CSI/O transmission and reception. Thus, the system design must insure that the constraints of half-duplex operation are met (Transmit and receive operation can't occur simultaneously). For example, if a CSI/O transmission is attempted at the same time that the CSI/O is receiving data, a CSI/O will not work. Also note that TRDR is not buffered. Therefore, attempting to perform a CSI/O transmit while the previous transmit data is still being shifted out causes the shift data to be immediately updated, thereby corrupting the transmit operation in progress. Similarly, reading TRDR while a transmit or receive is in progress should be avoided.

(2) CSI/O Control/Status Register (CNTR: I/O Address = 0AH)

CNTR is used to monitor CSI/O status, enable and disable the CSI/O, enable and disable interrupt generation and select the data clock speed and source.



EF: End Flag (bit 7)

EF is set to 1 by the CSI/O to indicate completion of an 8-bit data transmit or receive operation. If EIE (End Interrupt Enable)

bit = 1 during the time EF = 1, a CPU interrupt request will be generated. Program access of TRDR should only occur if EF = 1. The CSI/O clears EF to 0 when TRDR is read or written. EF is cleared to 0 during RESET and IOSTOP mode.

EIE: End Interrupt Enable (bit 6)

EIF should be set to 1 to enable EF = 1 to generate a CPU interrupt request. The interrupt request is inhibited if EIE is cleared to 0. EIE is cleared to 0 during RESET.

RE: Receive Enable (bit 5)

A CSI/O receive operation is started by setting RE to 1. When RE is set to 1, the data clock is enabled. In internal clock mode, the data clock is output from the CKS pin. In external clock mode, the clock is input on the CKS pin. In either case, data is shifted in on the RXS pin in synchronization with the (internal or external) data clock. After receiving 8 bits of data, the CSI/O automatically clears RE to 0, EF is set to 1 and an interrupt (if enabled by EIE = 1) will be generated. Note that RE and TE should never both be set to 1 at the same time. RE is cleared to 0 during RESET and IOSTOP mode.

Note that the RXS pin (pin 52) is multiplexed with $\overline{\text{CTS}}_1$ modem control input of ASCI channel 1. In order to enable the RXS function, the CTS1E bit in CNTA1 should be reset to 0.

TE: Transmit Enable (bit 4)

A CSI/O transmit operation is started by setting TE to 1. When TE is set to 1, the data clock is enabled. In internal clock mode, the data clock is output from the CKS pin. In external clock mode, the clock is input on the CKS pin. In either case, data is shifted out on the TXS pin synchronous with the (internal or external) data clock. After transmitting 8 bits of data, the CSI/O automatically clears TE

to 0, EF is set to 1 and an interrupt (if enabled by EIE = 1) will be generated. Note that TE and RE should never both be set to 1 at the same time. TE is cleared to 0 during RESET and IOSTOP mode.

SS2, 1, 0: Speed Select 2, 1, 0 (bits 2-0)

SS2, SS1 and SS0 select the CSI/O transmit/receive clock source and speed. SS2, SS1 and SS0 are all set to 1 during RESET. Table 13 shows CSI/O Baud Rate Selection.

Table 13 CSI/O Baud Rate Selection

SS2	SS1	SSO	Divide Ratio	Baud Rate		
0	0	0	÷ 20	(200000)		
0	0	1	÷ 40	(100000)		
0	1	0	÷ 80	(50000)		
0	1	1	÷160	(25000)		
1	0	0	÷ 320	(12500)		
1	0	1	÷ 640	(6250)		
1	1	0	÷1280	(3125)		
1	1	1	external Clock input (less than ÷ 20)			

() shows the baud rate (BPS) at $\phi = 4$ MHz.

After RESET, the CKS pin is configured as an external clock input (SS2, SS1, SS0 = 1). Changing these values causes CKS to become an output pin and the selected clock will be output when transmit or receive operations are enabled.

12.3 CSI/O interrupts

The CSI/O interrupt request circuit is shown in Fig. 52.




Figure 52 CSI/O Interrupt Circuit Diagram

12.4 CSI/O Operation

The CSI/O can be operated using status polling or interrupt driven algorithms.

(1) Transmit - Polling

- ① Poll the TE bit in CNTR until TE = 0.
- Write the transmit data into TRDR.
- 3 Set the TE bit in CNTR to 1.
- 4 Repeat 1 to 3 for each transmit data byte.

(2) Transmit - Interrupts

- ① Poll the TE bit in CNTR until TE = 0.
- Write the first transmit data byte into TRDR.
- 3 Set the TE and EIE bits in CNTR to 1.
- When the transmit interrupt occurs, write the next transmit data byte into TRDR.
- 5 Set the TE bit in CNTR to 1.
- 6 Repeat 4 to 5 for each transmit data byte.

(3) Receive - Polling

- 1) Poll the RE bit in CNTR until RE = 0.
- ② Set the RE bit in CNTR to 1.
- 3 Poll the RE bit in CNTR until RE = 0.

- 4 Read the receive data from TRDR.
- S Repeat 2 to 4 for each receive data byte.

(4) Receive - Interrupts

- ① Poll the RE bit in CNTR until RE = 0.
- ② Set the RE and EIE bits in CNTR to 1.③ When the receive interrupt occurs read the receive
- 3 When the receive interrupt occurs read the receive data from TRDR.
- 4 Set the RE bit in CNTR to 1.
- (5) Repeat 3 to 4 for each receive data byte.

12.5 CSI/O Operation Timing Notes

- Note that transmitter clocking and receiver sampling timings are different from internal and external clocking modes. Fig. 53 to Fig. 54 shows CSI/O Transmit/Receive Timing.
- (2) The transmitter and receiver should be disabled (TE and RE = 0) when initializing or changing the baud rate.

12.6 CSI/O Operation Notes

 Disable the transmitter and receiver (TE and RE = 0) before initializing or changing the baud rate. When changing the baud rate after completion of transmission or reception, a delay of at least one bit time is required before baud rate modification.

- (2) When RE or TE is cleared to 0 by software, a corresponding receive or transmit operation is immediately terminated. Normally, TE or RE should only be cleared to 0 when EF = 1.
- (3) Simultaneous transmission and reception is not possible. Thus, TE and RE should not both be 1 at the same time.




Figure 53 Transmit Timing - Internal Clock




Figure 54 Transmit Timing — External Clock




Figure 55 Receive Timing - Internal Clock




Figure 56 Receive Timing — External Clock

12.7 CSI/O and RESET

During RESET each bit in the CNTR is initialized as defined in the CNTR register description.

CSI/O transmit and receive operations in progress are aborted during RESET. However, the contents of TRDR are not changed.

13 PROGRAMMABLE RELOAD TIMER (PRT)

The HD64180 contains a two channel 16-bit Programmable Reload Timer. Each PRT channel contains a 16-bit down counter and a 16-bit reload register. The down counter can be directly read and written and a down counter overflow interrupt can be programmably enabled or disabled. In addition, PRT channel 1 has a TOUT output pin (multiplexed with A₁₈) which can be set HIGH, LOW, or toggled. Thus PRT1 can perform programmable output waveform

generation.

13.1 PRT Block Diagram

The PRT block diagram is shown in Fig. 57. The two channels have separate timer data and reload registers and a common status/control register. The PRT input clock for both channels is equal to the system clock (a) divided by 20.




Figure 57 PRT Block Diagram

13.2 PRT Register Description

Timer Data Register (TMDR: I/O Address = CH0: ODH, OCH CH1: 15H, 14H)

PRT0 and PRT1 each have 16-bit Timer Data Registers (TMDR). TMDR0 and TMDR1 are each accessed as low and high byte registers (TMDR0H, TMDR0L and TMDR1H, TMDR1L). During RESET, TMDR0 and TMDR1 are set to FFFFH.

TMDR is decremented once every twenty ϕ clocks. When TMDR counts down to 0, it is automatically reloaded with the value contained in the Reload Register (RLDR).

TMDR can be read and written by software using the following procedures. The read procedure uses a PRT internal temporary storage register to return accurate data without requiring the timer to be stopped. The write procedure requires the PRT to be stopped.

For reading (without stopping the timer), TMDR must be read in the order of lower byte — higher byte (TMDRnL, TMDRnH). The lower byte read (TMDRnL) will store the higher byte value in an internal register. The following higher byte read (TMDRnH) will access this internal register. This procedure insures timer data validity by eliminating the problem of potential 16-bit timer updating between each 8-bit read. Specifically, reading TMDR in higher byte — lower byte order may result in invalid data. Note the implications of TMDR higher byte internal storage for applications which may read only the lower and/or higher bytes. In normal operation all TMDR read routines should access both the lower and higher bytes, in that order.

For writing, the TMDR down counting must be inhibited using the TDE (Timer Down Count Enable) bits in the TCR (Timer Control Register), following which any or both higher and lower bytes of TMDR can be freely written (and read) in any order.


(2) Timer Reload Register (RLDR: I/O Address = CH0: OEH, OFH CH1: 16H, 17H)

PRTO and PRT1 each have 16-bit Timer Reload Registers (RLDR). RLDR0 and RLDR1 are each accessed as low and high byte registers (RLDR0H, RLDR0L and RLDR1H, RLDR1L). During RESET RLDR0 and RLDR1 are set to FFFFH.

When the TMDR counts down to 0, it is automatically reloaded with the contents of RLDR.

(3) Timer Control Register (TCR)

TCR monitors both channels (PRT0, PRT1) TMDR status and controls enabling and disabling of down counting and interrupts as well as controlling the output pin $(A_{18}/TOUT)$ for PRT 1.



TIF1: Timer Interrupt Flag 1 (bit 7)

When TMDR1 decrements to 0, TIF1 is set to 1. This can generate an interrupt request if enabled by TIE1 = 1. TIF1 is reset to 0 when TCR is read and the higher or lower byte of TMDR1 are read. During RESET, TIF1 is cleared to 0.

TIFO: Timer Interrupt Flag 0 (bit 6)

When TMDR0 decrements to 0, TIF0 is set to 1. This can generate an interrupt request if enabled by TIE0 = 1. TIF0 is reset to 0 when TCR is read and the higher or lower byte of TMDR0 are read. During RESET, TIF0 is cleared to 0.

TIE1: Timer Interrupt Enable 1 (bit 5)

When TIE1 is set to 1, TIF1 = 1 will generate a CPU interrupt request. When TIE1 is reset to 0, the interrupt request is inhibited. During RESET, TIE1 is cleared to 0.

TIEO: Timer Interrupt Enable 0 (bit 4)

When TIE0 is set to 1, TIF0 = 1 will generate a CPU interrupt request. When TIE0 is reset to 0, the interrupt request is inhibited. During RESET, TIE0 is cleared to 0.

TOC1, 0: Timer Output Control (bits 3, 2)

TOC1 and TOC0 control the output of PRT1 using the multiplexed $A_{\rm in}/{\rm TOUT}$ pin as shown below. During RESET, TOC1 and TOC0 are cleared to 0. This selects the address function for $A_{\rm in}/{\rm TOUT}$ By programming TOC1 and TOC0, the $A_{\rm in}/{\rm TOUT}$ pin can be forced HIGH, LOW or toggled when TMDR1 decrements to 0

TOC1	тосо	OUTPUT
0	0	Inhibited (A 18/TOUT pin is selected as an address output function.)
0	1	toggled* (A 18/TOUT pin is selected
1	0	as a PRT1 output function)
1	1	1 -

 When TMDR1 decrements to 0, TOUT level is reversed. This can provide square wave with 50% duty to external devices without any software support.

TDE1, 0: Timer Down Count Enable (bits 1, 0)

TDE1 and TDE0 enable and disable down counting for TMDR1 and TMDR0 respectively. When TDEn (n = 0, 1) is set to 1, down counting is executed for TMDRn. When TDEn is reset to 0, down counting is stopped and TMDRn can be freely read or written. TDE1 and TDE0 are cleared to 0 during RESET and TMDRn will not decrement until TDEn is set to 1.

Fig. 58 shows timer initialization, count down and reload timing. Fig. 59 shows timer output $(A_{18}/TOUT)$ timing.




Figure 58 PRT Operation Timing




Figure 59 PRT Output Timing






Figure 60 PRT Interrupt Request Circuit Diagram

13.3 PRT Interrupts

The PRT interrupt request circuit is shown in Fig. 60.

13.4 PRT and RESET

During RESET the bits in TCR are initialized as defined in the TCR register description. Down counting is stopped and the TMDR and RLDR registers are initialized to FFFFH. The A₁₈/TOUT pin reverts to the address output function.

13.5 PRT Operation Notes

- TMDR data can be accurately read without stopping down counting by reading the lower (TMDRnL*) and higher (TMDRnH*) bytes in that order. Or, TMDR can be freely read or written by stopping the down counting.
- (2) Care should be taken to insure that a timer reload does not occur during or between lower (RLDRnL*) and higher (RLDRnH*) byte writes. This may be guaranteed by system design/timing or by stopping down counting (with TMDR containing a non-zero value) during the RLDR updating. Similarly, in applications in which TMDR is written at each TMDR overflow, the system/software design should guarantee that RLDR can be updated before the next overflow occurs. Otherwise, time base inaccuracy will occur. NOTE: * n = 0, 1
- NOTE: * n = 0, 1
 During RESET, the multiplexed A₁₈/TOUT pin reverts to the address output.
 By reprogramming the TOC1 and TOC0 bits, the timer output

function for PRT channel 1 can be selected. The following shows the initial state of the TOUT pin after TOC1 and TOC0 are programmed to select the PRT channel 1 timer output function.

(i) PRT (channel 1) has not counted down to 0.

If the PRT has not counted down to 0 (timed out), the initial state of TOUT depends on the programmed value in

TOC1 and TOC0.

TOC1	тосо	TOUT State After Programming TOC1/TOC0	TOUT State After Next Timeout
0	1	HIGH (1)	LOW (0)
1	0	HIGH (1)	LOW (0)
1	1	HIGH (1)	HIGH (1)

(ii)PRT (channel 1) has counted down to 0 at least once.
If the PRT has counted down to 0 (timed out) at least once,
the initial state of TOUT depends on the number of time outs
(even or odd) that have occurred.

Numbers of Timeouts (even or odd)	TOUT State After Programming TOC1/TOC0
Even (2, 4, 6)	HIGH (1)
Odd (1, 3, 5)	LOW (0)


14 INTERNAL I/O REGISTERS

The HD64180 internal I/O Registers occupy 64 I/O addresses (including reserved addresses). These registers access the internal I/O modules (ASCI, CSI/O, PRT) and control functions (DMAC, DRAM refresh, interrupts, wait state generator, MMU and I/O relocation).

To avoid address conflicts with external I/O, the HD64180 internal I/O addresses can be relocated on 64 bytes boundaries within the bottom 256 bytes of the 64k bytes I/O address space.

14.1 I/O Control Register (ICR)

ICR allows relocating of the internal I/O addresses. ICR also controls enabling/disabling of the IOSTOP mode.



IOA7,6: I/O Address Relocation (bits 7-6)

IOA7 and IOA6 relocate internal I/O as shown in Fig. 61. Note that the high-order 8 bits of 16-bit internal I/O addresses are always 0. IOA7 and IOA6 are cleared to 0 during RESET.




Figure 61 Internal I/O Address Relocation

IOSTP: IOSTOP Mode (bit 5)

IOSTOP mode is enabled when IOSTP is set to 1. Normal I/O operation resumes when IOSTP is reset to 0. IOSTP is cleared to 0 during RESET.

14.2 Internal I/O Registers Address Map

The internal I/O register addresses are shown in Table 14. These addresses are relative to the 64 bytes boundary base address specified in ICR.

Table 14 Internal I/O Register Address Map (1)

	Donictor	Mnemonic	Add	ress
	Register	Ivinemonic	Binary	Hexadecima
	ASCI Control Register A Ch 0	CNTLA0	XX000000	ООН
	ASCI Control Register A Ch 1	CNTLA1	XX000001	01H
	ASCI Control Register B Ch 0	CNTLBO	XX000010	02H
	ASCI Control Register B Ch 1	CNTLB1	XX000011	03Н
ASCI	ASCI Status Register Ch 0	STAT0	XX000100	04H
ASCI	ASCI Status Register Ch 1	STAT1	XX000101	05H
	ASCI Transmit Data Register Ch 0	TDRO	XX000110	06H
	ASCI Transmit Data Register Ch 1	TDR1	XX000111	07H
	ASCI Receive Data Register Ch 0	RDRO	XX001000	08Н
	ASCI Receive Data Register Ch 1	RDR1	XX001001	09Н
CSI/O	CSI/O Control Register	CNTR	XX001010	OAH
CSI/O	CSI/O Transmit/Receive Data Register	TRDR	XX001011	ОВН
	Timer Data Register Ch OL	TMDROL	XX001100	осн
	Timer Data Register Ch OH	TMDROH	XX001101	ODH
	Reload Register Ch OL	RLDROL	XX001110	OEH
	Reload Register Ch OH	RLDROH	XX001111	OFH
	Timer Control Register	TCR	XX010000	10H
Timer	Reserved		XX010001	11H
imer			S	1 5
			XX010011	13H
	Timer Data Register Ch 1L	TMDR1L	XX010100	14H
	Timer Data Register Ch 1H	TMDR1H	XX010101	15H
	Reload Register Ch 1L	RLDR1L	XX010110	16H
	Reload Register Ch 1H	RLDR1H	XX010111	17H
	Free Running Counter	FRC	XX011000	18H
Others	Reserved		XX011001	19H
Cilleis			1 5	1 5
			XX011111	1FH

Table 14 Internal I/O Register Address Map (2)

	Paginton	Mnemonic	Ado	iress
	Register	Minemonic	Binary	Hexadecima
	DMA Source Address Register Ch 0L	SAROL	XX100000	20H
	DMA Source Address Register Ch OH	SAROH	XX100001	21H
	DMA Source Address Register Ch OB	SAROB	XX100001	22H
	DMA Destination Address Register Ch OL	DAROL	XX100011	23H
	DMA Destination Address Register Ch 0H	DAROH	XX100011	24H
	DMA Destination Address Register Ch 0B	DAROB	XX100100	25H
	DMA Byte Count Register Ch 0L	BCROL	XX100101	26H
	DMA Byte Count Register Ch 0H	BCROH	XX100110	27H
	DMA Memory Address Register Ch 1L	MAR1L	XX101000	27H
DMA	DMA Memory Address Register Ch 1L	MAR1H	XX101000	29H
DIVIA		MAR1B	XX101001	2AH
	DMA Memory Address Register Ch 18	IAR1L	XX101010	2BH
	DMA I/O Address Register Ch 1L	IAR1H	XX101100	2CH
	DMA I/O Address Register Ch 1H	IANTO	XX101100	2DH
	Reserved	BCR1L	XX101110	2EH
	DMA Byte Count Register Ch 1L			2FH
	DMA Byte Count Register Ch 1H	BCR1H	XX101111	30H
	DMA Status Register	DSTAT	XX110000	1
	DMA Mode Register	DMODE	XX110001	31H
	DMA/WAIT Control Register	DCNTL	XX110010	32H
	IL Register (Interrupt Vector Low Register)	IL	XX110011	33H
INT	INT/TRAP Control Register	ITC	XX110100	34H
	Reserved		XX110101	35H
Refresh	Refresh Control Register	RCR	XX110110	36H
Retresh	Reserved		XX110111	37H
	MMU Common Base Register	CBR	XX111000	38H
MMU	MMU Bank Base Register	BBR	XX111001	39H
	MMU Common/Bank Area Register	CBAR	XX111010	ЗАН
	Reserved		XX11,1011	3BH
I/O			>)
,, 0			XX111110	3EH
	I/O Control Register	ICR	XX111111	3FH

14.3 I/O Addressing Notes

The internal I/O register addresses are located in the I/O address space from 0000H to 00FFH (16-bit I/O addresses). Thus, to access the internal I/O registers (using I/O instructions), the high-order 8 bits of the 16-bit I/O address must be 0.

The conventional I/O instructions (OUT (m),A/ IN A,(m) / OUTI / INI/ etc.) place the contents of a CPU register on the high-order 8 bits of the address bus, and thus may be difficult to use for accessing internal I/O registers.

For efficient internal I/O register access, a number of new instructions have been added, which force the high-order 8 bits of the 16-bit I/O address to 0. These instructions are INO, OUTO, OTIM,

OTIMR, OTDM, OTDMR and TSTIO (See section 19 Instruction Set)

Note that when writing to an internal I/O register, the same I/O write occurs on the external bus. However, the duplicate external I/O write cycle will exhibit internal I/O write cycle timing. For example, the WAIT input and programmable wait state generator are ignored. Similarly, internal I/O read cycles also cause a duplicate external I/O read cycle — however, the external read data is ignored by the HD64180.

Normally, external I/O addresses should be chosen to avoid overlap with internal I/O addresses to avoid duplicate I/O accesses.



15 E CLOCK OUTPUT TIMING - 6800 TYPE BUS INTERFACE

A large selection of 6800 type peripheral devices can be connected to the HD64180, including the Hitachi 6300 CMOS series (6321 PIA, 6350 ACIA, etc.) as well as 6500 family devices.


These devices require connection with the HD64180 synchronous E clock output. The speed (access time) required for the peripheral device are determined by the HD64180 clock rate. Table 15, Fig. 62 and Fig. 63 define E clock output timing.

Table 15 E Clock Timing in Each Condition

Condition	Duration of E	Clock Output "High"
Op-code Fetch Cycle Memory Read/Write Cycle	T2† — T3‡	$(1.5\phi + n_w \cdot \phi)$
I/O read Cycle	1st Tw† — T ₃	$(0.5\phi + n_{\mathbf{w}} \cdot \phi)$
I/O Write Cycle	1st Tw† — T ₃ †	(n _w · φ)
NMI Acknowledge 1st MC	T27 - T31	(1.5ϕ)
INT₀ Acknowledge 1st MC	1st Tw† - Tal	$(0.5\phi + n_w \cdot \phi)$
BUS RELEASE mode SLEEP mode SYSTEM STOP mode	$\phi \downarrow - \phi \downarrow$	(2φ or 1φ)

NOTE) n_w . the r MC Mac


n_w . the number of wait states MC Machine Cycle




* Two wait states are automatically inserted.

NOTE) MC: Machine Cycle

Figure 62 E Clock Timing (During Read/Write Cycle and Interrupt Acknowledge Cycle)



(a) E Clock Timing in BUS RELEASE Mode



(b) E Clock Timing in SLEEP Mode and SYSTEM STOP Mode

Figure 63 E Clock Timing (in BUS RELEASE mode, SLEEP mode, SYSTEM STOP mode)

Wait states inserted in op-code fetch, memory read/write and I/O read/write cycles extend the duration of E clock output HIGH. Note that during I/O read/write cycles with no wait states (only occurs during on-chip I/O register accesses), E will not go HIGH.

The correspondence between the duration of E clock output HIGH and standard peripheral device speed selections is as follows.

Device Speed Selection	Required duration of E clock output HIGH
1.0 MHz (ex: HD6321P)	500 ns min
1.5 MHz (ex: HD63A21P)	333 ns min.
2.0 MHz (ex: HD63B21P)	230 ns min.

15.1 6800 Type Bus Interfacing Note

When the HD64180 is connected to 6800 type peripheral LSIs with E clock, the 6800 type peripheral LSIs should be located in I/O address space.

If the 6800 type peripheral LSIs are located in memory address space, \overline{WR} set-up time and \overline{WR} hold time for E clock won't be guaranteed during memory read/write cycles and 6800 type peripheral LSIs can't be connected correctly.

16 ON-CHIP CLOCK GENERATOR

The HD64180 contains a crystal oscillator and system clock (ϕ) generator. A crystal can be directly connected or an external clock input can be provided. In either case, the system clock (ϕ) is equal to one-half the input clock. For example, a crystal or external clock

input of 8 MHz corresponds with a system clock rate of $\phi = 4$ MHz.

The following table shows the AT cut crystal characteristics (Co, Rs) and the load capacitance (CL1, CL2) required for various frequencies of HD64180 operation.

г	able	16	Cr	vstal	Chara	cteristics

Clock Frequency	4MHz	4MHz < f ≦ 12MHz	12MHz < f ≦ 16MHz		
Co	< 7 pF	< 7 pF	< 7 pF		
Rs	<60Ω	<60Ω	<60Ω		
CL ₁ , CL ₂	10 to 22 pF ± 10%	10 to 22 pF ± 10%	10 to 22 pF ± 10%		

If an external clock input is used instead of a crystal, the waveform (twice the ϕ clock rate) should exhibit a 50% \pm 5% duty cycle. Note that the minimum clock input HIGH voltage level is $V_{CC}-0.6V$. The external clock input is connected to the EXTAL pin, while the XTAL pin is left open. Fig. 64 shows external clock interface.




Figure 64 External Clock Interface

Fig. 65 shows the HD64180 clock generator circuit while Fig. 66 and Fig. 67 specify circuit board design rules.




Figure 65 Crystal Interface




Figure 66 Note for Board Design of the Oscillation Circuit




Figure 67 Example of Board Design

- Circuit Board design should observe the followings.
- To prevent induced noise, the crystal and load capacitors should be physically located as close to the LSI as possible.
- (2) Signal lines should not run parallel to the clock oscillator inputs. In particular, the clock input circuitry and the system clock φ output should be separated as much as possible.
- (3) Similar to (2), V_{CC} power lines should be separated from the clock oscillator input circuitry.
 (4) Resistivity between XTAL or EXTAL and the other pins
- (4) Resistivity between XTAL or EXTAL and the other pir should be greater than 10M ohms. Signal line layout should avoid areas marked with ////.

17 MISCELLANEOUS

Free Running Counter (I/O Address = 18H)

Read only 8-bit free running counter without control registers and status registers. The contents of the 8-bit free running counter is counted down by 1 with an interval of 10ϕ clock cycles. The free running counter continues counting down without being affected by the read operation.

If data is written into the free running counter, we can't guarantee the interval of DRAM refresh cycle and baud rates of ASCI and CSI/O.

In IOSTOP mode, the free running counter continues counting down. It is initialized to FFH during RESET.

18 OPERATION NOTES

18.1 Precaution on Interfacing the Z80° Family Peripheral LSIs to the HD64180

(1) Problem

In daisy chain, the Z80* family peripheral LSI (PIO, DMA, CTC, SIO, or DART) resets interrupt circuit (i.e. IEO changes from LOW to HIGH) by fetching the RETI op-code on the data bus concurrently during the CPU fetches the RETI. Therefore, the followings should be noted for the RETI op-code (EDH, 4DH) fetch timing in the Z80* peripheral LSI.

When the peripheral LSI fetches the first op-code of RETI (EDH), \overline{LIR} should be negated HIGH at the rising edge of system clock ϕ as shown in Fig. 71, A. (This isn't referred in the manuals for the Z80* peripheral LSI.) So, \overline{LIR} hold time (\overline{LIR} = HIGH) should be required as shown in Fig. 71.




Figure 71 LIR Hold Time

Because \overline{LIR} changes synchronously with the rising edge of system clock ϕ , \overline{LIR} delay time is equal to \overline{LIR} hold time of the Z80* peripheral LSI. However, this \overline{LIR} hold time may not be sufficient for the Z80* peripheral LSI in some case and IEO line may not be reset.

(2) An example of countermeasure

Fig. 72 shows an example of circuit, while Fig. 73 shows the \overline{LIR} and \overline{LIR} ' timing in the circuit.




Figure 72 Circuit Example

* Z80 is a registered trademark of Zilog, Inc.




Figure 73 LIR and LIR' Timing in the Circuit

 \overline{LIR} , which is synchronized with the falling edge of system clock ϕ , is provided to the peripheral LSI. In this case, one-half clock cycle duration is confirmed as the hold time.

Please carefully examine the circuit before you use it on your application.

18.5 Precaution on Interfacing HD64180 with Z80° CTC (1) Problem

The following problem may happen when interfacing HD64180 with Z80* CTC (Z8430). Therefore, countermeasure shown in section 2 should be taken. Fig. 81 illustrates Z80* CTC write timing specified in Z80* CTC Data Sheet. Fig. 82 and Fig. 83 show Z80* I/O write timing and HD64180 I/O write timing respectively.

As shown above, \overline{IOE} in HD64180 goes LOW by a half ϕ clock cycle faster than \overline{IORQ} in Z80. When interfacing Z80 with Z80* CTC, data is written into Z80* CTC at the rising edge of Tw. By contrast, when interfacing HD64180 with Z80* CTC, data is written into Z80* CTC at the rising edge of T_z . In the latter case, data may not be written into Z80* CTC if \overline{IOE} set-up time for the rising edge of T_z is less than the set-up time specified in Z80* CTC.




Figure 81 Z80° CTC Write Timing**




Figure 82 Z80* I/O Write Timing





Figure 83 HD64180 I/O Write Timing

- * Z80 is a registered trademark of Zilog, Inc.
- ** Copied from Z80* CTC Data Sheet (April, 1985)


(2) Countermeasure

To Avoid the problem, \overline{IOE} in HD64180 should be asserted LOW at the rising edge of T_2 to assure the set-up time specified in Z80* CTC. Fig. 84 (a) shows a circuit for delaying \overline{IOE} by a half ϕ clock cycle.


If this circuit is externally connected between HD64180 and Z80* CTC, $\overline{\text{IOE}}$ ' will be pulled LOW at the rising edge of T_2 only in I/O read/write cycle as shown in Fig. 84 (b). While in $\overline{\text{INT}}_0$ acknowledge cycle, $\overline{\text{IOE}}$ and $\overline{\text{IOE}}$ ' are asserted LOW at the timing shown in Fig. 84 (c). In $\overline{\text{INT}}_0$ acknowledge cycle, $\overline{\text{IOE}}$ ' delays because of propagation time of TTL gates of the countermeasure circuit and the vector access time is shortened. If vector access time for HD64180 is not assured during $\overline{\text{INT}}_0$ acknowledge cycle, wait states should be inserted by programming IWI0 and IWI1 bits of DMA/WAIT Control Register. However, note that wait states insertion by software should be inhibited during Z80* CTC read/write cycles, because more than one wait state can not be allowed in the case of Z80* CTC. (Please see Z80* CTC Data Sheet. One wait state is automatically inserted during the cycles.) Refer to "Fig. 85 Z80* CTC Access Flow" for details.



(a) Countermeasure Circuit



(b) I/O Read/Write Timing



(c) INTo Acknowledge Cycle Timing

Figure 84 Countermeasure Circuit and Timings in the Circuit




Figure 85 Z80° CTC Access Flow

18.6 Notes on HD64180 INT₀ Mode 0 (1) Problem

In INT₀ Mode 0, the CPU executes an instruction which is placed on the data bus during the interrupt acknowledge cycle. Usually, RST (1-byte instruction) or CALL (3-byte instruction) is placed on the data bus. Then, the CPU pushes the Program Counter (PC) onto the stack and jumps to the interrupt service routine. In the case of RST instruction, the correct return address is pushed onto the stack. However, in the case of CALL instruction, the pushed return address is equal to the correct return address + 2.

(2) Explanation of operation

During the 1st op-code fetch cycle in the interrupt acknowledge

cycle, the CPU stops incrementing the PC. At this time, the PC contains the return address. After the 1st op-code is fetched, the CPU restarts incrementing the PC. Therefore, is RST (1-byte instruction) is executed in the interrupt acknowledge cycle, the correct return address is pushed onto the stack and the CPU can return from the interrupt service routine correctly. While, if CALL (3-byte instruction) is executed in the interrupt acknowledge cycle, the PC is incremented twice during the operand read cycle of the 2 bytes after the 1st op-code is fetched. Therefore, the return address + 2 in the PC is pushed onto the stack. So, when RETI is executed at the end of the interrupt service routine, the CPU can not return from the interrupt correctly.

Fig 86 shows the CALL execution timing in INT₀ Mode 0.




Figure 86 The CALL Execution Timing in INT Mode 0



(3) Countermeasure

The following explains the countermeasure of the problem in $\overline{INT_0}$ Mode 0.

(I) RST

When RST is executed, the correct return address in the PC is pushed onto the stack.

2 CALL


When CALL is executed, the stack contents must be decremented by two in the interrupt service routine to return from the interrupt correctly.

Table 18 summarizes how to adjust the stack contents depending on the instruction to be executed.


Table 18 Stack Contents Adjustment

Instruction	Stack Contents Adjustment				
RST	No				
CALL	Decrement the stack contents by two				
Other instructions	No (The PC is not stacked.)				

The $\overline{INT_0}$ Mode 0 sequences when executing RST and CALL are shown in Fig. 87.



(a) INTo Mode O Sequence when executing RST



(b) INTo Mode 0 Sequence when executing CALL

NOTE) PC: PC indicates the return address

Figure 87 INT Mode 0 Sequence



19 INSTRUCTION SET

19.1 Instruction set overview

The HD64180 is object code compatible with standard 8-bit operating system and application software. The instruction set also contains a number of new instructions to improve system and software performance, reliability and efficiency.

New Instructions	Operation
SLP	Enter SLEEP mode
MLT	8-bit multiply with 16-bit result
IN0 g, (m)	Input contents of immediate I/O address into
	register
OUTO (m), g	Output register contents to immediate I/O address
OTIM	
	Block output - increment
OTIMR	Block output - increment and repeat
OTDM	Block output - decrement
OTDMR	Block output - decrement and repeat
TSTIO m	Non-destructive AND, I/O port and accumula-
	tor
TST g	Non-destructive AND, register and accumula-
=	tor
TST m	Non-destructive AND, immediate data and ac-
	cumulator
TST (HL)	Non-destructive AND, memory data and ac-
, ,	cumulator

(1) SLP - Sleep

The SLP instruction causes the HD64180 to enter SLEEP low power consumption mode. See section 5 for a complete description of the SLEEP state.

(2) MLT - Multiply

The MLT performs unsigned multiplication on two 8 bit numbers yielding a 16 bit result. MLT may specify BC, DE, HL or SP

registers. In all cases, the 8-bit operands are loaded into each half of the 16-bit register and the 16-bit result is returned in that register.

(3) INO g, (m) - Input, Immediate I/O address

The contents of immediately specified 8-bit I/O address are input into the specified register. When I/O is accessed, 00H is output in high-order bits of address automatically.

(4) OUTO (m), g - Output, immediate I/O address

The contents of the specified register are output to the immediately specified 8-bit I/O address. When I/O is accessed, 00H is output in high-order bits of address automatically.

(5) OTIM, OTIMR, OTDM, OTDMR - Block I/O

The contents of memory pointed to by HL is output to the I/O address in (C). The memory address (HL) and I/O address (C) are incremented in OTIM and OTIMR and decremented in OTDM and OTDMR respectively. B register is decremented. The OTIMR and OTDMR variants repeat the above sequence until register B is decremented to 0. Since the I/O address (C) is automatically incremented or decremented, these instructions are useful for block I/O (such as HD64180 on-chip I/O) initialization. When I/O is accessed, 00H is output in high-order bits of address automatically.

(6) TSTIO m - Test I/O Port

The contents of the I/O port addressed by C are ANDed with 8-bit immediate data and the status flags are updated. The I/O port contents are not written (non-destructive AND). When I/O is accessed, 00H is output in higher bits of address automatically.

(7) TST g - Test Register

The contents of the specified register are ANDed with the accumulator (A) and the status flags are updated. The accumulator and specified register are not changed (non-destructive AND).

(8) TST m - Test Immediate

The 8-bit immediate data is ANDed with the accumulator (A) and the status flags are updated. The accumulator is not changed (non-destructive AND).

(9) TST (HL) - Test Memory

The contents of memory pointed to by HL are ANDed with the accumulator (A) and the status flags are updated. The memory contents and accumulator are not changed (non-destructive AND).

19.2 Instruction set summary

The followings explain the symbols in instruction set, and the following tables summarize the operation of each instruction.

(1) Register

g, g, ww, xx, yy, and zz specify a register to be used. g and g' specify an 8-bit register. ww, xx, yy, and zz specify a pair of 16-bit registers. The following tables show the correspondence between symbols and registers.

g,g'	Reg.	ww	Reg.	xx	Reg.	,	у	Reg.	1	ZZ	Reg.
000	В	00	BC	00	BC	0	00	BC	I	00	BC
001	С	01	DE	01	DE	1)1	DE	I	01	DE
010	D	10	HL	10	IX]	0	IY		10	HL
011	E	11	SP	11	SP]	1	SP	I	11	AF
100	Н								•		
101	L										
111	Α										

NOTE: Suffixed H and L to ww,xx,yy,zz (ex.wwH,IXL) indicate upper and lower 8-bit of the 16-bit register respectively.

(2) Bit

b specifies a bit to be manipulated in the bit manipulation instruction. The following table shows the correspondence between b and bits.

b	Bit
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

(3) Condition

f specifies the condition in program control instructions. The following shows the correspondence between f and conditions.

f	Condition
000	NZ non zero
001	Z zero
010	NC non carry
011	C carry
100	PO parity odd
101	PE parity even
110	P sign plus
111	M sign minus

(4) Restart Address

v specifies a restart address. The following table shows the correspondence between v and restart addresses.

v	Address
000	00H
001	08H
010	10H
011	18H
100	20H
101	28H
110	30H
111	38H

(5) Flag

The following symbols show the flag conditions.

· : not affected

† : affected

× : undefined

S : set to 1

R : reset to 0

P : parity

V : overflow

(6) Miscellaneous

)_M data in the memory address)," data in the I/O address m or n 8-bit data mn 16-bit data 8-bit register R 16-bit register h-(a content of bit b in the memory address b·gr a content of bit b in the register gr d or j 8-bit signed displacement S source addressing mode destination addressing mode D AND operation OR operation Ð **EXCLUSIVE OR operation**

Data Manipulation Instructions

Arithmetic and Logical Instructions (8-bit)

0			1			ddressin						1	L		F	leg		
Operation name	MNEMONICS	OP-code	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	7 S	6 Z		2 P^		
ADD	ADD A.g	10 000 g	IIVIVIED	EAT	NO	S	neGi	D	HEL	,	4	Ar+gr⊶Ar	+-					_
ADD	ADD A, MU	10 000 g				,	s	, D	1	,	6	Ar+ GHU _M -Ar	!			٧		
	l i			ļ	ļ		,	_		1		•	1	1	ı		A	
	ADD A,m	11 000 110	s	ļ		1	[D		2	6	Ar+m→Ar	1	1	ı	٧	H	1
	1	< m >			_			_		_			١.					
	ADD A, (IX+d)	11 011 101	Į		s			D		3	14	Ar+ 0X+ d) _M Ar	1	ı	1	٧	H	1
		10 000 110		}		Į		1										
		< d >	1	ŀ	İ		1											
	ADD A, (IY+d)	11 111 101	1	}	s		1	D		3	14	Ar+ (Y+d) _M →Ar	1	1	ı	٧	R	i
		10 000 110					ļ			1		[
		< d >]				1	i	1		1						
ADC	ADC A.g	10 001 g	T			s		D		1	4	Ar+ gr+ c→Ar	1	1	1	v	R	ī
	ADC A, IHL)	10 001 110)		1	s	D		1	6	Ar+ OHUM+ CAr	1	t	1	٧	R	t
	ADC A,m	11 001 110	s	l		1	1	D		2	6	Ar+m+c-Ar	1	1	1	٧	P	ı
		< m >	1	1	}				1	1			1					
	ADC A, (IX+d)	11 011 101		1	s			D		3	14	Ar+ (IX+ d) _M + c-→Ar	1	t	1	٧	P	1
		10 001 110				1			1				1					
	}	< d >	1	1	1	1		ļ					1					
	ADC A. BY+d)	11 111 101]	s	}	1	ь		3	14	Ar+ (IY+d)m+c-Ar	١,	t	1	٧	F	ł
		10 001 110		1	1	ļ	1	-	1	1			1.	٠	٠			
	1	< d >	1	ļ	1]	}			1								
AND	AND g		+	 		s	├	D		├. -	4	Ar · gr→Ar	╁.	.	_	P	F	-
ANU	AND (HL)	10 100 g		1		"	s	D		1 !	6	1 -	!	1				
	AND m	10 100 110	s		ļ	İ	*	D D		1 2	6	Ar · (HL) _M →Ar	1			P		
	AND m	1	5			ļ	1	١٣	j	2	•	Ar m⊸Ar	1	I	5	P	۲	
		< m >		ļ		l							١.			_		
	AND (IX+d)	11 011 101	1	1	s	ļ	ļ	D	ļ	3	14	Ar · (IX+d) _M →Ar	11	1	S	P	F	1
	1	10 100 110					1	ł	l			į.	1					
	}	< d >	1)	1	ļ		l]	1			1					
	AND (IY+d)	11 111 101		1	s		İ	Ь		3	14	Ar (Y+d) _M →Ar	1.	t	s	P	F	4
	1	10 100 110	1	1						1			Ι.	•				
		< d >	l			ļ	1	ļ	1	1			1					
^	CP g	1.0	+	 	 	s	 	D	 	1,	4	 	†.					_
Compare	CP (HL)	10 111 g				"	s	D	1	1	6	Ar-gr	1	1		٧		
	1	1	s	1			8	1	1	1		Ar- (HL) _M	1	1		٧		
	CP m	11 111 110	8				1	D		2	6	Ar-m	1	1	1	٧	5	,
		< m >		1			1	_		1 -			l.					
	CP (IX+d)	11 011 101			S			D		3	14	Ar- (IX+d) _M	1	1	I	٧	S	,
		10 111 110					ļ	l	1									
		< d >			_			_					1					
	CP (IY+d)	11 111 101	1		S	ļ	1	D		3	14	Ar (IY+d) _M	1	1	1	٧.	S	į
	[10 111 110			l	l				l .						_		
		< d >	↓	L	<u> </u>		<u> </u>	<u> </u>	L			ļ	↓_					_
COMPLEMENT	CPL	00 101 111						S/D		1	3	ĀrAr	L	·	S		S	,
DEC	DEC g	00 g 101			1	S/D		(ĺ	1	4	gr—1→gr	1	1	1	٧	s	ì
	DEC (HL)	00 110 101			ĺ		S/D			1	10	(HL) _M 1(HL) _M	1			٧		
	DEC (IX+d)	11 011 101	1		S/D	1				3	18	(IX+d) _M -1-	1	1	1	٧	S	ì
	1	00 110 101]								(IX + d) _M						
		< d >		ĺ			1											
	DEC (IY+d)	11 111 101		1	S/D					3	18	(IY + d) _M − 1 →	1	1	1	٧	S	į
	1	00 110 101	1			1	l	1	l	1		(IY + d) _M	1					
		< d >							1	1								
NC	INC g	00 g 100			Ī	S/D	l			1	4	gr+1→gr	1	1	1	v	F	-
	INC (HL)	00 110 100				1	S/D	1		1	10	(HL)m+1→(HL)m	1	1		٧		
	INC (IX+ d)	11 011 101		l	S/D		1			3	18	(IX+d) _M +1→				v		
		00 110 100	1	1		j	Ì	1		-		(0X + d) _M	Ι'	•	•	•		



															,	leg		
Operation name	MINEMONICS	OP-code				ddressir	10			Bytes	States	Operation	7	6	4	2	1	0
			IMMED	EXT	IND	REG	REGI	IMP	REL				s	z	н	PΛ	/ N	С
INC		< d >																
	INC (Y+d)	11 111 101	1	ĺ	S/D	ļ	ļ	ļ		3	18	(IY + d) _M + 1 →	1	1	1	٧	R	•
		00 110 100 < d >	l			ŀ						(IY + d) _M	l					
MULT	MLT ww	11 101 101	 		├	S/D		-		2	17	wwttr× wwt.r-wwg	╁					
MULI	MC WW	01 ww1 100		l		3/0		1		1	''	WALL Y MACH THAN	ľ					·
NEGATE	NEG	11 101 101	 	-	<u> </u>			S/D		2	6	0- ArAr	1	1	1	v	s	1
		01 000 100	1								-		ľ	٠	·			•
OR	OR g	10 110 g	1			s		D		1	4	Ar+grAr	1	1	R	P	R	R
	OR (HL)	10 110 110]	1	1	1	s	D	Ì	1	6	Ar+(HL) _M Ar	1		R			R
	OR m	11 110 110	S			İ		D		2	6	Ar+m—Ar	1	1	R	P	R	R
		< m >										Ar+ 0X + dh₁→Ar	١.	,		٥		R
	OR (IX+d)	11 011 101	1		s			D		3	14		1.	٠	.,	Ċ		"
		< d >						l					İ					
	OR (Y+d)	11 111 101	l		s			D		3	14	Ar+fY+dh,-Ar	ı	1	R	P	R	R
		10 110 110																
		< d >	<u> </u>						ļ				L					
SUB	SUB g	10 010 g				S	_	D	1	1	4	Ar—gr—Ar	1					1
	SUB (HL) SUB m	10 010 110	s	ļ	ļ		s	D	ļ	1 2	6	Ar (HL) _M Ar Ar mAr	1:	1			s	
	308 111	< m >	*							1	١	" ~	Ι.	٠	٠	٠	Ī	•
	SUB (IX+d)	11 011 101			s			D		3	14	Ar (IX ± d) _M -→Ar	ı	1	ı	٧	s	- 1
		10 010 110	l															
		< d >	l										İ					
	SUB (TY+d)	11 111 101	ľ		S		l	D		3	14	Ar- (Y+dhm→Ar	1	1	1	٧	s	1
	1	< d >]											
SUBC	SBC A.g	10 011 9	1	1	†	s	1	D		1	4	Ar-gr-c-Ar	†;		1		s	1
	SBC A, (HL)	10 011 110	İ				s	D	l	1	6	Ar (HL)m c Ar	1					- 1
	SBC A,m	11 011 110	s					D		2	6	Ar-m-c-Ar	1	1	1	٧	s	1
	SBC A, (IX+d)	< m >		1	s					3	14						_	
	SBC A, WAT di	10 011 110		,	*			"	İ	3	14	Ar (IX+d) _M cAr	1	I	I	٧	5	1
		< d >	1						ĺ				Ì					
	SBC A, (TY+d)	11 111 101	1		s			D		3	14	Ar- (IY+d) _M -c→Ar	1	1	1	٧	s	1
	ĺ	10 011 110	ĺ															
	 	< d >	 			-		├		ļ			╀-					
TEST	TST g	11 101 101 00 g 100				s				2	7	Ar · gr	1	I	S	P	R	R
	TST (HL)	11 101 101	İ		Ì		s			2	10	Ar · (HL) _M	١,	1	s	P	R	R
		00 110 100							ł				ľ	•				
	TST m	11 101 101	S	l						3	9	Ar m	1	1	s	P	R	R
		01 100 100 < m >											1					
XOR	XOR g	10 101 g	├		 	s				ļ ,			+					
AV.	XOR (HL)	10 101 g	1				s	D		',	6	Ar⊕ gr⊶Ar Ar⊕ (HL) _M ⊶Ar	1:		R		R	
	XOR m	11 101 110	s					D		2	6	Ar⊕ m→Ar	1.					R
		< m >											1	•				
	XOR (IX+d)	11 011 101	1		s			D		3	14	Ar ⊕ (IX+d) _M —Ar	1	1	R	P	R	R
		10 101 110 < d >				ĺ			1			1	1					
	XOR (Y+d)	11 111 101			s			Ь	l	3	14	Ar @ (IY + d)m-Ar	١,	t	R	P	P	R
		10 101 110		1				ļ					Ι΄	٠		٠		•
		< d >	1	1	1		1	1		[1	1					



Rotate and Shift Instructions

		1]												F	leg		
Operation	MNEMONICS	OP-code	1		^	kddressir	g			Bytes	States	Operation	7	6	4	2	1	•
Harrie			IMMED	EXT	IND	REG	REGI	IMP	REL				s	z	н	PΛ	N	
Rotate	RLA	00 010 111						S/D		1	3	(Autum)			R		R	1
and	RLg	11 001 011		1		S/D	1			2	7	C 17	ı	1	R	P	R	. :
Shift		00 010 g	1	1]	1	1											
Data	RL (HL)	11 001 011	1	}	1	1	S/D			2	13		1	1	R	P	R	1 1
	1	00 010 110	1			1	1											
	RL (IX+d)	11 011 101		1	S/D		1			4	19		1	1	R	P	R	1 (
	j	11 001 011		ĺ			1											
		< d >	1	1	ĺ	1	ĺ			1			l					
		00 010 110		1	l		1						l					
	RL (IY+d)	11 111 101		i	S/D	(1			4	19		1	ı	R	P	A	1
		11 001 011		l		ł	1											
	į.	< d >	1	1		ł	ł											
	ł	00 010 110	1	ļ	ļ	l	1											
	RLCA	00 000 111	1	1		1	i	S/D		١ ١	3	b _{(mmb}			R			1
	RLC g	11 001 011	1			S/D				2	7	C 67	1	1	R	P	R	1
	1	00 000 g	1		ļ		1						1					
	RLC (HL)	11 001 011	1			ĺ	S/D			2	13		1	1	R	P	P	1
		00 000 110				1	1	1							_	_	_	
	RLC (IX+d)	11 011 101	1	1	S/D	ĺ	1			4	19		1	ı	R	P	Я	1
		11 001 011		ŀ									1					
	1	< d >		Ì	1	l							1					
		00 000 110		1	S/D		ł			١. ا			١.		_	_	_	
	RLC (IY+d)	11 111 101		1	5/0		1			4	19		1	ı	н	۲	н	. 1
	ł	1		1														
		< d > 00 000 110	1	l														
	RLD	11 101 101						S/D		2	16		١.					
	MLD	11 101 101	1	1	1			5/0		1	16	G G G G G G G G G G G G G G G G G G G	1	1	н	۲	н	
		01 101 111	ļ	1									1					
	RRA	00 011 111					1	S/D		1	3	ونتستنن			R		R	1 1
	RR g	11 001 011				S/D	1			2	7	67	1	1	R	P	R	1
		00 011 g		1									l					
	RR (HL)	11 001 011				l	S/D			2	13	ł	1	1	R	P	R	1 1
		00 011 110	1				1						1					
	RR (IX+d)	11 011 101			S/D	Ì				4	19		1	1	R	P	R	1 1
		11 001 011	1			ł	1		}									
	Į.	< d >	1			İ												
	Ì	00 011 110	ì															
	RR (IY+d)	11 111 101	1	ļ	S/D	ļ	1			4	19		1	ı	R	P	R	1 1
		11 001 011	1	ļ														
		< d >	İ															
		00 011 110	ļ				1			ĺ		1	1					
	RRCA	00 001 111	1				l	S/D		1	3	فرشسستام	١.	•	R		R	1
	RRC g	11 001 011	ļ			S/D	l			2	7	67 — 60 C	1	ı	R	P	R	1
	1	00 001 g	İ			İ	1						1					
	RRC (HL)	11 001 011	ł				S/D			2	13		1	1	R	P	R	()
		00 001 110	1										}					
	RRC (IX+d)	11 011 101	1		S/D	1				4	19		1	1	R	P	R	
	1	11 001 011																
	1	< d >				1												
		00 001 110											1					
	RRC (IY+d)	11 111 101			S/D					4	19		1	1	R	P	R	- 1
]	11 001 011	1										1					
		< d > 00 001 110				1	1			1			1					



							_								F	lag		
Operation name	MNEMONICS	OP-code	1			ddressin	9			Bytes	States	Operation	7	6	4	2	1	
Harrie			MMED	EXT	IND	REG	REGI	IMP	REL				s	z	н	PΛ	/ N	
Rotate	RRD	11 101 101						S/D		2	16	GIIII A	1	1	R	Р	R	t
and		01 100 111								}		CITTI MUM						
Shift	SLA g	11 001 011		1		S/D				2	,		1	I	R	P	R	t
Data		00 100 g										ὑ-thmmp.•	l					
	SLA (HL)	11 001 011					S/D			2	13		1	1	R	P	R	t
	1	00 100 110	1	}			ĺ						ĺ					
	SLA (IX+d)	11 011 101		l	S/D					4	19		1	1	R	Ρ	R	t
	1	11 001 011			l													
		< d >		ĺ	1	1			1									
		00 100 110		1			1			'	1							
	SLA (IY+d)	11 111 101		1	S/D					4	19		1	1	R	P	R	t
		11 001 011		1			ĺ											
	1	< d >	1	1	1		Ì			l								
	1	00 100 110		l	l													
	SRA g	11 001 011	į		l	S/D				2	7	dininiño	1	1	R	P	R	ŧ
	1	00 101 g		((ĺ						م هرست						
	SRA (HL)	11 001 011	1	1	1		S/D			2	13		1	1	R	P	R	t
		00 101 110	1	1	1		}											
	SRA (IX+d)	11 011 101	1	i	S/D	1				4	19		1	1	R	P	R	t
	1	11 001 011	1	1	l	1	1											
		< d >	1		1		ĺ											
		00 101 110			1		1											
	SRA (IY+d)	11 111 101			S/D		1			4	19		1	ţ	R	P	R	ı
	1	11 001 011		}	1		1				İ							
		< d >	1	1			l	1					ĺ					
	1	00 101 110	1		}	1	ì			1	Ì	of the same	1					
	SRLg	11 001 011	1	1		S/D				2	7	•-ttmmf-ô	1	1	R	Ρ	R	ŧ
	1	1	1	1	l	ĺ	l			İ	l .		i					
		00 111 g	1		1							•-timmið-ó	ĺ					
	SRL (HL)	11 001 011				1	S/D			2	13		1	1	R	P	R	3
		00 111 110	-	1			1											
	SRL (IX+d)	11 011 101	1	1	S/D					4	19		1	1	R	Ρ	R	ł
		11 001 011	1	1			1]	l							
	1	< d >									1							
	1	00 111 110	l	1			l											
	SRL (IY+d)	11 111 101		1	S/D					4	19		1	1	R	Р	R	ŧ
	[11 001 011	1	1														
	ļ	< d >	1	1									!					
	I	00 111 110	1	1	1		ŀ	1		1 1								

Bit Manipulation Instructions

						ddressir	_								F	leg		
Operation name	MNEMONICS	OP-code				COTTES				Bytes	States	Operation	7	6	4	2	1	0
12.10			IMMED	EXT	ND	REG	REGI	MP	REL				s	z	н	P/V	N	С
Brt Set	SET b,g	11 001 011				S/D				2	7	1 → b · gr	ŀ		•		٠	٠
		11 b g	ļ										i					
	SET b. OHL)	11 001 011	į]	ļ	S/D			2	13	1-b · HUM	ŀ	٠	٠	٠	٠	•
		11 6 110	ļ	1	1		,				1		1					
	SET b. (0X+d)	11 011 101	ł	1	S/D		i			4	19	1-b · (X+d) _M	1.	٠	•	٠	٠	٠
		11 001 011	l	1					į				1					
	1	< d >	ł				ļ		i				1					
	Ì	11 6 110	l		ļ			l				İ	1					
	SET b, (1Y+d)	11 111 101	1	1	S/D	1		Ì		4	19	1b · 8Y+dM	1.	٠	٠	٠	٠	٠
	İ	11 001 011	1	ł		1												
		< d >	1	ł	ŀ			ļ			1	ļ						
		11 6 110	<u> </u>															
Brt Reset	RES b,g	11 001 011				S/D				2	7	0b·gr				•		
		10 b g	1		ł	1			į		}	İ						
	RES b, (HL)	11 001 011	1		l	1	S/D	1		2	13	O-b·HUM						
		10 ь 110	1	1		l	1				l	i	1					
	RES b, (IX+d)	11 011 101	ł		S/D	1				4	19	0b·ltX+dl _M						
		11 001 011	l	l								ł	l					
		< a >	1			ŀ		1		1								
	į .	10 b 110	1			ł							1					
	RES b. (IY+d)	11 111 101	1	l	S/D					4	19	0-b (Y+d) _M	.					
		11 001 011	1			İ		l										
		< d >	į			l	1	1			}	}						
		10 6 110	ĺ		(1	1	l			ł	l						
Brt Test	BIT b.g	11 001 011	1		Ī	S	Ī			2	6	b · gr→z	×	1	S	×	R	
	J	01 Б g		ĺ			1	l		1	1		1	•				
	BIT b. (HL)	11 001 011	ĺ			ĺ	s			2	9	b · (HL) _M →z	×	1	s	x	R	
		01 в 110			1			1					1					
	BIT b, (IX+d)	11 011 101	j		s	1		ļ		4	15	b· (EX + d) _M z	×	1	s	x	R	
	1	11 001 011				1							1	•				
	1	< d >				1		1				ĺ	1					
	1	01 в 110	1								1		ł					
	BIT b. (IY+d)	11 111 101	1		s			1		4	15	b· (V+d) _M →z	×	ı	s	x	R	
	1	11 001 011		1	1						1		1	٠				
	1	< d >	1															
	1	01 ь 110	1	1		1												
	<u> </u>		<u> </u>	Ц		L					L	L						_

Arithmetic Instructions (16-bit)

Operation	MNEMONICS	OP-code			,	Addresser	9			Bytes	States	Operation	7	6	Fli		,	٥
name			IMMED	EXT	IND	REG	REGI	IMP	REL			,	s	z	н	P/V	N	С
ADD	ADD HL,ww	00 ww1 001				S		D		1	7	HLR+wwR→HLR			x		R	1
•	ADD IX,xx	11 011 101				s		D		2	10	IX _R + xx _R →IX _R			x		R	1
l		00 xx1 001				Ì	1		1	ŀ								
	ADD IY.yy	11 111 101				s	l	D		2	10	IY _R +yy _R →IY _R		٠	X		R	1
		00 yy1 001																
ADC	ADC HL,ww	11 101 101				s		D		2	10	HLR+ WWR+ C-HLR	1	1	x	٧	R	1
		01 ww1 010		İ														
DEC	DEC ww	00 ww1 011				S/D				1	4	ww _R -1-ww _R						
	DEC IX	11 011 101		Ì				S/D		2	7	IX _R -1→IX _R	١.					
		00 101 011			1	1	1											
	DEC IY	11 111 101					ļ	S/D		2	7	IYR-1→IYR						
į		00 101 011							l									
INC	INC ww	00 ww0 011				S/D				1	4	ww _R +1→ww _R						\Box
	INC IX	11 011 101	ĺ					S/D		2	7	IX _R +1→IX _R						.
1	,	00 100 011		1			ĺ	·	1	i								- 1
İ	INC IY	11 111 101	1					S/D		2	7	IYR+1-IYR	•					.
		00 100 011																
SBC	SBC HL,ww	11 101 101				s		D		2	10	HLA-WWA-C-HLA	1	1	х	٧	s	1
		01 ww0 010				l												

Data Transfer Instructions

8-Bit Load

Operation					4	ddressr	9						L				•0		_
name	MNEMONICS	OP-code	MMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	7	_			P/V		
Loed	ID AI	11 101 101			 		_	S/D		2	6	Ir—Ar		_	_	-	IEF:		
8-bit		01 010 111			l	1	1	1	1				Ι.	•	•				
Deta	LDAR	11 101 101	1		1	1	1	S/D	1	2	6	RrAr	١,	1		R	EF:	R	
		01 011 111	1		1	i	l		1		-		١.		•	•			
	LD A (BC)	00 001 010	1		l	1	s	0	l	١,	6	(BC) _M —Ar	١.						
	LD A (DE)	00 011 010			1	l	s	0		١, ١	6	(DE) _M →Ar	1.						
	LD A. (mm)	00 111 010	1	s	1	ĺ		ь		3	12	(mn) _M →Ar	١.						
		< n >	1			1	1	l	1	1 1			-						
	1	< m >	1		ĺ	1	1	l		1 1									
	LDIA	11 101 101	1		1	1	1	S/D		2	6	Artr	1						
		01 000 111	[1	1	((l			l							
	LD RA	11 101 101	1	İ		1	1	S/D	ĺ	2	6	ArRr	1.						
	i	01 001 111	1				1	1	ĺ	(i			1						
	LD (BC),A	00 000 010			1	1	D	s	1	1 , 1	7	Ar (BC)m	1.						
	LD (DE),A	00 010 010				1	D	s		1	7	Ar(DE) _M	1.						
	LD (mn),A	00 110 010]	D		1	1	s	ĺ	3	13	Ar (mn) _M	١.						
	1	< n >	ļ		1							-							
		< m >	1		1	1	j		ŀ			1	1						
	LD g.g.	01 g g'			1	S/D	l	}		1 1	4	gr'→gr	1.						
	ப்ப ஓ. (HL)	01 g 110				D	s	1	ļ	1	6	(HL) _M →gr	1.						
	LD g.m	00 g 110	S		1	D	1		Ì	2	6	mgr	.						
		< m >	1			1	1		Ì										
	LD g, (IX+d)	11 011 101	1		s	D				3	14	0X+dl _M gr	1.						
		01 g 110	ļ	1	1)]			1						
	1	< d >	ł		}		1	1					ĺ						
	LD g, (1Y+d)	11 111 101	1		s	ь		1	1	3	14	0Y+dhu→gr							
	ł	01 g 110	l		1	1	1]		1			1						
		< d >	1	}	}	1		1					ļ						
	LD (HL),m	00 110 110	s			ł	0	1		2	9	m(HL) _M	-						
	1	< m >	1	1		1	1					1	-						
	LD (IX+d),m	11 011 101	s	1	D	1		l	1	4	15	m(0X+d) _M	1.						
	}	00 110 110	i	l		ł			l	1		}	ļ						
		< d >			l	l	1	1		ł.			į						
		< m >	•		1	1	1	ŀ	ł			1	ļ						
	LD (IY+d),m	11 111 101	s	i	D	1	ł	l		4	15	m→(IY+d) _M							
		00 110 110			l	l	1	l	1	1			1						
		< d >			l	l	l	}	1	1			1						
		< m >			1	l	1			1			1						
	LD (HL),g	01 110 g	1		l	s	D	ĺ		1	7	gr (HL) _M	1.						
	LD 6X+d).g	11 011 101	İ		D	s	l	l		3	15	gr→(0X+d) _M	1.						
	1	01 110 g	[1			1				1							
	1	< d >	l		1	1	1	l											
	LD (Y+d),g	11 111 101	1		0	S	l			3	15	gr(IY+d) _M	1.						
	1	01 110 g	1																
	1	< b >	1		ı	1	l	i		1 1		j.	1						



16-Bit Load

0						ddressin	ıa						L		ا	Flag		
Operation name	MNEMONICS	OP-code	IMMED	EXT	IND	REG	REGI	Γ		Bytes	States	Operation	-			2		
	 		-	EAT	INU	D	neGi	IMP	REL	3			13	_		1 P/	· ·	
Load 16-bit	LD www, mm	00 ww0 001 < n >	S		ŀ	"	İ	'		3	9	mnww _R	1	•	•	•		
Data .		< m >		ļ	ļ	ł	1					1						
Data	LD IX, mn	11 011 101	s	ļ	1		İ	D		4	12	mn→lX _R	1					
	200,	00 100 001	•	ļ				-		1								
		< n >																
		< m >											1					
	LD IY, mn	11 111 101	s				l	D		4	12	mniY _R						
		00 100 001		ĺ			l											
	1	< n >			l													
		< m >					i	Į										
	LD SP, HL	11 111 001				}		S/D		1	4	HL _R →SP _R		٠	٠			
	LD SP. IX	11 011 101					}	S/D		2	7	IX _R →SP _R				•		
		11 111 001]	ļ]										
	LD SP, IY	11 111 101]]			S/D		2	7	IY _R →SP _R	1.		•			
	1	11 111 001		١.			1)										
	LD ww, (mn)	11 101 101		s	1	D	İ	}		4	18	(mn+1) _M wwHr		•		•		
		01 ww1 011 < n >		1	1	1		}				(mn) _M ····wwLr						
		< m >	1		1		1		1			İ	1					
	LD HL, (mn)	00 101 010		s			İ	ь		3	15	(mn+1) _M →Hr	1					
	B IIC VIIII	< n >		,		1		"		,	15	(mn) _M →Lr		•				•
	Į.	< m >				1		í				WILLIAM - CI						
	LD IX, (mn)	11 011 101		s			1	ь		4	18	(mn+1) _M →IXHr	1					
		00 101 010		-	İ	ļ						(mn) _M →IXLr	1					
	i	< n >		l	l	ļ	ļ	ļ			}							
		< m >		ļ	l	ļ	l					1	1					
		Ĭ	l		l		l					1						
	LD IY, (mn)	11 111 101	l	s	l			D		4	18	(mn+1) _M →IYHr						
	1	00 101 010 < n >	1		i			1				(mnl _M →IYLr						
	Ì	< m >	1		1	1	1											
	LD (mn),ww	11 101 101	1	0	İ	s				4	19	wwtr(mn+1) _M	1					
	1,	01 ww0 011	1	-	1]				7	'3	wwir-(mn) _M		•	٠	•		•
		< n >]	1	l	1						WALL STRING	1					
	1	< m >			Ì		1					1	1					
	LD (mn),HL	00 100 010		D	1			s		3	16	Hr(mn+1) _M						
	1	< n >			1	Ì						Lr (mn) _M						
	1	< m >				1												
	LD (mn), IX	11 011 101		D	i	Ì	Ì	s		4	19	IXHr→(mn+1) _M						
		00 100 010	1	1	1	1	1					IXLr→(mn) _M						
		< n >		1	1							1	1					
		< m >	1	1	1		1					1						
	LD (mn), IY	11 111 101	1	D	1]	S		4	19	IYHr→(mn+1) _M	1.					
		00 100 010			1							IYLr→(mn) _M						
		< n >										ł	1					
		< m >	L		L								1					

Block Transfer

Operation	MNEMONICS	OP-code			A	ddressin	9			Bytes	States	Operation	,	6		eg 2		•
name			IMMED	EXT	ND	REG	REGI	IMP	REL	-,			├					С
Block														@		0		
Transfer	CPD	11 101 101		l			S	S		2	12	Ar- (HL) _M	1	1	1	ı	s	٠
Search		10 101 001										BC _R -1→BC _R		_		_		
Deta							_					HLR-1-HLR		2		O		
	CPDR	11 101 101				İ	S	s		2	14	BCR+O Ar+ (HL)M	1	1	i	ı	s	•
1		10 111 001									12	BCa=0 or Ar=(HL) _M						
1		ĺ										Ar- HUM	1					
1		ļ		1								Q BCa-1-BCa						
l				İ								Repeat Q until	ĺ					
				l		ļ						Ar= (HL) _M or BC _R =0	1	0		Œ		
	СРІ	11 101 101					s	s		2	12	Ar- HUM				_	s	
1		10 100 001					Ĭ	ľ		-		BC _R − 1 → BC _R	١.	٠	٠	•	٠	
1		10 100 001										HLa+ 1-HLa		മ		a	,	
ļ	CPIR	11 101 101					s	s		2	14	BCR≠0 Ar≠ HL)M	1	T	1	ī	s	
İ		10 110 001									12	BCn=0 or Ar= (HL)M	1					
				1								Ar- OHLIM	1					
		i		1								Q BCR-1-BCR						
												L HLR+1-HLR	[
				l								Repeat Q until				_		
1 .				i								Ar= (HL) _M or BC _R =0	1		_	Œ		
	LDD	11 101 101					S/D			2	12	0HL) _M →(DE) _M BC _R −1→BC _R	Ι.	•	н	1	R	•
1		10 101 000										DER-1-DER						
	1	}		}						·		HLa-1-HLa	1					
				ļ									[_	_	_	
	LDDR	11 101 101					S/D			2	14(BC _R ≠0)	HUM-DEM	١.	•	R	R	R	•
		10 111 000		1		1	}				12(BC _R =0)	Q BCR-1-BCR	l					
	ł	1										DER 1DER LHLR 1HLR	l					
	i	1		İ		1		1		l		Repeat Q until						
		1								l	·	BC _R =0				Œ		
	LDI	11 101 101					S/D			2	12	HU _M →DE _M	۱.		R	1	R	
	-	10 100 000	1				""			-		BC _R -1→BC _R			"	٠		
		100 000)		}		1	}	İ	}		DEn+1→DEn	ļ					
l												HLe+1→HLe	[
	LDIR	11 101 101		İ	l		S/D	l		2	14(BC _R ≠0)	F HUMDEM	١.		R	R	R	
		10 110 000	1		l		1			1	12(BC _R =0)	Q BCR-1-BCR]					
l				1								DEn+1-DEn						
					1			1		l		LHLe+1—HLe						
				1]				Repeat Q until						
					L		<u> </u>			L		BCR=0	L					

D P/V=0 BCa-1=0

P/V=1 BC_R−1≠(2) Z=1 Ar=6HU_M 7=0 Ar≠6H1b.

Stack and Exchange

	1		1			ddressir										Flag		
Operation	MNEMONICS	OP-code				vacressir	19			Bytes	States	Operation	7	6	-		2	1
			IMMED	EXT	IND	REG	REGI	IMP	REL				s	z	ŀ	4 P	^	N
USH	PUSH zz	11 zz0 101				s		D		1	11	zzLr→(SP-2) _M	1.					
			İ			1	1	1	1			zzHr(SP 1) _M	1					
							1		1			SPR-2-SPR	-					
	PUSH IX	11 011 101					l	S/D	Į	2	14	IXLr→(SP 2) _M	l	٠				•
		11 100 101		1			l		1			IXHr→(SP-1) _M	İ					
			}	1	1		}	1	1			SP _R -2→SP _R	ì					
	PUSH IY	11 111 101				ļ	l	S/D	1	2	14	IYLr(SP-2)M	1.	٠				
		11 100 101	1				ļ		l			IYHr(SP1) _M						
												SP _R -2-SP _R						
POP	POP zz	11 zz0 001		1		D	Ì	s	l	1	9	(SP+1) _M →zzHr	1.					
			ļ i	1			ł		1			(SP) _M →zzLr	1					
			İ		ļ		į					SPR+2→SPR	-					
	POP IX	11 011 101			İ	ĺ	l	S/D	1	2	12	(SP+1) _M →IXHr	-					
		11 100 001		}		1	1		1			(SP) _M IXLr						
						i	1					SPR+2-SPR						
	POP IY	11 111 101	į į			ł	{	S/D	1	2	12	(SP+1) _M IYHr	-	٠				•
		11 100 001					l	l	l			(SP) _M IYLr						
	İ											SPR+2→SPR						
Exchange	EX AF,AF'	00 001 000						S/D		1	4	AF _R AF _R '	1.					
	EX DE,HL	11 101 011	1	1		l	1	S/D		1	3	DEn⊷HLn	1					
	EXX	11 011 001		l		-		S/D	1	1	3	BC _R BC _R '						
				į		l	l	l	1	l		DE _R DE _R '	1					
						l	l					HL _R HL _R '						
	EX (SP),HL	11 100 011			Ì	Ì	Ì	S/D		1	16	Hr(SP+1) _M	1.					٠
		ļ		1			1			1		Lr(SP) _M						
	EX (SP),IX	11 011 101	1			l	1	S/D	l	2	19	IXHr(SP+1)M	1.					
		11 100 011			l		1			l		IXLr (SP)M						
	EX (SP),IY	11 111 101			1		1	S/D	(2	19	IYHr(SP+1)M].					
		11 100 011										IYLr(SP)M	1					

Program Control Instructions

													Γ		-	Flag			٦
Operation name	MINEMONICS	OP-code				ddress	•	,		Bytes	States	Operation	7	6	4	:	2	1	0
			IMMED	EXT	IND	REG	REGI	IMP	REL				s	z	н	P/	٧	N	C
Cell	CALL mn	11 001 101		D	l		1			3	16	PCHr→(SP-1) _M							
		< n >	1	ĺ	1	1	}	1	ļ			PCLr→(SP-2) _M	1						
		< m >	ł	l	1	1	1	1			}	mnPC _R	1						
		l	ł			l	ł	1	l			SP _R - 2→SP _R	1						
	CALL f, mn	11 f 100 < n >	1	D	İ		İ	1	İ	3	6(f false) 16(f true)	continue f is false		•	•	•			•
		< m >	į	1			1	1	1]	100 000	CALL mn f is true	l						
			ł	1	1		l	ł					1						
Jump	DJNZ j	00 010 000	 	 	 	 	 	 	D	2	9 (Br≠0)		†:			-	_	-	-
	-	< +2 >	ļ					ł		2	7 (Br=0)	j	1						
			l	l	1	l	ł	l	l		1	Br— 1→Br	1						
			1		1		Ì	1			1	continue Br=0	ŀ						
		1	1	1	1	1	ļ	1		Ì	1	PCR+J-PCR Br≠0	1						
	JP f, mn	11 6 010	1	ь		1	1	}	}	3	6 (f false)		1.	٠	٠			•	•
		< n >	l	1	l		1	ł	1	3	9 (f true)								
		< m >			1	1		1	1			mn→PC _R ,f is true continue f is false							
							ł	l	1	Į	[CONTINUE Y IS 12150							
				l		l	l	Ì	1	1			1						
	JP mn	11 000 011	1	D	1	İ	1	1	İ	3	9	mnPC _R	1						
		< n >		١		İ	1			,	,	min-reg	1.	•		•		•	•
		< m >					ł				l		1						
	JP (HL)	11 101 001	1		l		D	ł	1	1	3	HLaPCa	1.						
	JP (DX)	11 011 101					D	ĺ	•	2	6	IX _R PC _R	1.						
		11 101 001	ł				ł	l			1	1	1						
	JP (Y)	11 111 101	j		l	l	P	l	l	2	6	IYa→PCa	ŀ	٠	•	•		•	٠
	JRj	11 101 001	1		1		1	1		2		PCn+j→PCn	l.						
	J. ,	< _{F2} >		1	1		1	l	١	1	l °	rait Frai	1	·		•		•	
	JR CJ	00 111 000		1	l		l		ь	2	6	continue C=0	1.						
	-	< +2 >		ĺ	[l	1		2	8	PCR+J→PCR C=1	1						
				ł		l	1		l	ļ	1		1						
	JR NC _J	00 110 000		l			1	1	D	2	6	continue C=1	.	٠	٠	•		•	٠
		< _F 2 >		į	1	j	1	1		2	8	PC _R +j→PC _R C=0	1						
	JR Z,	00 101 000	Ì	1	l		1	1	Ь	2		continue Z=0	١.						
	J	< r2 >	ŧ	ł		l	1	1	-	2	8	PCa+r-PCa Z=1	1						
			1	l	1	İ				į -	-								
	JR NZ _J	00 100 000	1	Ì				1	D	2	6	continue Z=1	1.						
		< _F 2 >	ĺ	Ì			Ì			2	8	PC _R +j→PC _R Z=0							
		 	1	 	 	 	†	†	<u> </u>		 		\dagger		-			_	7
Return	RET	11 001 001	1		l		ł	D		1	9	(SP) _M —PCLr	1.	٠		٠			•
		1		1	1	1			ł	ł		(SP+1) _M →PCHr SP _R +2→SP _R							-
	RET f	11 1 000		l	l		1	0	İ	١,	5(f false)	SPR+2→SPR continue f is false	1.						
			1	1	l	ł	1	1	1	,	10(f true)	RET fis true	1						
		1				1		1			1								
	RETI	11 101 101	1		l	1		D	1	2	12	(SP) _M -→PCLr	-						
		01 001 101	ł	1	l		l	1	}			(SP+1) _M →PCHr							ı
			1	l	l	1	l					SPR+2→SPR							
	RETN	11 101 101			1	1	ĺ	0	1	2	12	(SP) _M PCLr (SP+1) _M PCHr	1.	•	•	•		•	
		01 000 101	1		l	1	1	1	1			SPR+1M-PCH SPR+2-SPR	1						-
			1	l		l	1	1	1		ŀ	EF2-EF1							
			1		1	ĺ	1	1					1						



Operation	MINEMONICS	OP-code			A	ddressr	9			Bytes	States	States Operation	7	6	FI 4	eg 2	1 (
name			IMMED	EXT	IND	REG	REGI	MP	REL				s	z	н	P/V	N C
Restart	RST v	11 v 111						D		1	11	PCHr—(SP - 1) _M PCLr—(SP - 2) _M 0—PCHr v—PCLr SP _R - 2—SP _R		•			

I/O Instructions

						ddressin									FI	ag .		
Operation name	MNEMONICS	OP-code					•			Bytes	States	Operation	7	6	4	2	1	٥
			IMMED	EXT	IND	REG	REGI	IMP	Ю				s	z	н	P/V	N	С
INPUT	IN A.(m)	11 011 011			1			D	s	2	9	(Am) _r —Ar	-	٠			٠	•
		< m >		1				İ				m-A₀~A₁						
	1							İ				A-As-Ais	١.		_	_	_	
	IN g.(C)	11 101 101			į	D			s	2	9	(BC) ₍ →gr	'	1	R	۲	н	•
		01 g 000	1	l	l							g=110 Only the						
				l								flags will change	ł					
		1					l	ţ				Cr→A ₀ ~A ₇	l					
		1			l		Į					Br-As-As	l					
	INO g.(m)	11 101 101				ь		l	s	3	12	(OOm) _i —gr	١,	1	R	P	R	
		000 000		l	1		ľ		[g=110 Only the	`	•				
	İ	< m >		1	1	1	l					flags will	l					
	1	1		1	Ì			l				change	į					
	1	1			1							m→Ao~A7	1					
					l			ŀ				00→A ₆ ~A ₁₅	l	3			④	
	IND	11 101 101	}		1	Ì	D	Ì	s	2	12	(BC) _I (HL) _M	×	1	×	×	I	X
	}	10 101 010			1	1		Ì				HL _R 1HL _R	ļ					
	ı	i	ļ			Ì						Br 1Br	Ì					
	1				l							Cr→Ao~A7					_	
	NOR	11 101 101	1	1	}		0		_			Br→As~Ais	l	_			•	
	NOR	10 111 010	1	1		1	١	1	s	2	14(Br≠0) 12(Br=0)	Q HLa-1-HLa	 *	5	X	×	I	X
		10111 010	1	}	1		l	1			1203-07	Br−1-Br	1					
	ļ		1	1						1		Repeat Q until						
	!		1					1				Br=0						
		1	1		1							Cr→Ao~Ar						
	Į.	ļ										Br→As~Ais						
	ĺ	ł	Į.										1	3			④	
	N	11 101 101	1	1			D		s	2	12	(BC) _I →(HL) _M	×		x	x		x
		10 100 010	1	1				i				HLR+1HLR	1					
		1	l									Br 1 →Br						
	Ì	!		l								Cr→Ao~A7	1					
			1		l							Br→A₀~A₁₅					•	
	INIR	11 101 101	1	l	ļ		D		s	2	14(Br≠0)	(BC),OHL)M	×	s	X	X	1	X
		10 110 010	1	l	l						12(Br=0)	Q HIR+1-HIR	1					
				1								LBr−1→Br	Į.					
			1		l .							Repeat Q until Br=0						
	1		1	1								Br=0 Cr→A₀~A₁	1					
	1		1									Br-As-Ass						
	<u> </u>			Ь	L					L	L	<u> </u>	<u> </u>					

(to be continued)

3 Z=1 Br-1=0

Z=0 Br-1=0

N=1 MSB of Data=
N=0 MSB of Data=

Operation						ddresse	vg									leg	_	
name	MNEMONICS	OP-code	IMMED	EXT	IND	REG	REGI	IMP	10	Bytes	States	Operation	L				1 / N	
OUTPUT	OUT (m),A	11 010 011 < m >						s	D	2	10	Ar-(Am), m-Ao-Ar		•	-	•	•	-
	OUT (C),g	11 101 101 01 g 001				s			D	2	10	Ar→As~A15 gr→(BC) ₁ Cr→Ao~A7						
	OUTO (m),g	11 101 101 00 g 001				s			D	3	13	BrAsA₁s gr(00m)₁ mAoA7	-					
	отом	< m > 11 101 101 10 001 011					s		D	2	14	00A ₀ A ₁₅ (HL) _M (00C) ₁ HL _R 1HL _R Cr1Cr	1	3		P	1	
	OTDMR	11 101 101 10 011 011					s		D	2	16(Br≠0) 14(Br=0)	Br - 1 - Br Cr - Ao - A7 OO - Aa - A15 MLAn - 1 - HLa Cr - 1 - Cr Br - 1 - Br Repeat Q until Br - 0	R	s	R	s	•	
	OTDR	11 101 101 10 111 011					s		D	2	14(9r≠O) 12(9r=O)	Cr—Ao—A7 CO—Ao—A15 OHLby BCb Hiller 1—Hiller BF-1 —BF BF=0	×	s	×	×	4	
	оип	11 101 101 10 100 011					s		D	2	12	Cr—Ao—Ar Br—Ao—Ais OHL)—(OC) HLa+1—HLa Br—1-Br	x	3 1	x	x	@	x
	отя	11 101 101 10 110 011					s		D	2	14(Br≠0) 12(Br=0)	Cr→Ao ~ Ar Br→Ae ~ A15 □HLin→BCh HLin+1→HLin Br ~ 1→Br Repeat Q until	x	s	×	×	4	
	TSTIO m	11 101 101 01 110 100 < m >	s						s	3	12	Br—Ao~A7 Br—Ao~A15 (OOC) ₁ m Cr—Ao~A7 OO—Ae~A15	1	1	s	P	R	R

³ Z=1 Br-1=0 Z=0 Br-1≠0 4 N=1 MSB of Data=1 N=0 MSB of Data=0

Operation	MINEMONICS	OP-code			^	ddressin	0			Bytes	States Operation		Fieg 7 6 4 2 1							
name			MMED	EXT	IND	REG	REGI	IMP	ю				s	z	н	P/V	N	С		
OUTPUT	ОТІМ	11 101 101 10 000 011					s		D	2	14	#ILhr→(00C) ₁ HL ₀ +1→HL ₀ Cr+1→Cr		3	1	P	⊕ 1	1		
	OTIMR	11 101 101 10 010 011					s		D	2	16(Br≠0) 14(Br=0)	Dr-1 → Br Cr→Ao → Ar OO → Ao → Ar OH bu → HoOCh HIA+1 → HIA Cr+1 → Cr Br-1 → Br	R	s	R		4	R		
	ОИТО	11 101 101 10 101 011					s		D	2	12	Repet Q until Br=0 Cr-Ao-Ar OO-Aa-As HAn-BCO HAn-1-HAn Br-1-Br Cr-Ao-Ar B-As-As	×	3			③ !			

³ Z=1 Br-1=0 Z=0 Br-1≠0 4 N=1 MSB of Data=1 N=0 MSB of Data=0

Special Control Instructions

Operation		Addressing Addressing									- 0							
neme	MINEMONICS	OP-code								Bytes	States	Operation	7	6	4	2	1	ീ
'			IMMED	EXT	IND	REG	REGI	IMP	REL				s	Z	н	P/V	N	С
Special	DAA	00 100 111						S/D		1	4	Decimal	1	1	1	P	٠	1
Function								1				Adjust	l					- 1
												Accumulator	L					
Сапу	CCF	00 111 111								1	3	ē⊑c	ŀ		R		R	1
Control	SCF	00 110 111	1				<u> </u>	İ		1	3	1→c	Ŀ		R		R	s
CPU	DI	11 110 011								1	3	0-HEF1, 0-HEF2 (5)	ļ.					
Control	8	11 111 011								1	3	1→8EF1, 1→8EF2 ⑤						.
l	HALT	01 110 110		l	l				į	1	3	CPU halted	-					
	M O	11 101 101				l	l			2	6	Interrupt			٠		٠	
Į.		01 000 110			ļ							mode 0						-
l	BM 1	11 101 101			Ì					2	6	Interrupt	l		٠	٠		
1	1	01 010 110			1	1	1	1				mode 1	1					
l	M 2	11 101 101				l				2	6	Interrupt		•	٠	٠	٠	
		01 011 110		1	1	1	1	1				mode 2	1					
l	NOP	00 000 000			l		1			1	3	No operation	-	٠	٠	٠		.
	SLP	11 101 101		1	1	1	1	1	1	2	8	Sleep	ŀ	٠	٠	٠	٠	
		01 110 110											l					
1	1	1	1								Ì	1	Ì					
1				1	1	1						1	l					
	<u> </u>	1		1		<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>		_					

⁽⁵⁾ Interrupts are not sampled at the end of DI or EI.

20 INSTRUCTION SUMMARY IN ALPHABETICAL ORDER

MNEMONICS	Bytes	Machine Cycles	States
ADC A,m	2	2	6
ADC A,g	1	2	4
ADC A, (HL)	1	2	6
ADC A, (IX+d)	3	6	14
ADC A, (TY+d)	3	6	14
ADD A,m	2	2	6
ADD A,g	1	2	4
ADD A, (HL)	1	2	6
ADD A, (IX+d)	3	6	14
ADD A, (IY+d)	3	6	14
ADC HL,ww	2	6	10
ADD HL,ww	1	5	7
ADD IX,xx	2	6	10
ADD IY,yy	2	6	10
AND m	2	2	6
AND g	1	2	4
AND (HL)	1	2	6
AND (IX+d)	3	6	14
AND (IY+d)	3	6	14
BIT b, (HL)	2	3	9
BIT b, (IX+d)	4	5	15
BIT b, (IY+d)	4	5	15
BIT b,g	2	2	6
CALL f,mn	3	2	6
			(If condition is false)
	3	6	16
			(If condition is true)

MNEMONICS	Bytes	Machine Cycles	States
CALL mn	3	6	16
CCF	1	1	3
CPD	2	6	12
CPDR	2	8	14
			(If BC _R ≠0 and Ar≠(HL) _M)
	2	6	12
			(If BC _R =0 or Ar=(HL) _M)
CP (HL)	1	2	6
СРІ	2	6	12
CPIR	2	8	14
			(If BC _R ≠0 and Ar≠(HL) _M)
	2	6	12
			(If BC _R =0 or Ar=(HL) _M)
CP (IX+d)	3	6	14
CP (IY+d)	3	6	14
CPL	1	1	3
CP m	2	2	6
CP g	1	2	4
DAA	1	2	4
DEC (HL)	1	4	10
DEC IX	2	3	7
DEC IY	2	3	7
DEC (IX+d)	3	8	18
DEC (IY+d)	3	8	18
DEC g	1	2	4
DEC ww	1	2	4
DI	1	1	3

MNEMONICS	Bytes	Machine Cycles	States
DJNZ j	2	5	9 (If Br≠0)
	2	3	7 (If Br=0)
EI	1	1	3
EX AF,AF'	1	2	4
ex de,HL	1	1	3
EX (SP),HL	1	6	16
EX (SP),IX	2	7	19
EX (SP),IY	2	7	19
EXX	1	1	3
HALT	1	1	3
IM O	2	2	6
IM 1	2	2	6
IM 2	2	2	6
INC g	1	2	4
INC (HL)	1	4	10
INC (IX+d)	3	8	18
INC (IY+d)	3	8	18
INC ww	1	2	4
INC IX	2	3	7
INC IY	2	3	7
IN A,(m)	2	3	9
IN g,(C)	2	3	9
INI	2	4	12
INIR	2	6	14 (lf Br≠0)
	2	4	12 (If Br=0)
IND	2	4	12
INDR	2	6	14 (If Br≠0)

MNEMONICS	Bytes	Machine Cycles	States
INDR	2	4	12 (If Br=0)
INO g,(m)	3	4	12
JP f,mn	3	2	6
			(If f is false)
	3	3	9
			(If f is true)
JP (HL)	1	1	3
JP (IX)	2	2	6
JP (IY)	2	2	6
JP mn	3	3	9
JRj	2	4	8
JR C,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NC,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR Z,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NZ,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)

MNEMONICS	Bytes	Machine Cycles	States
LD A, (BC)	1	2	6
LD A, (DE)	1	2	6
LD A,I	2	2	6
LD A, (mn)	3	4	12
LD A,R	2	2	6
LD (BC),A	1	3	7
LDD	2	4	12
LD (DE),A	1	3	7
LD ww,mn	3	3	9
LD ww,(mn)	4	6	18
LDDR	2	6	14 (If BC _R ≠0)
	2	4	12 (If BC _R =0)
LD (HL),m	2	3	9
LD HL,(mn)	3	5	15
LD (HL),g	1	3	7
LDI	2	4	12
LD I,A	2	2	6
LDIR	2	6	14 (If BC _R ≠0)
	2	4	12 (If BC _R =0)
LD IX,mn	4	4	12
LD IX,(mn)	4	6	18
LD (IX+d),m	4	5	15
LD (IX+d),g	3	7	15
LD IY,mn	4	4	12
LD IY,(mn)	4	6	18
LD (IY+d),m	4	5	15
LD (IY+d),g	3	7	15

MNEMONICS	Bytes	Machine Cycles	States
LD (mn),A	3	5	13
LD (mn),ww	4	7	19
LD (mn),HL	3	6	16
LD (mn),IX	4	7	19
LD (mn),IY	4	7	19
LD R,A	2	2	6
LD g,(HL)	1	2	6
LD g,(IX+d)	3	6	14
LD g,(IY+d)	3	6	14
LD g,m	2	2	6
LD g,g'	1	2	4
LD SP,HL	1	2	4
LD SP,IX	2	3	7
LD SP,IY	2	3	7
MLT ww	2	13	17
NEG	2	2	6
NOP	1	1	3
OR (HL)	1	2	6
OR (IX+d)	3	6	14
OR (IY+d)	3	6	14
OR m	2	2	6
OR g	1	2	4
ОТОМ	2	6	14
OTDMR	2	8	16 (If Br≠0)
	2	6	14 (If Br=0)
OTDR	2	6	14 (lf Br≠0)
	2	4	12 (If Br=0)

MNEMONICS	Bytes	Machine Cycles	States
OTIM	2	6	14
OTIMR	2	8	16 (lf Br≠0)
	2	6	14 (If Br=0)
OTIR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)
OUTD	2	4	12
OUTI	2	4	12
OUT (m),A	2	4	10
OUT (C),g	2	4	10
OUTO (m),g	3	5	13
POP IX	2	4	12
POP IY	2	4	12
POP zz	1	3	9
PUSH IX	2	6	14
PUSH IY	2	6	14
PUSH zz	1	5	11
RES b,(HL)	2	5	13
RES b, (IX+d)	4	7	19
RES b,(IY+d)	4	7	19
RES b,g	2	3	7
RET	1	3	9
RET f	1	3	5
			(If condition is false)
	1	4	10
			(If condition is true)
RETI	2	4	12
RETN	2	4	12

MNEMONICS	Bytes	Machine Cycles	States
RLA	1	1	3
RLCA	1	1	3
RLC (HL)	2	5	13
RLC (IX+d)	4	7	19
RLC (IY+d)	4	7	19
RLC g	2	3	7
RLD	2	8	16
RL (HL)	2	5	13
RL (IX+d)	4	7	19
RL (IY+d)	4	7	19
RL g	2	3	7
RRA	1	1	3
RRCA	1	1	3
RRC (HL)	2	5	13
RRC (IX+d)	4	7	19
RRC (IY+d)	4	7	19
RRC g	2	3	7
RRD	2	8	16
RR (HL)	2	5	13
RR (IX+d)	4	7	19
RR (IY+d)	4	7	19
RR g	2	3	7
RST v	1	5	11
SBC A,(HL)	1	2	6
SBC A,(IX+d)	3	6	14
SBC A,(IY+d)	3	6	14
SBC A,m	2	2	6

MNEMONICS	Bytes	Machine Cycles	States
SBC A,g	1	2	4
SBC HL,ww	2	6	10
SCF	1	1	3
SET b,(HL)	2	5	13
SET b,(IX+d)	4	7	19
SET b,(IY+d)	4	7	19
SET b,g	2	3	7
SLA (HL)	2	5	13
SLA (IX+d)	4	7	19
SLA (IY+d)	4	7	19
SLA g	2	3	7
SLP	2	2	8
SRA (HL)	2	5	13
SRA (IX+d)	4	7	19
SRA (IY+d)	4	7	19
SRA g	2	3	7
SRL (HL)	2	5	13
SRL (IX+d)	4	7	19
SRL (IY+d)	4	7	19
SRL g	2	3	7
SUB (HL)	1	2	6
SUB (IX+d)	3	6	14
SUB (IY+d)	3	6	14
SUB m	2	2	6
SUB g	1	2	4
TSTIO m	3	4	12
TST g	2	3	7

MNEMONICS	Bytes	Machine Cycles	States
TST m	3	3	9
TST (HL)	2	4	10
XOR (HL)	1	2	6
XOR (IX+d)	3	6	14
XOR (IY+d)	3	6	14
XOR m	2	2	6
XOR g	1	2	4

535

TACH!

L0=0~7

HL

PO

20H

E

PE

28H

AF

P

30H

F

M

38H

ZZ

٧

0

2

3

5

6

7 8

9

A

В

C

D

F

٧

DE

NC

00H 10H

BC

NZ

				В	U		(UL)	В	ט	П	(UL)	i				UUT	חטו	20n	300	ı
			HI	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	Ī
		LO	\	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	1
	В	0000	0	NOP	DJNZj	JR NZ, j	JR NC, j										RE	T f		Ī
	С	0001	1		LD w	w, mn		1			NOTE1)						POF) ZZ		I
	D	0010	2	LD(w	w), A	LD(mn)	LD(mn)]									JP 1	f, mn		Ι
	l					,HL	,A	l								JP mn	OUT (W)	EX(SP)	DI	T
	E	0011	3		INC	ww			LD g,	S		ADD A	SUB s	AND s	OR s		, А	,HL	L	1
	Н	0100	4		INC g		NOTE1)]			1	,s					CALL	f, mn		Ι
13	٦	0101	5		DEC g		NOTE1)	L										H zz		Ι
占	(HL)	0110	6		_D g, n		NOTE1)		NOTE	2)	HALT	NOTE2)	NOTE2)	NOTE2)	NOTE2)	ADD A,m	SUB m	AND m	OR m	Ι
1	Α	0111	7	RLCA	RLA	DAA	SCF										RS	Τv		Ι
I	В	1000	8	EXAF, AF	JR j	JR Z, j	JR C, j										RE			Ι
	С	1001	9			IL, ww										RET	EXX	JP (HL)	LD SP,	I
ဖ	D	1010	Α	LD A,	(ww)	LD HL,	LD A,	1											HL	1
"						(mn)	(mn)										JP ·	f, mn		l
	E	1011	В		DEC	ww			LD	g, s		ADC A	SBC A	XOR s	CP s	Table2	IN A, (m)	exde, HL	EI	Ι
	Н	1100	С		INC) g]				,s	,s				CALL	. f, mn		Ι
	L	1101	D			Сg		L								CALL mn	NOTE3)	Table3	NOTE3)	I
	(HL)	1110	E			g, m			NO	TE2)		NOTE2)	NOTE2)	NOTE2)	NOTE2)	ADC A, m	SBC A,m	XOR m	CP m	I
	Α	1111	F	RRCA	RRA	CPL	CCF										RS	Τv		I

ww(LO=ALL

DE

BC

SP

(L0=0~7)

THIN B D H (HI)

NOTE1) (HL) replaces g.

21 OP-CODE MAP

Table 18 1st op-code map

Instruction format: XX

- 2) (HL) replaces s.
- 3) If DDH is supplemented as 1st op-code for the instructions which have HL or (HL) as an operand in Table 18, the instructions are executed replacing HL with IX and (HL) with (IX+d).

C

5

6

7

A

8

9

Α

В

C

Z

08H

D

C

18H

L0=8~F

22H: LD (mn), HL DDH 22H: LD (mn), IX

If FDH is supplemented as 1st op-code for the instructions which have HL or (HL) as an operand in Table 18, the instructions are executed replacing HL with IY and (HL) with (IY+d).

34H: INC (HL) FDH 34H: INC (IY+d)

However, JP (HL) and EX DE, HL are exception and note the followings.

0

E

If DDH is supplemented as 1st op-code for JP (HL), (IX) replaces (HL) as operand and JP (IX) is executed.

2

3

A

g(L0=8~F)

If FDH is supplemented as 1st op-code for JP (HL), (IX) replaces (HL) as operand and JP (IY) is executed.

Even if DDH or FDH is supplemented as 1st op-code for EX DE, HL, HL is not replaced and the instruction is regarded as illegal instruction.

Table 19 2nd op-code map Instruction format : CB XX

												b	(L0:	=0~7	')					
								0	2	4	6	0	2	4	6	0	2	4	6	
			Н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
		LO	<u> </u>	0	1	2	3	4	5	6	7	8	9	Α	В	С	۵	Ε	F	
	В	0000	0																	0
1	С	0001	1																	1
	D	0010	2																	2
	Ε	0011	3]								3
	Н	0100	4	RLC g	RL g	SLA g			BIT	b, g			RES	b, g			SET	b, g		4
ALL,	L	0101	5																	5
¥	(HL)	0110	6	NOTE1)	NOTE1)	NOTE1)			NO.	ΓΕ1) 			NO.	TE1)			NO	TE1)		6
#	Α	0111	7																	7
Œ	В	1000	8																	8
	С	1001	9																	9
p0		1010	Α_																	Α
	E	1011	В																	В
	Н	1100	С	RRC g	RR g	SRA g	SRL g		BIT	b, g			RES	b, g			SET	b, g		С
	L	1101	D																	D
	(HL)	1110	E	NOTE1)	NOTE1)	NOTE1)	NOTE1)		NO]	[E1]			NO	TE1)			NO	TE1)_		E
	Α	1111	F											,				,		F
				0	1_	2	3	4	5	6	7	8	9	Α	В	C	D	E	F	
								1	3	5	7	1	3	5	7	1	3	5	7	
									b (L0=8~F)											

HD64180R/Z

NOTE1) If DDH is supplemented as 1st op-code for the instructions which have (HL) as operand in Table 19, the instructions are executed replacing (HL) with (IX+d).

If FDH is supplemented as 1st op-code for the instructions which have (HL) as operand in Table 19, the instructions are executed replacing (HL) with (IY+d).

Tab			-code m		.														
	8	nstruc	ction for	mat : <u>El</u>) XX				= ALL										
							BC	DE	HL	SP	Ì								
						ζ (LO:	=0~7												
_			В	D	Н		В	D	Н										
		Н	0000	0001		0011	0100	0101	0110	0111	1000		1010		1100	1101	1110		
L	LO)		0	1	2	3	4	5	6	7	8	9	Α	В	C	D	E	F	L
	0000	0		1N0 (IN g	, (C)				LDI	LDIR					0
	0001	1	OU	TO (m),g		OL	JT (C)),g				CPI	CPIR					1
	0010	2						SBC I	HL, ww				INI	INIR					2
	0011	3						LD (n	nn), ww	1	OTIM	OTIMR	OUTI	OTIR					3
	0100	4		TST g		TST (HL)	NEG		TST m	TSTIO m					•				4
	0101	5					RETN	l			_								5
Γ	0110	6					IM 0	IM 1		SLP]								6
T	0111	7					LD I, A	LD A,I	RRD		-								7
Γ	1000	8		INO I	g, (m)			IN g	, (C)				LDD	LDDR					8
	1001	9			(m),g				(C),g		1		CPD	CPDR					9
Γ	1010	Α						ADC	HL, ww				IND	INDR					Α
Γ	1011	В						LD w	w, (mn)		OTDM	OTDMR	OUTD	OTDR					В
Γ	1100	С		TS	Τg			MLT	√ ww						•				C
	1101	Ď					RETI				•								D
Γ	1110	E						IM 2	1										E
Γ	1111	F					LDRA	LD AR	RLD	1									F
-			0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
			С	E	L	Α	С	E	L	Α									-
						(L0:	=8~F)			I								

22 BUS AND CONTROL SIGNAL CONDITION IN EACH MACHINE CYCLE

* (ADDRESS) : invalid Z (DATA) : high impedance.

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ЮE	LIR	HALT	ST
ADD 111	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
ADD HL,ww	MC ₂ ~MC ₅	татата		z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1		1	0
ADD IX,xx ADD IY,yy	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
7.00 11,77	MC ₃ ~MC ₆	TiTiTiTi		Z	1	1	1	1	1	1	
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	. 1st op-code		1	0	1	0	1	0
ADC HL,ww			2nd op-code	2nd		<u> </u>					
SBC HL,ww	MC ₂	T ₁ T ₂ T ₃	Address	op-code	0	1	0	1	0	1	1
ADD A,g	~MCe	TiTiTiTi		Z	1	1	1	1	1	1	1
ADC A,g SUB g SBC A,g	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
AND g OR g XOR g CP g	MC2	Ti	•	z	1	1	1	1	1	1	1
ADD A,m ADC A,m SUB m SBC A,m	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
AND m OR m XOR m CP m	MC ₂	T1T2T3	1st operand Address	m	o	1	0	1	1	1	1
ADD A, (HL) ADC A, (HL) SUB (HL) SBC A, (HL) AND (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	o	1	0	1	0	1	0
OR (HL) XOR (HL) CP (HL)	MC ₂	T1T2T3	HL	DATA	0	1	0	1	1	1	1
ADD A, (IX+d) ADD A, (IY+d) ADC A, (IX+d)	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0
ADC A, (1Y+d) SUB (1X+d) SUB (1Y+d) SBC A, (1X+d)	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
SBC A, (IY+d) AND (IX+d)	МСз	T1T2T3	1st operand Address	d	0	1	0	1	1	1	1
AND (IY+d) OR (IX+d) OR (IY+d) XOR (IX+d) XOR (IY+d)	MC ₄ ~MC ₅	ТіТі		z	1	1	1	1	1	1	1
CP (IX+d) CP (IY+d)	MC ₆	T ₁ T ₂ T ₃	IX+d IY+d	DATA	0	1	0	1	1	1	1
BIT b,g	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
BIT b, (HL)	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	МС₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
BIT b, (IX+d) BIT b, (IY+d)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC4	T1T2T3	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC ₅	T1T2T3	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	o	1	1	1	1
CALL mn	MC ₃	T1T2T3	2nd operand Address	m	0	1	o	1	1	1	1
CALL IIII	MC ₄	Tı	•	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
	МСв	T1T2T3	SP-2	PCL	1	0	0	1	1	1	1
CALL f,mn	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
(If condition is false)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
CALL f,mn	MC ₃	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
(If condition is true)	MC4	Tı	•	Z	1	1	1	1	1	1	1
	MC ₅	T1T2T3	SP-1	РСН	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
CCF	MC 1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	o	1	0	1	0
CPI	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
CPD	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	~MCe	тата		Z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
CPIR CPDR	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
(If BC _R ≠0 and Ar≠(HL) _M)	MC ₃	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₄ ~MC ₈	тітітіті	•	z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
CPIR CPDR	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
(If BC _R =0 or Ar=(HL) _M)	MC ₃	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₄ ~MC ₈	тітіті	•	z	1	1	1	1	1	1	1
CPL	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DAA	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Tı	•	z	1	1	1	1	1	1	1
DI	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ЮĒ	LIR	HALT	ST
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DJNZ j	MC ₂	Tı •1	•	z	1	1	1	1	1	1	1
(If Br≠O)	MC ₃	T1T2T3	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₄ ~MC ₅	TıTı	•	Z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DJNZ ; (If Br=0)	MC ₂	Tı •1		z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
El	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX DE, HL EXX	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX AF, AF'	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX AF, AF	MC ₂	Tı	•	Z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	o
	MC ₂	T ₁ T ₂ T ₃	SP	DATA	0	1	o	1	1	1	1
EX (SP), HL	MC ₃	T ₁ T ₂ T ₃	SP+1	DATA	0	1	0	1	1	1	1
EX (OF), TIE	MC ₄	Ti		Z	1	1	1	1	1	1	1
	MC ₅	T1T2T3	SP+ 1	н	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP	L	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
EX (SP),IX EX (SP),IY	MC ₃	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1_
	MC ₄	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
	MC ₅	Τι		z	1	1	1	1	1	1	1

^{*1} DMA, REFRESH, or BUS RELEASE cannot be executed after this state (Request is ignored)



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
EX (SP), IX	МСв	T1T2T3	SP+1	IXH IYH	1	0	0	1	1	1	1
EX (SP), IY	MC ₇	T ₁ T ₂ T ₃	SP	IXL IYL	1	0	0	1	1	1	1
HALT	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
HALI			Next op-code Address	Next op-code	0	1	0	1	o	0	0
IM 0 IM 1	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	o	1	0
M 2	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	o	1	1
INC g	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DEC g	MC ₂	Tı		Z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
INC (HL)	MC ₂	T1T2T3	HL	DATA	o	1	o	1	1	1	1
DEC (HL)	МСз	Ti		Z	1	1	1	1	1	1	1
	MC ₄	T1T2T3	HL	DATA	1	0	o	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	o	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	o	1	0	1	1
INC (IX+d)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
INC (IY+d) DEC (IX+d)	MC ₄	TiTi		z	,	1	1	1	1	1	1
DEC (IY+d)	MC ₆	T1T2T3	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC ₇	Ti	•	z	1	1	1	1	1	1	1
	МСв	T ₁ T ₂ T ₃	IX+d IY+d	DATA	1	0	0	1	1	1	1
INC ww	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DEC ww	MC ₂	Ti		z	1	1	1	1	1	1	1
INC IX	MC ₁	T1T2T3	1st op-code Address	1st op-dode	0	1	0	1	0	1	0
INC IY DEC IX DEC IY	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
JEC 11	MC ₃	Ті	•	Z	1	1	1	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle		1st op-code	1st							
	MC ₁	T ₁ T ₂ T ₃	Address	op-code	0	1	0	1	0	1	0
IN A,(m)	MC ₂	T1T2T3	1st operand Address	m	o	1	0	1	1	1	1
	MC ₃	T1T2T3	m to A ₀ ~A ₇ A to A ₈ ~A ₁₅	DATA	0	1	1	0	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
IN g,(C)	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T1T2T3	вс	DATA	0	1	1	0	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
INO g,(m)	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
, 3 ,,	МС₃	T1T2T3	1st operand Address	m	0	1	0	1	1	1	1
	MC ₄	T1T2T3	m to A ₀ ~A ₇ 00H to A ₈ ~A ₁₅	DATA	0	1	1	0	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
INI	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
IND	MC ₃	T ₁ T ₂ T ₃	ВС	DATA	0	1	1	0	1	1	1
	MC ₄	T1T2T3	HL	DATA	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
INIR	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
INDR (If Br≠0)	MC ₃	T ₁ T ₂ T ₃	вс	DATA	0	1	1	0	1	1	1
	MC ₄	T1T2T3	HL	DATA	1	0	0	1	1	1	1
	MC ₅ ~MC ₆	TıTi		z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
INIR INDR	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
(If Br=0)	MC ₃	T1T2T3	вс	DATA	0	1	1	0	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ЮĒ	LIR	HALT	ST
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JP mn	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
JP f,mn	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	o	1	0	1	0
(If f is false)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JP f,mn (If f is true)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
JP (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JP (IX)	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JP (IY)	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1_1_	0
JR j	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₃ ~MC ₄	TiTi		z	1	1	1	1	1	1	1
JR C,j JR NC,j JR Z,j JR NZ,j	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
(If condition is false)	MC ₂	T1T2T3	1st operand Address	j-2	0	1	0	1	1	1	1
JR C,j JR NC,j	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JR Z,j JR NZ,j (If condition	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1_
is true)	MC ₃ ~MC ₄	TiTi		z	1	1	1	1	1	1	1
LD g,g'	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ті		z	1	1	1	1	1	1	1
LD g,m	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	1st operand Address	m	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	ŪŔ	HALT	ST
LD g, (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	o	1	0
	MC ₂	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD g, (IX+d) LD g, (IY+d)	MC₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄ ~MC ₅	TiTi	•	Z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	IX+d IY+d	DATA	o	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0
LD (HL),g	MC ₂	Τι		Z	1	1	1	1	1	1	1
	МСз	T ₁ T ₂ T ₃	HL	g	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD (IX+d),g LD (IY+d),g	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄ ~ MC ₆	ΤιΤιΤι		z	1	1	1	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	IX+d IY+d	g	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD (HL),m	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC₃	T1T2T3	HL	DATA	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD (IX+d),m LD (IY+d),m	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	DATA	1	0	0	1	1	1	1
LD A, (BC) LD A, (DE)	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
LD A, (BC) LD A, (DE)	MC ₂	T1T2T3	BC DE	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD A,(mn)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	o	1	1	1	1
	MC₄	T1T2T3	mn	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	o	1	0	1	0
LD (BC),A LD (DE),A	MC ₂	Tı	•	z	1	1	1	1	1	1	1
	MC₃	T ₁ T ₂ T ₃	BC DE	A	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
LD (mn),A	MC ₃	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	Tı	•	z	1	1	1	1	1	1	1
	MC ₅	T1T2T3	mn	A	1	0	0	1	1	1	1
LD A,I LD A,R	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD I,A LD R,A	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	o	1	0	1	o	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0
LD ww, mn	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
	MC₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD IX,mn	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD IY,mn	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
Les tile, willy	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	TOE	UR	HALT	ST
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC ₄	T1T2T3	mn	DATA	0	1	0	1	1	1	1
	MC₅	T ₁ T ₂ T ₃	mn+1	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD ww.(mn)	MC ₃	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
LD WW, (I'll)	MC ₄	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T1T2T3	mn	DATA	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn+1	DATA	0	1	0	1	1	1	1
	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD IX,(mn)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
LD IY,(mn)	MC4	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	DATA	0	1	0	1	1	1	1
	MC ₆	T1T2T3	mn+1	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
LD (mn),HL	MC ₃	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
Lo Willy,FIL	MC ₄	Ti		z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	L	1	o	0	1	1	1	1
	MC₅	T1T2T3	mn+1	н	1	0	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
	MC1	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
LD (mn),ww	MC4	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	Tı	•	z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn	wwL	1	0	0	1	1	1	1.
	MC ₇	T1T2T3	mn+1	wwH	1	o	0	1	1	1	1
:	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	o	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
LD (mn),IX LD (mn),IY	MC ₄	T1T2T3	2nd operand Address	m	o	1	0	1	1	1	1
	MC ₅	Tı	•	z	1	1	1	1	1	1	1
	MC ₆	T1T2T3	mn	IXL IYL	1	0	0	1	1	1	1
	MC ₇	T1T2T3	mn+1	IXH IYH	1	o	0	1	1	1	1
LD SP, HL	MC 1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Tı	•	z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0
LD SP,IX LD SP,IY	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	МСз	Tı .	•	Z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LDI	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LDD	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	DE	DATA	1	0	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RĎ	WR	ME	IOE	UR	HALT	ST
	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LDIR	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LDDR (If BC _R ≠0)	MC ₃	T1T2T3	HL	DATA	o	1	0	1	1	1	1
	MC4	T1T2T3	DE	DATA	1	0	0	1	1	1	1
	MCs ~MCs	TiTi		z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	o	1	0	1	0	1	0
LDIR LDDR	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	o	1	o	1	1
(If BC _R =0)	MC ₃	T1T2T3	HL	DATA	o	1	0	1	1	1	1
	MC4	T1T2T3	DE	DATA	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
MLT ww	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	o	1	0	1	0	1	1
	MC3 ~MC13	राताताता राताताता राताता	•	z	1	1	1	1	1	1	1
NEG	MC ₁	T1T2T3	1st op-code Address	1st op-code	o	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	o	1	1
NOP	MC ₁	T1T2T3	1st op-code Address	1st op-code	o	1	0	1	0	1	0
	MC ₁	T1T2T3	1st op-code Address	1st op-code	o	1	0	1	0	1	0
OUT (m).A	MC ₂	T1T2T3	1st operand Address	m	0	1	0	1	1	1	1
	МСз	T ₁		z	1	1	1	1	1	1	1
	MC ₄	T1T2T3	m to A ₀ ~A ₇ A to A ₈ ~A ₁₅	A	1	0	1	0	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	MĒ	ĪŌĒ	ŪŘ	HALT	ST
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OUT (C),g	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
(S), (S),	МС₃	Tı	•	Z	1	1	1	1	1	1	1
	MC4	T1T2T3	вс	9	1	0	1	0	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	o	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
Q,(m) OTUO	MC ₃	T1T2T3	1st operand Address	m	o	1	0	1	1	1	1
	MC ₄	Tı	•	Z	1	1	1	1	1	1	1
	MC ₅	T1T2T3	m to Ao∼A7 OOH to A∂∼A15	9	1	0	1	0	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
ОТІМ	MC ₃	Tı	•	z	1	1	1	1	1	1	1
OTDM	MC ₄	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₅	T1T2T3	C to A ₀ ~A ₇ 00H to A _{.1} ~A ₁₅	DATA	1	0	1	0	1	1	1
	MC ₆	Ti	•	z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	o
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
OTIMR OTDMR	МСз	Ti	•	Z	1	1	1	1	1	1	1
(If Br≠0)	MC ₄	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ ~A ₇ 00H to A _d ~A ₁₅	DATA	1	0	1	0	1	1	1
	MCe ∼MC₃	TiTiTi	•	Z	1	1	1	1	1	1	1



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ЮĒ	LIR	HALT	ST
	MC1	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
OTIMR OTDMR	MC ₃	Tı	•	z	1	1	1	1	1	1	1
(If Br=0)	MC ₄	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₅	T1T2T3	C to Ao~A7 OOH to Aa~A15	DATA	1	0	1	0	1	1	1
	МСв	Tı	•	Z	1	1	1	1	1	1	1
	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	o	1	o	1	0
OUTI	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
OUTD	MC ₃	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₄	T1T2T3	ВС	DATA	1	0	1	0	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0
OTIR	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
OTDR (If Br≠0)	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄	T1T2T3	вс	DATA	1	0	1	0	1	1	1
	MCs ~MCs	TiTi	•	z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	o	1	0	1	o	1	0
OTIR OTDR	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
(If Br=0)	MC ₃	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC4	T1T2T3	вс	DATA	1	0	1	0	1	1	1
POP zz	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	SP	DATA	0	1	0	1	1	1	1
	MC ₃	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
POP IX POP IY	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	١,	0



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
POP IX POP IY	MC ₃	T1T2T3	SP	DATA	0	1	0	1	1	1	1
	MC ₄	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
PUSH zz	MC ₂ ~MC ₃	TiTi		z	1	1	1	1	1	1	1
7 00// 22	MC ₄	T1T2T3	SP-1	zzH	1	0	0	1	1	1	1
	MC₅	T1T2T3	SP-2	zzL	1	0	0	1	1	1	1
! !	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	o
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
PUSH IX PUSH IY	MC₃ ~MC₄	TıTı		z	1	1	1	1	1	1	1
	M C₅	T1T2T3	SP-1	IXH	1	0	0	1	1	1	1
	MC ₆	T1T2T3	SP- 2	IXL IYL	1	0	0	1	1	1	1
RET	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	o	1	0	1	0
1121	MC ₂	T1T2T3	SP	DATA	0	1	0	1	1	1	1
	МСз	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
RET f	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
is false)	MC ₂ ~MC ₃	TiTi		z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RET f	MC ₂	Tı	•	Z	1	1	1	1	1	1	1
ıs true)	MC ₃	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1
	MC4	T1T2T3	SP+ 1	DATA	0	1	0	1	1	1	1
RETI	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RETN	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	o	1	0	1	0	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RID	WR	ME	ЮĒ	TUR	HALT	ST
RETI	MC ₃	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1
RETN	MC ₄	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
RLCA RLA RRCA RRA	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RLC g RL g	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RRC g RR g SLA g	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
SRA g SRL g	MC ₃	Ti		z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RLC (HL) RL (HL) RRC (HL)	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
RR (HL) SLA (HL)	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
SRA (HL) SRL (HL)	MC ₄	Ti		Z	1	1	1	1	1	1	1
	MC ₅	T1T2T3	HL	DATA	1	0	0	1	1	1	1
RLC (IX+d)	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RLC (IY+d) RL (IX+d) RL (IY+d)	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
RRC (IX+d) RRC (IY+d)	MC ₃	T1T2T3	1st operand Address	d	0	1	0	1	1	1	1
RR (IX+d) RR (IY+d)	MC4	T ₁ T ₂ T ₃	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
SLA (IX+d) SLA (IY+d) SRA (IX+d)	MC ₅	T1T2T3	IX+d IY+d	DATA	0	1	0	1	1	1	1
SRA (IX+d) SRL (IX+d)	MC ₆	Ti	•	Z	1	1	1	1	1	1	1
SRL (IY+d)	MC ₇	T1T2T3	IX+d IY+d	DATA	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RLD RRD	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T1T2T3	HL	DATA	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	₩Ŕ	ME	ЮĒ	UR	HALT	ST
RLD	MC4 ~MC7	тітіті	•	z	1	1	1	1	1	1	1
RRD	MC ₈	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RST v	MC ₂ ~MC ₃	ТіТі		z	1	1	1	1	1	1	1
no i v	MC4	T1T2T3	SP-1	РСН	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
SCF	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	o	1	0
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
SET b,g RES b,g	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	o	1	1
	МСз	Ti	•	z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
SET b, (HL) RES b, (HL)	MC ₃	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₄	Ti		Z	1	1	1	1	1	1	1
	MC ₅	T1T2T3	HL	DATA	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	o	1	0	1	1
SET b, (IX+d)	MC ₃	T1T2T3	1st operand Address	d	0	1	0	1	1	1	1
SET b, (IY+d) RES b, (IX+d)	MC ₄	T1T2T3	3rd op-code Address	3rd op-code	О	1	o	1	o	1	1
RES b, (IY+d)	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	DATA	o	1	0	1	1	1	1
	MC ₆	Ti	•	z	1	1	1	1	1	1	1
	MC7	T1T2T3	IX+d IY+d	DATA	1	0	0	1	1	1	1



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	₩Ŕ	ME	ĪŌĒ	TJR	HALT	ST
SLP	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
oci -	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
			7FFFFH	Z	1	1	1	1	1	0	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
TSTIO m	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	МС₃	T1T2T3	1st operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	C to A ₀ ~A ₇ OOH to A ₈ ~A ₁₅	DATA	o	1	1	0	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
TST g	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Tı	•	Z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	o	1	0	1	o	1	0
TST m	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	o	1	0	1	0	1	1
	МСз	T1T2T3	1st operand Address	m	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	o
TST (HL)	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ті		z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
INTERRUPT											
	MC ₁	T1T2T3	Next op-code Address (PC)		0	1	0	1	0	1	0
NMI	MC ₂ ~MC ₃	TiTi	•	Z	1	1	1	1	1	1	1
	MC ₄	T1T2T3	SP-1	РСН	1	0	0	1	1	1	1
	МСδ	T1T2T3	SP-2	PCL	1	0	0	1	1	1	1

0

0 0

@HITACHI

1st op-code

Z

1

1

1

T₁T₂T_W

MC1 T_WT₃

MC₂ -MC₃ T₁T₁

INT₀ MODE 0

(RST INSERTED)

Next op-code

Address (PC)

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	ŪŘ	HALT	ST
INTo MODE 0 (RST INSERTED)	MC ₄	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
(NOT INSENTED)	MC ₅	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next op-code Address (PC)	1st op-code	1	1	1	0	0	1	0
	MC ₂	T1T2T3	PC	n	0	1	0	1	1	1	1
INT₀ MODE 0	MC ₃	T ₁ T ₂ T ₃	PC+1	m	0	1	0	1	1	1	1
INSERTED)	MC ₄	Tı	•	z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP 1	PC+2(H)	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	PC+2(L)	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next op-code Address (PC)		1	1	1	o	0	1	0
INT₀ MODE 1	MC ₂	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
	MC ₃	T1T2T3	SP-2	PCL	1	0	0	1	1	1	1
	MC;	T ₁ T ₂ T _W T _W T ₃	Next op-code Address (PC)	Vector	1	1	1	0	0	1	0
	MC ₂	Tı .	•	z	1	1	1	1	1	1	1
INTo MODE 2	MC ₃	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	I, Vector	DATA	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	I, Vector+1	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next op-code Address (PC)		1	1	1	1	1	1	0
	MC ₂	Tı	•	Z	1	1	1	1	1	1	1
INT ₁ INT ₂	MC ₃	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
Internal Interrupts	MC ₄	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	I, Vector	DATA	0	1	0	1	1	1	1
	MC ₆	T1T2T3	I, Vector+1	DATA	0	1	0	1	1	1	1

Request	Current Status	Normal Operation (CPU mode) (IOSTOP mode)	WAIT State	Refresh Cycle	Interrupt Acknowledge Cycle	DMA Cycle	BUS RELEASE mode	SLEEP mode	SYSTEM STOP mode
WAIT		Acceptable	Acceptable	Not acceptable	Acceptable	Acceptable	Not acceptable	Not acceptable	Not acceptable
Refresh Refresh by Refresh Co	of y the on-chip	Refresh cycle begins at the end of MC	Not acceptable	Not acceptable	Refresh cycle begins at the end of MC	Refresh cycle begins at the end of MC	Not acceptable	Not acceptable	Not acceptable
DREQ 1		DMA cycle begins at the end of MC	DMA cycle begins at the end of MC	Acceptable Refresh cycle precedes DMA cycle begins at the end of one MC	Acceptable DMA cycle begins at the end of MC	Acceptable Refer to "2 9 DMA Controller" for details	Accentable * After BUS RELEASE cycle, DMA cycle begins at the end of one MC	Not acceptable	Not acceptab le
BUSREQ		Bus is released at the end of MC	Not acceptable	Not acceptable	Bus is released at the end of MC	Bus is released at the end of MC	Continue BUS RELEASE mode.	Acceptable	Acceptable
Interrupt	INT ₀ , INT ₁ , INT ₂	Accepted after executing the current instruction	Accepted after executing the current instruction	Not acceptable	Not acceptable	Not acceptable	Not acceptable	Acceptable Return from SLEEP mode to normal operation	Acceptable Return from SYSTEM STOP mode to normal operation
	Internal I/O Interrupt	1	t	1	t	t	İ	t	Not acceptable
	NMI	t	t	Ť	Not acceptable Interrupt acknowledge cycle precedes NMI is accepted after executing the next instruction	Acceptable DMA cycle stops	1	t	Acceptable Return from SYSTEM STOP mode to normal operation

NOTE) *

not acceptable when DMA Request is in level sense same as the above Machine Cycle

MC

HD64180R/Z

24 REQUEST PRIORITY

The HD64180 has the following three types of requests. Type 1.

Type 2.


To be accepted in each machine cycle..... Refresh Req. DMA Req. Bus Rea.


To be accepted in each instruction..... Interrupt Reg.

Type 1, Type 2, and Type 3 requests priority is shown as follows. highest priority Type 1 > Type 2 > Type 3 lowest priority Each request priority in Type 2 is shown as follows. highest priority Bus Req. > Refresh Req. > DMA Req. lowest priority

(NOTE) If Bus Req. and Refresh Req. occurs simultaneously, Bus Req. is accepted but Refresh Req. is cleared. Refer to "2.7 Interrupts" for each request priority in Type 3.

25 OPERATION MODE TRANSITION





NOTE) NORMAL: CPU executes instructions normally in NORMAL mode.

•2 DMA request DMA is requested in the following cases

(1) DREQ, DREQ = 0 (memory \leftarrow \text{(memory mapped) I/O DMA transfer)}
(2) DEO = 1 (memory \leftarrow \text{memory DMA transfer)}

DMA end: DMA ends in the following cases.

(1) DREQ₀, DREQ₁ = 1 (memory ←→→ (memory mapped) I/O DMA transfer)

(2) BCRO, BCR1 = 0000H (all DMA transfers)

(3) NMI = 0 (all DMA transfers)

Other operation mode transitions

1. HALT

The following operation mode transitions are also possible.

DMA REFRESH BUS RELEASE IOSTOP (DMA REFRESH BUS RELEASE

SYSTEM STOP = BUS RELEASE

SLEEP **BUS RELEASE**

26 STATUS SIGNALS

The following table shows pin outputs in each operating mode.

	Mode	LIR	ME	ЮĒ	RD	₩R	REF	HALT	BUSACK	ST	Address BUS	Data BUS
	Op-code Fetch (1st op-code)	0	0	1	0	1	1	1	1	0	A	IN
CPU	Op-code Fetch (except 1st op-code)	0	0	1	0	1	1	1	1	1	Α	IN
operation	Memory Read	1	0	1	0	1	1	1	1	1	Α	IN
·	Memory Write	1	0	1	1	0	1	1	1	1	Α	OUT
	I/O Read	1	1	0	0	1	1	1	1	1	Α	IN
	I/O Write	1	1	0	1	0	1	1	1	1	Α	OUT
	Internal Operation	1	1	1	1	1	1	1	1	1	A	N
Refresh		1	0	1	1	1	0	1	1	•	A	IN
Interrupt	NMI	0	0	1	0	1	1	1	1	0	Α	IN
Acknowledge Cycle	INT ₀	0	1	0	1	1	1	1	1	0	Α	IN
(1st machine cycle)	INT ₁ , INT ₂ & Internal Interrupts	1	1	1	1	1	1	1	1	0	Α	IN
BUS RELEAS	SE	1	z	z	z	z	1	1	0		Z	IN
HALT		0	0	1	0	1	1	0	1	0	Α	IN
SLEEP		1	1	1	1	1	1	0	1	1	1	IN
	Memory Read	1	0	1	0	1	1	1	1	0	Α	N.
Internal	Memory Write	1	0	1	1	0	1	1	1	0	Α	OUT
DMA	I/O Read	1	1	0	0	1	1	1	1	0	Α	IN
	I/O Write	1	1	0	1	0	1	1	1	0	Α	OUT
RESET		1	1	1	1	1	1	1	1	1	Z	IN

NOTE) 1 : HIGH

0 : LOW A : Programmable Z : High Impedance

IN : Input OUT . Output · Invalid



27 PIN STATUS DURING RESET AND LOW POWER OPERATION MODES

Pin No.	Symbol	Pin function		Pin status in each	operation mode	
IN NO.	·	rin tungtion	RESET	SLEEP	IOSTOP	SYSTEM STOP
4	WAIT	-	IN (N)	IN (N)	IN (A)	IN (N)
6	BUSACK	_	1	OUT	OUT	OUT
6	BUSREQ	_	IN (N)	IN (A)	IN (A)	IN (A)
7	RESET	-	0	IN (A)	IN (A)	IN (A)
8	NMI	-	IN (N)	IN (A)	IN (A)	IN (A)
9	NT ₀	-	IN (N)	IN (A)	IN (A)	IN (A)
10	INT:		IN (N)	IN (A)	IN (A)	IN (A)
11	NT ₂		IN (N)	IN (A)	IN (A)	IN (A)
12	ST		1	1	OUT	1
3~30	A0~A17		Z	1	A	1
31	A14/TOUT	Ata	Z	1	A	1 1
		TOUT	Z	OUT	н	н
4~41	Do~D7	_	z	Z	A	Z
42	RTSo		1 1	Н	OUT	Н
43	CTSo	 	IN (N)	IN (A)	IN (N)	IN (N)
44	DCDo	 	IN (N)	IN (A)	IN (N)	IN (N)
45	TXAo		1	OUT	н	Н
46	RXAo	 	IN (N)	IN (A)	IN (N)	IN (N)
47	CKAo/DREQo	CKAo	Z	OUT	Z	Z
		(internal clock mode) CKAo (external clock mode)	Z	IN (A)	IN (N)	IN (N)
		DREQ.	Z	IN (N)	IN (A)	IN (N)
48	TXA1	- Onedo	1 1	OUT	Н Н	H H
49	RXA:		IN (N)	IN (A)	IN (N)	IN (N)
50	CKA1/TENDo	CKA ₁	Z	OUT	2 Z	Z Z
50	CKA1/TENDO	(internal clock mode)			_	
		CKA1 (external clock mode)	Z	IN (A)	IN (N)	IN (N)
		TEND₀	Z	1	OUT	1
51	TXS	_	1	OUT	Н	н
52	RXS/CTS:	RXS	IN (N)	IN (A)	IN (N)	IN (N)
		CTS ₁	IN (N)	IN (A)	IN (N)	IN (N)
53	скѕ	CKS (internal clock mode)	Z	OUT	1	1
		CKS (external clock mode)	Z	IN (A)	Z	Z
54	DREQ.	_	IN (N)	IN (N)	IN (A)	IN (N)
55	TEND:	_	1	1	OUT	1
56	HALT		1	0	OUT	0
57	REF	_	1	1	OUT	1
58	IOE		1	1	OUT	1
59	ME	_	1 1	1	OUT	1
60	E		0	E clock output	-	+
61	UR		+ - 1	1	OUT	
62	WR		 	1	OUT	
	RD		 	1	OUT	
63						


I: HIGH 0: LOW A: Programmable Z: High Impedance IN (A): Input (Active) IN (N). Input (Not active) OUT: Output H. Holds the previous state :: same as the left


28 INTERNAL I/O REGISTERS

By programming IOA7 and IOA6 in the I/O control register, in-

ternal I/O register addresses are relocatable within ranges from 0000H to 00FFH in the I/O address space.

REGISTER	MNEMONICS	ADDRESS				REM	IARKS				
ASCI Control Register	A Channel 0 CNTLA0	0 0	bit	MPE	RE	TE	RTSO	MPBR/ EFR	MOD2	MOD1	моро
			dunng RESET	0	0	0	1	invalid	0	0	0
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
					Multo Pr	Receive	Transmit Enable	Em equest T	or Flag F	ssor Bit	Selection Receive/
ASCI Control Register	A Channel 1 CNTLA1	0 1	bit	MPE	RE	TE	CKA1D	MPBR/ EFR	MOD2	MOD1	MODO
			during RESET	-	0	0	1	invalid	0	0	0
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			MOD2, 1, 0 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 1	Start + Start + Start + Start + Start + Start + Start +	7 bit D 7 bit D 7 bit D 7 bit D 7 bit D 7 bit D 8 bit D 8 bit D 8 bit D	ata + 1 ata + 2 ata + P ata + P ata + P ata + 1 ata + 2 ata + F	Stop Stop Stop Stop anty + Stop Stop Stop	EnckA1 Dis Enable	ror Flag		t Receive/
ASCI Control Register	B Channel 0 CNTLB0	0 2	brt	мрвт	MP	CTS/ PS	PEO	DR	SS2	SS1	sso
			dunng RESET	ınvalıd	0		0	0	1	1	1
1			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			· CTS · Dep		lults Prod	Multi Pro sessor B	lear To S ocessor it Transn	Parity Eve Send/Pre	Divide R on or Od	Speed S atio	ource and elect









REGISTER	MNEMONICS	ADDRESS	REMARKS
Timer Data Register Ch	nannel 1L . TMDR1L	1 4	
Timer Data Register Ch	nannel 1H : TMDR1H	1 5	
Timer Reload Register	Channel 1L : RLDR1L	1 6	
Timer Reload Register	Channel 1H · RLDR1H	1 7	
Free Running Counter		1 8	read only
ı	FRC		
DMA Source Address f Channel OL	Register SAROL	2 0	
DMA Source Address f Channel OH		2 1	
ı	· SAROH		
DMA Source Address F Channel OB	Register	2 2	Bits 0-2 are used for SAR0B
	SAROB		A18, A17, A16 DMA Transfer Request X 0 0 DREQo (external)
l			X 0 1 RDRO (ASCIO) X 1 0 RDR1 (ASCI1)
DMA Destination Addre	ss Register	2 3	X 1 1 Not Used
Channel OL	: DAROL		·
DMA Destination Addre Channel OH	•	2 4	
	· DAROH		
DMA Destination Addre Channel OB	ss Register	2 5	Bits 0-2 are used for DAROB. A 18, A 17, A 16 DMA Transfer Request
	: DAROB		X 0 0 DREŒ (external) X 0 1 TDRO (ASCIO)
DMA Byte Count Regist OL		2 6	X 1 0 TDR1 (ASCI1) X 1 1 Not Used
	. BCROL		
DMA Byte Count Regist 0H	ter Channel	2 7	
	: BCROH		
DMA Memory Address Channel 1L		2 8	
	: MAR1L		
DMA Memory Address Channel 1H	Register : MAR1H	2 9	
DMA Memory Address		2 A	Bits 0-2 are used for MAR1B
Channel 1B	: MAR1B		
DMA I/O Address Regis	ster Channel	2 B	
	: JAR1L		
DMA I/O Address Regis	ster Channel	2 C	
1H			Į.

(to be continued)





(to be continued)



(to be continued)

REGISTER	MNEMONICS	ADDRESS	SS REMARKS								
MMU Common Base	Register . CBR	3 8	bit	_	СВ6	CB5	CB4	СВЗ	CB2	CB1	СВО
			during RESET	0	0	0	0	0	0	0	0
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
							ι,	MMU Co	mmon I	Base Reg	jister
MMU Bank Base Regi	ster : BBR	3 9	bit	_	BB6	BB5	BB4	BB3	BB2	BB1	вво
			during RESET	0	0	0	0	0	0	0	0
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
									MMU Ba	ınk Base	Register
MMU Common/Bank	Area Register : CBAR	3 A	bit	CA3	CA2	CA1	CAO	ВАЗ	BA2	BA1	BAO
			during RESET	1	1	1	1	0	0	0	0
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
							IU Com a Regist				Bank Register
I/O Control Register	ICR	3 F	bit	IOA7	ЮА6	IOSTP		_	T _	Γ_	
	,		during RESET	0	0	0	1	1	1	1	1
			R/W	R/W	R/W	R/W			 		
					-VO Ad		Stop				-

■ DESCRIPTION

The HD64l80S, network processing unit (NPU), provides multipurpose high-speed communication control functions on a single LSI chip. The HD64l80S offers high performance communication protocol processing, as well as user system application processing, at a low cost.

Built-in features, such as an 8-bit CPU, 2 serial I/O channels, and a direct memory access controller (DMAC, support high-speed data transfer by reducing communications overheads.

The HD64180S has a variety of applications. It can be used as a communication subsystem processor or as a controller in a distributed control system for industrial robots.

In addition, the HD64180S is designed to interface with existing communication chips and to be compatible with existing communication software. It can be used with virtually any kind of communication system.

This manual describes HD64l80S hardware. For details about programming instructions refer to the HD64l80 Programming Manual (M21T038).

Overview

The HD64l80S network processing unit (NPU) contains a 2-channel serial interface, 8-bit CPU, 2-channel direct memory access controller (DMAC) with a proprietary chained-block transfer function, timers, etc., all integrated on a single LSI chip. The HD64l80S is thus well suited to multiprotocol communications processing.

The multiprotocol serial communications interface (MSCI) and the asynchronous serial communications interface/clocked serial I/O port (ASCI/CSIO) allow high speed data transfer using various communications protocols.

In particular, the MSCI is capable of handling asynchronous, byte synchronous, and bit synchronous communications protocols. Since the MSCI is connected to the on-chip DMAC, it is possible to realize high speed single-address DMA transfer (chained-block transfer) in frame units during bit synchronous communications. Furthermore, the flexible processing capability of the HD64l80S's CPU ensures compatibility with a wide range of communications protocols.

(CP-84)

■ FEATURES

СРИ	Software-Compatible with HD64l80Z 80 type bus interface On-chip MMU (1 Mbyte physical address space)
DMAC	2 channels DMA transfer between memory and memory, memory and I/O (memory-mapped I/O), and memory and MSCI Chained-block transfer between memory and MSCI Internal interrupt requests available
Multiprotocol serial communications interface (MSCI)	Full duplex channel Asynchronous, byte synchronous (mono-, bi-, or external synchronous), or bit synchronous (HDLC or loop) selectable Transmit/receive control using modem control signals (RTSM, CTSM, and DCDM) Internal Advanced Digital PLL (ADPLL) clock extraction receive data and/or receive clock noise suppression On-chip baud rate generator Internal interrupt requests available Maximum transfer rate 7.1 Mbps (with 10 MHz clock)


Asynchronous serial	Full duplex channel
communications	 Asynchronous clocked serial mode
interface/clocked	(selectable)
serial I/O port (ASCI/CSIO)	 Transmit/receive control using modem control signals (RTSA, CTSA, and DCDA)
(,	On-chip baud rate generator
	Internal interrupt requests available
Timers	• 2 channels
	8-bit reloadable up-counter
	Output waveform generator and external event
	count functions
	Internal interrupt requests available
Interrupt controller	• Four external interrupt lines (NMI, INTo, INTo, and INT2)
	Fifteen internal interrupt sources
Memory access	Internal refresh controller
support function	Internal wait state controller
••	Internal chip-select controller
Other functions	On-chip clock oscillator circuit
	 Low power dissipation modes (sleep and
	system stop)



■ TYPE OF PRODUCTS

Product Name	Max. Operating Frequency	Package
HD64180SCP6	6.17 MHz	
HD64180SCP8	8 MHz	CP-84 (84-pin PLCC)
HD64180SCP10	10 MHz	
HD64180SH6	6.17 MHz	
HD64180SH8	8 MHz	FP-80A (80-pin QFP)
HD64180SH10	10 MHz	

■ PIN ASSIGNMENT






Figure 1. Block Diagram of the HD64180S

Applications

Position in Product Line

The HD64180S's on-chip CPU (software-compatible with the HD64180Z) is capable of processing both communications protocols and user application programs. If the on-chip CPU is programmed for use mainly as a communications processor, application processing can be carried out by another CPU. Figure 2 illustrates this concept.




Figure 2. Allocating CPU Processing Capability

For example, the HD64180S's CPU can be used mainly for communications protocol processing to provide various communications functions for a host CPU. This is suitable in situations requiring high-speed data transfer and/or complicated protocol processing. In this case, a flexible interface can be configured with the host CPU by selecting appropriate software and I/O devices.

On the other hand, the HD64180S's CPU can be used for application processing (i.e., when data transfer occurs infrequently and/or at low speeds). In this case, the MSCI, ASCI/CSIO, and DMAC in the HD64180S can process the communications data so as to reduce CPU overhead. Thus the HD64180S can be used in a wide range of applications—from small-scale configurations containing two or three chips to large-scale configurations containing mass memory and numerous I/O devices.

■ Examples of System Configuration

(1) Data communications system

Figure 3 shows a system configured with a data communications subsystem. This system can be used for communications between computers in a public network or in an office automation (OA) system.

system.




Figure 3. Example Configured with a Data Communications Subsystem

Figure 4 shows a minimum configuration example for the data communications subsystem shown in figure 3. In this configuration, the host CPU loads the HD64180S control program from main memory into the dual port RAM (DPRAM). The DPRAM has a transmit buffer, receive buffer, and communications data status area for interfacing between the host CPU and the HD64180S. Since the memory area allocated to this subsystem's communications program and transmit/receive buffers is relatively small, the subsystem is well suited for low-speed, simple communications protocols.




Figure 4. Example of Data Communications Subsystem (minimum configuration)

Figure 5 shows an extended communications subsystem for complex protocol processing and high-speed data transfer. This subsystem incorporates external memory and two stages of transmit/receive buffers. The HD64180S control program is loaded into external memory. This subsystem is easily realized because the HD64180S can directly access up to 1 Mbyte of memory using its 20-bit address bus.




Figure 5. Example of Data Communications Subsystem (extended configuration)

@HITACHI

(2) Distributed control system

Figure 6 shows an example in which the HD64180S is used as a distributed control device. This configuration can be used for controlling industrial machinery or for communicating between control devices of automobiles, OA systems, point-of-sales (POS) terminals, etc.




Figure 6. The HD64180S in a Distributed Control System

Figure 7 shows the internal configuration of the distributed control devices shown in figure 6. In this configuration, the HD64180S is directly connected to an I/O device, and the external memory (EPROM and RAM) contains the HD64180S control program and application programs. This simple system also allows high-speed data processing by providing direct access to up to 1 Mbyte of memory space including the data/stack and transmit/receive buffer areas.




Figure 7. Internal Configuration of a Distributed Control Device Using the HD64180S

In the two configuration examples given above, the HD64180S is used either as a part of a data communications subsystem or as a distributed control device. In addition, the HD64180S can be used with various kinds of communications equipment.

■ Signal Descriptions

• Power Supply

	Pin	t		
	Nu	mber	Input/	
Symbol	CP-84	FP-80A	Output	Remarks
V _{CC}	1, 19, 29, 43, 54	8, 41, 71	Input	+5V power supply: All V_{CC} pins must be connected to the +5V system power supply.
V _{SS}	4, 36, 41, 48, 63, 74	24, 29, 35, 60, 74	Input	Ground: All V_{SS} pins must be connected to the system ground.

Note: To minimize potential difference in the chip, use the shortest possible lead length to the Vcc and Vss pins.

Clock

	Pin			
	Number		Input/	
Symbol	CP-84	FP-80A	Output	Remarks
XTAL	2	72	Input	Crystal resonator input: The input frequency must be double that of the ø clock. When the EXTAL pin is connected to an external clock, the XTAL pin should be left floating.
EXTAL	3	73	Input	Crystal resonator or external clock input: The input frequency must be double that of the ø clock. Figures 8 and 9 show crystal resonator and external clock connection diagrams, respectively.
ø	84	70	Output	System clock: Supplies the ø clock to peripheral devices.




Figure 8. Example of Crystal Resonator Connection




Figure 9. Example of External Clock Configuration

• Reset Line

	Pin			
	Number		Input/	
Symbol	CP-84	FP-80A	Output	Remarks
RESET	17	6	Input	Reset: When this line is driven active low for 6 or more clock cycles, the HD64180S enters the reset mode and all functions are reset.

• Address Lines

	Pin			
	Number		Input/	
Symbol	CP-84	FP-80A	Output	Remarks
A ₀ -A ₁₉	30-35,	18-23,	Output	Address bus: This 20-bit address bus supports
	37-40,	25-28,	(Three	1Mbyte of memory and a 64kbyte (16-bit address
42	42,	30-34,	State)	width) I/O space. The address bus goes to high
	44-47,	36-40		impedance during:
	49-53			• Reset mode
				• Passing control of the bus to another device (the
				HD64180S is placed in the bus release mode when the
				BUSREQ line is asserted).

• Data Lines

	Pin Nur	nber	Input/	
Symbol	CP-84	FP-80A	Output	Remarks
D ₀ -D ₇	55-62	42-49	Input/ Output (Three State)	Data bus: The 8-bit handles bi-directional data passing (input and output of data.)

• Memory and I/O Interface Lines

	Pin					
Symbol	CP-84	FP-80A	Input/ Output	Remarks		
RD	25	14	Output (Three State)	Read: This line is asserted during read cycles. When this line is driven active low, the data lines are used as inputs.		
WR	26	15	Output (Three State)	Write: This line is asserted during write cycles. When this line is driven active low, the data lines are used as outputs.		

Symbol	Pin Nur CP-84	nber FP-80A	Input/ Output	Remarks
ME	27	16	Output (Three State)	Memory enable: This line is used to indicate a memory read or write operation. It is asserted in the following cases: • Instruction fetch, operand read, and memory read/write instructions • Memory access during DMA cycles • Refresh cycles
ĪŌĒ	28	17	Output (Three State)	I/O enable: This line is used to indicate an I/O read/write operation. It is asserted in the following cases: • I/O read/write instructions • I/O access during DMA cycles • INTo acknowledge cycles
WAIT	12	1	Input	Wait: This line is used to extend either memory or I/O read/write cycles. If this line is low at the falling edge of a T2 state, a Tw state is inserted. If the line is still low at the falling edge of the inserted Tw state, an additional Tw state is inserted. This process is repeated until the signal level on this line is high at the falling edge.
CS ₀	9	79	Output	Chip select: These lines are used to access one of the
CS ₁	10	80	Output	three physical address areas: PAL, PAM, and PAH.
CS2	11		Output	The partition of the physical address space is the same as that of wait controllers. Physical address Signal area accessed asserted 1 PAL area CS0 (lower physical address area) 2 PAM area CS1 (middle physical address area)
				3 PAH area CS2 (upper physical address area)

• System Control Lines

	Pin							
	Nun	ıber	Input/					
Symbol	CP-84	FP-80A	Output	Remarks				
BUSREQ	18	7	Input	Bus request: This line is asserted by an external dev to request control of the bus. When this line is drive active low, the internal bus master waits until the end the current machine cycle, then places the address line the data lines, and some of the memory I/O interface lines (RD, WR, ME, and IOE) into the high impedant state.				
BUSACK	20	9	Output	Bus acknowledge: This line is used by the internal but master to notify an external device by sending a BUSACK signal that a BUSREQ signal has been received and the bus has been released.				
HALT	24	13	Output	HALT: This line is asserted whenever a HALT or SLP instruction is executed. It indicates that the HD64180S is in the halt, sleep, or system stop mode. This line is also used in conjunction with the LIR and ST lines to indicate the status of the CPU and internal DMAC.				
LIR	22	11	Output	Load instruction register: This line is asserted during opcode fetch cycles. This line can also be used to output the Z80 peripheral LSI interface signal.				
ST	21	10	Output	Status: This line is used, together with \overline{LIR} and \overline{HALT} , to indicate the internal status of the HD64180S (see table).				
				HALT LIR ST Status				
				(1) 1 0*1 0 CPU active (first byte of an opcode fetch)				
				A				

^{*1} The upper value shows the \overline{LIR} pin status when the LIRE bit of the operation mode control register is 1, and the lower value shows the \overline{LIR} pin status when the LIRE bit is 0.

Carrab al		mber	Input/	D				
Symbol	CP-84	FP-80A	Output	(2)	narks 1	0*2	1	CPU active (second or third byte of an opcode fetch)
						1		,
				(3)	X*1	1	0	DMAC operation
				(4)	1	1	1	Normal operating mode (other than (1), (2), or (3)) Reset mode
				(5)	0	0*2	0	Opcode fetch during halt mode (no instructions are executed)
						1		000
				(6)	0	1	1	Halt mode (other than (3) or (5)) Sleep mode (other than (3)) System stop mode
REF	23	12	Output					ed during the DRAM refresh

^{*1} X: Don't care

on the 12 low-order lines (A0 - A11) of the address bus.

• Interrupt Lines

-	•	
ν	m	

	Number		Input/	
Symbol	CP-84	FP-80A	Output	Remarks
NMI	13	2	Input	Non-maskable interrupt: This line is used to request a non-maskable interrupt.

^{*2} The upper value shows the \overline{LIR} pin status when the LIRE bit of the operation mode control register is 1, and the lower value shows the \overline{LIR} pin status when the LIRE bit is 0.

	Pin Nu	mber	Input/					
Symbol	CP-84	FP-80A	Output	Remarks				
INTo	14	3	Input	maskable i	Interrupt 0: This line is used to request a level-0 maskable interrupt. There are three different modes for level-0 interrupts (see table).			
				Mode	Function			
				0	Executing the instruction on the data bus			
				1	Executing the instruction at address 0038H			
				2	Vector mode			
ĪNT1	15	4	Input	_	and 2: These lines are used respectively level-1 and level-2 maskable			
ĪNT2	16	5	Input	=	vector mode).			
• DMA I								
	Pin	=	T4/					
Symbol	Nu CI [,] -84	mber FP-80A	Input/ Output	Remarks				
DREQ0	80	66	Input	-	nest for channel 0: This line is used to DMA transfer using internal DMAC			
DREQ	81	67	Input	DMA request for channel 1: This line is used to request a DMA transfer using internal DMAC channel 1.				
TEND ₀	82	68	Output	the end of channel 0.	nd for channel 0: This line is used to indicate a DMA transfer using internal DMAC It is asserted synchronously with the read on the last data transfer.			
TEND ₁	83	69	Output	the end of	nd for channel 1: This line is used to indicate a DMA transfer using internal DMAC It is asserted synchronously with the read			

cycle upon the last data transfer.

• Serial	I/O (MS	CI) Lines				
	Pin					
Crombal		mber ED 80 A	Input/	Demonder		
Symbol	CP-84	FP-80A	Output	Remarks		
TXDM	71	57	Output	Transmit data from the MSCI: This line is used to		
				output transmit data from the MSCI.		
RXDM	68	54	Input	Receive data to the MSCI: This line is used to input		
				receive data to the MSCI.		
TXCM	70	56	Input/	Transmit clock for the MSCI: This line is used to		
			Output	input/output the MSCI transmit clock.		
				Three programmable modes:		
				Input: • External transmit clock		
				Output: • Transmit clock from the on-chip baud rate		
				generator		
				Receive clock (used as the transmit clock)		
RXCM	69	55	Input/	Receive clock for the MSCI: This line is used to		
			Output	input/output the MSCI receive clock. This line can also		
				be used to input the ADPLL operating clock.		
				Four programmable modes:		
				Input: • External receive clock		
				 ADPLL operating clock 		
				Output: • Receive clock extracted by the ADPLL		
				(when the on-chip baud rate generator is used		
				as the ADPLL operating clock)		
				 Receive clock from the on-chip baud rate 		
				generator		
RTSM	65	51	Output	Request to send for the MSCI: Indicates that the		
				HD64180S has data to be output to a communications		
				device such as modem. The output level can be		
				automatically controlled by MSCI operation (auto-		
				enable function). This line can also be used as a		
				general purpose output port.		
DCDM	66	52	Input	Data carrier detect for the MSCI: Indicates that a		
			-	communications device such as modem is receiving		
				valid data from the communications line. MSCI receive		
				operation can be automatically controlled by this input		
				(auto-enable function). This line can also be used as a		
				general purpose input port.		
				A		

	Pin Number		Input/				
Symbol	CP-84	FP-80A	Output	Remarks			
CTSM	67	53	Input	Clear to send for the MSCI: Indicates that a communications device such as modem is ready to send data to the communications line. MSCI transmit operation can be automatically controlled by this input (auto-enable function). This line can also be used as a general purpose input port.			
SYNC	64	50	Input/ Output	Synchronization for the MSCI: This line is used as an input in the external byte synchronous mode. Synchronization is established at the falling edge of SYNC. This line is used as an output in the byte sync (mono- or bi-) or HDLC mode. It indicates the inverse of the SYNCD/FLGD bit in MSCI status register 1 (MST1)*. In the asynchronous mode, this line is used as an input. The input value does not affect operation.			

^{*}For details concerning MSCI status register 1 (MST1), see "MSCI Status Register 1."

• Serial I/O (ASCI/CSIO) Lines

Pin

	Nun	ıber	Input/			
Symbol	CP-84	FP-80A	Output	Remarks		
TXDA	79	65	Output	Transmit data from the ASCI/CSIO: This line is used to output transmit data from the ASCI/CSIO.		
RXDA	76	62	Input	Receive data to the ASCI/CSIO: This line is used to input receive data to the ASCI/CSIO.		
TXCA	78	64	Input/ Output	Transmit clock for the ASCI/CSIO: This line is used to input/output the ASCI/CSIO transmit clock. Two programmable modes: Input: • External transmit clock Output: • Transmit clock from the on-chip baud rate generator		
RXCA	77	63	Input/ Output	Receive clock for the ASCI/CSIO: This line is used to input/output the ASCI/CSIO receive clock. Two programmable modes: Input: • External receive clock Output: • Receive clock from the on-chip baud rate generator		

	Pin					
Symbol	Nur CP-84	mber FP-80A	Input/ Output	Remarks		
RTSA	72	58		Request to send for ASCI/CSIO: Indicates that the HD64180S has data to be output to a communications device such as a modem. The output level can be automatically controlled by the ASCI/CSIO operation (auto-enable function). This line can also be used as a general purpose output port.		
DCDA	73	59	Input	Data carrier detect for ASCI/CSIO: Indicates that a communications device such as a modem is receiving valid signals from the communications line. ASCI/CSIO receive operation can be automatically controlled by this input (auto-enable function). This line can also be used as a general purpose input port.		
CTSA	75	61	Input	Clear to send for ASCI/CSIO: Indicates that a communications device such as modem is ready to send data to the communications line. ASCI/CSIO transmit operation can be controlled automatically by this input (auto-enable function). This line can also be used as a general purpose input port.		

• Timer Lines

Pin Number			Input/	
Symbol CP-84 FP-80A Output		•	Remarks	
TIN0	5	75	Input	Timer inputs for channels 0 and 1: Event counter signals are input via these lines.
TIN ₁	6	76	Input	
TOUT ₀	7	77	Output	Timer outputs for channels 0 and 1: Timer signals are output via these lines.
TOUT ₁	8	78	Output	-

■ Absolute Maximum Ratings

Item	Symbol	Rating	Unit	
Supply voltage	Vœ	-0.3 to +7.0	V	
Input voltage	Vin	-0.3 to Vcc + 0.3	V	
Operating temperature	Topr	-20 to +75	°C	
Storage temperature	Tstg	-55 to +150	°C	

Caution: Permanent damage to the HD64180S may result if it is subjected to conditions that exceed the absolute maximum ratings. To assure normal operation, the following conditions should be satisfied:

 $V_{ss} \le V_{in} \le V_{cc}$

■ Electrical Characteristics

• DC Characteristics ($Vcc=5V\pm10\%$, Vss=0V, Ta=-20 to +75 °C unless otherwise specified)

Item	Symbol	min	typ	max	Unit	Conditions
Input high level voltage at	V IH1	V∞-0.6		V∞+0.3	V	
RESET, EXTAL, and NMI						
Input high level voltage at	V IH2	2.2		V∞+0.3	V	
lines other than RESET,						
EXTAL, and NMI						
Input low level voltage at	V IL1	-0.3		0.6	V	
\overline{RESET} , EXTAL, and \overline{NMI}						
Input low level voltage at	V IL2	-0.3		0.8	V	
lines other than RESET,						
EXTAL, and \overline{NMI}						
Output high level voltage	V он	2.4			v	IoH = -200 μA
at all output lines	V OH	Vcc - 1.2			V	$IOH = -20 \mu A$
Output low level voltage	V ol			0.45	V	IOL = 2.2 mA
at all output lines						

DC Characteristics (cont.) ($Vcc=5V \pm 10\%$, Vss=0V, Ta=-20 to +75°C unless otherwise specified)

Item	Symbol	min	typ	max	Unit	Conditions
Input leakage current	I IL			1.0	μΑ	$V_{in} = 0.5$ to
at all input lines other than						Vcc -0.5
XTAL and EXTAL						
Three state leakage current	I TL			1.0	μΑ	V in = 0.5 to
						V cc -0.5
Current dissipation*			36	72		f = 6 MHz
(normal operation)			48	96	mA	f = 8 MHz
	Icc		60	120	-	f = 10 MHz
Current dissipation*	•		6	12		f = 6 MHz
(system stop mode)			8	16	mA	f = 8 MHz
			10	20	-	f = 10 MHz
Pin capacitance	Ср			20	pF	$V_{in} = 0V, f = 1$
						MHz, $Ta = 25^{\circ}C$

^{*} Input signal $\overline{\text{RESET}}$, EXTAL, $\overline{\text{NMI}}$: $V_{\text{IHmin}} = V_{\text{CC}} - 0.6V$, $V_{\text{ILmax}} = 0.6V$ the others: $V_{\text{IHmin}} = V_{\text{CC}} - 1.0V$, $V_{\text{ILmax}} = 0.8V$

• AC Characteristics ($Vcc=5V\pm10\%$, Vss=0V, Ta=-20 to $+75^{\circ}C$ unless otherwise specified) Note that the specifications related to CS_2 pin is specified only in CP-84 package version. Bus Timing

Table 3-3. Bus Timing

		HD64180SCP6 HD6			41809	SCP8	HD6	41809	SCP10			
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
Clock cycle time	tcyc	162	_	2000	125	_	2000	100	_	2000	ns	See figures
Clock high-level	tchw	65	-	_	50	_	_	38	-	_	ns	10, 11,
pulse width												12, and 13.
Clock low-level	tclw	65	_	_	50	_	_	38	_	_	ns	
pulse width												
Clock fall time	t cf		_	15	_	_	15	_	_	12	ns	
Clock rise time	tcr	_	_	15	_	_	15	_	_	12	ns	
Address delay	t AD	_	_	90	_	_	80	_	_	55	ns	
time												

Bus Timing (cont.)

		HD64180SCP6		HD6	41809	SCP8	HD6	41808	CP10			
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
Address set-up	tas	20	_	_	15		_	15	_	-	ns	See figures
time (vis-a-vis												10, 11,
falling edge of												12, and 13.
ME, IOE, or												
CS2—CS0)					····							
ME delay time 1	İ MED1			60			50			50	ns	
RD delay time 1	t rdd1		_	60	_	_	50	_	_	50	ns	
LIR delay time 1	t ld1	_		80		_	70	_	_	55	ns	
Address hold	t ah	35	_		20		_	10	_		ns	
time (vis-a-vis												
rising edge of												
$\overline{\text{ME}}, \overline{\text{IOE}}, \overline{\text{RD}},$												
WR or												
CS2—CS0)												
ME delay time 2	ÎMED2	_	_	60		_	50	_	_	50	ns	
RD delay time 2	trdd2			60	_		50		_	50	ns	
RD delay time 3	trdd3	_		65		_	60	_		55	ns	
LIR delay time 2	tLD2			80	_	_	70	_	_	55	ns	
Data read set-up	tors	40	_	-	30	_		30	-	_	ns	
time												
Data read hold	t DRH	0	-		0	_	_	0	_	_	ns	•
time*												
ST delay time 1	t std1	-	_	90	_		70	_	_	60	ns	•
ST delay time 2	tstd2		_	90		_	70	_	_	60	ns	•
WAIT set-up	tws	40		_	40	-	_	30	_	_	ns	
time												

^{*} Defined against the first signal to go high level of \overline{ME} , \overline{RD} and $\overline{CS2}$ – $\overline{CS0}$

Bus Timing (cont.)

		HD6	41809	SCP6					41808	CP10		
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
WAIT hold time	twn	40	_		40	_	_	30	_	_	ns	See figures
Write data	twoz	_	_	95	_	_	70	_	_	60	ns	10, 11,
floating delay												12, and 13.
time												
WR delay time 1	twrd1	-	_	65	_	_	60	_	_	50	ns	
Write data delay	twdd	_	_	90			80	_	_	60	ns	
time												
Write data set-up	twos	40		_	20		_	15	_	_	ns	
time (vis-a-vis												
falling edge of												
WR)												
WR delay time 2	twrD2	_		80	_	_	60	_	_	55	ns	
WR pulse width	twrp	170	_	_	130	_	_	110	_	_	ns	
Write data hold	twdh	40	_	_	15	_	_	10	_	_	ns	
time (vis-a-vis												
rising edge of												
WR)												
IOE delay time 1	tiodi	_		60	_		50	_		50	ns	
IOE delay time 2	tiod2			60	_		50			50	ns	
IOE delay time	trod3	340			250	_	_	200	_	_	ns	
3 (from falling												
edge of LIR)												
IOE delay time 4	tiod4			65	_		60			55	ns	
INT set-up time	tinrs	40		_	40	_	_	30	_	-	ns	
(vis-a-vis												
falling edge of												
ø)												
INT hold time	tinih	40	_	_	40	_	_	30	_	_	ns	
(vis-a-vis												
falling edge of												
ø)												

Bus Timing (cont.)

		HD6	4180	SCP6	HD6	4180	SCP8	HD6	41809	SCP10		
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
NMI pulse width	tnmrw	120	_		100		_	80	_	_	ns	See figures
BUSREQ set-up	tBRS	40	_	_	40			30	-	_	ns	10, 11,
time (vis-a-vis												12, and 13.
falling edge of												
ø)												
BUSREQ hold	tbrh	40	-	_	40	-		30	_		ns	
time (vis-a-vis												
falling edge of												
ø)												
BUSACK delay	tbad!	-	_	95			70	_	_	60	ns	
time 1												
BUSACK delay	tBAD2	-		95		_	70	_	_	60	ns	
time 2												
Bus floating	tbzD	_		125			90	_	-	80	ns	
delay time												
ME high-level	tmewh	110	_	_	90	_	_	70		_	ns	
pulse width		~										
ME low-level	t mewl	125		_	100		_	80			ns	
pulse width												
REF delay time 1	trfd1	_	_	90			80	_	_	60	ns	
REF delay time 2	TRFD2	_	_	90			80	_	_	60	ns	
HALT delay	t had1	_		90	_	_	80	_		50	ns	
time 1												
HALT delay	thad2		_	90	_		80	_		50	ns	
time 2												
RESET set-up	tres	120			100		_	80	-	_	ns	
time												
RESET hold	treh	80	-	_	80	_	_	80		_	ns	
time												
Oscillator	tosc		_	20			20			40	ms	
stabilize time												
			*************						***********			

Bus Timing (cont.)

		HD6	41809	SCP6	HD6	41809	SCP8	HD6	41809	SCP10		
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
RESET rise time	trr			50			50			50	ms	See figures
RESET fall time	tre	_	_	50	_	_	50	_	_	50	ms	10, 11,
CS delay time 1	tcsD1		_	60	_	_	55	_	_	50	ns	12, and 13.
CS delay time 2	tcsD2	_	_	60	_	_	55	_	_	50	ns	

MSCI Timing

	HD64	180	SCP6	HD64	1180	SCP8	HD64	41809	SCP10			
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
TXCM cycle time	trcycm	1.4*	_	_	1.4*	_	_	1.4*		_	tcyc	See figur
(TXCM input)												14, 15,
TXCM rise time	trc-m	_	_	20	_	_	15	_	_	10	ns	16, 17,
(TXCM input)												18, 19,
TXCM fall time	t TCfM		_	20	_	_	15	_	_	10	ns	20, 21
(TXCM input)												and 22.
TXCM high-level	trchwm	0.55	_	_	0.55		_	0.55	_		tcyc	
pulse width												
(TXCM input)												
TXCM low-level	ttclwm	0.55	_	_	0.55			0.55	_		tcyc	
pulse width												
(TXCM input)												
TXDM delay time	tiddim	_	_	130	_	_	100	_	_	80	ns	_
(TXCM input)												
TXDM delay time	ttdd2M		_	80	_	_	65	_		50	ns	-
(TXCM output)												
RXCM cycle time	trcycm	1.4*	_	_	1.4*	_	_	1.4*	_	-	tcyc	

^{*} In asynchronous mode, loop mode, treyem, treyem = 2.5 teye (min).

MSCI Timing (cont.) (Vcc= $5V \pm 10\%$, Vss=0V, Ta=-20 to +75°C unless otherwise specified)

				HD6	41809	SCP8	HD6	41809	CP10			
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
RXCM rise time	trom	-	-	20	-	_	15			10	ns	See figures
RXCM fall time	trom	_		20	_	_	15	_	_	10	ns	14, 15,
RXCM high-level	trchwm	0.5	5 –		0.5	5 –		0.5	5 –	-	tcyc	16, 17,
pulse width					_							18, 19,
RXCM low-level	trciwm	0.5	5 –	_	0.5	5 –	_	0.5	5 –	-	tcyc	20, 21
pulse width												and 22.
RXDM-RXCM	trds1m	50	_		40	_	_	30	_	_	ns	_
set-up time												
(RXCM input)												
RXCM-RXDM	trdhim	40		_	30	_	_	20		_	ns	-
hold time (RXCM												
input)												
RXDM-RXCM	trds2m	130	_	_	100		_	80	_	_	ns	-
set-up time												
(RXCM output)												
RXCM-RXDM	TRDH2M	40	_	_	30	_	_	20	_	-	ns	-
hold time (RXCM												
output)												
ADPLL operating	TPLCYM	120			80	_	_	57	_	-	ns	•
clock cycle time												
ADPLL operating	tpl_m	_		15		_	10	-		8	ns	•
clock rise time												
ADPLL operating	tpl.im		_	15		_	10	_		8	ns	-
clock fall time												
ADPLL operating	tplhwm	25			15	_	_	10			ns	-
clock high-level												
pulse width												
ADPLL operating	tpllwm	25			15	_		10		-	ns	-
clock low-level												
pulse width												
ø-BRG* output	tвgdм	_		150	_	_	120	_	_	95	ns	•
delay time												

^{*} $f_{BRG} \neq f \emptyset$ (fbrg is the baud rate generator output frequency; f Ø is the CPU operating clock frequency).

MSCI Timing (cont.) (Vcc=5V \pm 10%, Vss=0V, Ta=-20 to +75°C unless otherwise specified)

		HD6	41809	SCP6	HD6	4180	SCP8			CP10		
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
TXCM/RXCM	tbg _{Mr}	_		50	_	_	40	_	_	30	ns	See figures
output rise time												_ 14, 15,
TXCM/RXCM	t BGMf	_	-	50			40	-	_	30	ns	16, 17,
output fall time												_ 18, 19,
RXCM-SYNC	tsysu	2.5	_	_	2.5	; <u> </u>	_	2.5	i –	_	tcyc	20, 21
set-up time												_ and 22.
RXCM-SYNC	t syhd	2.5			2.5	. –	_	2.5	5 –	_	tcyc	
hold time												_
CTSM high-level	t ctshwm	2.0	_		2.0) _		2.0) –	_	tcyc	
pulse width												_
CTSM low-level	tcrslwm	2.0			2.0) _	_	2.0) –	_	tcyc	
pulse width												_
DCDM high-level	t DCDHWM	2.0			2.0) –	-	2.0) –		tcyc	
pulse width												
DCDM low-level	tocdlwm	2.0		_	2.0) –	_	2.0) –		tcyc	-
pulse width												
ø-RTSM delay	trtsdm	_		100	_	_	85	_	_	70	ns	
time			······································									

ASCI/CSIO Timing ($Vcc = 5V \pm 10\%$, Vss = 0V, Ta = -20 to +75 °C unless otherwise specified)

		HD6	41809	SCP6			HD6	41809	SCP10			
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
TXCA input	treve	2.5	_	_	2.5	-		2.5	_		tcyc	See figures
cycle time												23, 24,
TXCA input	trchw	0.55	_	_	0.55	_	-	0.55	_	_	tcyc	25, 26,
high-level pulse												27, 28
width												and 29.
TXCA input	trciw	0.55	_	_	0.55	_	_	0.55		_	tcyc	
low-level pulse												
width												
TXCA input rise	trcr	_	_	30	_	_	20	_	_	10	ns	_
time												
TXCA input fall	tref	_	_	30	_		20		_	10	ns	_
time												
TXDA delay	t TDD1	1.5		3.0	1.5	_	3.0	1.5	_	3.0	tcyc	<u>-</u>
time 1												
TXDA delay	trod2		_	50		_	40			30	ns	_
time 2												
RXCA input	trcyc	2.5	_	_	2.5	_	_	2.5	_	_	tcyc	_
cycle time												
RXCA input	trchw	0.55	_		0.55	_	_	0.55	_		tcyc	
high-level pulse												
width												
RXCA input	trclw	0.55		_	0.55			0.55		_	tcyc	-
low-level pulse												
width												
RXCA input rise	t RCr		-	30	_		20			10	ns	
time												
RXCA input fall	trcr			30	_		20		-	10	ns	_
time												

ASCI/CSIO Timing (cont.) ($Vcc=5V \pm 10\%$, Vss=0V, Ta=-20 to +75°C unless otherwise specified)

				HD6	41809	SCP8	HD6	41809	SCP10			
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
RXDA set-up	trds1	50	_	_	40	_	_	30	_	_	ns	See figures
time 1												23, 24,
RXDA hold time	troh1	40	_	_	30	_	_	20	_	_	ns	25, 26,
1												27, 28
RXDA set-up	TRDS2	130	_		100	_	_	80		_	ns	and 29.
time 2												
RXDA hold time	TRDH2	40	_	_	30	_	_	20	_	_	ns	
2												
ø-BRG output	İ BGDA	_		80	-	_	70	_	_	60	ns	
delay time												
TXCA/RXCA	t BGAr	_	_	50	_	_	40	_	_	30	ns	
output rise time												
TXCA/RXCA	İ BGAf	_	_	50	_	_	40	_	_	30	ns	
output fall time												
CTSA high-level	tctshw	2.0	_		2.0	_	_	2.0	_		tcyc	
pulse width												
CTSA low-level	tctslw	2.0		_	2.0	_	_	2.0	_	_	tcyc	
pulse width												
DCDA high-	t DCDHW	2.0	_	_	2.0	_	_	2.0	_	_	tcyc	
level pulse width												
DCDA low-level	tocolw	2.0	_	_	2.0	_		2.0	_	_	tcyc	
pulse width												
RTSA delay	trtsd	-		100	_	_	85	_	_	70	ns	
time												

DMAC Timing ($Vcc=5V \pm 10\%$, Vss=0V, Ta=-20 to +75°C unless otherwise specified)

				HD6	41809	SCP8	HD6	41809	CP10			
<u>Item</u>	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
DREQ set-up	TOREQS	40	-		40	_	_	30	_	_	ns	See figure
time												_ 30.
DREQ hold time	t DREQH	40		_	40		_	30			ns	_
TEND delay	tredi		_	70		_	60	_	_	50	ns	
time 1												_
TEND delay	tred2	_		70			60	_	_	50	ns	
time 2												_
ST delay time 1	t std1	_	_	90	_		70	_	_	60	ns	_
ST delay time 2	tstd2	_	_	90	_	_	70	_	_	60	ns	_

Timer Timing (Vcc= $5V \pm 10\%$, Vss=0V, Ta=-20 to +75°C unless otherwise specified)

	Symbol	HD64180SCP6			HD64180SCP8			HD64180SCP10				
Item		min	typ	max	min	typ	max	min	typ	max	Unit	Timing
Timer input	t PWT	2.0	_	_	2.0	_	_	2.0	_		tcyc	See figure
pulse width												31.
Timer input set-	t PDSU	40	_	_	40	_		30	_		ns	-
up time												
Timer input hold	t PDH	40	_	_	40		_	30			ns	_
time												
Timer output	trop	_	_	100	_		85		_	70	ns	-
delay time												

EXTAL Input Clock Signal Timing ($Vcc = 5V \pm 10\%$, Vss = 0V, Ta = -20 to +75°C unless otherwise specified)

		HD64180SCP6		HD64180SCP8			HD64180SCP10					
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
External clock	tecyc	81	_	1000	62	_	1000	50	_	1000	ns	See figure
cycle time												32.
External clock	techw	20	_	_	15	_	_	10	_	_	ns	•
high-level pulse												
width												
External clock	teclw	20		_	15	_		10	_		ns	-
low-level pulse												
width												
External clock	tecr	_	_	25	_	_	25	_	_	15	ns	•
fall time												
External clock	tec _r	_	_	25			25	_	_	15	ns	•
rise time												·

Miscellaneous


Rise and Fall Times of Input Signals with No Characteristics Specified

(Vcc = $5V \pm 10\%$, Vss = 0V, Ta = -20 to +75°C unless otherwise specified)

		HD64180SCP6		HD64180SCP8			HD64180SCP10					
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
Input line rise	tir	_	_	100	-	_	100	_	_	100	ns	See figure
time (no												33.
characteristics												
specified)												
Input line fall	tır	_	_	100	_	_	100	_	_	100	ns	
time (no												
characteristics												
specified)												

597

Bus Timing



*2 A low-level signal should be input to the RESET pin such that it is sampled at low level for at least six successive ø clock falling edges. After the reset mode is entered, it may require up to 10 clock cycles before all of the output lines are set to their initialize conditions. See "Reset Mode," for details.

Figure 10. Bus Timing (1)




Figure 11. Bus Timing (2)

@HITACHI




Figure 12. Bus Timing (3) (sleep or system stop mode)




Figure 13. Bus Timing (4)

MSCI Timing

(1) Transmit timing (TXCM input)




Figure 14. Transmit Timing (TXCM input)

(2) Transmit timing (TXCM output)




Figure 15. Transmit Timing (TXCM output)

(3) Receive Timing (RXCM input)




Figure 16. Receive Timing (RXCM input)

(4) Receive Timing (RXCM output)




Figure 17. Receive Timing (RXCM output)

(5) ADPLL Operating Clock Timing




Figure 18. ADPLL Operating Clock Timing

(6) Baud Rate Generator Output Timing




Figure 19. Baud Rate Generator Output Timing (fBRG= f_{ϕ})

(7) SYNC Timing




Figure 20. SYNC Timing

(8) $\overline{\text{CTSM}}$ and $\overline{\text{DCDM}}$ Timing




Figure 21. CTSM and DCDM Timing

(9) RTSM Timing




Figure 22. RTSM Timing

ASCI/CSIO Timing

(1) Transmit Timing (TXCA input)




Figure 23. Transmit Timing (TXCA input)

(2) Transmit Timing (TXCA output)




Figure 24. Transmit Timing (TXCA output)

(3) Receive Timing (RXCA input)




Figure 25. Receive Timing (RXCA input)

(4) Receive Timing (RXCA output)




Figure 26. Receive Timing (RXCA output)

(5) Baud Rate Generator Timing




Figure 27. Baud Rate Generator Timing

(6) CTSA and DCDA Timing




Figure 28. CTSA and DCDA Timing

(7) RTSA Timing




Figure 29. RTSA Timing

DMAC Timing




Figure 30. DMAC Timing

Timer Timing




Figure 31. Timer Timing

EXTAL Input Clock Signal Timing




Figure 32. EXTAL Input Clock Signal Timing

Miscellaneous

(1) Rise and Fall Times of Input Signals with No Characteristics Specified




Figure 33. Rise and Fall Times of Input Signals with No Characteristics Specified

(2) Reference Levels (when not otherwise specified)




Figure 34. Reference Levels

(3) Bus Timing Load (TTL load)




Figure 35. Bus Timing Load

■ Instruction Set

In the instruction set, the following conventions are used:

(1) Register specification

g, g' represents a 8-bit register, while ww, xx, yy, or zz represents a pair of 8-bit registers. The corresponding registers are listed below.

g,g'	Register	ww	Register	XX '	Register	уу	Register	ZZ	Register
000	В	00	ВС	00	ВС	00	BC	00	ВС
001	<u>C</u>	01	DE	01	DE	01	DE	01	DE
010	D	10	HL	10	IX	10	IY	10	HL
011	<u>E</u>	11	SP	11	SP	11	SP	11	AF
100	H								
101	L								
111	Α								

Note: ww, xx, yy, or xx plus H or L (eg, wwH, IXL) indicates the high or low order byte of a 16-bit register.

(2) Bit specification.

'b' indicates the bit number of the bit operand in a bit manipulation instruction. The corresponding bits are listed below.

<u>B</u>	Bit
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

(3) Condition specification

'f' indicates the condition for executing an instruction, based on the arithmetic result. The corresponding conditions are listed below.

<u>f</u>	Con	dition
000	NZ	non zero
001	Z	zero
010	NC	non carry
011	С	carry
100	PO	parity odd
101	PE	parity even
110	P	sign plus
111	M	sign minus

(4) Restart address

'v' indicates the restart address of a restart instruction. The corresponding addresses are listed below.

<u>v</u>	Address
000	00H
001	08H
010	10H
011	18H
100	20H
101	28H
110	30H
111	38H

(5) Flag

Flag changes are indicated by the following symbols:

- •: The flag is not changed by the instruction.
- X: Flag change by this instruction is undefined.

- ‡: The flag is changed according to the arithmetic result of the instruction.
- S: The flag is set to 1 by the instruction.
- R: The flag is reset to 0 by the instruction.
- P: The flag is changed as a parity flag by the instruction.
- V: The flag is changed as an overflow flag by the instruction.

(6) Others

()M: Indicates the memory at the address indicated in parentheses.

()I: Indicates the I/O at the address indicated in parentheses.

m or n: 8-bit value

mn: 16-bit value

r: Subscript r indicates a 8-bit register.

R: Subscript R indicates a 16-bit register.

b·()M: Indicates the memory bit specified by b at the address indicated in parentheses.

b·gr: Indicates the register bit specified by b in the register specified by gr.

d or j: Signed 8-bit displacement

S: Source addressing mode

D: Destination addressing mode

·: AND

+: OR

⊕: Exclusive OR

• Data Manipulation Instructions

(1) Arithmetic and logic instructions (8bits)

Operation					A	ddressi	ng								_	ag		
name	MNEMONICS	OP code	IMMED	EXT		REG	REGI	IMP	REL	Bytes	States	Operation	5	- 6 Z	4 H	P/V	1 N	_ c
ADD	ADD A.g	10 000 g				S		D	-	1	4	Ar+gr→Ar	Ť	1	1	V	R	<u> </u>
	ADD A, (HL)	10 000 110	1			j	S	D	1	1	6	Ar+(HL) _n →Ar	1	1	1	٧	R	1
	ADD A,m	11 000 110	S					D		2	6	Ar+m→Ar	1	1	1	٧	R	1
	ADD A.(IX+d)	(m)	1		s			D	l	3	14	Ar+(IX+d) _m →Ar	١,			v	_	
	ADD A,(IA+6)	10 000 110	1		3			ע		3	14	Ar+(IX+d)n→Ar	1	1	1	٧	R	i
		〈 d 〉]		ļ								1					
	ADD A,(IY+d)	11 111 101	1		s	1	1	D	ĺ	3	14	Ar+(IY+d) _n →Ar	1	1	1	V	R	1
		10 000 110	1		l							ł						
·		< d >	<u> </u>		L		L	L					L					
ADC	ADC A.g	10 001 g	İ			S		D		1	4	Ar+gr+c→Ar	1	1	1	٧	R	ı
	ADC A,(HL)	10 001 110	s		ł		S	D D		1 2	6	Ar+(HL) _n +c→Ar	1	l	i	٧	R	1
	ADC A,m	11 001 110 (m)	1 3					ע		1	•	Ar+m+c→Ar	1	ı	1	٧	R	I
	ADC A,(IX+d)	11 011 101	1		s		l .	D		3	14	Ar+(IX+d) + tc ·Ar	1	ı	1	٧	R	ı
		10 001 110	1															
		< d >	İ					1					1					
	ADC A,(IY+d)	11 111 101			S			D	1	3	14	Ar+(IY+d)n+c→Ar	1	1	1	٧	R	1
		10 001 110 〈 d 〉							}				1					
AND	AND g	10 100 g	┼		├	S		D		1		Ar∙gr→Ar	1	1	S	P	R	R
מאא	AND (HL)	10 100 110				"	s	D		i	6	Ar•(HL) _H →Ar	li	i	S	P	R	R
	AND m	11 100 110	s		1	ĺ		D		2	6	Ar·m→Ar	li	1	s	P	R	R
		< m >	1															
	AND (IX+d)	11 011 101			S	l		D		3	14	Ar·(lX+d) _m →Ar	1	1	S	P	R	R
		10 100 110 〈 d 〉						1										
	AND (IY+d)	11 111 101			s			D	İ	3	14	4- (97 - 4)		1	s	P		R
	AND (II+d)	10 100 110	1	1	3			יי		3	14	Ar·(IY+d) _m →Ar	1'		3	r	ĸ	K
		(d)																
Compare	CP g	10 111 g	1			S		D		1	4	Ar-gr	1	1	1	٧	S	1
•	CP (HL)	10 111 110	1		l		S	D		1	6	Ar-(HL) _N	1	1	1	V	S	1
	CP m	11 111 110	S					D		2	6	Ar-m	1	I	1	٧	S	1
	CD (IV LA)	(m)	1		s	1	1	D		3	14	Ar-(IX+d)	1	1		v	s	
	CP (IX+d)	11 011 101	1		,			ע	1	3	14	Ar-(IX+a)n	١.	1	1	٧	3	1
		< d >				1		}	{	1			1					
	CP (IY+d)	11 111 101			s			D		3	14	Ar-(IY+d)n	1	1	1	V	S	1
	l	10 111 110	1		ĺ													
		(d)	-			ļ			<u> </u>				╀					
COMPLE- MENT	CPL	00 101 111						S/D		1	3	Ār→Ar	.	٠	S	٠	S	•
DEC	DEC g	00 g 101	1			S/D				1	4	gr−1→gr	1	1	1	٧	S	•
	DEC (HL)	00 110 101					S/D			1	10	(HL) _M - 1 → (HL) _M	1	1	1	٧	S	•
	DEC (IX+d)	11 011 101	}		S/D					3	18	(IX+d) _H -1→	1	1	1	٧	S	•
		00 110 101 〈 d 〉	1							1		(IX+d) _H						
	DEC (IY+d)	11 111 101	}		S/D	1				3	18	([Y+d) ₁₁ -1→	1	1	1	v	s	
	1200 (12.10)	00 110 101	}		-,-					•		(IY+d)	'	•	•	•	•	
		< d >				<u> </u>						<u> </u>						
INC	INC g	00 g 100				S/D				1	4	gr+l→gr	1	1	1	٧	R	•
	INC (HL)	00 110 100					S/D		1	1	10	(HL) _H +1→(HL) _H	!	1	i	V	R	•
	INC (IX+d)	11 011 101 00 110 100		1	S/D	1		1	1	3	18	(IX+d) _m +1→ (IX+d) _m	1	1	1	٧	R	٠
		⟨ d ⟩			l	1			l	}	1	(IATO)						
	INC (IY+d)	11 111 101	1		S/D					3	18	(IY+d) _H +1→	1	1	1	v	R	
	1	00 110 100	1		-,-	1			1	-	"	(IY+d),	1	٠	•	•	-	
	j .	(4)	1	1	İ	l	1	l	l	i	l	1	1					

(Continued)

@HITACHI

Operation					Α,	ddressi	in or						<u></u>		_	lag		
name	MNEMONICS	OP code		,				,		Bytes	States	Operation	7	6	4	2	1	0
			IMMED	EXT	IND	REG	REGI	IMP	REL				S	Z	Н	P/V	_ <u>N</u> _	С
MULT	MLT ww	11 101 101 01 ww1 100				S/D				2	17	wwHr×wwLr→ww _g		•	•	•	•	•
NEGATE	NEG	11 101 101 01 000 100						S/D		2	6	0-Ar→Ar	1	1	I	V	S	1
OR	OR g	10 110 g				S		D		1	4	Ar+gr→Ar	1	1	R	P	R	R
	OR (HL)	10 110 110					S	D		1	6	Ar+(HL) _w →Ar	1	I	R	P	R	R
	OR m	11 110 110 < m >	S					D		2	6	Ar+m→Ar	1	I	R	P	R	R
	OR (IX+d)	11 011 101 10 110 110 〈 d 〉			S			D		3	14	Ar+(IX+d) _M →Ar	I	1	R	P	R	R
	OR (IY+d)	11 111 101 10 110 110 < d >			S			D		3	14	Ar+(IY+d) _M →Ar	1	1	R	P	R	R
SUB	SUB g	10 010 g				S		D		1	4	Ar-gr→Ar	1	1	1	V	S	1
	SUB (HL)	10 010 110					S	D		1	6	Ar-(HL) _M →Ar	1	I	1	v	S	1
	SUB m	11 010 110 (m)	S					D		2	6	Ar-m→Ar	1	1	I	V	S	1
	SUB (IX+d)	11 011 101 10 010 110 〈 d 〉			S			D		3	14	Ar – (IX+d) _N →Ar	1	ı	1	V	S	1
	SUB (IY+d)	11 111 101 10 010 110 〈 d 〉			S			D		3	14	Ar-(IY+d) _M →Ar	ı	I	I	v	S	1
SUBC	SBC A.g	10 011 g				S		D		1	4	Ar-gr-c→Ar	1	1	1	٧	S	1
	SBC A,(HL)	10 011 110					S	D		1	6	Ar-(HL) _M -c→Ar	1	1	I	v	S	I
	SBC A,m	11 011 110 < m >	S					D		2	6	Ar-m-c→Ar	1	1	ī	V	S	I
	SBC A,(IX+d)	11 011 101 10 011 110 < d >			S			D		3	14	Ar-(IX+d) _M -c→Ar	I	1	1	V	S	1
	SBC A,(IY+d)	11 111 101 10 011 110 〈 d 〉			S			D		3	14	Ar-(IY+d) _M -c-→Ar	1	1	1	v	S	1
TEST	TST g	11 101 101 00 g 100				S				2	7	Ar·gr	1	1	S	P	R	R
	TST (HL)	11 101 101 00 110 100					s			2	10	Ar·(HL) _M	1	I	S	P	R	R
	TST m	11 101 101	s							3	9	Ar·m	1	I	s	P	R	R
		01 100 100 < m >																
XOR	XOR g	10 101 g				S		D		ı	4	Ar⊕gr→Ar	1	ı	R	P	R	R
	XOR (HL)	10 101 110					S	D		1	6	Ar⊕(HL) _w →Ar	1	1	R	P	R	R
	XOR m	11 101 110 < m >	S					D		2	6	Ar⊕m→Ar	1	1	R	P	R	R
	XOR (IX+d)	11 011 101 10 101 110			s			D		3	14	Ar⊕(IX+d) _n →Ar	1	I	R	P	R	R
	XOR (IY+d)	< d > 11 111 101 10 101 110 < d >			S			D		3	14	Ar⊕(IY+d) _M →Ar	1	1	R	P	R	R

(2) Rotate/shift instructions

O	İ				۸,	ldressi	na						_			lag		
Operation name	MNEMONICS	OP code								Bytes	States	Operation	7	6	4	2	1	0
Herrisc			IMMED	EXT	IND	REG	REGI	IMP	REL				S	Z	H	P/V	N	С
Rotate	RLA	00 010 111	1 1					S/D		1	3	·0-0000		٠	R	•	R	1
and	RL g	11 001 011	1 1			S/D				2	7	c 57	1	1	R	P	R	1
Shift		00 010 g	1 1															
Data	RL (HL)	11 001 011	1 1				S/D			2	13		1	1	R	P	R	1
		00 010 110	1 1															
	RL (IX+d)	11 011 101	1 1		S/D					4	19		1	i	R	P	R	1
		11 001 011	1 1															
		< d >	1															
		00 010 110	1 1															
	RL (IY+d)	11 111 101	1 1		S/D					4	19		1	1	R	P	R	1
		11 001 011	1 1															
		(d)	1 1															
		00 010 110	1 1															
	RLCA	00 000 111	1 1					S/D		1	3			•	R	•	R	1
	RLC g	11 001 011	1 1			S/D				2	7	C 67	1	1	R	P	R	1
	-	00 000 g	1 1															
	RLC (HL)	11 001 011	1 1				S/D			2	13		1	1	R	P	R	1
		00 000 110	1 1										1					
	RLC (IX+d)	11 011 101	1 1		S/D					4	19		1	1	R	P	R	1
		11 001 011	1 1															
		< d >																
		00 000 110	1 1															
	RLC (IY+d)	11 111 101	1 1		S/D					4	19		1	1	R	P	R	1
		11 001 011	1 1									 -						
		(d)	1 1									QIIII Ar						
		00 000 110	1 1															
	RLD	11 101 101	1 1					S/D		2	16	CT CHIM CHIM	1	1	R	P	R	
		01 101 111	1 1															
	RRA	00 011 111	1 1					S/D	1	1	3				R		R	1
	RRg	11 001 011	1 1			S/D				2	7	#	1	1	R	P	R	1
		00 011 g	1 1															
	RR (HL)	11 001 011	1 1				S/D			2	13		1	1	R	P	R	i
		00 011 110	1 1															
	RR (IX+d)	11 011 101	1 1		S/D					4	19		t	1	R	P	R	1
		11 001 011	1 1															
		(d)	1 1															
		00 011 110	1 1															
	RR (IY+d)	11 111 101	1 1		S/D					4	19		1	1	R	P	R	1
		11 001 011	1 1															
		< d >	1 1															
		00 011 110	1 1															
	RRCA	00 001 111	1 1					S/D		1	3				R		R	1
	RRC g	11 001 011	1 1			S/D		-,-		2	7	أعتستشية	1	1	R	P	R	1
		00 001 g	1 1			-,-				-	·		1		-	-	-	
	RRC (HL)	11 001 011	1 1				S/D			2	13		1	1	R	P	R	1
	ALLO (III)	00 001 110	1 1				0,5			•			1	٠	•	•	-	•
`	RRC (IX+d)	11 011 101			S/D					4	19		1	1	R	P	R	1
		11 001 011	1 1		-,-					•	-			٠		•		•
		⟨ d ⟩	1 1															
	i	00 001 110																
	RRC (IY+d)	11 111 101			S/D					4	19		1	1	R	P	R	ı
	MIC (II TU)	11 001 011		1	J, D					•	1.5		•	•	^	•	•	•
		(d >																
		00 001 110	1 }															

Onematic -			1	***************************************	Α.	ldressi	na									lag		
Operation name	MNEMONICS	OP code								Bytes	States	Operation	7	6	4	2	1	0
Hame			IMMED	EXT	IND	REG	REGI	IMP	REL				S	Z	H			С
Rotate	RRD	11 101 101						S/D		2	16	~ (CITTOD)	1	1	R	P	R	•
and		01 100 111						Ì				п ПППП ОНИМ						
Shift	SLA g	11 001 011			ŀ	S/D				2	7	H H H H H H H H H H H H H H H H H H H	1	1	R	P	R	I
Data		00 100 g							1			Ġ-ÜIIIIII -•	١.		_			
	SLA (HL)	11 001 011 00 100 110	1				S/D			2	13	C 67 60	1	1	R	P	R	I
	SLA (IX+d)	11 011 101	1		S/D					4	19		١,	1	ĸ	P	R	ı
	SLA (IATO)	11 001 011			3/0					'	15		١.	•		•		٠
		⟨ d ⟩		l														
		00 100 110																
	SLA (IY+d)	11 111 101	l		S/D			ł		4	19		1	1	R	P	R	1
		11 001 011																
		< d >																
		00 100 110	1							1								
	SRA g	11 001 011		}		S/D		}		2	7	Guinna	1	1	R	P	R	I
		00 101 g	}									rämmö-ö						
	SRA (HL)	11 001 011			1		S/D	1		2	13		1	I	R	P	R	I
		00 101 110								١. ا			١.		R	_	R	
	SRA (IX+d)	11 011 101			S/D					4	19		1	I	K	P	K	I
		11 001 011 〈 d 〉						l	İ									
		00 101 110																
	SRA (IY+d)	11 111 101			S/D					4	19		1	1	R	P	R	1
	SKA (II TU)	11 001 011			3,0					'			٠.	•	•	•		٠
		〈 d 〉						1		1								
		00 101 110																
	SRLg	11 001 011			1	S/D				2	7	•	1	1	R	P	R	1
	Ü	00 111 g			1			1		1		b7 b0 C						
	SRL (HL)	11 001 011					S/D		}	2	3	1	1	1	R	P	R	1
		00 111 110								1								
	SRL (IX+d)	11 011 101			S/D					4	19		1	1	R	P	R	I
		11 001 011																
		< d >								1								
		00 111 110								١.	٠.,		١.			_		
	SRL (IY+d)	11 111 101			S/D					4	19		1	I	R	P	ĸ	I
		11 001 011		İ						-		1	1					
		< d >								l			1					
	1	00 111 110	1	l	l	l	ļ.	ĺ	l			l	L					

(3) Bit manipulation instructions

Operation					Α.	dress	ina								F	ag		_
name	MNEMONICS	OP code	L							Bytes	States	Operation	7	6	4	2	1	0
			IMMED	EXT	IND	REG	REGI	IMP	REL			l	S	Z	H	P/V	N	С
Bit Set	SET b.g	11 001 011	l			S/D				2	7	1→b·gr	1 .	•	•	٠	٠	٠
	ł	11 b g	İ				1					Ì	l					
	SET b,(HL)	11 001 011	l				S/D			2	13	1→b• (HL) _m	1.	٠	•	٠	٠	٠
	ł	11 b 110	l		1		l					}	1					
	SET b, (IX+d)	11 011 101	ł		S/D					4	19	1-b·(IX+d) _m	١.	٠	٠	•	•	٠
	i	11 001 011	l		1								,					
	Ì	(d)	l	j								1	1			,		
	1	11 b 110	į	1			1						1					
	SET b, (IY+d)	11 111 101	l		S/D		1			4	19	1b-(IY+d) _m	١.	٠	٠	•	•	٠
	ì	11 001 011	ļ		ļ	j							1					
		< d >	ł	l			1		ĺ				1					
		11 b 110	<u> </u>										1					
Bit Reset	RES bg	11 001 011	1			S/D				2	7	0b-gr	1.	•	•	•	•	•
		10 b g	ł	ł	1	l	1					_	1					
	RES b,(HL)	11 001 011			l		S/D	1		2	13	0→b·(HL) _m	1.	٠	٠	•	٠	٠
		10 b 110	ļ		ļ		ĺ					i	1					
	RES b,(IX+d)	11 011 101	l	1	S/D	ŀ	1			4	19	0-b-(IX+d)m ·	1.	٠	•	٠	•	٠
		11 001 011	İ										1					
		(d)	Ì			i	1					1	ł					
	1	10 b 110	l									1	1					
	RES b,(IY+d)	11 111 101	j		S/D	İ	İ			4	19	0-b·(IY+d)#		•	٠	•	•	٠
		11 001 011	Ì		ļ		1						l					
	Í	(d)	ļ				ł					ļ	1					
		10 b 110	1	1	1	į	İ					ł	ì					
Bit Test	BIT b.g	11 001 011				S				2	6	b-gr→z	X	1	S	X	R	•
		01 b g	j	1	l	_				_	-	1	1					
	BIT b,(HL)	11 001 011	l				s			2	9	b·(HL) _m →z	x	ı	S	X	R	
	1	01 b 110	ļ				İ]	1					
	BIT b, (IX+d)	11 011 101	į		s					4	15	b·(lX+d) _m →z	X	ı	S	X	R	
		11 001 011	ł			ŀ							1					
		(d)	l			l							1					
	1	01 b 110	1		l	j	1		1				1					
	BIT b,(IY+d)	11 111 101	l	1	S	l	1	۱ '		4	15	b·(lY+d)n→z	X	1	S	X	R	•
		11 001 011	l			l						l	1					
		(d)	1	1		1				1			1					
	1	01 b 110		1						1			1					

(4) Arithmetic instructions (16 bits)

Operation					Δ.	ddressi									F	lag		
name	MNEMONICS	OP code	<u></u>			JU1 0551	nig.			Bytes	States	Operation	7	6	4	2	1	0
			IMMED	EXT	IND	REG	REGI	IMP	REL				S	Z	H	P/V	N	С
ADD	ADD HL,ww	00 ww1 001				S		D		1	7	HL ₂ +ww ₂ →HL ₂	T -	•	х	•	R	1
	ADD IX,xx	11 011 101				S		D		2	10	IX _R +xx _R →IX _R	1.		X		R	1
	1	00 xx1 001	1 1		l								1					
	ADD IY,yy	11 111 101				S		D		2	10	IY _a +yy _a →IY _a	1 .	٠	X	٠	R	1
		00 yyl 001				1					l		1					
ADC	ADC HL,ww	11 101 101				S		D		2	10	HLa+wwa+c→HLa	1	1	X	v	R	1
		01 wwl 010				1	}						1					
DEC	DEC ww	00 ww1 011				S/D				1	4	ww _e -1→ww _e	1.			•	•	
	DEC IX	11 011 101						S/D		2	7	IX _B -1→IX _B						
	1	00 101 011	1										1					
	DEC IY	11 111 101						S/D		2	7	IY _R -1→IY _R	.					
		00 101 011				İ	1				1							
INC	INC ww	00 ww0 011				S/D				1	4	ww _s +1→ww _s	1.	•	•	•		
	INC IX	11 011 101			1	1		S/D		2	7	IX _R +1→IX _R	.					
		00 100 011	1 1					ļ			1		1					
	INC IY	11 111 101						S/D		2	7	IY _R +1→IY _R	1.		٠			
		00 100 011				1		l										
SBC	SBC HL.ww	11 101 101				S		D		2	10	HLa · wwa · c · HLa	Ti	1	X	V	S	1
		01 ww0 010	1 1			1		_		1			1	•		·	•	•

• Data Transfer Instructions

(1) 8-bit transfer instructions

Operation	ł	Į.			A	ddress	inσ			Ì		1					lag		
name	MNEMONICS	OP code	IMMED	EXT	IND	REG		IMP	REL	Bytes	States	Operation		7 S	6	4	P/V	1	0
Load	LD A,I	11 101 101	Immed	EA I	1110	REU	KEUI	S/D	REL	2	6	lr→Ar	*1	1	Z 1		IEF,		<u></u>
8-bit Data	LD 57,1	01 010 111	1	ļ	1		1	3/0		1 *	•	II-AI	•	١.	,		IEF:	ĸ	٠
	LD A.R	11 101 101	1			ł		S/D		2	6	Rr→Ar	+1	1	1	R	IEF,	R	
		01 011 111	[İ	1		-,-		-	•			'	•	•			
	LD A,(BC)	00 001 010			}		S	D		1	6	(BC) _n →Ar							
	LD A,(DE)	00 011 010	1	İ		1	S	D	1	1	6	(DE) _M →Ar							
	LD A,(mn)	00 111 010		S	1			D		3	12	(mn) _M →Ar			٠	٠	•	٠	•
		< n >	j	ļ		l	l	Ì						1					
		< m >	1		į			-											
	LD I,A	11 101 101 01 000 111		l			1	S/D		2	6	Ar→lr		١.	•	•	•	•	•
	LD R.A	11 101 101					}	S/D		2	6	Ar→Rr		١.		_			
	20 1.51	01 001 111	İ			l	1	3,0		1	"	AI-KI		1			•		•
	LD (BC),A	00 000 010				1	D	s		1 1	7	Ar→(BC) _M		١.					
	LD (DE),A	00 010 010	İ	İ		l	D	S		1	7	Ar→(DE) _M		١					
	LD (mn),A	00 110 010		D		Į		S		3	13	Ar→(mn) _m							
		< n >	Ì		l							1		1					
		< m >		1			1					ł		l					
	LD g.g'	01 g g				S/D				1	4	gr'→gr			٠	٠	٠	٠	٠
	LD g,(HL)	01 g 110	١.		ļ	D	S	1	ł	1	6	(HL) _n →gr			٠	•	•	٠	٠
	LD g,m	00 g 110	S			D	1	1		2	6	m→gr			٠	•	•	•	•
	LD g,(IX+d)	(m) 11 011 101			s	D	1			3	14	(IX+d) _M →gr							
	LD g,(IA Tu)	01 g 110			3	"				,	14	(IA⊤d) _N →gr		١.	•	•	٠	•	•
		⟨ d ⟩						ł											
	LD g,(IY+d)	11 111 101	1	l	s	D	1			3	14	(IY+d) _m →gr		١.					
		01 g 110	1		_	-	1	l											
		(d)			1			1											
	LD (HL),m	00 110 110	S	l	Ì	1	D	1		2	9	m→(HL) _m			٠		٠	٠	٠
		(m)	ł			1				١.		ļ							
	LD (IX+d),m	11 011 101	S		D					4	15	m→(lX+d) _m		١.	٠	•	•	٠	•
		00 110 110				1				1		}							
		(d) (m)		1			1	l				1							
	LD (IY+d).m	11 111 101	s		D	1	1			4	15	m→(IY+d) _m		١.					
		00 110 110	"		-	l	1			'		111 - (11) 4/4				-			
	ł	(d)								1		1							
	1	(m)					1							ļ					
	LD (HL),g	01 110 g		l	ļ	S	D			1	7	gr→(HL) _M							
	LD (IX+d).g	11 011 101			D	S				3	15	gr→(IX+d) _M		•	•	•	٠	٠	•
		01 110 g		l								1							
	ID (W. D.	< d >			_							(m. s							
	LD (IY+d).g	11 111 101			D	S				3	15	gr→(IY+d) _m			•	•	٠	٠	•
		01 110 g < d >			ł	1						1							
	L	L` " '		L		L	L		L	1		1							

^{*1} No interrupts are sampled at the end of LD A,I or LD A,R instruction.

(2) 16-bit transfer instructions

a .:	[T			Α.	ddress									F	lag		
Operation name	MNEMONICS	OP code		,						Bytes	States	Operation	7	6	4	2	1	0
			IMMED	EXT	IND	REG	REGI	IMP	REL				S	Z	Н	P/V	N	С
Load	LD ww,mn	00 ww0 001	S	ł		D				3	9	mn→ww _k	1.	•	•	•	•	•
16-bit Data		(n)		İ	1							ţ						
		(m)				ļ						, w	1					
	LD IX,mn	11 011 101	S	ł				D		4	12	mn→IX _n	1.	•	•	•	•	•
	1	00 100 001 (n)	1		}	ł						1						
		(m)					1						1					
	LD IY.mn	11 111 101	s			l		D		4	12	mn→IY _n	١.					
	2011,000	00 100 001	"	ļ	ĺ		1			1								
		< n >			}	ĺ	İ					1						
		(m)			l													
	LD SP.HL	11 111 001				ļ		S/D		1	4	HL _k →SP _k						
	LD SP,IX	11 011 101						S/D		2	7	IX _K →SP _K	1.	٠	٠	•	•	٠
		11 111 001		1														
	LD SP,IY	11 111 101			l		1	S/D		2	7	IY _R →SP _R	1.	٠	٠	•	•	٠
		11 111 001					1											
	LD ww,(mn)	11 101 101		S	!	D	1			4	18	(mn+1) _M →wwHr	1.	•	•	•	•	٠
	1	01 ww1 011					l					(mn) _M →wwLr						
		< n >			ļ													
	l	< m >				1	1						1					
	LD HL,(mn)	00 101 010		S		1		D		3	15	(mn+1) _M →lir		•	•	•	•	•
	l	< n >				Ì						(mn) _u →Lr	1					
		(m)						_				, ,,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1					
	LD IX,(mn)	11 011 101	1	S				D		4	18	(mn+1) _M →lXHr (mn) _M →lXLr	1.	•	•	•	•	•
		00 101 010			1							(mn) _M →IALr						
	1	(n)			1					İ								
	LD IY,(mn)	11 111 101	1	s	1	1		D		4	18	(mn+1) _M →IYHr	١.					
	LD 11,(nui)	00 101 010	1	3				,		' 1	10	(mn), →IYLr						
		(n)		1								(11117)						
		(m)										1						
	LD (mn),ww	11 101 101		D		s				4	19	wwHr→(mn+1)*	1.			•		
		01 ww0 011					Ì					wwLr→(mn) _m						
		(n)											1					
		(m)											1					
	LD (mn),HL	00 100 010		D				S		3	16	Hr→(mn+1) _M	1.	•	•	•	٠	٠
	1	(n)										Lr→(mn) _M	1					
		(m)		_				_										
	LD (mn),IX	11 011 101		D	}			S		4	19	IXHr→(mn+1) _m	1.	•	•	•	•	•
		00 100 010 (n)			1	1	1					IXLr→(mn) _M	1					
	1	(m)			1							1						
	LD (mn),IY	11 111 101		D	1	1		s		4	19	IYHr→(mn+1) _M	١.					
	LD (IIII),11	00 100 010		٦				3		'	15	IYLr→(mn) _M	1					
1		(n)	1	1	1							· · · · · · · · · · · · · · · · · · ·						
		(m)					1					}						
	1	\ III /	1	ļ	i	1	1					1	ı					

(3) Block transfer instructions

Operation			İ		A	ddressi	ing			_			Ŀ			lag		
name	MNEMONICS	OP code	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	7 S	<u>6</u> Z	4 H	2 P/V	1 N	_0
Block			IIIIIII	LAI	1110	KEO	KEGI	11411	KLL				۲	*3		*2		
Transfer	CPD	11 101 101				ł	s	s		2	12	Ar-(HL)	1	1	1	1	s	
Search		10 101 001	1							i	1	BC _a -1→BC _a	Į					
Data			1		1]					HLe-1→HLe	1	* 3		* 2		
D	CPDR	11 101 101	1		l		s	S		2	14	BC = 0 Ar = (HL)	l i	1	1	1	S	
	O. D.K	10 111 001	j		İ					-	12	BC=0 or Ar=(HL)	•	•		•	-	
												(Ar-(HL)	1					
			1		l					ŀ	}	Q BC ₂ -1→BC ₂	ĺ					
			1							ł		HL-1→HL						
			1	•	ļ				ĺ	j	l	Repeat Q until	ŀ					
		İ	1	ŀ				1		ļ	1	Ar=(HL) or BC=0	į	*3		+ 2		
	CPI	11 101 101	1		į		s	s		2	12	Ar-(HL)	1	1	i	1	s	
	CPI	10 100 001	1		[3	•		٠ ا	12	BC _e -1→BC _e	١.	٠	•	•	3	
		10 100 001				1						HLa+1→HLa	1	* 3		* 2		
	CPIR	11 101 101	1				s	s		2	14	BC ₂ ≠ 0 Ar ≠ (HL) _m	1	1	1	1	s	
	CPIR	10 110 001	1 :		}	1	3	3		٠ ا	12	BC ₀ =0 or Ar=(HL) _H	١.		٠	٠	3	
		10 110 001			}	1					12	(Ar-(HL)						
											1	Q BC _e -1→BC _e	1					
			1			1						U BCa-1→BCa	l					
												Repeat Q until						
			1			1	Ì				1	$Ar = (HL)_{H} \text{ or } BC_{R} = 0$	l			+ 2		
	LDD	11 101 101			1		S/D			2	12	(HL) _M →(DE) _M	١.		R	1	R	
	LDD	10 101 000					3,0					BC _R -1→BC _R			•	•		
		10 101 000			1	1				ł		DE _n - 1 → DE _n	ŀ					
			1			1				1		HL _a -1→HL _a	İ					
	LDDR	11 101 101				1	S/D		ŀ	2	14 (BC _e ≠0)	(HL) _M →(DE) _M	١.		R	R	R	
	BDDK	10 111 000	1				0,5			-	12 (BC _e =0)				•	••	••	
		10 111 000							1	1	is the	$Q \begin{vmatrix} BC_{R} - 1 \rightarrow BC_{R} \\ DE_{R} - 1 \rightarrow DE_{R} \end{vmatrix}$						
			1								l	HL _k -1→HL _k	i					
									ĺ		i	Repeat Q until	ł					
											l	BC _e =0	1			* 2		
	LDI	11 101 101	1		l	1	S/D		Ì	2	12	(HL) _M →(DE) _M	١.		R	1	R	
	<i></i>	10 100 000				}	0,5			-		BC ₂ -1→BC ₂	l		••	•		
		10 100 000	1						}		l	DE _a +1→DE _a	ĺ					
					ĺ					į.		HL _R +1→HL _R						
	LDIR	11 101 101	1			1	S/D			2	14 (BC++0)				R	R	R	
	- LDIN	10 110 000			İ		0,2			-	12 (BC _e =0)		1					
						1						$Q \begin{vmatrix} BC_{z}-1 \rightarrow BC_{z} \\ DE_{z}+1 \rightarrow DE_{z} \end{vmatrix}$	1					
					1							HLa+1→HLa						
						l				l	1	Repeat Q until	}					
			1		1	1			1			BC _e =0	1					

*2 P/V = 0 : $BC_R - 1 = 0$ P/V = 1 : $BC_R - 1 \neq 0$ *3 Z = 1 : $Ar = (HL)_M$ Z = 0 : $Ar \neq (HL)_M$

(4) Stack/exchange instructions

A		}			۸.	ddressi						1	<u></u>		F	lag		
Operation name	MNEMONICS	OP code								Bytes	States	Operation	7	6	4			0
		L	IMMED	EXT	IND	REG	REGI	IMP	REL				S	Z	H	P/V	N	c
PUSH	PUSH zz	11 zz0 101				S	l	D		1	11	zzLr→(SP-2) _M		•	٠		٠	•
		1					ĺ					zzHr→(SP-1) _m	1					
						ł			1			SP _R -2→SP _R	1					
	PUSH IX	11 011 101				1	ĺ	S/D		2	14	IXLr→(SP-2) _M	•	•	•	•	٠	٠
		11 100 101				l						IXHr→(SP-1) _m						
		1	1			l			-			SP _R -2→SP _R						
	PUSH IY	11 111 101	1				1	S/D		2	14	IYLr→(SP-2) _M		•	•	•	•	٠
		11 100 101										IYHr→(SP-1) _M	1					
					L							SP _R -2→SP _R						
POP	POP zz	11 zz0 001				D		S		1	9	(SP+1) _M →zzHr +4			•		•	٠
	l		1	,								(SP) _m →zzLr						
		1		1	1	1						SP _R +2→SP _R	1					
	POP IX	11 011 101						S/D		2	12	(SP+1) _M →IXHr		٠	٠	•	٠	•
		11 100 001				l						(SP) _M →IXLr	İ					
				1								SP _R +2→SP _R	1					
	POP IY	11 111 101					1	S/D		2	12	(SP+1) _m →IYHr		•	٠	•	٠	٠
		11 100 001				l						(SP) _M →IYLr						
												SP _R +2→SP _R						
Exchange	EX AF,AF	00 001 000						S/D		1	4	AF _k ↔AF _k ′	1 .			•		٠
	EX DE,HL	11 101 011	1					S/D	1	1	3	DE _R →HL _R	1.	•		•	٠	٠
	EXX	11 011 001				İ		S/D		1	3	BC _a →BC _a ′	1 .	٠	•		٠	٠
	1	1				İ		l				DE _R →DE _R ′						
	ļ	ļ			}	1	1	1				HL _n ··HL _n ′						
	EX (SP),HL	11 100 011		1			1	S/D	l	1	16	Hr⊷(SP+1) _M		•	٠		•	٠
	1			Ì		Ì						Lr → (SP) _M	1					
	EX (SP),IX	11 011 101		1				S/D		2	19	IXHr→(SP+1) _M	1.	•	٠		•	•
	1	11 100 011		1	1	1	1	1				IXLr⊷(SP) _M	1					
	EX (SP),IY	11 111 101		1				S/D	l	2	19	IYHr⊶(SP+1) _m		٠	٠	٠	٠	•
	1	11 100 011	1	}	1	1	1	1	l			IYLr→(SP) _M	1					

^{*4} POP AF writes the stack contents to the flag.

• Program Control Instructions

Operation			1		A	ddress	nσ				ĺ					lag		
name	MNEMONICS	OP code	11.07	EV.				13.45	DE	Bytes	States	Operation	7	6	4	2	1	0
			IMMED		IND	REG	REGI	IMP	REL	<u> </u>	ļ		S	Z	н	P/V	N	С
Call	CALL mn	11 001 101		D	1					3	16	PCHr→(SP-1) _M		•	•	•	٠	•
		< n >	1				1			ļ		PCLr→(SP-2) _M	1					
		< m >			1					ł	1	mn→PC _R	1					
			1	_						١.		SP _R -2→SP _R	1					
	CALL f,mn	11 f 100		D						3	6 (f false)	continue f is false		•	•	•	•	•
	ł	< n >	1				1				16 (f true)	CALL mon fistrue	1					
		< m >											1_					
Jump	DJNZ j	00 010 000			1		1		D	2	9 (Br≠0)	Br-1→Br	1.	٠	٠	•	٠	٠
		⟨j-2⟩	1							2	7 (Br=0)	continue Br=0	1					
	ļ					1	ł					PC _R +j→PC _R Br≠0	1					
	}						1			1								
	JP f,mn	11 f 010		D						3	6 (f false)	mn→PC _R fistrue	١.					
	Jr i,mn		1	ע		1				3	9 (f true)	continue f is false	1					
		(n)	i i			1	1			1 3) (i tiue)	continue i is iaisc	1					
		< m >				1												
	JP mn	11 000 011		D						3	9	mn→PC _R	١.					
	J	< n >	1	"		1	1			"	1							
		(m)	1				1			İ								
	JP (HL)	11 101 001					D			ı	3	HL _R →PC _R	١.					
	JP (IX)	11 011 101	1				D	i		2	6	IX _R →PC _R	١.					
	J. (12)	11 101 001			l		"			-	"							
	JP (IY)	11 111 101					D			2	6	IY _R →PC _R	.					
		11 101 001				1	-						1					
	JR ;	00 011 000	1						D	2	8	PC _R +j→PC _R	1.					
	,,	(j-2)			1				-	1								
	JR C,j	00 111 000			1				D	2	6	continue . C=0	1.					
		(1.2)								2	8	PC _R + _J →PC _R C=1						
	JR NC,j	00 110 000			1	1			D	2	6	continue C=1	1.					
		()-2)				ł				2	8	PC _R + _J →PC _R C=0	1					
	JR Z.j	00 101 000		ĺ		l			D	2	6	continue Z=0						
		(j-2)			1	{				2	8	PC _R +j→PC _R Z=1	1					
	JR NZ,j	00 100 000	1		}	1			D	2	6	continue . Z=1	1.					
		⟨j-2⟩				1				2	8	$PC_R + j \rightarrow PC_R Z = 0$						
Return	RET	11 001 001	†		 	 	<u> </u>	D		1	9	(SP) _M →PCLr	†.					
Return	KL.	11 001 001			1						'	(SP+1) _n →PCHr						
			1			ł				1		SP _u +2→SP _u						
	RET f	11 f 000			ł	1	1		D	1	5 (f false)	continue f is false	1.					
							j		-	1	10 (f true)							
						į												
	RETI	11 101 101		1			1	D		2	22	(SP) _M →PCLr	1.					
	ļ	01 001 101							1	1		(SP+1) _M →PCHr						
			}		1		ĺ			1		SP _R +2→SP _R						
	RETN	11 101 101	1		1	1		D		2	12	(SP) _M →PCLr	1.	٠	٠	•	٠	•
		01 000 101				1	{					(SP+1) _N →PCHr						
					1	1						SP _R +2→SP _R	1					
					<u></u>	L						IEF₂→IEF₁	1_					
Restart	RST v	11 v 111	T		Π		{	D		1	11	PCHr→(SP-1) _M			•		•	
	1					1	İ		1			PCLr→(SP-2) _M	1					
	1								1	İ		0→PCHr	1					
	(1					1		v→PCLr						
	[l		1	l	}	1		1	1		SP _* 2-•SP _*	1					

• I/O Instructions

Operation		<u> </u>	ļ		A	ddressi	nø						_			ag		
name	MNEMONICS	OP code	IMMED	EXT	IND	REG	REGI	IMP	1/0	Bytes	States	Operation	7 S	6 Z	4	2 P/V	l	0 C
INPUT	IN A _r (m)	11 011 011	IMMED	EAI	שאו	KEG	KEGI	D	1/U S	2	9	(Am) ₁ →Ar	+3	- -	<u>.</u>		-	
INFUI	IN A,(m)	(m)					1	יי	,	١ '	,	m→A ₄ ~A ₇	1		·	-		
		\ /	1									Ar→A _a ~A _{is}	1					
	IN g.(C)	11 101 101				D			s	2	9	(BC) ₁ →gr	i					
	IN X.(C)	61 g 000		Ì		"	1		"	١ '	,	g=110: Only the	1	1	R	Р	ν	
		UI K GOO			1						ļ	flags will	١.	•		•		
	1	}	i								!	change.						
		Į	į									Cr→A _a ~A _y	1					
	1	į.	1								1	Br→A _a ~A _{is}	1					
	IN0 g,(m)	11 101 101	į			D			s	3	12	(00m) _x →gr	1	1	R	P	R	
	g,()	00 g 000	1			-			"	1	••	g=110 Only the	1	•	••	-	•	
	l .	(m)										flags will						
	1		i			1						change.	ļ					
	l)		l						l	m→A _e ~A ₇						
						l			į	l	1	00→A ₄ ~A ₁₅	ł	* 5			* 6	
	IND	11 101 101	Ì				D		s	2	12	(BC) ₁ →(HL) _M	x	1	X	X	1	X
		10 101 010								1	}	HL _e -1→HL _e						
	ļ	ĺ								}		Br-1→Br						
	l	1							1			Cr→A ₀ ~A ₇	1					
		ł	1									Br→A _a ~A _{is}	1				* 6	
	INDR	11 101 101				İ	D		s	2	14(Br≠0)	((BC) ₁ →(HL) _M	X	S	X	Х	1	X
		10 111 010	1		1					}	12(Br=0)	Q HL _a -1→HL _a						
		ì	1		1				l	l		Br-1→Br						
	1	1	1		1				ļ			Repeat Q until						
	ì		l .								l	Br=0						
	l	}				İ					1	Cr→A₀~A₁	1					
	l	Į			ļ		1				1	Br→As~As	1					
	Į.	į .	ļ									Ì	1	* 5			* 6	
	INI	11 101 101					D		S	2	12	(BC),→(HL) _M	X	1	X	X	I	X
	İ	10 100 010	ſ		İ)	1		HL _e +1→HL _e						
		1	i		İ						l	Br−1→Br						
	1	1	1						l		l	Cr→A•~A,	1					
		1]		i					ļ		Br→A _e ~A ₁₅					* 6	
	INIR	11 101 101	1		l		D.		S	2	14(Br≠0)	(BC)₁→(HL) _M	X	S	X	X	1	X
		10 110 010									12(Br=0)	Q HL _a +1→HL _a						
		1				1			1	1		Br-1→Br	1					
		1	1	1		ł			1			Repeat Q until	1					
		1	1	1		ĺ			1]	Br=0						
	1	1	1	}		İ				1		Cr→A₀~A,						
		i	1	1		Ì	1		l	l		Br→A _s ~A _{ss}	-					

*5 Z = 1 :: Br - 1 = 0 Z = 0 :: Br - 1 ≠ 0 *6 N = 1 :: MSB of Data = 1 N = 0 :: MSB of Data = 0

Operation		۵.	1		Ac	dressi	ng				.		-		Fl		- -	
name	MNEMONICS	OP code	IMMED	EXT	IND	REG	_	IMP	1/0	Bytes	States	Operation	7 S	6 Z	4 H	P/V	1 N	0 C
OUTPUT	OUT (m),A	11 010 011 〈 m 〉						S	D	2	10	Ar→(Am) ₁ m→A ₄ ~A ₇	Ť	•	·	•	•	•
	OUT (C).g	11 101 101 01 g 001				s			D	2	10	$Ar \rightarrow A_0 \sim A_{10}$ $gr \rightarrow (BC)_1$ $Cr \rightarrow A_0 \sim A_7$						
	OUT0 (m).g	11 101 101 00 g 001				s			D	3	13	$Br \rightarrow A_{s} \sim A_{1s}$ $gr \rightarrow (00m)_{1}$ $m \rightarrow A_{s} \sim A_{7}$						
	OTDM	〈 m 〉 11 101 101 10 001 011					S		D	2	14	$\begin{array}{l} 00 \rightarrow A_s \sim A_{1s} \\ (HL)_{st} \rightarrow (00C)_1 \\ HL_{zt} - 1 \rightarrow HL_{zt} \\ Cr - 1 \rightarrow Cr \end{array}$	1	1	1	P	1	I
	OTDMR	11 101 101 10 011 011					S		D	2	16(Br ≠0) 14(Br = 0)	$Br-1\rightarrow Br$ $Cr\rightarrow A_{a}\sim A_{r}$ $00\rightarrow A_{a}\sim A_{1s}$ Q $\begin{pmatrix} (HL)_{M}\rightarrow (00C)_{1} \\ HL_{B}-1\rightarrow HL_{B} \\ Cr-1\rightarrow Cr \\ Br-1\rightarrow Br \end{pmatrix}$	R	s	R	S	*8 1	R
	OTDR	11 101 101 10 111 011					S		D	2	14(Br≠0) 12(Br=0)	Repeat Q until $Br=0$ $Cr \rightarrow A_a \sim A_r$ $00 \rightarrow A_a \sim A_{1s}$ $\left(\begin{matrix} (HL)_M \rightarrow (BC)_1 \\ HL_m - 1 \rightarrow HL_m \\ Br - 1 \rightarrow Br \end{matrix}\right)$ Repeat Q until	x	S	x	x	*8 1	x
	OUTI	11 101 101 10 100 011					S		D	2	12	$Br=0$ $Cr \rightarrow A_0 \sim A_7$ $Br \rightarrow A_1 \sim A_{14}$ $(HL)_{M} \rightarrow (BC)_1$ $HL_1 + 1 \rightarrow HL_2$ $Br - 1 \rightarrow Br$ $Cr \rightarrow A_1 \sim A_7$	x	*7 [x	x	*8 !	x
	OTIR	11 101 101 10 110 011					S		D	2	14(Br≠0) 12(Br=0)	$Br \rightarrow A_a \sim A_{1s}$ $(HL)_{M} \rightarrow (BC)_1$ $Q \mid HL_a + 1 \rightarrow HL_a$ $Br - 1 \rightarrow Br$ $Repeat Q until$ $Br = 0$ $Cr \rightarrow A_a \sim A_r$	x	s	x	x	*8	x
	TSTIO m	11 101 101 01 110 100	s						s	3	12	$Br \rightarrow A_a \sim A_{15}$ $(00C)_1 \cdot m$ $Cr \rightarrow A_a \sim A_7$	1	1	s	P	R *8	R
	ОТІМ	(m) 11 101 101 10 000 011					S		D	2	14	$\begin{array}{l} 00 \rightarrow A_{s} \sim A_{1s} \\ (HL)_{sl} \rightarrow (00C)_{1} \\ HL_{R} + 1 \rightarrow HL_{R} \\ Cr + 1 \rightarrow Cr \\ Br - 1 \rightarrow Br \\ Cr \rightarrow A_{s} \sim A_{r} \end{array}$	1		ı	P	1	1
	OTIMR	11 101 101 10 010 011					S		D	2	16(Br≠0) 14(Br=0)	$Q = \begin{cases} 00 \rightarrow A_s \sim A_{1s} \\ (HL)_{M} \rightarrow (00C)_{1s} \\ HL_{R} + 1 \rightarrow HL_{R} \\ Cr + 1 \rightarrow Cr \\ Br - 1 \rightarrow Br \\ Repeat Q until \end{cases}$	R	S	R	S	**	R
	OUTD	11 101 101 10 101 011					S		D	2	12	$Br = 0$ $Cr \rightarrow A_0 \sim A_1$ $00 \rightarrow A_1 \sim A_{15}$ $(HL)_{M} \rightarrow (BC)_1$ $HL_2 - 1 \rightarrow HL_2$ $Br - 1 \rightarrow Br$ $Cr \rightarrow A_0 \sim A_7$	x	•7	X	x	** 1	x

*7 Z = 1 : Br - 1 = 0 Z = 0 : Br - 1 \neq 0 *8 N = 1 : MSB of Data = 1 N = 0 : MSB of Data = 0



• Special Control Instructions

Operation	MNEMONICS	OP code	1		A	dressi	ng			Bytes	States	Operation	7	6	F 4	lag 2	1	0
name	MINEMONICS	Or code	IMMED	EXT	IND	REG	REGI	IMP	REL	Dytes	States	Operation	S	Z		P/V		c
Special Function	DAA	00 100 111						S/D		1	4	Decimal Adjust Accumulator	1	1	1	P	•	ı
Carry Control	CCF SCF	00 111 111 00 110 111								1	3	C→C 1→C			R R	:	R R	I S
CPU	DI	11 110 011								1	3	0→IEF ₁ , 0→IEF ₂ *9	1.	•		•	•	-
Control	EI	11 111 011								1	3	1→IEF ₁ , 1→IEF ₂ *9		٠	٠	•	٠	٠
	HALT	01 110 110								1	3	CPU halted	١.	٠	•	•	•	•
	IM 0	11 101 101 01 000 110								2	6	Interrupt mode 0		٠	٠	•	•	•
	IM 1	11 101 101 01 010 110								2	6	Interrupt mode 1		٠	٠	•	•	•
	IM 2	11 101 101 01 011 110								2	6	Interrupt mode 2	•	•	•	•	•	٠
	NOP	00 000 000		1						1	3	No operation						
	SLP	11 101 101 01 110 110								2	8	Sleep		٠	٠	•	٠	٠

^{*9} No interrupts are sampled at the end of a DI or EI instruction.

■ Alphabetical List of Instructions

MNEMONICS	Bytes	Machine Cycles	States
ADC A, m	2	2	6
ADC A, g	1	2	4
ADC A, (HL)	1	2	6
ADC A, (IX+d)	3	6	14
ADC A, (IY+d)	3	6	14
ADD A, m	2	2	6
ADD A, g	1	2	4
ADD A, (HL)	1	2	6
ADD A, $(IX+d)$	3	6	14
ADD A, (IY+d)	3	6	14
ADC HL, ww	2	6	10
ADD HL, ww	1	5	7
ADD IX, xx	2	6	10
ADD IY, yy	2	6	10
AND m	2	2	6
AND g	1	2	4
AND (HL)	1	2	6
AND (IX+d)	3	6	14
AND (IY+d)	3	6	14
BIT b, (HL)	2	3	9
BIT b, (IX+d)	4	5	15
BIT b, (IY+d)	4	5	15
BIT b, g	2	2	6
CALL f, mn	3	2	6
			(If condition is false)
	3	6	16
			(If condition is true)
CALL mn	3	6	16
CCF	1	1	3
CPD	2	6	12
CPDR	2	8	14
			(If $BC_R \neq 0$ and $Ar \neq (HL)_M$)
	2	6	12
			(If $BC_R = 0$ or $Ar = (HL)_M$)
CP(HL)	1	2	6
CPI	2	6	12
CPIR	2	8	14
			(If $BC_k \neq 0$ and $Ar \neq (HL)_M$)

©HITACHI

MNEMONICS	Bytes	Machine Cycles	States
CPIR	2	6	12
			(If $BC_R = 0$ or $Ar = (HL)_M$)
CP (IX+d)	3	6	14
CP (IY+d)	3	6	14
CPL	1	1	3
CP m	2	2	6
CP g	1	2	4
DAA	1	2	4
DEC (HL)	1	4	10
DEC IX	2	3	7
DEC IY	2	3	7
DEC (IX+d)	3	8	18
DEC (IY+d)	3	8	18
DEC g	1	2	4
DEC ww	1	2	4
DI	1	1	3
DJNZ j	2	5	9(If Br \neq 0)
	2	3	7(If Br=0)
EI	1	1	3
EX AF, AF	1	2	4
EX DE, HL	1	1	3
EX (SP), HL	1	6	16
EX (SP), IX	2	7	19
EX (SP), IY	2	7	19
EXX	1	1	3
HALT.	1	1	3
IM 0	2	2	6
IM 1	2	2	6
IM 2	2	2	6
INC g	1	2	4
INC (HL)	1	4	10
INC (IX+d)	3	8	18
INC (IY+d)	3	8	18
INC ww	1	2	4
INC IX	2	3	7
INC IY	2	3	7
IN A, (m)	2	3	9
IN g, (C)	2	3	9
INI	2	4	12
INIR	2	6	14(If Br / 0)

@HITACHI

	Bytes	Machine Cycles	States
INIR	2	4	12(If Br=0)
IND	2	4	12
INDR	2	6	$14(If Br \neq 0)$
	2	4	12(If Br=0)
IN0 g, (m)	3	4	12
JP f, mn	3	2	6
			(If f is false)
	3	3	9
			(If f is true)
JP (HL)	1	1	3
JP (IX)	2	2	6
JP (IY)	2	2	6
JP mn	3	3	9
JR j	2	4	8
JR C, j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NC, j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR Z, j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NZ, j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
LD A, (BC)	1	2	6
LD A, (DE)	1	2	6
LD A, I	2	2	6
LD A, (mn)	3	4	12
LD A, R	2	2	6
LD (BC), A	1	3	7
LDD	2	4	12
LD (DE), A	1	3	7
LD ww, mn	3	3	9
LD ww, (mn)	4	6	18

OHITACHI

MNEMONICS	Bytes	Machine Cycles	States
LDDR	2	6	$14(\text{If BC}_{R} \neq 0)$
	2	4	$12(If BC_R=0)$
LD (HL), m	2	3	9
LD HL, (mn)	3	5	15
LD (HL), g	1	3	7
LDI	2	4	12
LD I, A	2	2	6
LDIR	2	6	$14(\text{If BC}_{R} \neq 0)$
	2	4	$12(If BC_R=0)$
LD IX, mn	4	4	12
LD IX, (mn)	4	6	18
LD (IX+d), m	4	5	15
LD (IX+d), g	3	7	15
LD IY, mn	4	4	12
LD IY, (mn)	4	6	18
LD (IY+d), m	4	5	15
LD (IY+d), g	3	7	15
LD (mn), A	3	5	13
LD (mn), ww	4	7	19
LD (mn), HL	3	6	16
LD (mn), IX	4	7	19
LD (mn), IY	4	7	19
LD R, A	2	2	6
LD g, (HL)	1	2	6
LD g, (IX+d)	3	6	14
LD g, (IY+d)	3	6	14
LD g, m	2	2	6
LD g, g'	1	2	4
LD SP, HL	1	2	4
LD SP, IX	2	3	7
LD SP, IY	2	3	7
MLT ww	2	13	17
NEG	2	2	6
NOP	1	1	3
OR (HL)	1	2	6
OR (IX+d)	3	6	14
OR (IY+d)	3	6	14
OR m	2	2	6
OR g	1	2	4
OTDM	2	6	14
			17

OHITACHI

MNEMONICS	Bytes	Machine Cycles	States
OTDMR	2	8	16(If B _r ≠0)
	2	6	$14 (If B_r = 0)$
OTDR	2	6	$14 (\text{If } B_r \neq 0)$
	2	4	$12 (If B_r = 0)$
OTIM	2	6	14
OTIMR	2	8	$16(\text{If }B_r\neq 0)$
	2	6	$14 (If B_r = 0)$
OTIR	2	6	$14\left(\text{If } B_r \neq 0\right)$
	2	4	$12 (If B_r = 0)$
OUTD	2	4	12
OUTI	2	4	12
OUT (m), A	2	4	10
OUT (C), g	2	4	10
OUT0 (m), g	3	5	13
POP IX	2	4	12
POP IY	2	4	12
POP zz	1	3	9
PUSH IX	2	6	14
PUSH IY	2	6	14
PUSH zz	1	5	11
RES b, (HL)	2	5	13
RES b, (IX+d)	4	7	19
RES b, $(IY+d)$	4	7	19
RES b, g	2	3	7
RET	1	3	9
RET f	1	3	5
			(If condition is false)
	1	4	10
			(If condition is true)
RETI	2	10	22
RETN	2	4	12
RLA	1	1	3
RLCA	1	1	3
RLC (HL)	2	5	13
RLC (IX+d)	4	7	19
RLC (IY+d)	4	7	19
RLC g	2	3	7
RLD	2	8	16
RL (HL)	2	5	13

@HITACHI

MNEMONICS	Bytes	Machine Cycles	States
RL (IX+d)	4	7	19
RL (IY+d)	4	7	19
RL g	2	3	7
RRA	1	1	3
RRCA	1	1	3
RRC (HL)	2	5	13
RRC (IX+d)	4	7	19
RRC (IY+d)	4	7	19
RRC g	2	3	7
RRD	2	8	16
RR (HL)	2	5	13
RR (IX+d)	4	7	19
RR (IY+d)	4	7	19
RR g	2	3	7
RST v	1	5	11
SBC A, (HL)	1	2	6
SBC A, (IX+d)	3	6	14
SBC A, (IY+d)	3	6	14
SBC A, m	2	2	6
SBC A, g	1	2	4
SBC HL, ww	2	6	10
SCF	1	1	3
SET b, (HL)	2	5	13
SET b, (IX+d)	4	7	19
SET b, (IY+d)	4	7	19
SET b, g	2	3	7
SLA (HL)	2	5	13
SLA (IX+d)	4	7	19
SLA (IY+d)	4	7	19
SLA g	2	3	7
SLP	2	2	8
SRA (IIL)	2	5	13
SRA (IX+d)	4	7	19
SRA (IY+d)	4	7	19
SRA g	2	3	7
SRL (HL)	2	5	13
SRL (IX+d)	4	7	19
SRL (IY+d)	4	7	19
SRL g	2	3	7
SUB (HL)	1	2	6

@HITACHI

MNEMONICS	Bytes	Machine Cycles	States
SUB (IX+d)	3	6	14
SUB (IY+d)	3	6	14
SUB m	2	2	6
SUB g	1	2	4
TSTIO m	3	4	12
TST g	2	3	7
TST m	3	3	9
TST (HL)	2	4	10
XOR (HL)	1	2	6
XOR (IX+d)	3	6	14
XOR (IY+d)	3	6	14
XOR m	2	2	6
XOR g	1	2	4

■ Opcode Maps

Table 1. Opcode Map (1)

First opcode

Instruction format: XX

ww(LO=ALL)																L0=0~7				İ
BC DE HL SP]								BC	DE	HL	AF	ZZ
g (LO									=0~7)							NZ	NC	PO	Р	f
B D H (HL)								B D H			(HL)	1				00H	10H	20H	30H	V
			HI	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
		LO \		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	ı
	В	0000	0	NOP	DJNZ j	JR NZ, j	JR NC,										RE	T f		0
	С	0001	1	LD ww, mn				*1					1		POP zz				1	
	D	0010	2	LD(w	LD (ww), A LD(mn) L						1					JP f, mn				2
						,HL	, A				İ					JP mn	OUT(m)	EX(SP)	DI	3
-	Ε	0011	3	INC ww				LD g, s			!	ADD A	SUB s	AND s	OR s		, А	,HL		
	Н	0100	4		INC g		*1	1			1	,s				CALL f, mn				4
	L	0101	5		DEC g +1						1					PUSH zz				5
A	(HL)	0110	6		LD g, m +1			*2 HAL			HALT	*2	*2	*2	*2	ADD A,m	SUB m	AND m	OR m	6
111	Α	0111	7	RLCA			SCF									RST v				7
Ī	В	1000	8	EXAF, AF	JR j	JR Z, j	JR C, j									RET f				8
1	С	1001	9	ADD HL, ww				1							RET	EXX	JP (HL)	LD SP,	9	
S	D	1010	Α	LD A, (ww) LD HL, LD A,																
107				1	(mn) (mn)												Α			
	E	1011	В	DEC ww				LD g, s			ADC A	SBC A	XOR s	CP s	Table 2 IN A, (m) EXDE, HL EI				В	
Ì	Н	1100	С		INC	g						,s	,s	·		CALL f, mn				С
1	L	1101	D	DEC g				l								CALL mn		Table 3		D
	(HL)	1110	E		LD g, m				*2			*2	*2	*2	*2	ADC A, m	SBC A,m	XOR m	CP m	E
1	Α	1111	F	RRCA			CCF							RST v				F		
				0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
				С	E	L	Α	С	E	L	Α					Z	С	PE	М	f
g(L0=8~F)														08H	18H	28H	38H	V		
										-					LO=	8~F				

HD64180S

- *1 g is replaced by (HL).
- *2 s is replaced by (HL).
- *3 If DD is added to the beginning of an opcode (DD XX), only the instructions having HL, (HL) as an operand are replaced with

$$\left\{
 \begin{array}{l}
 \text{HL} \rightarrow \text{IX} \\
 \text{(HL)} \rightarrow \text{(IX+d)}
 \end{array}
 \right\}$$

to perform the same operation.

(Example)

DDH 22H; LD (mn), IX

If FD is added to the beginning of the opcode (FD XX), it is replaced by

$$\left\{
 \begin{array}{l}
 \text{HL} \rightarrow \text{IY} \\
 \text{(HL)} \rightarrow \text{(IY+d)}
 \end{array}
 \right\}$$

to perform the same operation.

(Example)

FDH 34H; INC (IY + d)

As an exception, when DDH, FDH is added to the beginning of JP (HL) of E9H, (HL) is replaced by (IX), (IY). If DDH, FDH is added to the beginning of EX DE, HL of EBH, HL is not replaced. It becomes an undefined instruction.

Table 2. Opcode Map (2)

;	Second of	opcode							·			b	(L0:	=0~7	')					
]	Instructi	on forma	t: CB	3 XX				0	2	4	6	0	2	4	6	0	2	4	6	
			Н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
		LO		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
	В	0000	0																	0
	С	0001	1																	1
	D	0010	2																	2
	E	0011	3																	3
_	Н	0100		RLC g	RL g	SLA g			BIT	b, g			RES	b, g			SET	b, g		4
17	L	0101	5			L														5
₹	(HL)	0110	6		*				*					*				*		6
#	Α	0111	7																	7
王	В	1000	8																	8
	С	1001	9																	9
00	D	1010	Α																	Α
	E	1011	В																	В
	Н	1100	С	RRC g	RR g	SRA g	SRL g		BIT	b, g			RES	b, g			SET	b, g		С
	L	1101	D			l_														D
	(HL)	1110	Ε	*	*	*	*							*				*		E
	Α	1111	F																	F
-				0	1	2	3	4	5	6	7	8	9	Α	В	C	D	E	F	
								1	3	5	7	1	3	5	7	1	3	5	7	
												b	(L0=	=8~F	')					

* In the instruction to be executed, DDH can be added to the beginning of the opcode and (HL) is replaced by (IX + d) in opcode DD CB d XX. In the same way, FDH can be added to the beginning of the opcode. In the instruction to be executed, (HL) is replaced by (IY+ d) in opcode FD CB d XX.

637

Table 3. Opcode Map (3)

Second o	opcod	e																
Instructi	on for	mat: E	D XX			W	w (LC)=ALL	_)									
						BC	DE	HL	SP									
					g (L0=	=0~7)											
		В	D	Н		В	D	Н										
	Ξ	0000	0001		0011	0100	0101		0111	1000		1010				1110		
LO \		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	
0000	0		INO				IN g	, (C)	•			LDI	LDIR					0
0001	1	OU	T0 (m),g	j	OL	JT (C)		<u> </u>			CPI	CPIR					1
0010	2							HL, ww				INI	INIR					2
0011	3						LD (n	nn), ww		OTIM	OTIMR	OUTI	OTIR					3
0100	4		TST g		TST (HL)			TST m	TSTIO m									4
0101	5					RETN		_		_								5
0110	6					IM 0	IM 1		SLP									6
0111	7					LD I, A	LD A,I											7
1000	8		INO I	g, (m)			IN g	, (C)				LDD	LDDR					8
1001	9			(m),g			OUT	(C),g				CPD	CPDR					9
1010	Α						ADC	HL, ww				IND	INDR					Α
1011	В						LD w	v, (mn)		OTDM	OTDMR	OUTD	OTDR					В
1100	С		TS	Τg			ML7	ww										С
1101	D					RETI				-								D
1110	Ε						IM 2]										Ε
1111	F					LD R, A	LD A,R	RLD										F
		0	1	2	3	4	5	6	7	8	9	Α	В	C	D	E	F	
		С	E	L	Α	С	E	L	Α									
					g (L0=	=8~F)											

■ Bus Cycle States

'*' in the ADDRESS column indicates that the address output is undefined and 'Z' in the DATA column indicates that the data pin is in the high-impedance state. The LIR pin output value is obtained when the LIRE bit in the operation mode control register is 1.

Instruction	Machine Cycle	Statos	ADDRESS	DATA	RD	WR	МГ	ЮГ	LIR	HALT	ST
ADD HL,ww	MC ₁	T1T2T3	1st op-code Address	1st op-code	o	1	0	1	0	1	0
700 Hz,***	MC ₂ ~MC ₅	тітітіті	*	z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
ADD IX,xx ADD IY,yy	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃ ~MC ₆	TiTiTiTi	*	Z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
ADC HL,ww SBC HL,ww	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	татат	*	Z	1	1	1	1	1	1	1
ADD A,g ADC A,g SUB g	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
SBC A.g AND g OR g XOR g CP g	MC ₂	Ti	*	z	1	1	1	1	1	1	1
ADD A,m ADC A,m SUB m SBC A,m	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
AND m OR m XOR m CP m	MC ₂	T1T2T3	1st operand Address	m	o	1	o	1	1	1	1
ADD A, (HL) ADC A, (HL) SUB (HL) SBC A, (HL)	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
AND (HL) OR (HL) XOR (HL) CP (HL)	MC ₂	T1T2T3	HL	DATA	0	1	o	1	1	1	1
ADD A, (IX+d) ADD A, (IY+d) ADC A, (IX+d)	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
ADC A, (IY+d) SUB (IX+d) SUB (IY+d) SBC A, (IX+d)	MC2	T 1T2T3	2nd op-code Address	2nd op-code	0	1	o	1	0	1	1 inued

(1) HITACHI

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
SBC A, (IY+d) AND (IX+d)	MC ₃	T1T2T3	1st operand Address	d	0	1	0	1	1	1	1
AND (IY+d) OR (IX+d) OR (IY+d) XOR (IX+d) XOR (IY+d)	MC4 ~MCs	TiTi	*	z	1	1	1	1	1	1	1
CP (IX+d) CP (IY+d)	MCs	T1T2T3	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
BIT b,g	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
BIT b, (HL)	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
BIT b, (IX+d) BIT b, (IY+d)	MC ₃	T1T2T3	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄	T1T2T3	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
0411	MC ₃	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
CALL mn	MC ₄	Ti	*	z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
	МСв	T1T2T3	SP-2	PCL	1	0	0	1	1	1	1
CALL f,mn	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
(If condition is false)	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
	MC.	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
CALL f,mn	MC ₃	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
(If condition is true)	MC ₄	Ti	*	z	1	1	1	1	1	1	1
	MCs	T1T2T3	SP 1	РСН	1	0	0	1	1	1	1
	MC ₆	T1T2T3	SP-2	PCL	1	0	0	1	1	1	1
CCF	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
СРІ	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
CPD	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄ ~MC ₆	тітіті	*	z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0
CPIR CPDR	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
(If BC _R ≠0 and Ar≠(HL) _M)	МСз	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₄ ~MC ₈	ТІТІТІТІ	*	Z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
CPIR CPDR	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
(If BC _R =0 or Ar=(HL) _M)	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄ ~MC ₆	ТІТІТІ	*	z	1	1	11	1	1	1	1
CPL	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DAA	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
<u> </u>	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
DI *1	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0

^{*1} No interrupts are sampled at the end of a DI instruction.



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ЮĒ	LIR	HALT	ST
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DJNZ j	MC ₂	Ti *2	*	z	1	1	1	1	1	1	1
(lf Br≠0)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₄	TiTi	*	Z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DJNŻ j (If Br=0)	MC ₂	Ti *2	*	z	1	1	1	1	1	1	1
	MC ₃	T1T2T3	1st operand Address	j-2	0	1	0	1	1	1	1
El *3	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX DE, HL EXX	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX AF, AF'	MC t	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LA AI, AI	MC ₂	Ti	*	z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	SP	DATA	0	1	0	1	1	1	1
EX (SP), HL	MC ₃	T ₁ T ₂ T ₃	SP+1	DATA	0	1	0	1	1	1	. 1
	MC ₄	Ті	*	z	1	1	-1	1	1	1	1
	MC₅	T1T2T3	SP+1	н	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP	L	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	o	1	0	1	0	1	1
EX (SP),IX EX (SP),IY	MC ₃	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1
	MC ₄	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
	MC ₅	Ti	*	Z	1	1	1	1_	1	1 (Conti	1

- *2 DMA, refresh, and bus release cannot be executed immediately after this state (their requests are ignored).
- *3 No interrupts are sampled at the end of an El instruction.



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
EX (SP), IX	MC ₆	T1T2T3	SP+1	IXH	1	0	0	1	1	1	1
EX (SP), IY	MC7	T1T2T3	SP	IXL IYL	1	0	0	1	1	1	1
HALT	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
TIMET	_		Next op-code Address	Next op-code	0	1	0	1	0	o	o
IM O IM 1	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
IM 2	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	o	1	1
INC g	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DEC g	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
	MC ₁	T 1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0
INC (HL)	MC ₂	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
DEC (HL)	MC ₃	Ti	*	z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
INC (IX+d)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
DEC (IX+d)	MC ₄ ~MC ₅	TiTi	*	z	1	1	1	1	1	1	1
DEC (IY+d)	MC ₆	T1T2T3	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC ₇	Ti	*	Z	1	1	1	1	1	1	1
	MC ₈	T1T2T3	IX+d IY+d	DATA	1	0	0	1	1	1	1
INC ww	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DEC ww	MC ₂	Ti	*	z	1	1	1	1	1	1	1
INC IX	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-dode	0	1	0	1	0	1	0
INC IY DEC IX	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
DEC IY	MC ₃	Ti	*	z	1	1	1	1	1	1	1



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ЮE -	LIR	HALT	ST
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
IN A,(m)	MC ₂	T1T2T3	1st operand Address	m	o	1	0	1	1	1	1
	MC ₃	T1T2T3	m to A ₀ ~A ₇ A to A ₈ ~A ₁₅	DATA	0	1	1	0	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
IN g,(C)	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T1T2T3	вс	DATA	0	1	1	0	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
INO g,(m)	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
140 g,(111)	MC ₃	T1T2T3	1st operand Address	m	o	1	0	1	1	1	1
	MC ₄	T1T2T3	m to A ₀ ~A ₇ OOH to A ₈ ~A ₁₅	DATA	o	1	1	0	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	o	1	0	1	0	1	0
INI	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	o	1	1
IND	MC ₃	T1T2T3	вс	DATA	o	1	1	0	1	1	1
	MC ₄	T1T2T3	HL	DATA	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
INIR	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
INDR (If Br≠0)	MC ₃	T1T2T3	вс	DATA	0	1	1	0	1	1	1
	MC ₄	T1T2T3	HL	DATA	1	0	0	1	1	1	1
	MC ₅ ~MC ₆	TiTi	*	Z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
INIR INDR	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	o	1	0	1	0	1	1
(If Br=O)	MC ₃	T1T2T3	вс	DATA	0	1	1	0	1	1	1
	MC ₄	T1T2T3	HL	DATA	1	0	0	1	1	1	1



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JP mn	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T1T2T3	2nd operand Address	m	0	1	o	1	1	1	1
JP f,mn	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
(If f is false)	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
·	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0
JP f,mn (If f is true)	MC ₂	T1T2T3	1st operand Address	n	0	1	o	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
JP (HL)	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JP (IX)	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	o	1	0	1	0
JP (IY)	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	o	1	0	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	o	1	o	1	0	1	0
JR j	MC ₂	T1T2T3	1st operand Address	j-2	0	1	0	1	1	1	1
	MC₃ ~MC₄	TiTi	*	Z	1	1	1	1	1	1	1
JR C.j JR NC.j JR Z.j JR NZ.j	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
(If condition is false)	MC ₂	T1T2T3	1st operand Address	j-2	0	1	0	1	1	1	1
JR C,j JR NC,j	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JR Z,j JR NZ,j (If condition	MC ₂	T1T2T3	1st operand Address	j-2	0	1	0	1	1	1	1
is true)	MC ₃ ~MC ₄	TiTi	*	Z	1	1	1	1	1	1	1
LD g,g'	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
ara	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
LD g,m	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
y,	MC ₂	T1T2T3	1st operand Address	m	o	1	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WŔ	ME	ĪŌĒ	<u>UR</u>	HALT	ST
LD g, (HL)	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	o	1	0	1	0
	MC ₂	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	o	1	0	1	1
LD g, (IX+d) LD g, (IY+d)	MC ₃	T1T2T3	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄ ~MC ₅	ТіТі	*	Z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	o	1	0	1	0
LD (HL),g	MC ₂	Ti	*	z	1	1	1	1	1	1	1
	MC ₃	T1T2T3	HL	g	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	o	1	0	1	1
LD (IX+d),g LD (IY+d),g	MC ₃	T1T2T3	1st operand Address	d	o	1	0	1	1	1	1
	MC ₄ ~ MC ₆	тітіті	*	Z	1	1	1	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	IX+d IY+d	g	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD (HL),m	MC ₂	T 1T2T3	1st operand Address	m	0	1	0	1	1	1	1
	MC ₃	T1T2T3	HL	DATA	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	o	1	0	1	0	1	1
LD (IX+d),m LD (IY+d),m	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T1T2T3	IX+d IY+d	DATA	1	0	0	1	1	1	1
LD A, (BC) LD A, (DE)	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
LD A, (BC) LD A, (DE)	MC ₂	T1T2T3	BC DE	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD A,(mn)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC₃	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	T1T2T3	mn	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD (BC),A LD (DE),A	MC ₂	Ti	*	z	1	1	1	1	1	1	1
	MC₃	T ₁ T ₂ T ₃	BC DE	A	1	0	o	1	1	1	1
	MC:	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
LD (mn),A	MC ₃	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	Ti	*	Z	1	1	1	1	1	1	1
	MC s	T1T2T3	mn	Α	1	0	0	1	1	1	1
LD A,I *4 LD A,R *4	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD I,A LD R,A	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD ww, mn	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	o	1	0	1	1	1	1
	MC ₃	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD IX,mn	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD IY,mn	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC 1	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1

^{*4} No interrupts are sampled at the end of a LD A, I or LD A, R instruction.



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	TIR	HALT	ST
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC ₄	T ₁ T ₂ T ₃	mn	DATA	0	1	0	1	1	1	1
	MC ₅	T1T2T3	mn+1	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD ww,(mn)	MC ₃	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
LD WW,(IIII)	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T1T2T3	mn	DATA	0	1	0	1	1	1	1
	MC ₆	T1T2T3	mn+1	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD IX,(mn)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
LD IY,(mn)	MC ₄	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC₅	T1T2T3	mn	DATA	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn+1	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
LD (mn),HL	МС₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
11111/112	MC ₄	Tı	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	L	1	0	0	1	1	1	1
	MC ₅	T1T2T3	mn+1	н	1	0	0	1	1	1	1



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	UR	HALT	ST
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	o	1	0	1	1	1	1
LD (mn),ww	MC4	T1T2T3	2nd operand Address	m	0	1	o	1	1	1	1
	MC ₅	Ti	*	z	1	1	1	1	1	1	1
	МСв	T1T2T3	mn	wwL	1	0	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	mn+1	wwH	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
LD (mn),IX LD (mn),IY	MC4	T ₁ T ₂ T ₃	2nd operand Address	m	o	1	o	1	1	1	1
	MC ₅	Ti	*	z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn	IXL	1	0	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	mn+1	IXH IYH	1	o	0	1	1	1	1
LD SP, HL	MC:	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti	*	z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	o	1	0
LD SP,IX LD SP,IY	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	o	1	o	1	o	1	1
	MC ₃	Ti	*	z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LDI	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LDD	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄	T1T2T3	DE	DATA	1	0	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LDIR	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	o	1	0	1	0	1	1
LDDR (If BC _R ≠0)	MC ₃	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC4	T1T2T3	DE	DATA	1	0	0	1	1	1	1
	MC ₅ ~MC ₆	TiTi	*	Z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LDIR LDDR	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
(If BC _R =0)	MC ₃	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	DE	DATA	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
MLT ww	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃ ~MC ₁₃	रामामा रामामा रामामा	*	z	1	1	1	1	1	1	1
NEG	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
NEG	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
NOP	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OUT (m),A	MC ₂	T1T2T3	1st operand Address	m	0	1	0	1	1	1	1
	MC ₃	Ti	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	m to A ₀ ~A ₇ A to A ₈ ~A ₁₅	A	1	0	1	0	1	1 (Conti	1

HD64180S

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	MĒ	ĪŌĒ	LIR	HALT	ST
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OUT (C),g	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
001 (c/,g	MC ₃	Tı	*	Z	1	1	1	1	1	1	1
	MC4	T ₁ T ₂ T ₃	вс	9	1	o	1	0	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	o	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	o	1	1
OUTO (m),g	МСз	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₄	Ti	*	Z	1	1	1	1	1	1	1
	MC ₅	T1T2T3	m to A ₀ ~A ₇ 00H to A ₈ ~A ₁₅	g	1	0	1	0	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
ОТІМ	MC ₃	Ti	*	Z	1	1	1	1	1	1	1
OTDM	MC ₄	T ₁ T ₂ T ₃	HL	DATA	o	1	0	1	1	1	1
	MC ₅	T1T2T3	C to Ao~A7 OOH to Aa~A15	DATA	1	0	1	0	1	1	1
	MC ₆	Ti	*	Z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
OTIMR OTDMR	MC ₃	Ti	*	Z	1	1	1	1	1	1	1
(If Br≠O)	MC ₄	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₅	T1T2T3	C to Ao~A7 OOH to An~A15	DATA	1	0	1	0	1	1	1
	MCs ~MCs	TiTiTi	*	Z	1	1	1	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	MĒ	ĪŌĒ	LIR	HALT	ST
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
OTIMR OTDMR	MC ₃	Tı	*	Z	1	1	1	1	1	1	1
(If Br=O)	MC ₄	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC s	T 1T2T3	C to A ₀ ~A ₇ 00H to A ₈ ~A ₁₅	DATA	1	0	1	o	1	1	1
	MC ₆	Tı	*	Z	1	1	1	1	1	1	1
	MC 1	T 1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OUTI	MC ₂	T 1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
OUTD	МСз	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC4	T1T2T3	ВС	DATA	1	0	1	0	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OTIR	MC ₂	T 1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
OTDR (If Br≠0)	МСз	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	ВС	DATA	1	0	1	0	1	1	1
	MC ₅ ~MC ₆	TıTı	*	Z	1	1	1	1	1	1	1
	MC 1	T 1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OTIR OTDR	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
(If Br=O)	MC ₃	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₄	T1T2T3	вс	DATA	1	0	1	0	1	1	1
POP zz	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	SP	DATA	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP+1	DATA	0	1	0	1	1	1	1
POP IX POP IY	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	o	1	0	1	0



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	UR	HALT	ST
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
POP IX POP IY	MC ₃	T1T2T3	SP	DATA	0	1	0	1	1	1	1
	MC ₄	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
PUSH zz	MC ₂ ~MC ₃	TiTi	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP-1	zzH	1	0	0	1	1	1	1
	MC ₅	T1T2T3	SP-2	zzL	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
PUSH IX PUSH IY	MC ₃ ~MC ₄	ТіТі	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-1	IXH IYH	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	IXL IYL	1	0	0	1	1	1	1
DET	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RET	MC ₂	T1T2T3	SP	DATA	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP+1	DATA	0	1	o	1	1	1	1
RET f	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
is false)	MC ₂ ~MC ₃	TiTi	*	z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RET f	MC ₂	Ti	*	z	1	1	1	1	1	1	1
is true)	MC ₃	T1T2T3	SP	DATA	0	1	0	1	1	1	1
	MC ₄	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RETN	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1
	MC ₄	T1T2T3	SP+1	DATA	0	1	0	1	1	1	, 1

@HITACHI

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
	MC 1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0 * 5 1	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0 *5 1	1	1
	MC ₃ ~MC ₅	TiTiTi	*	z	1	1	1	1	1 *5 1	1	1
RETI	MC ₆	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0 *5 0	1	1
	MC ₇	Tı	*	Z	1	1	1	1	1 *5 1	1	1
	MC ₈	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0 *5 0	1	1
	MC ₉	T1T2T3	SP	data	0	1	0	1	1 *5 1	1	1
	MC 10	T1T2T3	SP+1	data	0	1	0	1	1 *5 1	1	1
RLCA RLA RRCA RRA	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RLC g RL g	MC 1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RRC g RR g SLA g	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
SRA g SRL g	MC ₃	Tı	*	Z	1	1	1	1	1	1	1
	MC ₁	Τ1Τ2Τ3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RLC (HL) RL (HL) RRC (HL)	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
RR (HL) SLA (HL)	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
SRA (HL) SRL (HL)	MC ₄	Tı	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1

^{*5} The upper column indicates the LIR pin value when the LIRE bit in the operation mode control register is 1, and the lower column indicates that when the same bit is 0.

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
RLC (IX+d)	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RLC (IY+d) RL (IX+d) RL (IY+d)	MC ₂	T 1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
RRC (IX+d) RRC (IY+d)	MC ₃	T1T2T3	1st operand Address	d	0	1	0	1	1	1	1
RR (IX+d) RR (IY+d)	MC₄	T1T2T3	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
SLA (IX+d) SLA (IY+d) SRA (IX+d)	MC 5	T ₁ T ₂ T ₃	IX+d IY+d	DATA	0	1	0	1	1	1	1
SRA (IY+d) SRL (IX+d)	МСь	Tı	*	Z	1	1	1	1	1	1	1
SRL (IY+d)	MC ₇	T1T2T3	IX+d IY+d	DATA	1	0	0	1	1	1	1
	MC 1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
RLD RRD	MC ₃	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₄ ~MC ₇	TiTiTiTi	*	z	1	1	1	1	1	1	1
	MC ₈	T1T2T3	HL	DATA	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RST v	MC₂ ~MC₃	TiTi	*	z	1	1	1	1	1	1	1
	MC₄	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
	MC₅	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
SCF	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC 1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
SET b,g RES b,g	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti	*	z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	o	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
SET b, (HL) RES b, (HL)	MC ₃	T ₁ T ₂ T ₃	HL	DATA	o	1	0	1	1	1	1
	MC ₄	Ti	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	. 1

© HITACHI

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
SET b, (IX+d)	MC ₃	T1T2T3	1st operand Address	d	0	1	0	1	1	1	1
SET b, (IY+d) RES b, (IX+d)	MC ₄	T ₁ T ₂ T ₃	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
RES b, (IY+d)	MC ₅	T1T2T3	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC ₆	Tı	*	Z	1	1	1	1	1	1	1
	MC ₇	T1T2T3	IX+d IY+d	DATA	1	0	0	1	1	1	1
SLP	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
, oci	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
			FFFFFH	Z	1	1	1	1	1	0	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
TSTIO m	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T1T2T3	1st operand Address	m	0	1	0	1	1	1	1
	MC₄	T ₁ T ₂ T ₃	C to A ₀ ~A ₇ OOH to A ₈ ~A ₁₅	DATA	0	1	1	0	1	1	1
	MC 1	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
TST g	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti	*	Z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
TST m	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	o	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
TST (HL)	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Tı	*	Z	1	1	1	1	1	1	1
	MC ₄	T1T2T3	HL	DATA	0	1	0	1	1	1 (Conti	1



Interrupts

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
	MC t	T1T2T3	Next op-code Address (PC)		0	1	0	1	0	1	0
NMI	MC ₂ ~MC ₃	TiTi	*	z	1	1	1	1	1	1	1
	MC4	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
	MC₅	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next op-code Address (PC)	1st op-code	1	1	1	0	0	1	0
INT₀ MODE O	MC ₂ ~MC ₃	TiTi	*	z	1	1	1	1	1	1	1
(RST INSERTED)	MC4	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next op-code Address (PC)	1st op-code	1	1	1	0	0	1	0
	MC ₂	T ₁ T ₂ T ₃	PC	n	0	1	0	1	1	1	1
INT₀ MODE O	MC ₃	T ₁ T ₂ T ₃	PC+1	m	0	1	0	1	1	1	1
(CALL INSERTED)	MC ₄	Ti	*	Z	1	1	1	1	1	1	1
	MC₅	T ₁ T ₂ T ₃	SP 1	PC+2(H)	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	PC+2(L)	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next op-code Address (PC)		1	1	1	0	0	1	0
INT₀ MODE 1	MC ₂	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
	MCa	111213	SP - 2	PCL	1	υ	O	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next op-code Address (PC)	Vector	1	1	1	0	0	1	0
	MC ₂	Tı	*	z	1	1	1	1	1	1	1
INT₀ MODE 2	MC ₃	T ₁ T ₂ T ₃	SP 1	РСН	1	0	0	1	1	1	1
	MC₄	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	I, vector	DATA	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	I, vector + 1	DATA	0	1	0	1	1	1 (Cont	1



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next op-code Address (PC)		1	1	1	1	1	1	0
	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
INT: INT: Internal interrupts	MC₃	T1T2T3	SP 1	РСН	1	0	0	1	1	1	1
internal interrupts		T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	i, vector	DATA	0	1	0	1	1	1	1
	、MC ₆	T ₁ T ₂ T ₃	I, vector + 1	DATA	0	1	0	1	1	1	1

■ Requests in Each Operating Mode

Curre	ent Status		Operation Requests	
Chip Operation	Operation Cycle		Interrupt Req	uests
Mode		WAIT	NMI	INT0-INT2, or Internal
				Interrupt
	CPU	Accepted	Accepted at end of	Accepted at end of
			instruction	instruction
Normal	Interrupt	Accepted	Not accepted	Not accepted
operation	acknowledge cycle			
mode	DMA	Accepted	Accepted; DMA	Accepted
			cycle aborted	
	Refresh	Accepted *1	Accepted *3	Accepted *3
<u></u>	Bus release mode	Not accepted	Accepted *2	Accepted *2
	DMA	Accepted	Accepted; DMA cycle	Accepted
			aborted and halt mode	
			released	
***************************************	Refresh	Accepted *1	Accepted; halt mode	Accepted; halt mode
			released after completion	released after completion
Halt mode			of refresh cycle*3	of refresh cycle*3
******	Bus release mode	Not accepted	Accepted; halt mode	Accepted; halt mode
			released after completion	released after completion
			of bus release mode*2	of bus release mode*2
	Other halt mode	Accepted	Accepted; halt mode	Accepted; halt mode
			released	released
	DMA	Accepted	Accepted; DMA cycle	Accepted
			aborted and sleep mode	
			released	
	Refresh	Accepted *1	Accepted; sleep mode	Accepted; sleep mode
			released after completion	released after completion
Sleep mode			of refresh cycle*3	of refresh cycle*3
	Bus release mode	Not accepted	Accepted; sleep mode	Accepted; sleep mode
			released after completion	released after completion
			of bus release mode*2	of bus release mode*2
	Other sleep mode	Not accepted	Accepted; sleep mode	Accepted; sleep mode
			released	released

■ Requests in Each Operating Mode (cont.)

Curre	ent Status		Operation Requests	•
Chip Operation	Operation Cycle		Interrupt I	Requests
Mode		WAIT	NMI	INT0–INT2, or Internal
				Interrupt
	Bus release mode	Not accepted	Accepted; system stop	Accepted; system stop
			mode released after	mode released after
System stop			completion of bus	completion of bus release
mode			release mode*2	mode*2
	Other system stop	Not accepted	Accepted; system stop	Accepted; system stop
	mode		mode released	mode released
Reset mode		Not accepted	Not accepted	Not accepted

HD64180S

■ Requests in Each Operating Mode (cont.)

Curr	ent Status		Operation Requests	
Chip Operation	Operation Cycle		Bus Requests	
Mode		BUSREQ	Refresh Request	DMA Request from
				DREQ0, DREQ1, or MSCI
	CPU	Accepted; enters bus	Accepted; refresh cycle	Accepted; DMA cycle
		release mode at end of	executed at end of	executed at end of
		machine cycle	machine cycle	machine cycle
***************************************	Interrupt	Accepted; enters bus	Accepted; refresh cycle	Accepted; DMA cycle
	acknowledge	release mode at end of	executed at end of	executed at end of
Normal	cycle	machine cycle	machine cycle	machine cycle
operation	DMA	Accepted; enters bus	Accepted; refresh cycle	Accepted; DMA cycle
mode		release mode at end of	executed at end of	executed at end of
		machine cycle	machine cycle	machine cycle
	Refresh	Accepted; enters bus	Accepted; refresh cycle	Accepted; DMA cycle
		release mode at end of	executed at end of	executed at end of
		machine cycle *3	machine cycle	machine cycle *3
	Bus release mode	Bus release mode	Accepted; refresh cycle	Accepted; DMA cycle
		continues	executed after	executed after completion
			completion of bus	of bus release mode *2
			release mode*2	
	DMA	Accepted; bus release	Accepted; refresh cycle	Accepted; DMA cycle
		mode entered at end of	executed at end of	executed at end of
		machine cycle	machine cycle	machine cycle
-2.45	Refresh	Accepted; bus release	Accepted; refresh cycle	Accepted; DMA cycle
		mode entered at end of	executed at end of	executed at end of
		machine cycle *3	machine cycle	machine cycle *3
Halt mode	Bus release mode	Bus release mode	Accepted; refresh cycle	Accepted; DMA cycle
		continues	executed after	executed after completion
			completion of bus	of bus release mode *2
			release mode*2	
	Other halt mode	Accepted; bus release	Accepted; refresh cycle	Accepted; DMA cycle
		mode entered at end of	executed at end of	executed at end of
		machine cycle	machine cycle	machine cycle

■ Requests in Each Operating Mode (cont.)

Curre	ent Status		Operation Requests	
Chip Operation	Operation Cycle		Bus Requests	
Mode		BUSREQ	Refresh Request	DMA Request from
				DREQ0, DREQ1, or MSCI
	DMA	Accepted; bus release	Accepted; refresh cycle	Accepted; DMA cycle
		mode entered at end of	executed at end of	executed at end of
		machine cycle	machine cycle	machine cycle
	Refresh	Accepted; bus release	Accepted; refresh cycle	Accepted; DMA cycle
		mode entered at end of	executed at end of	executed at end of
		machine cycle *3	machine cycle	machine cycle *3
Sleep mode	Bus release mode	Bus release mode	Accepted; refresh	Accepted; DMA cycle
		continues	cycle executed after	executed after completion
			completion of bus	of bus release mode *2
			release mode*2	
	Other sleep mode	Accepted; enters bus	Accepted; refresh cycle	Accepted; DMA cycle
		release mode	executed at end of	executed at end of
			machine cycle	machine cycle
	Bus release mode	Bus release mode	Not accepted	Not accepted
System stop		continues		
mode	Other system stop	Accepted; enters bus	Not accepted	Not accepted
	mode	release mode		
Reset mode		Not accepted	Not accepted	Not accepted

^{*1} Not accepted when the number of programmable wait states is 0.

^{*2} Requests are held until the bus release mode completes.

^{*3} Requests are held until the refresh cycle completes.

HD64180S

■ Request Priorities

Requests to the HD64180S are categorized into three types:

- ① Requests accepted and executed in each state WAIT
- ② Requests accepted and executed in each machine cycle ······ Refresh request
 DMA request

BUSREQ request

3 Requests accepted and executed in each instruction Interrupts

In principle, request priorities are as follows:


(High)
$$0 > 2 > 3$$
 (Low)


Type 2 requests are prioritized as follows:

For the priority of type 3 requests, see section 3.6 "Interrupts"

■ State Transition Diagrams

(1) Chip operation mode transition diagram





■ Status Signals

Status signals are listed below.

Chip operation mode		Operation cycle	LIR	WE	ĪŒ	RD	WR	REF	HALT	BUSACK	ST	CS _{0~2}	A ₀ ~A ₁₉	D ₀ ~D ₇
	CPU	First opcode fetch	0	0	1	0	1	1	1	1	0	OUT (A)	(A) TUO	I N
		Second and third opcode fetch	0	0	1	0	1	1	1	1	1	OUT (A)	OUT (A)	IN
		Memory read	1	0	1	0	1	1	1	1	1	OUT (A)	OUT (A)	IN
		Memory write	1	0	1	1	0	1	1	1	1	OUT (A)	OUT (A)	OUT (A)
		I/O read	1	1	0	0	1	1	1	1	1	1	OUT (A)	IN
Normal		I/O write	1	1	0	1	0	1	1	1	1	1	OUT (A)	OUT (A)
operation mode Interack		Internal operation	1	1	1	1	1	1	1	1	1	1	OUT (A)	Z
	Interrupt acknowl- edge(first machine	IMI	0	0	1	0	1	1	1	1	0	OUT (A)	OUT (A)	IN
		ĪNT _o	0	; 1	Ö	1	1	1	1	1	0	1	OUT (A)	1 N
	cycle)	INT1, INT2, and internal interrupts	1	1	1	1	1	1	1	1	0	1	OUT (A)	Z
	Internal	Memory read	1	; 0	1	0	1	1	1	1	0	OUT (A)	OUT (A)	I N
	DMA	Memory write	1	0	1	1	0	1	1	1	0	OUT (A)	OUT (A)	OUT (A)
		I/O read	1	1	0	0	1	1	1	1	0	1	OUT (A)	IN
		I/O write	1	1	0	1	0	1	1	1	0	1	OUT (A)	OUT (A)
		Internal operation	1	1	1	1	1	1	1	1	0	1	OUT (A)	Z
1		Refresh	1	0	1	1	1	0	1	1	1	1	OUT (A)	Z
		Bus release mode	1	Z	Z	Z	Z	1	1	0	1	1	Z	Z

1: High level output
0: Low level output
OUT (A): Any output
IN: Input
Z: High impedance

■ Status Signals (cont.)

Chip operation mode		Operation cycle	LIR	ME	ĪŒ	RD	WR	REF	HALT	BUSACK	12	CS _{0~2}	A ₀ ~A ₁₉	Do~D7
Halt	Internal	Memory read	1	0	1	0	1	1	0	1	0	OUT (A)	OUT (A)	IN
mode	DMA	Memory write	1	0	1	1	0	1	0	1	0	OUT (A)	OUT (A)	OUT (A)
		I/O read	1	1	0	0	1	1	0	1	0	1	OUT (A)	I N
		I/O write	1	1	0	1	0	1	0	1	0	1	OUT (A)	OUT (A)
		Internal operation	1	1	1	1	1	1	0	1	0	1	OUT (A)	Z
		Refresh	1	0	1	1	1	0	0	1	1	1	OUT (A)	Z
		Bus release mode	1	Z	Z	Z	Z	1	0	0	1	1	Z	! Z
		Halt mode other than above	0	0	1	0	1	1	0	1	0	OUT (A)	OUT (A)	I N
Sleep	Internal	Memory read	1	0	1	0	1	1	0	1	0	OUT (A)	OUT (A)	IN
mode	DMA	Memory write	1	0	1	1	0	1	0	1	0	OUT (A) OUT (A) I OUT (A) OUT (A) OUT 1 OUT (A) I	OUT (A)	
		I/O read	1	1	1 1 0 1 0 1 0 OUT (A) OUT (A) OU 0 0 1 1 0 1 0 1 OUT (A)	ΙX								
		I/O write	1	1	0	1	0	1	0	1	0	1	OUT (A)	OUT (A)
		Internal operation	1	1	1	1	1	1	0	1	0	1	OUT (A)	Z
		Refresh	1	0	1	1	1	0	0	1	1	1	OUT (A)	Z
		Bus release mode	1	Z	Z	Z	Z	1	0	0	1	1	Z	Z
	Sle	ep mode other than above	1	1	1	1	1	1	0	1	1	1	1	Z
System stop		Bus release mode	1	Z	Z	Z	Z	1	0	0	1	1	Z	Z
mode	Syste	m stop mode other than above	1	1	1	1	1	1	0	1	1	1	1	Z
Reset mode			1	1	1	1	1	1	1	1	1	1	Z	Z

1: High
0: Low
OUT (A): Any
IN: Inpu
Z: High

High level output Low level output Any output Input High impedance

■ Pin States in Reset and Low Power Dissipation Modes

Din name		Pin state	state					
Pin name	Reset mode	Sleep mode	System stop mode					
TINo, TINi	IN(N)	IN(A)	IN(N)					
TOUT _o , TOUT _i	OUT (L)	OUT (A)	HOLD					
CSo, CS1, CS2	OUT (H)	OUT (A)	OUT (H)					
WAIT	IN(N)	IN(A)	IN(N)					
NMI	IN(N)	IN(A)	IN(A)					
INTo, INT ₁ , INT ₂	IN (N)	IN(A)	IN (A)					
RESET	IN (A)	IN(A)	IN (A)					
BUSREQ	IN (N)	IN(A)	IN (A)					
BUSACK	OUT (H)	OUT (A)	OUT (A)					
ST	OUT (H)	OUT (A)	OUT (H)					
LIR	OUT (H)	OUT (H)	OUT (H)					
REF	OUT (H)	OUT (A)	OUT (H)					
HALT	OUT (H)	OUT (L)	OUT (L)					
RD	OUT (H)	OUT (A)	OUT (H)					
WR	OUT (H)	OUT (A)	OUT (H)					
ME	OUT (H)	OUT (A)	OUT (H)					
TOE	OUT (H)	OUT (A)	OUT (H)					
۸ ، ~ ۸ ، ه	7.	OUT (A)	OUT (H)					
D o ~ D 7	Z	IN (A),	Z					
Tt colored	/	OUT (A), Z	1 21 / 212					
SYNC Input selected	IN(N)	IN (A)	IN(N)					
Output selected		OUT (A)	HOLD					
RTSM	OUT (H)	OUT (A)	HOLD					
DCDM	IN(N)	IN(A)	IN(N)					
CTSM	IN(N)	IN(A)	IN(N)					
RXDM	IN(N)	IN(A)	IN (N)					

IN (A): Input (active) IN (N): Input (inactive)

OUT (H): Output (fixed to high level)
OUT (L): Output (fixed to low level)

OUT (A): Output (active) - High or low level output

Z: High impedance

HOLD: Holding the previous state



■ Pin States in Reset and Low Power Dissipation Modes (cont.)


			Pin state	
P	in name	Reset mode Sleep mode System stop m I N (N) I N (Λ) I N (N) —— OUT (A) OUT (A) I N (N) I N (A) I N (N) —— OUT (A) OUT (A) OUT (H) OUT (A) OUT (H OUT (II) OUT (A) IIOLD I N (N) I N (A) I N (N I N (N) I N (A) I N (N I N (N) I N (A) I N (N I N (N) I N (A) I N (N I N (N) I N (A) I N (N OUT (A) OUT (H OUT (A) OUT (H OUT (H) OUT (A) OUT (H OUT (H) OUT (A) OUT (H	System stop mode	
DVCM	Pin name Reset mode Sleep in name CM Input selected I N (N) I N CM Input selected I N (N) I N CM Input selected I N (N) I N TXDM O U T (H) O U T RTSA O U T (II) O U T DCDA I N (N) I N RXDA I N (N) I N RXDA I N (N) I N CA Input selected I N (N) I N CA Input selected I N (N) I N TXDA O U T (H) O U T DREQ 0. DREQ 1 I N (N) I N TEND 0. TEND 1 O U T (H) O U T	1 N (A)	IN(N)	
KAUM	Output selected	***	OUT (A)	OUT (A)
TXCM	Input selected	IN(N)	IN (A)	IN(N)
IAUM	Output selected		OUT (A)	OUT (A)
	TXDM	OUT (H)	OUT (A)	OUT (H)
	RTSA	OUT (II)	OUT (A)	HOLD
	DCDA	IN (N)	IN (A)	IN(N)
	CTSA	1 N (N)	1 N (A)	I N (N)
	RXDA	IN (N)	IN(A)	IN(N)
RXCA	Input selected	IN (N)	IN (A)	IN(N)
KACA	Output selected		OUT (A)	OUT (H)
TXCA	Input selected	IN(N)	IN (A)	IN(N)
IACA	Output selected		OUT (A)	OUT (H)
	TXDA	OUT (H)	OUT (A)	HOLD
DF	REQ _o , DREQ _i	IN (N)	IN(A)	IN (N)
TE	END _o , TEND _i	OUT (H)	Sleep mode System stop mode I N (Λ) I N (N) O U T (A) O U T (A) I N (A) I N (N) O U T (A) O U T (A) O U T (A) O U T (H) O U T (A) II O L D I N (A) I N (N) I N (A) I N (N) I N (A) I N (N) O U T (A) O U T (H) I N (A) I N (N) O U T (A) O U T (H) O U T (A) HO L D I N (A) I N (N) O U T (A) O U T (H)	OUT (H)
	φ	Reset mode Sleep mode System stop mode I N (N)	ø clock output	

IN (A): Input (active)
IN (N): Input (inactive)
OUT (H): Output (fixed to high level)
OUT (L): Output (fixed to low level)
OUT (A): Output (active) - High or low level output
Z: High impedance

HOLD: Holding the previous state

■ Built-in Registers

CPU



■ Built-in Registers (cont.)


CPU

Register	Address	Remar	ks							
I/O control register (IOCR)	0005H		7	6	5	4	3	2	1	0
		Bit Name	ЮЗТР	-	-	-	-	-	Ī -	T -
		Read/Write	RW	-	-	-	-	-	-	-
		Initial Value			0 instruction ex • (SLP instruc	0 ecution) ation execution	o n)	0	0	o
Unused	0006H									
Unused	0007H	1								

Wait Control

Register	Address	Remark	S							
Physical address boundary	H8000		7	6	5	4	3	2	1	0
register 0 (PABR0)		Bit Name	PB07	PB06	PB05	PB04	P803	PB02	PB01	PBOO
, ,		Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
		Initial Value	0	0	0	0	0	0	0	0
					PAI /PAI	A Boundary	Address (8 h	inh-order bit	•	

Physical address boundary 0009H register 1 (PABR1)



PAM/PAH Boundary Address (8 high-order bits)

Wait control register L (WCRL) 000AH

	7	6	5	4	3	2	1	0
Bit Name	-	-	-	-	-	PALW2	PALW1	PALWO
Read/Write	-	-	-	-	-	R/W	RW	RW
Initial Value	0	0	0	0	0	1	1	1
							DAI Area M	

PALW2	PALW1	PALW0	Number of Wait States
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

■ Built-in Registers (cont.)

Wait Control


Register	Address	Remark	S							
Wait control register M (WCRM	it control register M (WCRM) 000BH T									
		RW								
			1							
		Vait								
		PAMW2 PA	MWI	PAMU	-					
			7145 AA T			ijuei ui v	vait State			
Wait control register H (WCRH)	000CH		٠.٠			-				
			<u> </u>	٠		L		ــــــــــــــــــــــــــــــــــــــ	<u> </u>	Ь
			_							
			•	•	•	•	·		i	O PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 PANWAR 1 P
	PAMW2 PAWW1 PAMW0 Number of Wait States PAMW2 PAMW1 PAMW0 Number of Wait States	/ast								
			HWI			iber of W	ait States			
		0 0								
	CR Name									
		1 1								
	CR Name - - - - PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PAMANY PA									
I/O wait control register	PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMPY PAMP									
(IOWCR)			Name							
(10 // 014)									AMVZ PAMWI PAMWI NW RW RW RW PAM Area Wak PAM Area Wak PAM RW RW RW RW RW RW RW RW RW RW RW RW RW	
		milai vaide	٠		-i-		. "		-i-	1 0 PANN PANN 1 1 1 Area Wat 1 0 DL1 OLO W RW 1 1 1 0 1 0 1 0 1 0 1 0 1 1 1 0 1 0 1 1 1 0 1 0
					VO High				NO row	
			H1			ber of W	ait States			
										PAMMON 1 O PAHMON 1 O PAHMON O I I I I I I I I I I I I I I I I I I
		1 1		0	6					
			L1			ber of W	ait States			
		0 1		0	2					
	0 0 0 0 0 0 1 1 0 1 0 2 0 1 1 3 1 0 0 4 1 1 0 6 1 1 1 7 IOL2 IOL1 IOL0 Number of Wait States 0 0 0 0 0 0 1 1 0 1 1 1 0 1 1 3 0 1 1 3 1 0 4 4 1 0 1 5 1 1 0 6									

■ Built-in Registers (cont.)


Wait Control

Register	Address	Rem	arks							
Interrupt wait control register	000EH		7	6	5	4	3	2	1	0
(INTWR)		Bi	t Name -	T -	-	-	-	INTW2	INTW1	INTWO
(IIVI WK)		Read	d/Write –	_	_		-	RW	RW	RW
		Initia	i Value 0	0	0	0	0	1	1	1
									Interrupt V	/alt
		INTW2	INTW1	INTW0	Num	ber of Wa	it States			
		0	0	0	2					
		0	0	1	3					
		0	1	0	4					
		0	1	1	5					
		1	0	0	6					
		1	0	1	7					
		1 1	1	0	- <u>8</u>					
	000		7	6	5	4				
Refresh wait control register	000FH		Name -	ΤĖ	<u>г</u> -	<u> </u>	3 -	2 REFW2	1 REFW1	0 REFW0
(RWCR)			L						L	Ь
			/Write -	-	-	-	-	RW	RW	R/W
		Initia	l Value 0	0	0	0	0	1	Refresh W	1 aut
		REFW2	REFW1	REFW0	Nun	nber of Wa	it States			
		0	0	0	0					
		0	0	1	1					
		0	1	0	2					
		0	1	1	3					
		1	0	0	4					
		1	0	1	5					
		1	1	0	7					
		1	1	1						

Interrupt Control



Interrupt Control



Interrupt Control

Register	Address	Remarks
Unused	0015H	
Unused	0016H	
Unused	0017H	

Refresh Control

Register	Address	Remark	S							
Refresh control register (RCR)	0018H		7	6	5	4	3	2	1	۰
		Bit Name	REFE		-	-	-	CYC2	CYC1	CYCo
		Read/Write	RW	-	-	-	-	RW	PW	RW
		Initial Value	1	0	0	0	0	0	•	0
				able cycles not i cycles inse					Cycle Selection is consistent of the cycle Selection in consistent of the cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection in cycle selection	interval des des des des lates lates
Unused	0019H									
Unused	001AH									
Unused	001BH									

Bus Control

Register	Address	Remarks								
DMA priority control register	001CH	Single-block Transfer	7		5	4	3	2		
(PCR)		Mode (dual address) Single-block Transfer Mode (single address) Chained-block Transfer Mode	-	-	-	-	-	-	-	PRO
		Read/Write Initial Value	-	-	-	- 0	-	-	-	RW
							0: C	nnel Priorit hannel 0 ha hannel 1 ha	us priority o	ver chan ver chan
DMA master enable register	001DH	Single-block Transfer	7	6	5	4	3	2		•
(DMER)		Mode (dual address) Single-block Transfer Mode (single address) Chained-block Transfer Mode	DME	-	-	-	-	-	-	-
		Read/Write	R/W	_	-	-	-	-	-	-
		Initial Value	i	0	0	0	0	0	0	0


Bus Control

Register	Address	Remarks
Unused	001EH	
Unused	001FH	


MSCI


Register	Address	Remarks								
MSCI TX/RX buffer register	0020H		7	6	5	4	3	2	1	0
		Async								
(MTRB)		Byte Sync	TRB7	TRBs	TRB6	TRB4	TRB3	TRB2	TRB1	TRBo
		Bit Sync	1	1						
		Read/Write	RW	R/W	RW	RW	RW	RW	RW	RW
		Initial Value	×	x	x	x	×	×	×	x
					Value writte	n to, or reac	from, the t	ransmit/rece	ive buffer	


MSCI status register 0 (MST0) 0021H





MSCI status register 1 (MST1) 0022H











Register	Address	Remarks									
MSCI synchronous/address	002FH		7		6	5	4	3	2	1	٥
		Async	-	Т	- T	- T	-	-	-	-	-
register 0 (MSA0)		Byte Sync Bit Sync	SA07	S	A06	SA05	8A04	8A03	SA02	8A01	8A00
		Read/Write	RW	- A	w	RW	RW	RW	RW	P.W	RW
		Initial Value	1		1	1	1	1	1	1	1
				Mono- Bi-syn Extern	aynchronous aync oc stal-sync ochronous Addressingle Single Dual a	SYN pa SYN pa Unused	attern for re titern for tra	Unused Unused Unused	ind reception	n (bits 7-0)	
				Loop		address 1				lary station	
				mode		ddress ddress				lary station	
				L	1 200			5167-00	1110 300011		
MSCI synchronous/address	0030H			7	8	5	4	3	2	1	0
*		Async				<u> </u>	<u> </u>	<u> -</u>	<u> </u>	<u> </u>	
register 1 (MSA1)		Byte Sync Bit Sync	s	A17	SA16	SA15	SA14	SA13	SA12	SA11	SA10
		Read/Write	F	₹W	R/W	RW	RW	RW	RW	RW	RW
		Initial Value		1	1	1	1	1	1	1	1
					uda awash	SYN Patter		mission/Add	ress Field C	heck	
					ono-sync			transmissio	·n		
					-sync					tion (bits 15-	-8)
				Ex	dernal-sy	nc SYN	pattern for	transmissio	n		
				• В	et synchro	nous mode					
				Г	Ad	dress field n	ot checked	Unused			
						gle address		Unused			
				""	3"	ngie address al address	<u> </u>			ondary static	
				Г		dress field n		Unused			
						igie address elt address	1	Unused			
					1.7.	at address			8 of the sec	ondary static	n address
				_							
MSCI idle pattern register	0031H			7	6	5	4	3	2	1	0
	003111	Async	Τ.	- T	-	-	-	Γ-	-	T -	-
(MIDL)		Byte Sync Bit Sync	-	XL7	DL6	IDLS	IDLA	IDL3	IDL2	IDL1	IDL0
		Read/Write	R	w	RW	RW	P/W	RW	RW	RW	RW
		Initial Value		1	1	1	1	1	1	1	1
							idie	Pattern			

Register	Address	Remarl	KS							
MSCI time constant register	0032H		7	6	5	4	3	2	1	۰
(MTMC)		Async Byte Sync Bit Sync	TMC7	TMC8	TIMOS	TMC4	TMC3	TMC2	TMC1	TMC0
		Read/Write	RW	RW	RW	P/W	R/W	RW	RW	RW
		Initial Value	0	0	0	•		0	0	
				Va	lue loade:	f to the rei	oad timer	(1 – 256)		
MSCI RX clock source register	0033H		7	6	5	4	3	2	1	0
(MRXS)		Async Byte Sync Bit Sync	-	FIXCS2	RXCS1	RXCS0	RXBR3	RXBR2	RXBR1	RXBR0
		Read/Write Initial Value	-	PAW 0	R/W 0	R/W 0	R/W 0	P/W 0	R/W 0	R/W 0
		100 i 110: A (111: A	nternal be NDPLL ou BRG outp NDPLL ou	ud rate go put ut for ADF put input for	LL operat	BRG) outp		0000. 0001 0010. 0011- 0100. 0101 0110- 0111 1000: 1001 Others	1/2 1/4 1/8 1/16 1/32 1/64 1/128 1/256	ved
MSCI TX clock source register	0034H		,	6	5	4	3	2	1	0
(MTXS)		Async Byte Sync Bit Sync	-	TXCS2	TXCS1	TXCS0	TXBR3	TXBR2	TXBR1	TXBRo
		Read/Write	-	RW	RW	RW	R/W	RW	P/W	RW
		000: T 100. li 110. F	o init Clock: XCM line nternal ba Receiver (: Resen	input ud rate go dock	enerator (0 BRG) out	O	• Cloc 0000: 0001 0010 0011: 0100. 0101: 0110 0111: 1000:	1/2 1/4 1/8 1/16 1/32	n ratio
Unused	0035H									
Unused	0036H									
Unused	0037H									

Register	Address	Remarks								
ASCI TX/RX buffer register	0038H		7	6	5	4	3	2	1	0
(TRB)		Async	TRB7	TRB6	TRB6	TRB4	TR83	TRB2	TRB1	TRBO
(TKB)		Clocked Serial	<u> </u>	J	<u></u>	<u> </u>	J	<u> </u>	.l	<u> </u>
		Read/Write Initial Value	R/W X	R/W X	R/W X	R/W X	R/W X	R/M X	r RW X	R/W X
		maa vano				ΤÎ	buffer value	^_		^
ASCI status register 0	0039Н	<u></u>	7	6	5	_ 4	3	2	1	
(ST0)		Async Clocked Serial	TXINT	PXINT					TXRDY	RXRD
		Read/Write	R	R	-	-	-	-	R	R
		Initial Value		Î	0	0	0	ċ		
		TXINT Into	rrupt not	RXINT In	errupt not re	quested		Ì	RX Ready	e data does
		requer 1: TX inte	sted rrupt	1 PX int	errupt reque	ested		1	exist	e data exist
		reque	sted					TX Read	L.,	
								not e	moty	
								empt	,	
ASCI status register 1	003AH		7	6	5	4	3	2		
(ST1)		Async	-	IDL	-	-	CCTS	0000	BRKD	BRKE
(311)		Clocked Serial Read/Write		L R		L	RW	RW	RW	RW
		Initial Value	0		0	0	0	0	0	0
			emitter idk		-	Line Level		1	Break Er	nd Detection ronous mod
		0 T	X not idle X idle	State	O. Lir	e level not le level cha	changed		0: Breek	end not de
						DCDA 0: Line	Line Level	Change hanged		
						1. Line	level chan	ged	ak Start De	tection
								0.	ksynchronou Break start	s mode not detecte:
								1	Break start	detected
ASCI status register 2	003BH		7	6	5	4	3	2	1	0
(ST2)		Async Clocked Serial	-	PMP	PE	FRME	OVRN	-	-	-
,		Read/Write	-	RW	RW	RW	RW		- -	
		Initial Value	0	Î	Î	Î	Î	0	0	0
			Pari	ty/MP_Ba			Qverrur	Error		
			Pari 0: F	ty/MP bit va Parity/MP bit	value 0	7	0 No o	run error de	detected tected	
			1. P	arity/MP bit	value 1	1 -				
						0.1	ming Error No framing o	error detecte or detected	nd	
						''	.a.my em	versuled		
					Panto 0 No	Error panty erro	or detected			
					1· P	parity error d	etected			


ASCI/CSIO

Register	Address	Remarks								
ASCI status register 3	003CH		7	6	5	4	3	2	1	0
-		Async	-	-	-	T -	CTS	DOD	TXENBL	RXENBL
(ST3)		Clocked Serial		<u> </u>		1				
		Read/Write	-	-	-	-	Ą	R	R	R
		initial Value	0	0	0	O. CTSA lin	X Line Level e low level e high level	×	TX Enable 0 Disable 1 Enable	0
							DCDA Input	low level		RX Enable 0 Disable 1 Enable


Unused


003DH

ASCI interrupt enable register 0 003EH (IE0)



ASCI interrupt enable register 1 003FH (IE1)





HD64180S

■ Built-in Registers (cont.)

CTTL Async	Register	Address	Remarks								
Async	ASCI mode register 2	0045H		7	6	5	4	3	2	1	0
Read/Write	-		Async	-	-	-	-	-	-	CNCT1	CINCTO
ASCI control register O046H 7	(IVID2)		L				<u> </u>	<u> </u>	<u> </u>		
Channel Connection OP Fid above OP Fid above OP Fid above OP Fid above OP Fid above OP OP OP OP OP OP OP O											
ASCI control register			initial Value	•	0	0	•	0	•	•	-
CTTL									00 01 10	Full duplex : Auto-echo : Reserved	
Ciclohad Sarial Read/Write	ASCI control register	0046Н		7		5			2		
Initial Value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(CTL)			-	-	-	-	BRK	-	-	RTS
Breat Sand - Asynchronical mode - Asynchronical mode 0 of (filternal operation) 1 on (Breaternal) - Clocked serial mode Set this bit to 0 - TISA low is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is output 1 RISA new is out			Read/Write	-	-	_	-	R/W	-	-	RW
*Approductions mode 0 Off (Normal operation) 1 On (Reset seand) 1 Clocked serial mode Set this bit to 0 Unused 0 ONTH			Initial Value	0	0	0	0	Î	0	0	i
							• Ai 0: 0 1: 0 • Ci	synchronous Off (Normal On (Breek s locked seria	operation) end)	0: Î	TTSA low level output TTSA high leve
Unused 0048H	Unused	0047Н									
	Unused	0048H									
Unused 0049H											

Register	Address	Remarks	1							
ASCI time constant register	004AH		7	6	5	4	3	2	1	۰
(TMC)		Async	TMC7	TMC6	TMC5	TMC4	TMC3	TMC2	TMC1	тмо
(TMC)		Clocked Serial		<u> </u>	<u></u>			<u> </u>	<u> </u>	
		Read/Write	R/W	R/W	R/W	RW	R/W	R/W	R/W	RW
		Initial Value	0			- 	•			1
					Reload [*]	Timer Value	(1 - 256)			
ASCI RX clock source register	004BH		7	6	5		3	2	1	
(RXS)		Async Clocked Senal		RXCS2	RXCS1	RXCS0	-		-	<u> </u>
		Read/Write	-	RW	RW	RW	-	-	-	-
		Initial Value	0	0	Ť	0	0	0	0	0
					nchronous m EXCA line in			000 Slav	serial mode e mode	
				100 l		i rate genera	ator	100 Mas Others F		
ASCI TX clock source register	004CH		7	100 li Othera	nternal bauc (BRG) output Reserved	rate genera	3	100 Mas Others: F	Reserved	0
	004CH	Async	, -	100 h Others	nternal baud (BRG) output Reserved	i rate genera t		100 Mas Others F	Reserved	0 TXBR0
	004CH	Clocked Senal	-	Othera 6 TXCS2	nternal bauc (BRG) output Reserved 5 TXCS1	4 TXCS0	3 TXBP3	100 Mass Others: F	1 TXBR1	TXBR0
ASCI TX clock source register (TXS)	004CH	<u> </u>	7 -	100 li Othera	nternal bauc (BRG) output Reserved	rate genera	3	100 Mas Others: F	Reserved	
	004CH	Clocked Senial Read/Write Initial Value Transmit - Asynch 000 TX 100: Initial	Clock Source ronous mode CA line input mal baud rate inerator (BRG)	6 TXCS2 R/W 0	nternal bauc (BRG) output Reserved 5 TXCS1	4 TXCS0 R/W 0 Mode Selectorode	3 TXBP3 RW 0	100 Mean Ckhera: F	1 TXBR1	TXBR0 R/W 0 ratio 1 1/32 0 1/64 11 1/128 30 1/256 01 1/512
(TXS)	004CH 004DH	Clocked Serial Read/Write Initial Value Transmit - Asynch 000 TXC 100: Initial	Clock Source ronous mode CA line input mal baud rate inerator (BRG)	6 TXCS2 R/W 0	Reserved TXCS1 R/W 0 aster/Slave cked senal r Slave mode	4 TXCS0 R/W 0 Mode Selectorode	3 TXBP3 RW 0	100 Mean Ckhera: F	1 TXBR1 R/W 0 d Rate lock division 0 1/1 010 1 1/2 011 1 1/2 011 1 1/8 000 0 1/16 100	TXBR0 R/W 0 ratio 1 1/32 0 1/64 11 1/128 30 1/256 01 1/512
		Clocked Serial Read/Write Initial Value Transmit - Asynch 000 TXC 100: Initial	Clock Source ronous mode CA line input mal baud rate inerator (BRG)	6 TXCS2 R/W 0	Reserved TXCS1 R/W 0 aster/Slave cked senal r Slave mode	4 TXCS0 R/W 0 Mode Selectorode	3 TXBP3 RW 0	100 Mean Ckhera: F	1 TXBR1 R/W 0 d Rate lock division 0 1/1 010 1 1/2 011 1 1/2 011 1 1/8 000 0 1/16 100	TXBR0 R/W 0 ratio 1 1/32 0 1/64 11 1/128 30 1/256 01 1/512

Timer (channel 0)

Register	Address	Remark	S							
Timer up-counter channel 0	0050H	_	7	6	5	4	3	2	1	0
(TCNT channel 0)										
(Read/Write	RW	RW	P/W	RW	P/W	RW	RW	RW
		Initial Value	0	0	0	•	0	0	0	•
Timer constant register	0051H	1	7	-6-	5	4-	3	2		0
channel 0 (TCONR channel 0)		l						L		
chamics o (1 correctamines o)		Read/Write	W 1	W 1	w 1	W 1	W 1	W 1	W 1	W 1
		Final Value	•		•	,	•	·	•	•
Timer control/status register	0052H		7		5	4	3	2	1	0
channel 0 (TCSR channel 0)		Bit Name	CMF	ECMI	<u> </u>	TME	TOS1	TOS0	CKS1	CKSO
chamer o (1 cort chamer o)		Read/Write Initial Value	R O	R/W 0	-	R/W 0	RW 0	R/W 0	RW 0	R/W 0
		man valor	ľ	Ĭ	•	ľ	<u>`</u>		Ť	
			pare Match			Timer Enal				ook Select
		1 T	ONT and TO e not equal ONT and TO e equal	- 1		0: Count a 1: Count a	top tart			128 ernal event
				CMF inte	errupt Enable			i Output Selec	t	nt signal
				0: Disab 1: Enabl	le le		01. To	tput fixed to ggled output itput 0 itput 1	0	
Timer expand prescale register	0053H		7	6	5	-	3	2 ECKS2	1 ECKS1	0 ECKS0
channel 0 (TEPR channel 0)		Bit Name	EEP	<u> </u>		<u> </u>	L	J		
,		Read/Write Initial Value	R/W 0	-	-	-	-	R/W 0	R/W 0	R/W 0
		1	Ĭ		•			-	Ť	
		-). Clock is s	and Prescale elected by the elected by the	M ne CKS1-0 bi ne ECKS2-0 l	ts in TCSR bits in TEPR			Expand Clo 000. BC 001- BC/2 010- BC/4 011. BC/8 100: BC/16 101 BC/32 110: BC/64	ck Input Se

Timer (channel 1)

Register	Address	Remar	ks							
Timer up-counter channel 1	0054H		7	6	5	4	3	2	1	0
(TCNT channel 1)										
(2 0 - 1 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 -		Read/Write	RW	P/W	RW	R/W	RW	RW	RW	RW
		Initial Value	0	0	0	0	0	0	0	0
Timer constant register	0055H		7	6	5	4	3	2	1 ,	0
channel 1 (TCONR channel 1)										
		Read/Write Initial Value	W 1	W 1	W 1	1	1	W	W 1	W
Timer control/status register	0056H		7	- 6	5		3	2	<u> </u>	•
channel 1 (TCSR channel 1)		Bit Name	CMF	ECMI		TME	TOS1	TOS0	CKS1	CKS0
chamer 1 (1 cort chamer 1)		Read/Write Initial Value	R	R/W 0	-	P/W 0	R/W 0	R/W 0	R/W 0	R/W 0
			mpare Match	h Flag		Timer Ena				ock Select
		0	FCNT and TO are not equal FCNT and TO are equal	CONR		0 Count of	stop start			128 ernal event
				CMF Int	errupt Enable	•		Output Selec	t	nt signal
				0 Disab 1 Enab			01 To 10 Oc	atput fixed to aggled output atput 0 atput 1	0	
Timer expand prescale register	0057H		7	6	5	4	3	2	1	0
	003711	Bit Name	EEP	<u> </u>		<u> </u>	-	ECKS2	ECKS1	ECKS0
channel 1 (TEPR channel 1)		Read/Write	RW	-	-	-	-	RW	RW	RW
		Initial Value	Î	0	0	0	0	0	i	0
				and Prescale selected by th	_	a in TOOD			Expand Clo	ck Input Se
			1 Clock is	selected by th	e ECKS2-0	bits in TEPR			001 BC/2 010 BC/4 011 BC/8	
									100 BC/16 101 BC/32 110 BC/64 111 BC/126	

HD64180S

■ Built-in Registers (cont.)

DMAC (channel 0)

Register	Address	Remarks				
Destination address register L channel 0/buffer address register L channel 0 (DARL channel 0/ BARL channel 0)	0058Н	Single-block transfer mode (dual address) Single-block transfer mode (langle address) Chained-block transfer mode	23 Unused	DARB BARB	DARH	7 DARL
Destination address register H channel 0/buffer address register H channel 0 (DARH channel 0/ BARH channel 0)	0059Н				.	<u>:</u>
Destination address register B channel 0/buffer address register B channel 0 (DARB channel 0/ BARB channel 0)	005AH					
Source address register L channel 0 (SARL channel 0)	005BH		23	16	15 8	, ,
Source address register H channel 0 (SARH channel 0)	005CH	Single-block transfer mode (dual address) Single-block transfer mode (single address) Chained-block transfer mode	Unused	SARB CPB	SARH Unused	SARL Unused
Source address register B channel 0/chain pointer base channel 0 (SARB channel 0/ CPB channel 0)	005DH					

DMAC (channel 0)

Register	Address	Remarks		
Current descriptor address	005EH		н	۱ -
register L channel 0			15 8	'
(CDAL channel 0)				
		Single-block transfer mode (dual address)	Unused	Unused
Current descriptor address	005FH	Single-block transfer mode (single address)	Onuseu	Unused
register H channel 0		Chained-block transfer mode	CDAH	CDAL
(CDAH channel 0)				

Error descriptor address register 0060H L channel 0 (EDAL channel 0)

Error descriptor address register 0061H H channel 0 (EDAH channel 0)

Receive buffer length L 0062H channel 0 (BFLL channel 0)


Receive buffer length H 0063H


channel 0 (BFLH channel 0)


Byte count register L channel 0 0064H (BCRL channel 0)

Byte count register H channel 0 0065H (BCRH channel 0)


Unused 0066H Unused 0067H







DMAC (channel 0)



DMAC (channel 0)

Register	Address	Remarks								
Frame-end interrupt-counter	006BH		7	6	5	4	3	2	1	۰
channel 0 (FCT channel 0)		Single-block transfer mode (dual address)								
onamier o (i e i enamier o)		Single-block transfer mode (single address)	-	-	-] -	-	-	-	-
		Chained-block transfer mode]			FCT3	FCT2	FCT1	FCT0
		Read/Write Initial Value	-	-	-	-	R	R	R	R
		Initial Value	0	0	0	0	0	•	0	0
							Frame	-End Intern	pt-Counter	Value
DMA interrupt enable register	006CH		7	6	5	4	3	2	1	0
channel 0 (DIR channel 0)		Single-block transfer mode (dual address)								
Channel O (DIX Channel O)		Single-block transfer mode (single address)	EOTE	-	-	-	-	-	-	-
		Chained-block transfer mode		EOME	BOFE	COFE				
		Read/Write	RW	RW	RW	RW	-	-	-	-
		Initial Value	Î	Î	Î	Î	0	0	0	0
		Transfer	End Interr	upt		Counter				
		Enable 0 Disab	le :				l-block tran	ster mode		
		1 Enable	•		L	1 Enable	<u>-</u>			
			Frame Tra	ansfer End	Interrupt	Int	errupt Enal		_	
			 Chained 	-block tran	ster mode	0	hained-blo Disable Enable	ck transfer	mode	
			0 Disable 1 Enable)						
DMA command register	006DH	·	7	. 6	5	. 4	3	2	<u>, '</u>	
channel 0 (DCR channel 0)		Single-block transfer mode(dual address)				1				
chamer o (Der chamer o)		Single-block transfer mode(single address)	-	-	-	-	-	-	CMD1	CMDo
		Chained-block transfer mode			<u></u>	L	<u> </u>		<u> </u>	
		Read/Write Initial Value	-	-	-	-	-	-	w	w
		mag. Valor	-	-	-	_	-	_		Ī
								01	mmand Sp Software s	bort
								10:	Frame-end	i interrupt ar
								Otr	ers: Reser	V 4 C
		Command Name	Func							
		Software abort (01H)					AAC char previous	nel (see i value.	ngure 6-2). All
		Frame-end interrupt -	Clea	rs the fra	me-end is	terrupt-c	ounter (F	CT) of th		onding
		counter-clear (02H)	DM/	AC chann	el to 0H	and the E	OM bit it	the DSR	to 0.	
Unused	006EH									
Unused	006FH									
	~~~~									

# DMAC (channel 1)

Register	Address	Remarks
Destination address register	0070H	Aciiai ko
L channel 1/buffer address	007011	23 16 15 8 7 0
register L channel 1 (DARL		
channel 1/BARL channel 1)		Single-block transfer mode (dual address)
onumer 1/Dirico enumer 1/		(dual address) Single-block transfer mode (single address) Unused DARB DARH DARL
Destination address register	0071H	Chained-block transfer Unused BARB BARH BARL
H channel 1/buffer address		
register H channel 1 (DARH		
channel 1/BARH channel 1)		
· · · · · · · · · · · · · · · · · · ·		
Destination address register	0072H	
B channel 1/buffer address		
register B channel 1 (DARB		
channel 1/BARB channel 1)		
Source address register	0073H	<del> </del>
L channel 1 (SARL channel 1)		23 16 15 8 7 0
Source address register	0074H	Single-block transfer mode (dual address) Single-block transfer mode Unused SARB SARH SARL
H channel 1 (SARH channel 1)		(single address)
		mode Unused CPB Unused Unused Unused
Source address register	0075H	
B channel 1/chain pointer base		
channel 1 (SARB channel 1/		
CPB channel 1)		
Current descriptor address	0076H	ны
register L channe! 1		15 8 7 0
(CDAL channel 1)		
		Single-block transfer mode (dual address) Unused Unused Unused
Current descriptor address	0077H	(single address)  Chained-block transfer
register H channel 1		mode CUAH CUAL
(CDAH channel 1)		


DMAC (channel 1)				
Register	Address	Remarks		
Error descriptor address register	0078H		<b>4</b> Н	<b></b>
L channel 1 (EDAL channel 1)			15 8	,
Error descriptor address register	0079H	Single-block transfer mode (dual address)		
H channel 1 (EDAH channel 1)		Single-block transfer mode (single address)	Unused	Unused
		Chained-block transfer mode	EDAH	EDAL
Receive buffer length L channel 1 (BFLL channel 1)	007AH		15	
Receive buffer length	007BH	Single-block transfer mode (dual address)  Single-block transfer mode (single address)	Unused	Unused
H channel 1 (BFLH channel 1)		Chained-block Memory to M transfer mode MSCI to men		Unused BFLL
Byte count register L channel 1 (BCRL channel 1)	007CH	ļ	н —— н 15 8	


(

Byte count register H channel 1 007DH (BCRH channel 1)

Unused 007EH Unused 007FH


DMA status register channel 1 H0800 (DSR channel 1)





# **©**HITACHI

#### DMAC (channel 1)



#### DMAC (channel 1)

Register	Address	Remarks								
DMA interrupt enable register	0084H		7	6	5	4	3	2	1	0
channel 1 (DIR channel 1)		Single-block transfer mode (dual address)			1	Ī	T	T	Γ	T
		Single-block transfer mode (single address)	EOTE	-	-	-	-	-	-	-
		Chained-block transfer mode		EOME	BOFE	COFE	1			
		Read/Write	RW	RW	RW	RW	-	-	-	-
		Initial Value	Ů	Î	Î	Î	0	0	0	0
		Transle	r End Inter	rupt			Overflow			
		Enable 0 Disal	ole			• Chaine	d-block tra	nafer mode	,	
		1 Enab	le		L	0 Disab 1 Enab	•			
			Frame Tr	ransfer End	Interrupt	<u>tr</u>	terrupt En			
			• Chaine	d-block tran		0	Chained-bl Disable Enable	ock transfe	r mode	
			0 Disabl	le		,	Enable			
D164	000511		7		5		_	2		0
DMA command register	0085H	Single-block transfer mode(dual address)	Γ΄	T.	r <u> </u>	ri	Τ̈́	T	T	Г
channel 1 (DCR channel 1)		Single-block transfer mode(single address)	_	_	_	_	_	_	CMD1	CMDo
		Chained-block transfer mode					1			
		Read/Write	- -		- -	- -	<u> </u>			<u> ₩</u>
		Initial Value	-	-	-	-	-	-		<del></del>
								Co	mmand Sp	ecification
								10:	Software a	interrupt-
								Ott	counter-cle hers: Reser	ved
		Command Name		ction						
		Software abort (01H)		alizes the AC regist	-	_			figure 6-	2). Ali
		Frame-end interrupt -	Clea	rs the fra	ne-end ir	terrupt-c	ounter (I	CT) of the	-	onding
		counter-clear (02H)	DMA	AC chann	el to OH	and the E	OM bit i	n the DSI	R to 0.	
True - J	000677									
Unused	0086H									
Unused	0087H									
Reserved	0088H									
	1									
	00DFH									
	WHITE									

# HD64180S

# **Built-in Registers (cont.)**

# External I/O (LOW)

Register	Address	Remarks
IOL	00E0H	
	1	
	00EFH	

#### External I/O (HIGH)

Register	Address	Remarks
ЮН	00F0H	
	1	
	FFFFH	

# HD641180X, HD643180X, HD647180X—MCU (Micro Controller Unit)

#### **■** DESCRIPTION

The HD643180X provides instruction compatibility with the HD64180 and incorporates a 16-kbyte Mask ROM, 512-byte RAM, memory management unit (MMU), DMA controller, timer, asynchronous serial communications interface (ASCI), clocked serial I/O ports (CSI/O), analog comparator and parallel I/O pins on a single chip.

The HD647180X incorporates a 16-kbyte PROM instead of mask ROM.

The internal PROM can be programmed and verified under the same specifications as the 27256 type EPROM (V_{PP}12.5V) using a general-purpose PROM writer.

In addition, the HD643180X and HD647180X are functionally identical except for their internal ROMs.

The HD64II80X functions in the same way as the HD643I80X or HD647I80X, except that the HD64II80X has no internal ROM.

#### **■ FEATURES**

#### Software

· Instruction set compatible with the HD64180

#### Hardware

- 16-kbyte ROM (HD643180X and HD647180X) and 512-byte RAM
- Time
- One-channel 16-bit timer with input capture, output compare, and timer overflow functions
- -Two-channel 16-bit reload timer
- · Six-channel analoag comparator
- 54 parallel I/O pins
  - -Includes eight high current pins (I_{OL} = 10mA)
- MMU with 1-Mbyte memory physical address space
- Two-channel DMA controller
- Two-channel ASCI
- · One-channel CSI/O
- · Four external and eleven internal interrupts
- DRAM refresh controller and low speed memory, I/O interface
- Operating frequency up to 8 MHz (φ clock)
- · Low power operation
- Four operation modes (HD643180X and HD647180X)
  - -Mode 0: single-chip mode
- -Mode 1: expanded mode (internal ROM disabled)
- -Mode 2: expanded mode (internal ROM enabled)
- -Mode 3: PROM programming mode (HD647180X only)
- Internal ROM data protect function (HD647180X only)
- Packages
- -80-pin quad flat package
- -84-pin plastic leaded chip carrier
- -90-pin dual inline package

#### BLOCK DIAGRAM

The HD647180X combines a high-performance CPU core with many of the systems and I/O resources required by a broad range of applications (figure 2).

The CPU core consists of five functional blocks


- · Clock generator
- Bus state controller
- · Interrupt controller
- Memory management unit (MMU)
- Central processing unit (CPU)

The Integrated I/O resources comprise the remaining four functional blocks.

- DMA controller (DMAC: two channels)
- Asynchronous serial communication interface (ASCI: two channels)
- · Clocked serial I/O port (CSI/O, one channel)
- Programmable reload timer (PRT. two channels)
- Programmable timer 2 (PT2: one channel)
- Analog comparator (six channels)
- I/O ports

The memory consists of:

- RAM (512 bytes)
- PROM (16 kbyte), HD647180X
- Mask ROM (16 kbyte): HD643180X



#### ■ Pin Assignment

Figure 1 shows a top view of the HD641180X, HD643180X and HD647180X packages. Table 1 shows the pin functions in the four modes.




Figure 1. Pin Assignment

(C) HITACHI




Figure 2. Block Diagram (HD643180X, HD647180X)




Figure 3. Block Diagram (HD641180X)

**Table 1 Pin Function (HD643180X, HD647180X)** 

Pin No.				0	Onesation	Operating Mode 3
FP-80B	CG-84 CP-84	DP-90S	Operating Mode 0	Operating Mode 1	Operating Mode 2	(HD647180X only)
1	10	9	NMI	-	-	A ₉
2	11	10	ĪNT _o	<b>-</b>	-	_
3	12	13	ĪNT 1	-	-	_
4	13	14	INT ₂	-	-	
5	14	15	PE ₄	ST	-	
6	15	16	PC ₀	Ao	-	-
7	16	17	PC ₁	A1	-	-
8	17	18	PC ₂	A2	-	-
9	18	19	PC ₃	A ₃	<u> </u>	
10	19	20	Vss	<u> </u>	-	+
11	20	21	PC₄	A ₄	-	-
12	21	22	PC ₅	A ₅	-	-
13	23	24	PC ₆	A ₆	-	-
14	24	25	PC ₇	<b>A</b> 7		<b>←</b>
15	25	26	PD₀	A ₈	A ₈ /PD ₀	A ₈
16	26	27	PD ₁	A ₉	A ₉ /PD ₁	
17	27	28	PD ₂	A 10	A 10/PD2	<b>A</b> 10
18	28	29	PD ₃	A ₁₁	A 11/PD3	A ₁₁
19	29	30	PD₄	A ₁₂	A ₁₂ /PD ₄	A 12
20	30	31	PD ₅	A ₁₃	A 13/PD 5	A ₁₃
21	- 31	32	PD ₆	A ₁₄	A 14/PD6	A ₁₄
22	32	33	PD ₇	A ₁₅	A 15/PD7	ŌĒ
23	33	36	PEo	A ₁₆	A 16/PE0	CE
24	34	37	PE ₁	A ₁₇	A ₁₇ /PE ₁	_
25	35	38	PE ₂	A ₁₈	A ₁₈ /PE ₂	_
26	36	39	TOUT1	-	-	
27	37	40	Vcc	-	-	-
28	38	41	PE ₃	A ₁₉	A 19/PE3	_
29	39	42	Vss	<del>-</del>	-	-
30	40	43	PF ₀	Do	-	00
31	41	44	PF ₁	D ₁	-	01
32	42	45	PF ₂	D ₂	-	02
33	44	46	PF ₃	D ₃	-	O ₃
34	45	47	PF ₄	D ₄	<del>-</del>	04
35	46	48	PF ₅	D ₅	-	O ₅
36	47	49	PF ₆	D ₆		O ₆
37	48	50	PF ₇	D ₇	-	07
38	49	51	Vss	<i>□ □ □</i>	-	<del>-</del>
		<del></del>		+=	-	<del>                                     </del>
39	50	52	PG ₀ /AN ₀		-	+
40 41	51 52	53 54	PG ₁ /AN ₁ PG ₂ /AN ₂	<u>←</u>	<del>-</del>	+

Notes: ← Same as previous column

No function

For the HD641180X pin function, please refer to table heading Operation Mode 1.

Table 1 Pin Function (HD643180X, HD647180X) (cont.)

Pin No.		Operating		Opensting	Onerstina	Operating
FP-80B	CG-84 CP-84	DP-90S	Operating Mode 0	Operating Mode 1	Operating Mode 2	Mode 3 (HD647180X only)
42	53	55	PG ₃ /AN ₃	-	-	<b> </b>
43	54	58	PG ₄ /AN ₄	<b>←</b>	-	_
44	55	59	PG ₅ /AN ₅	-	-	_
45	56	60	RTS ₀	-	-	_
46	57	61	CTS₀	-	-	_
47	58	62	DCD₀	-	-	_
48	59	63	TXA ₀	-	-	_
49	60	64	RXA ₀	-	-	_
50	61	65	CKA _o /DREQ _o	-	-	_
51	62	66	TOUT2	-	-	T -
52	63	67	TOUT3	-	-	-
53	65	69	IC	<b>—</b>	-	-
54	66	70	TXA ₁ /PA ₀	-	-	1-
55	67	71	RXA ₁ /PA ₁	<b>←</b>	<del>-</del>	<b> </b>
56	68	72	CKA ₁ /TEND ₀ /PA ₂	-	-	_
57	69	73	TXS/PA ₃	<b>←</b>	-	_
58	70	74	RXS/CTS ₁ /PA ₄	<b>←</b>	-	1-
59	71	75	CKS/PA ₅	-	<b></b>	_
60	72	76	DREQ 1/PA6	-	<b>←</b>	_
61	73	77	TEND ₁ /PA ₇	-	-	_
62	74	78	PB ₇	HALT	<b>—</b>	-
63	75	81	PB ₆	REF	<b> </b> ←	1_
64	76	82	PB ₅	ĪŌĒ	<b>←</b>	_
65	77	83	PB ₄	ME	<b>+</b> -	-
66	78	84	PB ₃	E	<del> </del> ←	†-
67	79	85	PB ₂	LIR	<b>+</b>	
68	80	86	PB ₁	WR	<del> </del>	<del> </del>
69	81	87	PBo	RD	<b>-</b>	<b> </b>
70	82	88	Vss	-	<b>†</b> ←	<b>†</b> ←
71	83	89	φ	<del></del>	<b>†</b> ←	<b>†</b>
72	84	90	MP ₁	<b>←</b>	+	<b>†</b> ←
73	2	1	MPo	<b>←</b>	+	<b>†</b> ←
74	3	2	XTAL	<b>←</b>	<del>+</del>	<del> </del>
75	4	3	EXTAL	<b>—</b>	-	-
76	5	4	Vcc	<del></del>	<del>-</del>	<del> </del>
77	6	5	PE ₇	WAIT	+	<u> </u>
78	7	6	PE ₆	BUSACK	<del>-</del>	<b>†</b>
79	8	7	PE ₅	BUSREQ	+	<del> </del>
80	9	8	RESET	<b>←</b>	<del>+</del>	VPP
		23	Vss	<b>←</b>	<del>-</del>	<del>  ``</del>
		68	Vss	<b>—</b>	-	<b>†</b> ←

#### HD641180X, HD643180X, HD647180X

#### **■ CPU Architecture**

The five CPU core functional blocks are described in this section.

#### **Clock Generator**

The clock generator generates the system clock  $(\phi)$  from an external crystal or external clock input. Also, the system clock is programmably prescaled to generate timing for the on-chip I/O and system support devices.

#### **Bus State Controller**

The bus state controller performs all status/control bus activity. This includes external bus cycle wait state timing, RESET, DRAM refresh, and master DMA bus exchange. Generates 'dual-bus' control signals for compatibility with peripheral devices.

#### **Interrupt Controller**

The interrupts controller monitors and prioritizes the four external and eight internal interrupt sources. A variety of interrupt response modes are programmable.

#### **Memory Management Unit (MMU)**

Maps the CPU 64-kbyte logical memory address space into a 1-Mbyte physical memory address space. The MMU organization preserves software object code compatibility while providing extended memory access and uses an efficient 'common area—bank area' scheme. I/O accesses (64-kbyte I/O address space) bypass the MMU.

#### Central Processing Unit (CPU)

The CPU is microcoded to implement an upward-compatible superset of the 8-bit standard software instruction set. Many instructions require fewer clock cycles for execution and seven new instructions are added.

#### **Mode Selection**

Mode program pins,  $MP_0$  and  $MP_1$  determine the operation mode of the LSI (table 4).

#### ■ I/O Resources

#### **DMA Controller (DMAC)**

The two channel DMAC provides high speed memory to/from memory, memory

to/from I/O, and memory to/from memory-mapped I/O transfers. The DMAC features edge or level sense request input, address increment/decrement/no-change and (for memory to/from memory transfers) programmable burst or cycle steal transfer. In addition, the DMAC can directly access the full 1-Mbyte of physical memory address space (the MMU is bypassed during DMA) and transfers (up to 64-kbyte in length) can cross 64-kbyte boundaries.

#### **Asynchronous Serial Communication Interface (ASCI)**

The ASCI provides two separate full-duplex UARTs and includes a programmable baud rate generator, modem control signals, and a multiprocessor communication format. The ASCI can use the DMAC for high-speed serial data transfer, reducing CPU overhead.

#### Clocked Serial I/O Port (CSI/O)

The CSI/O half-duplex clocked serial transmitter and receiver can be used for simple, high-speed connection to another microprocessor or microcomputer.

#### Programmable Reload Timer (PRT)

The PRT contains two separate channels, each consisting of 16-bit timer data and 16-bit timer reload registers. The time base is the system clock divided by 20 (fixed) and PRT channel 1 has an optional output allowing waveform generation.

#### **Programmable Timer 2 (PT2)**

The PT2 16-bit programmable timer can measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

#### **Analog Comparator**

The HD641180X/HD643180X/HD647180X provides an analog comparator with 6 channels. Each channel can be programmed as a reference voltage ( $V_{ref}$ ) input pin or a compared voltage ( $V_{in}$ ) input pin.

#### **Input Output Port (I/O Port)**

The HD643180X/HD647180X provides seven I/O ports. (port A-G). Each port consists of a data direction register (DDR) to determine the directions of the individual pins, an output data register (ODR) to hold output data and an input data register (IDR) to latch input date. However, Port G does not have a DDR or ODR since it is an input-only port.

#### HD641180X, HD643180X, HD647180X

#### ■ Pins Signal Description

#### XTAL, EXTAL: Crystal (Input)

XTAL and EXTAL are the crystal oscillator connections. An external TTL clock can be input on EXTAL. XTAL should be left open if an external TTL clock is used. Note that XTAL. XTAL is schmitt triggered. See DC characteristics.

#### $\phi$ (OUT)

 $\phi$  is the system clock output. Its frequency is equal to one-half of the crystal oscillator's.

#### **RESET: CPU Reset (Input)**

When RESET is low, it initializes the HD641180X/HD643180X/HD647180X CPU. All output signals are held inactive during reset.

#### A₀-A₁₉: Address Bus (Output, Three-State)

The address bus enters the high-impedance state during reset and when another device acquires the bus as indicated by  $\overline{BUSREQ}$  and  $\overline{BUSACK}$  low. During reset, the address function is selected.

#### D₀-D₇: Data Bus (Input/Output, Three-State)

The bidirectional 8-bit data bus enters the high-impedance state during reset and when another device acquires the bus as indicated by  $\overline{BUSREQ}$  and  $\overline{BUSACK}$  low.

# RD: Read (Output, Three-State)

During a CPU read cycle, RD enables transfer from the external memory or I/O device to the CPU data bus.

# WR: Write (Output, Three-State)

During a CPU write cycle, WR enables transfer from the CPU data bus to the external memory or I/O device.

# ME: Memory Enable (Output, Three-State)

ME indicates memory read or write operations. The HD641180X/HD643180X/HD647180X asserts ME low in the following cases.

- · When fetching instructions and operands
- · When reading or writing memory data
- · During DMA memory access cycles
- · During dynamic RAM refresh cycles

#### **IOE**: I/O Enable (Output, Three-State)

IOE indicates I/O read or write operations. The HD641180X/HD643180X/HD647180X asserts IOE low in the following cases:

- · When reading or writing I/O data
- · During DMA I/O access cycles
- · During INT₀ acknowledge cycle

#### **WAIT**: Bus Cycle Wait (Input)

 $\overline{\text{WAIT}}$  introduces wait states to extend memory and I/O cycles. If low at the falling edge of  $T_2$ , a wait state (Tw) is inserted. Wait states will continue to be inserted until the  $\overline{\text{WAIT}}$  input is sampled high at the falling edge of Tw, at which time the bus cycle will proceed to completion.

#### E: Enable (Output)

E is a synchronous clock for connection to  $HD63 \times \times$  series and other 6800/6500 series compatible peripheral LSIs.

# **BUSREQ:** Bus Request (Input)

Another device may request use of the bus by asserting  $\overline{BUSREQ}$  low. The CPU will stop executing instructions and place the address bus, data bus,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{ME}$ , and  $\overline{IOE}$  in the high-impedance state.

# **BUSACK**: Bus Acknowledge (Output)

When the CPU completes bus release (in response to  $\overline{BUSREQ}$  low), it will assert  $\overline{BUSACK}$  low. This acknowledges that the bus is free for use by the requesting device.

# **HALT**: Halt/Sleep Status (Output)

 $\overline{\text{HALT}}$  is asserted low after execution of the HALT or SLP instructions. Used with  $\overline{\text{LIR}}$  and ST output pins to encode CPU status (table 2).

# LIR: Load Instruction Register (Output)

 $\overline{\text{LIR}}$  is asserted low when the current cycle is an opcode fetch cycle. Used with  $\overline{\text{HALT}}$  and ST output pins to encode CPU status (table 2).

# **@HITACHI**

### ST: Status (Output)

ST is used with the  $\overline{HALT}$  and  $\overline{LIR}$  output pins to encode CPU status (table 2).

**Table 2 Status Summary** 

ST	HALT	LIR	Operation
0	1	0	CPU operation
			(1st opcode fetch)
1	1	0	CPU operation
			(2nd opcode and
			3rd opcode fetch)
1	1	1	CPU operation
			(MC except for opcode fetch)
0	Х	1	DMA operation
0	0	0	Halt mode
1	0	1	Sleep mode (including
			System stop mode)

Note X: Don't care

MC: Machine cycle

# **REF**: Refresh (Output)

When low,  $\overline{REF}$  indicates that the CPU is in a dynamic RAM refresh cycle and the low-order 8 bits  $(A_0-A_7)$  of the address bus contain the refresh address.

# NMI: Non-Maskable Interrupt (Input)

When high to low is detected, it forces the CPU to save certain state information and vector to an interrupt service routine at address 0066H. The saved state information is restored by executing the RETN (return from non-maskable interrupt) instruction.

# INT₀: Maskable Interrupt Level 0 (Input)

When low,  $\overline{INT_0}$  requests a CPU interrupt (unless masked) and saves certain state information unless masked by software.  $\overline{INT_0}$  requests service using one of three software programmable interrupt modes (table 3).

### **Table 3 Interrupt Modes**

Mode	Operation
0	Instruction fetched and executed from data bus
1	Instruction fetched and executed from address 0038H
2	Vector system: Low-order 8 bits of vector table address fetched from data bus

In all modes, the saved state information is restored by executing the RETI (return from interrupt) instruction.

# INT₁, INT₂: Maskable Interrupt Levels 1, 2 (Input)

When low,  $\overline{INT_1}$  and  $\overline{INT_2}$  request a CPU interrupt (unless masked) and save certain state information unless masked by software.  $\overline{INT_1}$  and  $\overline{INT_2}$  (and internally generated interrupts) request interrupt service using a vector system similar to mode 2 of  $\overline{INT_0}$ .

# DREQ₀ DMA Request—Channel 0 (Input)

 $\overline{DREQ_0}$  low (programmable edge or level sense) requests DMA transfer service from channel 0 of the HD641180X/HD643180X/HD647180X DMAC.  $\overline{DREQ_0}$  is used for channel 0 memory to/from I/O and memory to/from memory-mapped I/O transfers.  $\overline{DREQ_0}$  is not used for memory to/from memory transfers. This pin is multiplexed with CKA₀.

# TEND₀: Transfer End—Channel 0 (Output)

 $\overline{TEND_0}$  is asserted low synchronous with the last write cycle of channel 0 DMA transfer to indicate DMA completion to an external device. This pin is multiplexed with CKA₁.

# DREQ₁: DMA Request—Channel 1 (Input)

DREQ₁ low (programmable edge or level sense) requests DMA transfer service from channel 1 of the HD641180X/HD643180X/HD647180X DMAC. Channel 1 supports memory to/from I/O transfers.

# TEND₁: Transfer End— Channel 1 (Output)

TEND₁ is asserted low synchronous with the last write cycle of channel 1 DMA transfer to indicate DMA completion to an external device.

### TXA₀: Asynchronous Transmit Data—Channel 0 (Output)

TXA₀ is the asynchronous transmit data from channel 0 of the asynchronous serial communication interface (ASCI).

### RXA₀: Asynchronous Receive Data—Channel 0 (Input)

RXA₀ is the asynchronous receive data to channel 0 of the ASCI.

### CKA₀: Asynchronous Clock—Channel 0 (Input/Output)

CKA₀ is the clock input/output for channel 0 of the ASCI. This pin is multiplexed (software selectable) with  $\overline{DREQ_0}$ .

## RTS₀: Request to Send—Channel 0 (Output)

RTS₀ is the programmable modem control output signal for channel 0 of the ASCI.

# CTS₀: Clear to Send—Channel 0 (Output)

 $\overline{\text{CTS}_0}$  is the modem control input signal for channel 0 of the ASCI.

### DCD₀: Data Carrier Detect—Channel 0 (Output)

DCD₀ is the modem control input signal for channel 0 of the ASCI.

# TXA₁: Asynchronous Transmit Data—Channel 1 (Output)

TXA₁ is the asynchronous transmit data from channel 1 of the ASCI.

# RXA₁: Asynchronous Receive Data—Channel 1 (Input)

RXA1 is the asynchronous receive data to channel 1 of the ASCI.

# CKA₁: Asynchronous Clock—Channel 1 (Input/Output)

 $CKA_1$  is the clock input/output for channel 1 of the ASCI. This pin is multiplexed (software selectable) with  $\overline{TEND_0}$ .

# CTS₁: Clear to Send—Channel 1 (Input)

CTS₁ is the modem control input signal for channel 1 of the ASCI. This pin is multiplexed (software selectable) with RXS.

# **TXS: Clocked Serial Transmit Data (Output)**

Clocked serial transmit data from the Clocked Serial I/O Port (CSI/O).

# **RXS: Clocked Serial Receive Data (Input)**

Clocked serial receive data to the CSI/O. This pin is multiplexed (software selectable) with ASCI channel  $1 \overline{CTS_1}$  modem control input.

### CKS: Serial Clock (Input/Output)

Input or output clock for the CSI/O.

### **TOUT1: Timer Output (Output)**

Pulse output from Programmable Reload Timer channel 1.

### AN₀-AN₅: Comparator (Input)

 $AN_0$ - $AN_5$  input data to the analog comparator. Select two of these pins and apply the reference voltage (V_{ref}) and the voltage to be compared (V_{in}) to them.

# PA₀-PA₇, PB₀-PB₇, PC₀-PC₇, PD₀-PD₇, PE₀, PE₇, PF₀-PF₇: Parallel Ports A-F (Input/Output)

Ports A-F are 8-bit I/O ports. Each pin of each port can be individually configured as an input or output depending on the port data direction register. At reset, each port is initialized as an input port.

### PG₀-PG₅: Parallel Port G (Input)

Port G is a 6-bit input port.

#### IC: Input Capture (Input)

IC inputs the input capture signal for timer 2.

#### TOUT2, TOUT3: Timer Output 2, 3 (Output)

TOUT2 and TOUT3 are timer 2's outputs.

### MP₀, MP₁: Mode Program 0, 1 (Input)

The mode program pins, MP₀ and MP₁, determine the operation mode of the MPU as shown in table 4.

Table 4. Operating Mode Selection

$MP_1$	$MP_0$	ROM	RAM	Operating Mode	Applicable Wide-Range
0	0	ı		0; Single chip mode	HD643180X
					HD647180X
0	1	Е	ı	1; Expanded mode 1	HD643180X
					HD647180X
					HD641180X
1	0	ı	ı	2; Expanded mode 2	HD643180X
					HD647180X
1	1	ł	_	3; PROM programming mode (HD647180X only)	HD647180X

I: Internal E: External

Select mode 1 (MP₁ = 0, MP₂ = 1) for the HD641180X.

Vcc, Vss: Power

VCC is power supply. VSS is the ground.

# **■** Multiplexed Pins

### PA0/TXA1, PA1/RXA1, PA3/TXS, PA5/CKS, PA6/DREQ1, PA7/TEND1

At reset,  $PA_0/TXA_1$ ,  $PA_1/RXA_1$ ,  $PA_3/TXS$ ,  $PA_5/CKS$ ,  $PA_6/\overline{DREQ_1}$ , and  $PA_7/\overline{TEND_1}$  are configured as port A input. They can be used as  $TXA_1$ ,  $RXA_1$ , TXS, CKS,  $\overline{DREQ_1}$ , and  $\overline{TEND_1}$  by setting the corresponding bit in the port A disable register to 1.

### PA₂/CKA₁/TEND₀

At reset,  $PA_2/CKA_1/\overline{TEND_0}$  is configured as a port A input. The function of this pin depends on the combination of bit 2 in the port A disable register (DERA2) and the CKA1D bit in the ASCI control register channel 1 (table 5).

Table 5. PA₂/CKA₁/TEND₀ State

DERA2	CKA1D	Pin Function	
0	0, 1	$PA_2$	
1	0	CKA ₁	
	1	TEND ₀	

### PA4/RXS/CTS1

At reset,  $PA_4/RXS/\overline{CTS_1}$  is configured as a port A input. The function of this pin depends on the combination of bit 4 in the port A disable register (DERA4) and the CTS1E bit in the ASCI status register channel 1 (table 6).

Table 6. PA4/RXS/CTS1 State

DERA4	CTS1E	Pin Function	
0	0, 1	PA ₄	
1	0	RXS	
	1	CTS ₁	

#### CKA₀/DREQ₀

 $CKA_0/\overline{DREQ_0}$  is configured as the  $CKA_0$  at reset. When either the DM1 or SM1 bit of the DMA mode registers 1, this bit is forcibly configured as the  $\overline{DREQ_0}$  input, even if it has been configured as an output pin.

### PG₀/AN₀, PG₁/AN₁, PG₂/AN₂, PG₃/AN₃, PG₄/AN₄, PG₅/AN₅

These pins cannot be configured as parallel port input pins (TTL-level input pins) alternate with analog comparator input pins. When using these pins as a TTL input port, read the port G input data register (IDRG).

When using these pins as an analog comparator's channel input, read the comparator control/status register (CCSR).

### **■** Absolute Maximum Ratings

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3  to  +7.0	V
Input Voltage	V _{in}	$-0.3$ to $V_{CC} + 0.3$	V
Operating Temperature	T _{opr}	-20 to +75	°C
Storage Temperature	T _{stg}	-55 to +150	°C

Note: Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could effect reliability of LSI.

Storage Temperature of the HD647180X is  $T_{stq} = -55 \sim +125^{\circ}C$ .

### **■ ELECTRICAL CHARACTERISTICS**

• DC Characteristics ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , Ta = -20 to +75°C, unless otherwise noted)

Symbol	Item		Min	Тур	Max	Unit	Condition
V _{IH1}	Input High Volt RESET, EXTAL		V _{CC} 0.6	_	V _{CC} +0.3	٧	
V _{IH2}	Input High Volt Except RESET		2.0	_	V _{CC} +03	٧	
V _{IL1}	Input Low Volt RESET, EXTAL		-0.3	-	0.6	٧	
V _{IL2}	Input Low Volt Except RESET		-0.3	_	0.8	٧	
V _{OH}	Output High V	oltage	2.4	_	_	V	$I_{OH} = -200 \mu A$
	All outputs		V _{CC} -12				$I_{OH} = -20 \mu A$
V _{OL}	Output Low V	oltage	_	_	0.45	٧	I _{OL} = 2.2 mA
hL	Input Leakage Current All Inp Except XTAL,	uts EXTAL, RESET	_	_	10	μΑ	Vin=0.5 to V _{CC} - 0.5 V
ΗL	Three State Le Current	eakage	_	_	1.0	μΑ	Vin=0.5 to V _{CC} - 0.5 V
lcc	Power Dissipat	tion	-	20	40	mA	f = 4 MHz
(Note)	(Normal Opera	tion)	_	25	50		f = 6 MHz
				30	60		f = 8 MHz
	Power Dissipat	tion	_	5	10	mA	f = 4 MHz
	(System Stop	Mode)	_	6.3	12.5		f = 6 MHz
				7.5	15		f = 8 MHz
Ср	Pin	RESET	_	_	120	рF	Vin=0V, f=1 MHz
	Capacitance	Except RESET			20		Ta=25°C

Note.  $V_{IHmin} = V_{CC} - 1.0 \text{ V}$ ,  $V_{ILmax} = 0.8 \text{ V}$  (All input pins except RESET, EXTAL  $\overline{NMI}$ )  $V_{IHmin} = V_{CC} - 0.6 \text{ V}$ ,  $V_{ILmax} = 0.6 \text{ V}$  (RESET, EXTAL,  $\overline{NMI}$ )

(all output terminals are at no load.)

Symbol	Item		Min	Тур	Max	Unit	Condition
V _{IHP}	Input High-Level Voltage		20		V _{CC} + 0.3	V	
V _{ILP}	Input Low-Level Voltage		-0.3	_	0.8	V	
V _{OHP}	Output High-Level		2.4	_	_	V	$I_{OH} = -200 \ \mu A$
	Voltage		V _{CC} -12	_	_	=	$I_{OH} = -20 \mu A$
V _{OLP}	Output Low-Level		_	_	0.45	٧	* I _{OL} = 2.2 mA
	Voltage		_	_	1.0	-	** I _{OL} = 10 mA
V _{in}	Analog	High level	V _{ref} +01	_	_	٧	
	Comparator	Low level	_	_	V _{ref} -01	-	
V _{ref}	Input Level Voltage	V _{TH}	0	_	V _{CC} × 0.8	V	
I _{ILP}	Input Leak Current		_	_	1.0	μΑ	$V_{in} = 0.5 \text{ to} $ $V_{CC} - 0.5$

Note. *: Port A-F
** Port F only

# • AC Characteristics ( $V_{SS} = 0V$ , Ta = -20 to +75 °C, unless otherwise noted)

		HD643	1180X-4 3180X-4 7180X-4	HD641180X-6 HD643180X-6 HD647180X-6		HD641180X-8L HD643180X-8L HD647180X-8L		
Symbol	Item	min	max	min	max	min	max	unit
V _{CC}	Power Supply	4 5	5 5	45	5 5	4 75	5 25	٧
t _{cyc}	Clock Cycle Time	250	2000	162	250	125	250	ns
t _{CHW}	Clock High Pulse Width	110	_	65	_	50	_	ns
t _{CLW}	Clock Low Pulse Width	110	_	65	_	50	_	ns
t _{cf}	Clock Fall Time		15	-	15	_	15	ns
t _{cr}	Clock Rise Time	_	15	_	15	_	15	ns
t _{ECYC}	External Clock Cycle Time	125	1000	81	125	625	125	ns
t _{EXHW}	External Clock High Pulse Width	50		30	_	25	_	ns
t _{EXLW}	External Clock Low Pulse Width	50	_	30	_	25	_	ns
t _{EXr} (Note 1)	External Clock Rise Time		25	-	25	_	25	ns
t _{EXf} (Note 1)	External Clock Fall time	_	25	-	25		25	ns
t _{AD}	Address Delay Time	_	100	_	75	_	65	ns
t _{AS}	Address Set-up Time (ME or IOE ↓)	50		30		20		ns
t _{MED1}	ME Delay Time 1	_	75	_	45	-	45	ns
t _{RDD1}	RD Delay Time 1 IOC=	1 –	75	_	45	_	45	ns
	$\overline{\overline{\text{IOC}}} =$	0 –	80	_	50	_	45	
t _{LD1}	LIR Delay Time 1	_	100	_	80		70 (Note 2)	ns
t _{AH}	Address Hold Time 1 (ME, IOE, RD or WR ↑)	80	_	35	_	20		ns
t _{MED2}	ME Delay Time 2	_	75	_	45		45	ns
t _{RDD2}	RD Delay Time 2	_	75	_	45	_	45	ns
t _{LD2}	LIR Delay Time 2	_	100		80		70 (Note 2)	ns
t _{DRS}	Data Read Set-up Time	60	_	55	_	45		ns
t _{DRH}	Data Read Hold Time	0	_	0	_	0	_	ns
t _{STD1}	ST Delay Time 1	_	110	_	90	_	70	ns
t _{STD2}	ST Delay Time 2		110		90	-	70	ns
tws	WAIT Set-up Time	80	_	40	_	40	_	ns
t _{WH}	WAIT Hold Time	70	_	40	_	40		ns
t _{WDZ}	Write Data Floating Delay Time	_	100		95	-	70	ns
t _{WRD1}	WR Delay Time 1	_	80	_	50	_	45	ns
t _{WDD}	Write Data Delay Time	_	110		90	_	80	ns
t _{WDS}	Write Data Set-up Time (WR ↓)	60	_	40	_	20	-	ns

Note 1 External clock rise/fall time  $(t_{EXH}, t_{EXI})$  may be shortened for satisfying external clock pulse width  $(t_{EXHW}, t_{EXI,W})$ Note 2 For a loading capacitance of less than or equal to 40 picofarads and operating temperature from 0 to 50 degrees, substract 10 nanoseconds from the value given in the maximum columns

		HD643	HD641180X-4 HD643180X-4 HD647180X-4		HD641180X-6 HD643180X-6 HD647180X-6		HD641180X-8L HD643180X-8L HD647180X-8L	
Symbol	Item	min	max	min	max	min	max	unit
t _{WRD2}	WR Delay Time 2	_	80		50	_	45	ns
t _{WRP}	WR Pulse Width	280	-	170	_	130	_	ns
t _{WDH}	Write Data Hold Time (WR ↑)	60		40	_	15	_	ns
t _{IOD1}	IOE Delay Time 1 IOC=	=1 –	75	_	45	_	45	ns
	ĪŌC=	=0 -	80	_	50	-	45	
t _{IOD2}	IOE Delay Time 2	_	75	_	45	_	45	ns
4орз	IOE Delay Time 3 (LIR ↓)	540	_	340		250	_	ns
t _{INTS}	ĪNT Set-up Time (φ ↓)	80		50		40	_	ns
t _{INTH}	INT Hold Time (φ ↓)	70	_	40	_	40	_	ns
t _{NMIW}	NMI Pulse Width	120		120		100	_	ns
t _{BRS}	BUSREQ Set-up Time	80	_	50	-	40	_	ns
t _{BRH}	BUSREQ Hold Time $(\phi \downarrow)$	70	_	40	_	40	_	ns
t _{BAD1}	BUSACK Delay Time 1	_	100	_	95	_	70	ns
t _{BAD2}	BUSACK Delay Time 2		100	_	95		70	ns
t _{BZD}	Bus Floating Delay Time	_	130	_	125	_	90	ns
t _{MEWH}	ME Pulse Width (HIGH)	200	_	110		90		ns
t _{MEWL}	ME Pulse Width (LOW)	210		125	_	100	_	ns
t _{RFD1}	REF Delay Time 1	-	110		90	_	80	ns
t _{RFD2}	REF Delay Time 2	_	110	_	90	_	80	ns
t _{HAD1}	HALT Delay Time 1	-	110	_	90	_	80	ns
t _{HAD2}	HALT Delay Time 2		110	_	90		80	ns
t _{DRQS}	DREQi Set-up Time	80	_	50	_	40		ns
t _{DRQH}	DREQi Hold Time	70		40	_	40	_	ns
t _{TED1}	TENDi Delay Time 1	_	85	_	70		60	ns
t _{TED2}	TENDi Delay Time 2	<del>-</del>	85		70		60	ns
t _{ED1}	Enable Delay Time 1		100		95	_	70	ns
t _{ED2}	Enable Delay Time 2		100		95	_	70	ns
P _{WEH}	E Pulse Width (HIGH)	150	_	75	_	65		ns
P _{WEL}	E Pulse Width (LOW)	300		180	_	130		ns

		HD643	1180X-4 3180X-4 7180X-4	HD641180X-6 HD643180X-6 HD647180X-6		HD641180X-8L HD643180X-8L HD647180X-8L			
Symbol t _{Er}	Item	min	max	min	max	min	max	unit	
t _{Er}	Enable Rise Time	_	25	_	20	_	20	ns	
t _{Ef}	Enable Fall Time	_	25	_	20		20	ns	
t _{TOD}	Timer Output Delay Time		300	_	300	_	200	ns	
^t STDI	CSI/O Transmit Data Delay Time (Internal Clock Operation)	_	200	_	200	_	200	ns	
t _{STDE}	CSI/O Transmit Data Delay Time (External Clock Operation)	_	7.5tcyc + 300	_	7.5tcyc + 300	_	7.5tcyc + 200	ns	
t _{SRSI}	CSI/O Receive Data Set-up Time (Internal Clock Operation)	1	_	1	_	1		tcyc	
^t srhi	CSI/O Receive Data Hold Time (Internal Clock Operation)	1	_	1	_	1	_	tcyc	
t _{SRSE}	CSI/O Receive Data Set-up Time (External Clock Operation)	1	_	1	_	1		tcyc	
t _{SRHE}	CSI/O Receive Data Hold Time (External Clock Operation)	1	_	1	-	1	_	tcyc	
t _{RES}	RESET Set-up Time	120	_	120	_	100	_	ns	
t _{REH}	RESET Hold Time	80	_	80	_	70	_	ns	
tosc	Oscillator Stabilization Time	_	20		20	_	20	ms	
t _{EXr}	External Clock Rise Time (EXTAL)	_	25	_	25	_	25	ns	
t _{EXf}	External Clock Fall Time (EXTAL)	_	25	_	25		25	ns	
t _{Rr}	RESET Rise Time		50	_	50	_	50	ms	
t _{Rf}	RESET Fall Time	_	50	_	50		50	ms	
t _{ir}	Input Rise Time (except EXTAL, RESET)	_	100	-	100	_	100	ns	
t _{lf}	Input Fall Time (except EXTAL, RESET)		100	_	100	-	100	ns	
t _{PWD}	Port Data Output Delay Time	-	110		90		80	ns	
t _{PDSU}	Port Data Input Setup Time	80	_	50	_	50	_	ns	
t _{PDH}	Port Data Input Hold Time	60	_	40	_	40	_	ns	

The HD643180X differs from HD647180X in chip design and manufacturing process. Be careful when using the HD647180X system for the HD643180X since characteristics values are not exactly the same though guaranteed values are identical




Figure 4. CPU Timing (Opcode Fetch Cycle)

I/O Write Cycle (I/O Read Cycle)

When IOC = 1

**@HITACHI** 




Figure 5. CPU Timing ( $\overline{\text{INT}_0}$  Acknowledge Cycle, Refresh Cycle, Bus Release Mode, Halt Mode, Sleep Mode, System Stop Mode When  $\overline{\text{IOC}}=1$ )

**@HITACHI** 




Figure 6. CPU Timing ( $\overline{IOC} = 0$ )






Figure 7. CPU Timing







HD641180X,

HD643180X,

HD647180X

Figure 8A. E Clock Timing (Memory Read/Write Cycle, I/O Read/Write Cycle)




Figure 9. E Clock Timing (Bus Release Mode, Sleep Mode, System Stop Mode)






Figure 9A. E Clock Timing (Minimum Timing Example of  $P_{WEL}$  and  $P_{WEH}$ )



**Figure 10. Timer Output Timing** 



**OHITACHI** 




Figure 12. CSI/O Receive/Transmit Timing





Figure 13. Port Input and Output Timing



t_{lf} - t_{lr}

Figure 14. External Clock Rise Time and Fall Time

Figure 15. Input Rise Time and Fall Time (Except EXTAL, RESET




Figure 16. Bus Timing Test Load (TTL Load)




Figure 17. Reference Level (Input)

Figure 18. Reference Level (Output)

#### **■ INSTRUCTION SET**

#### Register

g, g', ww, xx, yy, and zz specify a register to be used. g and g' specify an 8-bit register. ww, xx, yy, and zz specify a 16-bit pair of 8-bit registers. Table 7 shows the correspondence between symbols and registers.

**Table 7 Register Specification** 

g,gʻ	Reg.	ww	Reg.	ХX	Reg.	уу	Reg.	ZZ	Reg.
000	В	00	BC	00	BC	00	BC	00	BC
001	С	01	DE	01	DE	01	DE	01	DE
010	D	10	HL	10	IX	10	IY	10	HL
011	E	11	SP	11	SP	11	SP	11	AF
100	ш			-				***************************************	

Note: H and L suffixed to ww,xx,yy,zz (ex. wwH, IXL) indicate upper and lower 8 bits of the 16-bit register, respectively.

#### Bit

111

b specifies a bit to be manipulated in the bit manipulation instruction. Table 8 shows the correspondence between b and bits.

### **Table 8 Bit Specification**

b	Bit
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

#### Condition

f specifies the condition in program control instructions. Table 9 shows the correspondence between f and conditions.

### **Table 9 Condition Specification**

<u>f</u>	Con	dition
000	NZ	non zero
001	Z	zero
010	NC	non carry
011	С	carry
100	PO	parity odd
101	PE	parity even
110	Р	sign plus
111	М	sign minus

#### **Restart Address**

v specifies a restart address. Table A-4 shows the correspondence between v and restart addresses.

### **Table 10 Restart Address Specification**

V	Address
000	00H
001	08H
010	10H
011	18H
100	20H
101	28H
110	30H
111	38H

### Flag

The following symbols show the flag conditions:

·: not affected

↑: affected

×: undefined

S: set to 1

R: reset to 0

P: parity

V: overflow

#### Miscellaneous

 $()_{M}$ : Data in the memory address

( )_I: Data in the I/O address

m or n: 8-bit data mn: 16-bit data r: 8-bit register R: 16-bit register

 $b \cdot ( )_M : Contents of bit b in the memory address$ 

b·gr: Contents of bit b in the register gr

d or j : 8-bit signed displacementS : Source addressing modeD : Destination addressing mode

·: AND operation +: OR operation

+ : EXCLUSIVE OR operation
** : Added new instructions to Z80

# **Instruction Summary**

# **Data Manipulation Instructions**

Table 11 Arithmetic and Logical Instructions (8 Bit)

			1		Δd	dress	ina						L			lag		
Operation										_			7	6	4	2	1	
Name	Mnemonics	Opcode	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z		P/V		
ADD	ADD A,g	10 000 g				S		D		1	4	Ar+gr→Ar	1	1	1	V	R	
	ADD A,(HL)	10 000 110	1		1		S	D		1	6	Ar+(HL) _M →Ar	1	I	I	V	R	
	ADD A,m	11 000 110 < m >	S					D		2	6	Ar+m→Ar	1	1	1	V	R	
	ADD A,(IX+d)	11 011 101 10 000 110			S			D		3	14	Ar+(IX+d) _N →Ar	1	1	1	V	R	
		⟨ d →																
	ADD A,(IY+d)	11 111 101 10 000 110 < d >			S			D		3	14	Ar+(IY+d) _N →Ar	1	1	1	V	R	
ADC	ADC A,g	10 001 g	<b>†</b>	-		S		D		1	4	Ar+gr+c→Ar	1	1	1	V	R	
	ADC A,(HL)	10 001 110			-		S	D		1	6	Ar+(HL) _w +c→Ar	1	1	1	V	R	
	ADC A,m	11 001 110 < m >	S					D		2	6	Ar+m+c→Ar	1	1	1	V	R	
	ADC A,(IX+d)	11 011 101 10 001 110			S			D		3	14	$Ar + (IX + d)_{H} + c \rightarrow Ar$	1	1	I	v	R	
	ADC A,(IY+d)	11 111 101 10 001 110			s			D		3	14	$A_r + (IY + d)_N + c \rightarrow A_r$	1	1	1	v	R	
AND	AND -	⟨ d →	<del> </del>			S		D		1	4	Ar∙gr→Ar	1	1	<u>c</u>	P	R	
AND	AND g	10 100 g			į	3		-							S			
	AND HL	10 100 110			i		S	D		1	6	Ar•(HL) _M →Ar	1	1	S	P	R	
	AND m	11 100 110 < m >	S					D		2	6	Ar·m→Ar	:	1	S	P	R	
	AND (IX+d)	11 011 101 10 100 110 < d >			S	1		D		3	14	Ar · (IX+d) _N →Ar	1	I	S	P	R	
	AND (IY+d)	11 111 101 10 100 110 d >			S			D		3	14	Ar·(IY+d) _n →Ar	ı	ı	S	P	R	
Compare	CP g	10 111 g	+		<del> </del>	S	-	D		1	4	Ar-gr	+-	1	1	V	S	
Compare	CP (HL)	10 111 110			i	1	s	D		1	6	Ar- HL)	1	i	i	v	s	
	CP m	11 111 110	S				3	D		2	6	Ar-m	i	i	i	v	S	
	CP (IX+d)	( m ) 11 011 101 10 111 110			s			D		3	14	$Ar = (IX + d)_{N}$	:	1	1	v	s	
	CP (IY+d)	( d ) 11 111 101 10 111 110 ( d )			S			D		3	14	$A_{\Gamma} - (IY + d)_{M}$	1	1	1	v	s	
Comple- ment	CPL	00 101 111						S/D		1	3	Ār→Ar	1.		s		s	_
DEC	DEC g	00 g 101	1		!	S/D				1	4	gr-1→gr	1	i	1	V	S	
	DEC (HL)	00 110 101	-				S/D			1	10	$HL_{\mathbf{q}} = 1 \rightarrow (HL)_{\mathbf{q}}$	1	1	1	V	S	
	DEC (IX+d)	11 011 101 00 110 101			S/D					3	18	(IX+d) _M -1→ (IX+d) _M	1	1	1	V	S	
	DEC (IY+d)	< d → 11 111 101 00 110 101 < d →			S/D					3	18	(IY+d) _M -1→ (IY+d) _M	1	ī	I	v	s	
INC	INC g	00 g 100	†			S/D	-			1	4	gr+1→gr	1	1	1	v	R	-
-	INC (HL)	00 110 100			l		S/D			1	10	(HL) _M +1→(HL) _M	1	1	1	v	R	
	INC (IX+d)	11 011 101		1	S/D		1			3	18	(IX+d) _H +1→	1	1	1	v	R	
		00 110 100		1	-/-					1	1.0	(IX+d) _M	'	•	٠	•		

**Table 11 Arithmetic and Logical Instructions (8 Bit) (cont)** 

	1				Δ,	dress	ina						<u></u>			ag		
Operation Name		.		T ====				49.05					7	6	4	2	1	0
	Mnemonics	Opcode	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	Н.	P/V	N	С
MULT	MLT ww **	11 101 101 01 ww1 100				S/D				2	17	wwHr×wwLr→ww _g	Ţ.	•	•	•	•	•
Negate	NEG	11 101 101 01 000 100						S/D		2	6	0−Ar→Ar	1	1	1	V	S	1
OR	OR g	10 110 g	1			S		D		1	4	Ar+gr→Ar	1	1	R	P	R	R
	OR (HL)	10 110 110					S	D		1	6	Ar+(HL) _n →Ar	1	1	R	P	R	R
	OR m	11 110 110 < m >	S					D		2	6	Ar+m→Ar	1	1	R	P	R	R
	OR (IX+d)	11 011 101 10 110 110 < d >			S			D		3	14	Ar+(IX+d) _M →Ar	1	1	R	P	R	R
	OR (IY+d)	11 111 101 10 110 110 < d >			s			D		3	14	Ar+(IY+d) _M →Ar	1	I	R	P	R	R
SUB	SUB g	10 010 g				S		D		1	4	Ar-gr→Ar	1	1	1	v	s	1
	SUB (HL)	10 010 110					S	D		1	6	Ar-(HL) _N →Ar	1	I	1	V	S	I
	SUB m	11 010 110 < m >	S					D		2	6	Ar-m→Ar	1	1	1	V	S	I
	SUB (IX+d)	11 011 101 10 010 110 < d >			s			D		3	14	Ar (IX + d) _M →Ar	I	1	1	v	S	1
	SUB (IY+d)	11 111 101 10 010 110 < d >			s			D		3	14	Ar - (IY+d) _M →Ar	I	I	1	v	S	1
SUBC	SBC A.g	10 011 g				S		D		1	4	Ar-gr-c→Ar	1	1	1	v	S	I
	SBC A.(HL)	10 011 110				1	S	D		1	6	Ar-(HL) _M -c→Ar	1	1	1	V	S	1
	SBC A,m	11 011 110 < m >	S					D		2	6	Ar-m-c→Ar	1	1	1	V	S	1
	SBC A,(IX+d)	11 011 101 10 011 110 < d >			s			D		3	14	Ar-(IX+d) _M -c→Ar	1	1	1	V	S	I
	SBC A,(IY+d)	11 111 101 10 011 110 < d >			S			D		3	14	Ar-(IY+d) _M -c→Ar	1	1	1	v	S	1
Test	TST g **	11 101 101 00 g 100				S				2	7	Ar·gr	1	1	S	P	R	R
	TST (HL) **	11 101 101					s			2	10	Ar• (HL)	1	1	s	P	R	R
	TST m **	00 110 100 11 101 101	s							3	9	Ar·m	1	I	s	P	R	R
		01 100 100 < m >																
XOR	XOR g	10 101 g	1			S	1	D		1	4	Ar⊕gr→Ar	1	1	R	P	R	R
	XOR (HL)	10 101 110	1	}	1	1	S	D		1	6	Ar⊕(HL) _N →Ar	1	1	R	P	R	R
	XOR m	11 101 110 ( m )	S					D		2	6	Ar⊕m→Ar	I	1	R	P	R	R
	XOR (IX+d)	11 011 101 10 101 110			s			D		3	14	Ar⊕(IX+d) _M →Ar	1	1	R	P	R	R
	XOR (IY+d)	( d ) 11 111 101 10 101 110 ( d )			s			D		3	14	Ar⊕(IY+d) _M →Ar	1	1	R	P	R	R

**Table 12 Rotate and Shift Instructions** 

					٨.	dress	ina							_		ag	_	
Operation Name		1								_	_	_	7	6	4	2	1	0
	Mnemonics	Opcode	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	Н	P/V		С
Rotate	RLA	00 010 111						S/D	1	1	3	-0-011111111111111111111111111111111111	:	:	R		R	1
and	RL g	11 001 011				S/D				2	7	C b7	1	1	R	P	R	1
Shift		00 010 g				{		1	1							_		
Data	RL (HL)	11 001 011			[	1	S/D	ĺ	1	2	13	1	1	1	R	P	R	1
	RL (IX+d)	00 010 110 11 011 101		1	S/D	(		İ	l		19		ı	1	R	P	R	1
	RL (IX+d)	11 001 011			3/0	1			l	•	19	1	,	1	K	r	ĸ	
		( d )		1		-			1			1						
		00 010 110	1	!	l					1								
	RL (IY+d)	11 111 101		Į.	S/D	ĺ			l	4	19	1	ı	1	R	P	R	1
	RE (II · G)	11 001 011			3,2	ĺ				'			•	•		•		٠
		⟨ d >			i				!									
		00 010 110						}										
	RLCA	00 000 111						S/D		1	3	OGTTON I			R		R	1
	RLC g	11 001 011	1	ì	1	S/D		-,	1	2	7	Character of the second	1	1	R	P	R	1
	1	00 000 g							ļ			ļ						
	RLC (HL)	11 001 011					S/D			2	13		1	1	R	P	R	1
		00 000 110				1				]								
	RLC (IX+d)	11 011 101			S/D					4	19		1	1	R	P	R	1
	1	11 001 011			1							İ						
	1	< d >		}				1										
	Į	00 000 110																
	RLC (IY+d)	11 111 101			S/D					4	19		1	1	R	P	R	1
		11 001 011		ļ														
		< d →																
		00 000 110										CITTO HUM						
	RLD	11 101 101						S/D		2	16	b7 100	1	1	R	P	R	•
	1	01 101 111													_		_	
	RRA	00 011 111						S/D		1	3		:	:	R		R	1
	RR g	11 001 011				S/D				2	7	b7 ──── b0 C	1	1	R	P	R	I
	RR (HL)	00 011 g 11 001 011					S/D			2	13		1	1	R	P	R	1
	RR (HL)	00 011 110			ĺ		5/D			2	13		٠,		K	r	K	٠
	RR (IX+d)	11 011 101			S/D				1	4	19	1	ı	1	R	P	R	1
	RR (IA+0)	11 001 011			ט/ט					'	19		٠.	٠		•	ĸ	٠
	1	⟨ d ⟩																
	1	00 011 110						}										
	RR (IY+d)	11 111 101			S/D					4	19		1	1	R	P	R	1
		11 001 011			0,2									•		-		•
	1	⟨ d ⟩																
		00 011 110			ĺ													
	RRCA	00 001 111						S/D		1	3				R		R	1
	RRC g	11 001 011	1			S/D				2	7	Littining Li	ı	1	R	P	R	1
	-	00 001 g																
	RRC (HL)	11 001 011					S/D			2	13		1	1	R	P	R	1
	1	00 001 110																
	RRC (IX+d)	11 011 101			S/D					4	19		1	1	R	P	R	1
	1	11 001 011																
	1	⟨ d >																
	1	00 001 110	1							1								
	RRC (IY+d)	11 111 101			S/D					4	19		1	1	R	P	R	1
	1	11 001 011							1									
		⟨ d ⟩							1			1						
		00 001 110	1		l	1		ì	1			1						

(continued)

**Table 12 Rotate and Shift Instructions (cont)** 

						dress									F	lag		
Operation	ļ				AC	aress	ing						7	6	4	2	1	0
Operation Name	Mnemonics	Opcode	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	Н	P/V	N	C
Rotate	RRD	11 101 101	T					S/D		2	16	<b>□</b> □□□□ <b>^</b>	1	1	R	P	R	•
and	1	01 100 111										67	l					
Shift	SLA g	11 001 011	1			S/D			1	2	7	CTTTTT CHIM	1	1	R	P	R	1
Data		00 100 g							İ			THITTING.	l					
	SLA (HL)	11 001 011	1				S/D			2	13	6-ûnnm <b>ñ</b> -•	1	1	R	P	R	1
	ļ	00 100 110	1			1							ı					
	SLA (IX+d)	11 011 101	ĺ		S/D					4	19		1	1	R	P	R	1
		11 001 011		1		l												
	1	< d >	1						1									
		00 100 110	1						l				1					
	SLA (IY+d)	11 111 101	1		S/D					4	19		1	1	R	P	R	I
		11 001 011		1						1								
	1	< d >							ļ									
		00 100 110	1										l					
	SRA g	11 001 011				S/D				2	7	Chimina	1	1	R	P	R	1
		00 101 g	1	ļ			}		ĺ	1		rämmöö	1					
	SRA (HL)	11 001 011	1			i	S/D		1	2	13		1	1	R	P	R	I
	1	00 101 110	1															
	SRA (IX+d)	11 011 101			S/D					4	19		1	1	R	P	R	1
	İ	11 001 011	1	ĺ									1					
	İ	< d >																
		00 101 110		}			1						1					
	SRA (IY+d)	11 111 101	1		S/D		(			4	19		1	1	R	P	R	I
		11 001 011	1		l													
		< d >	1				1	ĺ										
		00 101 110				ļ												
	SRL g	11 001 011			l	S/D	l			2	7	• <del>-</del> thmm5-6	1	I	R	P	R	1
	1	00 111 g	1									67 80 C						
	SRL (HL)	11 001 011		1	1	1	S/D			2	3		1	I	R	P	R	1
		00 111 110				l		l										
	SRL (IX+d)	11 011 101			S/D					4	19		1	I	R	P	R	1
	1	11 001 011	1		1	1					1							
		< d >		l		l					1							
	1	00 111 110													_	_	_	
	SRL (IY+d)	11 111 101	1		S/D	1	1		1	4	19		1	1	R	P	R	I
		11 001 011	1			1		1	ļ									
		< d >																
	1	00 111 110	1	1	1	1	1	1	1	1		1						

# **Table 13 Bit Manipulation Instructions**

			Ĭ			dress									F	lag		
Operation					Ad	aress	ıng						7	6	4	2	1	0
Name	Mnemonics	Opcode	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	Н	P/V	N	С
Bit Set	SET b,g	11 001 011				S/D				2	7	l→b·gr		٠				
		11 b g		ĺ									-					
	SET b,(HL)	11 001 011		1			S/D			2	13	1→b• (HL) _M			٠			
		11 Ь 110		1								1	1					
	SET b,(IX+d)	11 011 101			S/D					4	19	1→b·(IX+d) _M			٠			
	İ	11 001 011																
		< d →																
		11 ь 110				ļ												
	SET b, (IY+d)	11 111 101	1		S/D			İ		4	19	1→b · (IY + d) M		٠	٠	•	٠	
		11 001 011											1					
		< d →	1															
		11 b 110																
Bit Reset	RES b.g	11 001 011				S/D				2	7	0→b·gr						٠.
	t Reset RES b,g	10 b g	1															
	RES b, (HL)	11 001 011					S/D			2	13	0→b·(HL) _M						
		10 b 110																
	RES b, (IX+d)	11 011 101			S/D					4	19	0-+b-(IX+d) _м	1					
		11 001 011	İ	ļ									-					
		< d →																
		10 b 110																
	RES b,(IY+d)	11 111 101			S/D					4	19	0→b·(IY+d) _M			٠			
		11 001 011		1														
		< d >		Į.						1								
		10 b 110		ļ														
Bit Test	BIT b.g	11 001 011	1			S				2	6	b·gr→z	X	1	S	X	R	
		01 b g		1								] -						
	BIT b,(HL)	11 001 011		1			s			2	9	b·(HL) _M →z	X	1	S	Х	R	
		01 в 110	1	Ì														
	BIT b, (IX+d)	11 011 101	1	)	S					4	15	$b \cdot (IX + d)_{M} \rightarrow z$	X	1	S	X	R	
		11 001 011																
		< d →																
		01 b 110			1					i								
	BIT b,(IY+d)	11 111 101			S					4	15	$b \cdot (IY + d)_{M} \rightarrow z$	X	1	S	X	R	
		11 001 011																
		⟨ d →		1														
		01 b 110	1									1	ļ					

# **Table 14 Arithmetic Instructions (16 Bit)**

															F	lag		
Operation					AC	ldress	ıng						7	6	4	2	1	0
Name	Mnemonics	Opcode	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	Н	P/V	N	С
ADD	ADD HL,ww	00 ww1 001				S		D		1	7	HL _a +ww _a →HL _a	T.	•	X		R	1
	ADD IX,xx	11 011 101	1			S	l	D		2	10	IX _R +xx _R →IX _R	1.	•	X		R	1
		00 xx1 001	1 1										1					
	ADD IY,yy	11 111 101				S		D		2	10	IY _R +yy _R →IY _R	1.		X		R	1
		00 yyl 001											1					
ADC	ADC HL,ww	11 101 101			1	S		D		2	10	HL _a +ww _a +c→HL _a	1	1	X	V	R	1
		01 ww1 010					1											
DEC	DEC ww	00 ww1 011				S/D				1	4	ww _a -1→ww _a	1.	•	•	•	•	•
	DEC IX	11 011 101	1					S/D		2	7	IX _R -1→IX _R		•				
	1	00 101 011		1									1					
	DEC IY	11 111 101	1					S/D		2	7	IY _R -1→IY _R						
		00 101 011																
INC	INC ww	00 ww0 011				S/D				1	4	ww _R +1→ww _R						•
	INC IX	11 011 101			ĺ	1		S/D		2	7	IX _R +1→IX _R	1.	•				•
		00 100 011	1															
	INC IY	11 111 101						S/D		2	7	IY _R +1→IY _R			٠			٠
		00 100 011																
SBC	SBC HL,ww	11 101 101				S		D		2	10	HL _R -ww _R -c→HL _R	1	I	X	٧	S	1
	1	01 ww0 010	1			}												

### **Data Transfer Instructions**

Table 15 8-Bit Load

						d									F	lag		_
Operation													7	6			1	-
Name	Mnemonics	Opcode	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	Н	P/V	N	_
Load	LD A,I	11 101 101				}		S/D	1	2	6	Ir→Ar	1	1	R	IEF,	R	•
8-Bit Data		01 010 111	1 1									l	1					
	LD A,R	11 101 101				ļ		S/D	1	2	6	Rr→Ar	1	1	R	EF,	R	
	1	01 011 111						İ		,			1					
	LD A,(BC)	00 001 010					S	D		1	6	(BC) _w →Ar (Note 1)	١.	•	٠	٠	٠	
	LD A,(DE)	00 011 010					S	D		1	6	(DE) _M →Ar	١.	•	٠	•	٠	
	LD A,(mn)	00 111 010	1	S				D		3	12	(mn) _M →Ar		•	٠	•	•	
		< n >	1			l							1					
		< m >	1										1					
	LD I,A	11 101 101				ĺ		S/D		2	6	Ar→Ir			٠	٠	٠	
	1	01 000 111	1 1										}					
	LD R,A	11 101 101	1					S/D		2	6	Ar→Rr			•		•	
	1	01 001 111	)															
	LD (BC),A	00 000 010					D	S		1	7	Ar→(BC) _M			٠	٠	٠	
	LD (DE),A	00 010 010					D	S		1	7	Ar→(DE) _M			٠	•	•	
	LD (mn),A	00 110 010	1	D		1		S		3	13	Ar→(mn) _M					٠	
	1	< n >	1										ļ					
	1	( m )	No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.															
	LD g.g'	01 g g				S/D				1	4	gr'→gr						
	LD g,(HL)	01 g 110				D	S			1	6	(HL) _n →gr						
	LD g,m	00 g 110	S			D				2	6		١.					
	i	( m )											1					
	LD g, (IX+d)	11 011 101	1		S	D				3	14	(IX+d) _N →gr						
	1	01 g 110																
		< d →																
	LD g,(IY+d)	11 111 101			S	D		1		3	14	(IY+d) _m →gr					٠	
		01 g 110																
		< d →				ļ												
	LD (HL),m	00 110 110	s				D			2	9	m→(HL) _H						
		< m >	1										1					
	LD (IX+d),m	11 011 101	S		D					4	15	m→(IX+d) _M						
	ľ	00 110 110						ĺ					1					
		< <b>d</b> →																
		⟨ m →																
	LD (IY+d),m	11 111 101	S		D					4	15	m→(IY+d) _M						
		00 110 110																
		⟨ d →											1					
		⟨ m >																
	LD (HL),g	01 110 g				s	D			1	7	gr→(HL),						
	LD (IX+d),g	11 011 101			D													
		01 110 g				-							1					
		⟨ d →																
	LD (IY+d),g	11 111 101			D	s				3	15	gr→(IY+d) _w						
		01 110 g			-	_				-								
		⟨ d →										1	l					

Note: 1 Interrupts are not sampled at the end of LD A, I or LD A, R.

Table 16 16-Bit Load

			1			idress							_		FI	ag		
Operation													7	6	4	2	1	_
Name	Mnemonics	Opcode	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	<u>н</u>	P/V	N	(
Load 16-Brt Data	LD ww,mn	00 ww0 001 < n >	S			D				3	9	mn-+ww _e		•	•	•	•	
	LD IX,mn	( m ) 11 011 101 00 100 001	s					D		4	12	mn→IX ₈	-		٠		•	
		〈 n 〉																
	LD IY,mn	11 111 101 00 100 001 < n >	S					D		4	12	mn→IY _a		•	•	•	•	
	LD SP.HL	11 111 001	1		1	1		S/D		1	4	HL _a →SP _a	١.					
	LD SP.IX	11 011 101	1					S/D	1	2	7	IX _n →SP _n	١.					
		11 111 001								2	7		1.					
	LD SP,IY	11 111 101 11 111 001						S/D		-		IY _R →SP _R	1	•	٠	•	•	
	LD ww,(mn)	11 101 101 01 ww1 011 < n >		S		D				4	18	(mn+1) _N →wwHr (mn) _N →wwLr		•	•	•	•	
	LD HL,(mn)	00 101 010 < n >		s				D		3	15	(mn+1) _N →Hr (mn) _N →Lr	-	•	٠		•	
	LD IX,(mn)	11 011 101 00 101 010 < n >		s				D		4	18	(mn+1) _M →IXHr (mn) _M →IXLr		٠		•		
	LD IY,(mn)	< m > 11 111 101 00 101 010		s				D		4	18	(mn+1) _M →IYHr (mn) _M →IYLr	-					
	LD (ma),ww	〈 n 〉 〈 m 〉 11 101 101		D		s					19	wwHr→(mn+1) _M	1.					
	Lab (may), ww	01 ww0 011 < n >										wwLr→(mn) _H						
	LD (mn),HL	( m ) 00 100 010 ( n )		D				S		3	16	Hr→(mn+1) _N Lr→(mn) _N		•	٠			
	LD (mn),IX	( m ) 11 011 101 00 100 010		D				s			19	IXHr→(mn+1) _m IXLr→(mn) _m	.					
		< n > < m >		_														
	LD (mn),IY	11 111 101 00 100 010 < n >		D				S		1	19	IYHr→(mn+1) _H IYLr→(mn) _H		•	•	•	•	

**Table 17 Block Transfer** 

			I		Ar	idress	ina						_			lag		
Operation	ĺ									}			7	6	4	2	1	0
Name	Mnemonics	Opcode	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	Н	P/V	N	С
Block	l		1							l			1	3		2		
Transfer	CPD	11 101 101					S	S		2	12	Ar-(HL)	1	I	1	1	S	٠
Search	1	10 101 001										BC _R -1→BC _R						
Data	Ì				1							HL _a -1→HL _a		3		2		
	CPDR	11 101 101	1				S	S		2	14	BC _R ≠0 Ar≠(HL) _m	I	1	I	1	S	٠
		10 111 001	1								12	BC _R =0 or Ar=(HL) _M	1					
		1	1								1	Ar-(HL)						
	1		1							[		Q BC _R -1→BC _R	ì					
			1			-				(		HL _e -1→HL _e						
	1		1		1					ĺ		Repeat Q until	l					
			1		ĺ					l		Ar=(HL)m or BCm=0		3		2		
	CPI	11 101 101					S	S		2	12	Ar-(HL)	1	1	1	I	S	٠
		10 100 001								l		BC _e -1→BC _e	ì					
	1									1		HL _a +1→HL _a		3		2		
	CPIR	11 101 101					S	S		2	14	BCn≠0 Ar≠(HL)n	1	I	1	1	S	
	l	10 110 001	1							j	12	BC _n =0 or Ar=(HL) _n						
	l											Ar-(HL)	1					
											ĺ	Q BC _R -1→BC _R						
												HL _R +1→HL _R						
			1							1		Repeat Q until	1					
												$Ar = (HL)_{H} \text{ or } BC_{R} = 0$	ł			2		
	LDD	11 101 101	1				S/D			2	12	(HL) _N →(DE) _M		٠	R	1	R	
		10 101 000	1									BC _n -1→BC _n	1					
												DE _R -1→DE _R						
			1									HL _R -1→HL _R						
	LDDs	11 101 101	1				S/D			2	14 (BC _* ≠0)	(HL) _M →(DE) _M		٠	R	R	R	٠
	1	10 111 000	1								12 (BC _R =0)							
												DE _R -1→DE _R	1					
	1		1							l		HL _R -1→HL _R	1					
			1		)							Repeat Q until						
			j									BC _R =0	1			2		
	LDI	11 101 101	1				S/D			2	12	(HL) _N →(DE) _N			R	1	R	٠
		10 100 000	1			1				ĺ		BC _R -1→BC _R						
			1									$DE_R + 1 \rightarrow DE_R$	1					
						1				1		HL _R +1→HL _R						
	LDIR	11 101 101	1		1		S/D			2	14 (BC _R ≠ 0)	$(HL)_{N} \rightarrow (DE)_{N}$			R	R	R	
		10 110 000	1		ł	1				İ	12 (BC _R =0)	BC _R -1→BC _R	ļ					
			1									$Q \begin{vmatrix} BC_R - 1 \rightarrow BC_R \\ DE_R + 1 \rightarrow DE_R \end{vmatrix}$						
	1					1						HL _R +1→HL _R	1					
												Repeat Q until	1					
	I	1			1							BC _R =0						

Note: 2 P/V = 0. BC_R - 1 = 0 P/V = 1 · BC_R - 1 = 0 3 Z = 1 · Ar = (HL)_M Z = 0 · Ar  $\neq$  (HL)_M

**Table 18 Stack and Exchange** 

Operation			Addressing												F	lag		
													7	6		2		0
Name	Mnemonics	Opcode	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	Н	P/V	N	С
PUSH	PUSH zz	11 zz0 101	İ			S		D	l	1	11	zzLr→(SP-2) _M	.	٠	٠		٠	
			1									zzHr→(SP-1) _M						
	Ì								1			SP _R -2→SP _R						
	PUSH IX	11 011 101	-	1	1	-		S/D	1	2	14	IXLr→(SP-2) _M	1 .	•	•	•	٠	•
		11 100 101		1		1						IXHr→(SP-1) _M	1					
												SP _R -2→SP _R	1					
	PUSH IY	11 111 101			Ì			S/D		2	14	IYLr→(SP-2) _M	1 .	٠	٠	•	٠	•
	1	11 100 101	1	l								IYHr→(SP-1) _M	1					
												SP _R -2→SP _R	_					
POP	POP zz	11 zz0 001				D		S		1	9	(SP+1) _M →zzHr 4	1.					
		1	1			1			1			(SP) _M →zzLr						
	-	1				1			1			SP _R +2→SP _R						
	POP IX	11 011 101		1				S/D		2	12	(SP+1) _M →IXHr	1.					
		11 100 001	1			ļ		ļ				(SP) _M →IXLr						
												SP _R +2→SP _R	1					
	POP IY	11 111 101	1					S/D		2	12	(SP+1) _M →IYHr	1 .					
		11 100 001	1	1		Í	Í					(SP) _M →IYLr						
					1	1						SP _R +2→SP _R						
Exchange	EX AF,AF	00 001 000						S/D		1	4	AF _R -AF _R '						
	EX DE,HL	11 101 011	1			1		S/D		1	3	DE _R → HL _R						
	EXX	11 011 001	1					S/D		1	3	BC _R →BC _R ′						
			İ									DE _R →DE _R ′						
			1		1					1		HL _R →HL _R ′	1					
	EX (SP),HL	11 100 011			l			S/D		1	16	Hr⊷(SP+1) _M	1.					
	1							1		1		Lr⊷(SP) _N	1					
	EX (SP),IX	11 011 101						S/D		2	19	IXHr · · (SP+1) _M						
		11 100 011										IXLr → (SP) _M	1					
	EX (SP),IY	11 111 101		1			İ	S/D		2	19	IYHr⊷(SP+1) _M						
		11 100 011		1								IYLr → (SP) M						

Note 4 In the case of POP AF, Flag is written a current contents of the stack.

# **Program Control Instructions**

# **Table 19 Program Control**

Operation Name	Mnemonics	Opcode	Addressing											Fiag						
										_			7	6			1	0		
			IMMED		IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	_н	P/\	N	С		
Call	CALL mn	11 001 101 〈 n 〉 〈 m 〉		D						3	16	PCHr→(SP-1) _M PCLr→(SP-2) _M mn→PC _n SP _n -2→SP _n		•	٠	•	•	•		
	CALL f.mn	11 f 100 ( n ) ( m )		D						3	6 (f false) 16 (f true)	continue f is false CALL mn f is true		٠	•	٠	٠	•		
Jump	DJNZ j	00 010 000 〈j-2〉							D	2 2	9 (Br≠0) 7 (Br=0)	$Br-1\rightarrow Br$ continue · $Br=0$ $PC_n+j\rightarrow PC_n$ · $Br\neq 0$	•			•	•	•		
	JP f,mn	11 f 010		D						3	6 (f false)	mn→PC _s fistrue	1.							
		( n )								3	9 (f true)	continue f is false								
Return	JP mn	11 000 011 < n >		D						3	9	mn→PC _R			٠					
	JP (HL)	11 101 001	1				D		1	1	3	HLa→PCa	١.							
	JP (IX)	11 011 101					D			2	6	IX _n →PC _n		٠			٠	•		
	JP (IY)	11 111 101					D			2	6	IY _R →PC _R						•		
	JR 3	00 011 000 (j-2)							D	2	8	PC _R + _J →PC _R	•	•			•			
	JR C.j	00 111 000 (j-2)							D	2 2	6 8	continue C=0 PC _R +j→PC _R C=1	.				٠	٠		
	JR NC.j	00 110 000							D	2 2	6	continue · C=1 PC ₂ +j→PC ₃ C=0	.							
	JR Z.j	(j.2) 00 101 000							D	2	6	continue Z=0	.		•	•		٠		
	JR NZ,j	(j-2) 00 100 000							D	2 2	8	PC _n +j→PC _n Z=1 continue Z=1	.		٠			•		
	RET	(j-2) 11 001 001	-		-		-	D	-	2	8	$PC_R+j\rightarrow PC_R$ Z=0 $(SP)_N\rightarrow PCLr$	+-							
	RE1	11 001 001										(SP+1) _M →PCHr SP _n +2→SP _n								
	RET f	11 f 000							D	1	5 (f false)	continue f is false	١.							
									-	1	10 (f true)	RET f is true								
	RETI	11 101 101 01 001 101						D		2	22	(SP) _N →PCLr (SP+1) _N →PCHr	-			•				
		01 001 101										SP _R +2→SP _R								
	RETN	11 101 101 01 000 101						D		2	12	(SP) _M →PCLr (SP+1) _M →PCHr	1.	•	•	•	•	•		
		01 000 101										SP _n +2→SP _n IEF ₂ →IEF ₁								
Restart	RST v	11 v 111	1					D		1	11	PCHr→(SP-1) _M	†-	•	•	•	•	•		
												PCLr→(SP-2) _M 0→PCHr								
			j							1		v→PCLr	1							
			1	1		1	1	1	1	1	1	SP _R -2→SP _R								

### I/O Instructions

**Table 20 I/O** 

	T	T	T			dress							T			lag		
Operation													7	6	4	2	1	0 C
Name	Mnemonics	Opcode	IMMED	EXT	IND	REG	REGI	IMP D	I/O S	Bytes 2	States 9	Operation (Am)₁→Ar	S		<u></u>	P/V	- N	<u>.</u>
Input	IN A,(m)	11 011 011 〈 m 〉						ע	3	٠	,	m→A ₀ ~A ₇	1	•	•	•	•	
	į.	\ ''' /							1			Ar→A ₄ ~A ₁₅	1					
	IN g,(C)	11 101 101	1			D			s	2	9	(BC) ₁ →gr	1					
	114 g,(C)	01 g 000										g=110 Only the	1	1	R	P	R	
		0. 8 000	1									flags will	1		-	-		
			1									change	1					
												Cr→A ₀ ~A ₇	1					
		1			l					į		Br→A _s ~A _s	-					
	IN0 g,(m) **	11 101 101				D			s	3	12	(00m) _x →gr	1	1	R	P	R	
		00 g 000			ĺ							g=110 Only the						
	]	< m >										flags will	-					
			1									change	1					
	1		1									m→A ₀ ~A ₇						
			1									00→A ₀ ~A ₁₅		5			6	
	IND	11 101 101	1				D		S	2	12	(BC) ₁ →(HL) _M	X	I	Х	X	1	X
		10 101 010	1									HL _R -1→HL _R	1					
										}		Br-1→Br						
			i				İ					Cr→A ₀ ~A ₇						
		1	1				. 1					Br→A _s ~A ₁₅	1				6	
	INDR	11 101 101				1	D		S	2	14(Br≠0)	(BC) ₁ →(HL) _M	X	S	Х	X	1	X
		10 111 010	1		[	1	i i				12(Br=0)	Q HL _R -1→HL _R						
	1	1	1									Br-1→Br	Ì					
			1									Repeat Q until Br=0	Ì					
			1							}		Br=0 Cr→A _e ~A ₇	1					
	İ				}							Br→A _s ~A _{is}						
										1		DI - A ₁ ~ A ₁₅		5			6	
	INI	11 101 101					D		s	2	12	(BC) ₁ →(HL) _M	x		Y	х		х
	1	10 100 010								1	1.	HL _R +1→HL _R	1	•	^	^	•	^
	1	10 100 010										Br-1→Br						
			1									Cr→A₀~A₁						
			l									Br→A _s ~A _{is}					6	
	INIR	11 101 101	l				D		s	2	14(Br≠0)	(BC),→(HL),	X	S	Х	Х	1	Х
		10 110 010	l								12(Br=0)	Q HL _R +1→HL _R						
												Br-1→Br						
	1		1									Repeat Q until						
	i											Br=0						
	1									l		Cr→A₀~A₁						
	1	1		Ì								Br→As~As						

(continued)

Note 5 Z = 1. Br-1 = 0

Z = 0 Br  $-1 \neq 0$ 

6 N = 1 MSB of Data = 1

N = 0 MSB of Data = 0

### Table 20 I/O (cont)

					Ad	dress	ina						_			ag		
Operation Name	Mnemonics	Opcode	MARAEN	EXT			REGI	IMP	1/0	D.4	States	Operation	7 S	<u>6</u> Z	4	2 P/V	1	0
	<del></del>		IMMED	EXI	IND	HEG	KEGI		1/0	Bytes		<del></del>	- 5	<u>-</u>	н .	P/V	N	
Output	OUT (m),A	11 010 011 〈 m 〉						S	D	2	10	Ar→(Am) ₁ m→A ₄ ~A ₇		•	•	•	•	•
		' ''' /								l		m→A ₄ ~A ₇						
	OUT (C) g	11 101 101				s			D	2	10	gr→(BC)	١.					
		01 g 001							_	} -		Cr→A _e ~A ₇	İ					
												Br→A _s ~A ₁₅	1					
	OUT0 (m),g **	11 101 101				S			D	3	13	gr→(00m) ₁						
		00 g 001										m→A₀~A₁						
		< m >										00→A ₄ ~A ₁₅		5			6	
	OTDM **	11 101 101					S		D	2	14	(HL) _M →(00C) ₁	1	I	1	P	1	1
	1	10 001 011										HLa-1→HLa						
	1											Cr−1→Cr Br−1→Br						
	1	1								1		Cr→A₀~A₁						
										j		00→A ₆ ~A ₁₅	1				6	
	OTDMR **	11 101 101					s		D	2	16(Br≠0)	(HL) _M →(00C),	R	S	R	s	•	R
		10 011 011							_	-	14(Br=0)	HL ₈ -1→HL ₈	-	-	•	•	•	-
					}							Q HL _n -1→HL _n Cr-1→Cr	1					
										]		Br-1→Br						
	1											Repeat Q until						
	1											Br=0	1					
	1		1		1							Cr→A₀~A₁						
										١.		00→A ₆ ~A ₁₅	۱				6	
	OTDR	11 101 101 10 111 011					S		D	2	14(Br≠0) 12(Br=0)	Q (HL) _M →(BC) ₁ HL _R -1→HL _R	X	S	Х	Х	1	X
	1	10 111 011									12(Dr=0)	Br-1→Br						
		1										Repeat Q until						
												Br=0						
	1											Cr→A₀~A₁	1					
	1											Br→A _s ~A _{is}	1	5			6	
	OUTI	11 101 101					s		D	2	12	(HL) _N →(BC),	Х	1	X	X	1	X
		10 100 011										HL _a +1→HL _a						
										Į		Br-1→Br						
	1									ĺ		Cr→A₀~A,						
									_			Br→A₁~A₁s	1	_			6	
	OTIR	11 101 101 10 110 011					S		D	2	14(Br≠0) 12(Br=0)	(HL) _M →(BC) ₁	X	S	Х	X	1	Х
		10 110 011									12(Br=0)	Q HL _n +1→HL _n Br-1→Br	1					
	}											Repeat Q until	1					
		ļ			!							Br=0	1					
											İ	Cr→A₀~A₁						
										1		Br→A _s ~A _{ss}						
	TSTIO m **	11 101 101	S						S	3	12	(00C), · m	1	1	S	P	R	R
		01 110 100										Cr→A₀~A₁						
		< m >								1		00→A ₆ ~A ₁₅		5			6	
	отім **	11 101 101					S		D	2	14	(HL) _M →(00C) ₁	1	1	1	P	1	1
		10 000 011										HLa+1→HLa						
												Cr+1→Cr	1					
												Br-1→Br	1					
												Cr→A ₀ ~A ₇ 00→A ₆ ~A ₁₆					,	
	OTIMR **	11 101 101					s		D	2	16(Br≠0)	(HL) _H →(00C),	<b>D</b>	c	D	s	1	D
	OTHER	10 010 011					3			'	14(Br=0)		1	3	K	3	٠	ĸ
		10 010 011									11(D1 0)	Q HL _n +1→HL _n Cr+1→Cr	1					
		-										Br-1→Br	-					
		1										Repeat Q until						
		1										Br = 0	-					
		1										Cr→A₀~A₁						
												00→A ₈ ~A ₁₅		5			6	
	OUTD	11 101 101					S		D	2	12	(HL) _M →(BC) ₁	X	1	X	X	1	X
	1	10 101 011										HL _e -1→HL _e						
												Br-1→Br						
		1										Cr→A₀~A,						
	1	l .	1							ì	1	Br→A _s ~A ₁₅	1					

Note: 5 Z = 1. Br-1 = 0

 $Z = 0. Br - 1 \neq 0$ 

6 N = 1: MSB of Data = 1

N = 0: MSB of Data = 0



### **Special Control Instructions**

### **Table 21 Special Control**

							•								F	lag		_
Operation					Ad	dress							7	6		2		(
Name	Mnemonics	Opcode	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	Н	P/V	N	(
Special	DAA	00 100 111						S/D		1	4	Decimal	1	1	1	P		1
Function												Adjust						
												Accumulator						
Carry	CCF	00 111 111								1	3	C→C	T -		R		R	1
Control	SCF	00 110 111								1	3	1→C			R		R	S
CPU	DI	11 110 011								1	3	0→IEF ₁ , 0→IEF ₂ 7	1.					-
Control	EI	11 111 011								1	3	1→IEF ₁ , 1→IEF ₂						
	HALT	01 110 110								1	3	CPU halted	1.					
	IM 0	11 101 101								2	6	Interrupt						
		01 000 110										mode 0						
	IM 1	11 101 101								2	6	Interrupt			٠			
	ļ	01 010 110										mode 1						
	IM 2	11 101 101								2	6	Interrupt			•			
		01 011 110	1									mode 2	1					
	NOP	00 000 000								1	3	No operation		٠				
	SLP **	11 101 101								2	8	Sleep		•	•			•
		01 110 110											1					
			1										1					
													-					
			1															
	1												1					
	1												1					
													1					
	1	1	1										1					

Note 7 Interrupts are not sampled at the end of DI or EI.

### ■ INSTRUCTION SUMMARY IN ALPHABETICAL ORDER

MNEMONICS	Bytes	Machine Cycles	States
ADC A,m	2	2	6
ADC A,g	1	2	4
ADC A, (HL)	1	2	6
ADC A, (IX+d)	3	6	14
ADC A, (IY+d)	3	6	14
ADD A,m	2	2	6
ADD A,g	1	2	4
ADD A, (HL)	1	2	6
ADD A, (IX+d)	3	6	14
ADD A, (IY+d)	3	6	14
ADC HL,ww	2	6	10
ADD HL,ww	1	5	7
ADD IX,xx	2	6	10
ADD IY,yy	2	6	10
AND m	2	2	6
AND g	1	2	4
AND (HL)	1	2	6
AND (IX+d)	3	6	14
AND (IY+d)	3	6	14
BIT b, (HL)	2	3	9
BIT b, (IX+d)	4	5	15
BIT b, (IY+d)	4	5	15
BIT b,g	2	2	6
CALL f,mn	3	2	6
			(If condition is false)
	3	6	16
			(If condition is true)

Note **: New instructions added to Z80

MNEMONICS	Bytes	Machine Cycles	States
CALL mn	3	6	16
CCF	1	1	3
CPD	2	6	12
CPDR	2	8	14
			(If BC _R ≠0 and Ar≠(HL) _M )
	2	6	12
			(If BC _R =0 or Ar=(HL) _M )
CP (HL)	1	2	6
СРІ	2	6	12
CPIR	2	8	14
			(If BC _R ≠0 and Ar≠(HL) _M )
	2	6	12
			(If BC _R =0 or Ar=(HL) _M )
CP (IX+d)	3	6	14
CP (IY+d)	3	6	14
CPL	1	1	3
CP m	2	2	6
CP g	1	2	4
DAA	1	2	4
DEC (HL)	1	4	10
DEC IX	2	3	7
DEC IY	2	3	7
DEC (IX+d)	3	8	18
DEC (IY+d)	3	8	18
DEC g	1	2	4
DEC ww	1	2	4
DI	1	1	3

MNEMONICS	Bytes	Machine Cycles	States
DJNZ j	2	5	9 (If Br≠0)
	2	3	7 (If Br=0)
EI	1	1	3
EX AF,AF'	1	2	4
EX DE,HL	1	1	3
EX (SP),HL	1	6	16
EX (SP),IX	2	7	19
EX (SP),IY	2	7	19
EXX	1	1	3
HALT	1	1	3
IM O	2	2	6
IM 1	2	2	6
IM 2	2	2	6
INC g	1	2	4
INC (HL)	1	4	10
INC (IX+d)	3	8	18
INC (IY+d)	3	8	18
INC ww	1	2	4
INC IX	2	3	7
INC IY	2	3	7
IN A,(m)	2	3	9
IN g,(C)	2	3	9
INI	2	4	12
INIR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)
IND	2	4	12
INDR	2	6	14 (If Br≠0)

MNEMONICS	Bytes	Machine Cycles	States
INDR	2	4	12 (If Br=0)
INO g,(m)**	3	4	12
JP f,mn	3	2	6
			(If f is false)
	3	3	9
			(If f is true)
JP (HL)	1	1	3
JP (IX)	2	2	6
JP (IY)	2	2	6
JP mn	3	3	9
JR j	2	4	8
JR C,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NC,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR Z,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NZ,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)

MNEMONICS	Bytes	Machine Cycles	States
LD A, (BC)	1	2	6
LD A, (DE)	1	2	6
LD A,I	2	2	6
LD A, (mn)	3	4	12
LD A,R	2	2	6
LD (BC),A	1	3	7
LDD	2	4	12
LD (DE),A	1	3	7
LD ww,mn	3	3	9
LD ww,(mn)	4	6	18
LDDR	2	6	14 (If BC _R ≠0)
	2	4	12 (If BC _R =0)
LD (HL),m	2	3	9
LD HL,(mn)	3	5	15
LD (HL),g	1	3	7
LDI	2	4	12
LD I,A	2	2	6
LDIR	2	6	14 (If BC _R ≠0)
	2	4	12 (If BC _R =0)
LD IX,mn	4	4	12
LD IX,(mn)	4	6	18
LD (IX+d),m	4	5	15
LD (IX+d),g	3	7	15
LD IY,mn	4	4	12
LD IY,(mn)	4	6	18
LD (IY+d),m	4	5	15
LD (IY+d),g	3	7	15
j			1



MNEMONICS	Bytes	Machine Cycles	States
LD (mn),A	3	5	13
LD (mn),ww	4	7	19
LD (mn),HL	3	6	16
LD (mn),IX	4	7	19
LD (mn),IY	4	7	19
LD R,A	2	2	6
LD g,(HL)	1	2	6
LD g,(IX+d)	3	6	14
LD g,(IY+d)	3	6	14
LD g,m	2	2	6
LD g,g'	1	2	4
LD SP,HL	1	2	4
LD SP,IX	2	3	7
LD SP,IY	2	3	7
MLT ww**	2	13	17
NEG	2	2	6
NOP	1	1	3
OR (HL)	1	2	6
OR (IX+d)	3	6	14
OR (IY+d)	3	6	14
OR m	2	2	6
OR g	1	2	4
OTDM**	2	6	14
OTDMR**	2	8	16 (lf Br≠0)
	2	6	14 (If Br=0)
OTDR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)

MNEMONICS	Bytes	Machine Cycles	States
OTIM**	2	6	14
OTIMR**	2	8	16 (If Br≠0)
	2	6	14 (If Br=0)
OTIR	2	6	14 (lf Br≠0)
	2	4	12 (If Br=0)
OUTD	2	4	12
оиті	2	4	12
OUT (m),A	2	4	10
OUT (C),g	2	4	10
OUTO (m),g**	3	5	13
POP IX	2	4	12
POP IY	2	4	12
POP zz	1	3	9
PUSH IX	2	6	14
PUSH IY	2	6	14
PUSH zz	1	5	11
RES b,(HL)	2	5	13
RES b,(IX+d)	4	7	19
RES b,(IY+d)	4	7	19
RES b,g	2	3	7
RET	1	3	9
RET f	1	3	5
			(If condition is false)
	1	4	10
			(If condition is true)
RETI	2	10	22
RETN	2	4	12

MNEMONICS	Bytes	Machine Cycles	States
RLA	1	1	3
RLCA	1	1	3
RLC (HL)	2	5	13
RLC (IX+d)	4	7	19
RLC (IY+d)	4	7	19
RLC g	2	3	7
RLD	2	8	16
RL (HL)	2	5	13
RL (IX+d)	4	7	19
RL (IY+d)	4	7	19
RL g	2	3	7
RRA	1	1	3
RRCA	1	1	3
RRC (HL)	2	5	13
RRC (IX+d)	4	7	19
RRC (IY+d)	4	7	19
RRC g	2	3	7
RRD	2	8	16
RR (HL)	2	5	13
RR (IX+d)	4	7	19
RR (IY+d)	4	7	19
RR g	2	3	7
RST v	1	5	11
SBC A,(HL)	1	2	6
SBC A,(IX+d)	3	6	14
SBC A,(IY+d)	3	6	14
SBC A,m	2	2	6

MNEMONICS	Bytes	Machine Cycles	States
SBC A,g	1	2	4
SBC HL,ww	2	6	10
SCF	1	1	3
SET b,(HL)	2	5	13
SET b,(IX+d)	4	7	19
SET b,(IY+d)	4	7	19
SET b,g	2	3	7
SLA (HL)	2	5	13
SLA (IX+d)	4	7	19
SLA (IY+d)	4	7	19
SLA g	2	3	7
SLP**	2	2	8
SRA (HL)	2	5	13
SRA (IX+d)	4	7	19
SRA (IY+d)	4	7	19
SRA g	2	3	7
SRL (HL)	2	5	13
SRL (IX+d)	4	7	19
SRL (IY+d)	4	7	19
SRL g	2	3	7
SUB (HL)	1	2	6
SUB (IX+d)	3	6	14
SUB (IY+d)	3	6	14
SUB m	2	2	6
SUB g	1	2	4
**TSTIO m	3	4	12
**TST g	2	3	7

MNEMONICS	Bytes	Machine Cycles	States
TST m**	3	3	9
TST (HL)**	2	4	10
XOR (HL)	1	2	6
XOR (IX+d)	3	6	14
XOR (IY+d)	3	6	14
XOR m	2	2	6
XOR g	1	2	4

### OPCODE MAP

### **Table 22 First Opcode Map**

Instruction format: XX

				V	vw(Lo =	= All)		1									Lo =	0 - 7		
				BC	DE	HL	SP									BC	DE	HL	AF	ZZ
							g (Lo =	= 0 -	7)			}				NZ	NC	PO	Р	f
				В	D	Н	(HL)	В	D	Н	(HL)					00H	10H	20H	30H	٧
			HI	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
		LO \	<u> </u>	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
	В	0000	0	NOP	DJNZ j		JR NC,				1						RE			0
	С	0001	1		LD w						(Note 1)				Ì		POF	ZZ		1
	D	0010	2	LD(w	w), A		LD (mn),				1		1					f, mn		2
		iI		<u> </u>		HL	A				1		1			JP mn	OUT(m),		DI	3
	E	0011	3			ww			LD g, s	3	;	ADD A	SUB s	AND s	OR s		A	HL		
	н	0100	4		INC g		(Note 1)				ì	s	ĺ					. f, mn		4
	L	0101	5		DEC g		(Note 1)				<u> </u>		L					H ZZ		5
	(HL)	0110	6		_D g, n		(Note 1)		(Note 2)		HALT	(Note 2)	(Note 2)	(Note 2)	(Note 2)	ADD A,m			OR m	6
₹	Α	0111		RLCA														Tv		7
11	В	1000		EXAF, AF			JR C,					l	ļ					Tf		8
Ī	С	1001	9		ADD I							l	l			RET	EXX	JP (HL)		9
ြ	D	1010	Α	LDA	, (ww)	1	1						l		l				HL	
"						(mn)	(mn)					1						f, mn		Α
	E	1011	В			ww			LD	g, s		ADC A	SBC A	XOR s	CP s	Table 2			EI	В
	Н	1100	С	L		) g						s	s					f, mn		С
	ᆫ	1101	D			C g										CALL m				D
	(HL)	1110	Ε			g, m			(Not	e 2)		(Note 2)	(Note 2)	(Note 2)	(Note 2)	ADC A.m			CP m	E
	Α	1111	F	RRCA	RRA		CCF				,	ļ	L					Tv		F
				0	1_	2	3	4	5	6	7	8	9	A	В	С	D	E	F	
				С	E	L L	A	С	E	L_	A					Z	С	PE	М	1
				L			g (Lo =	8 –	F)			)				08H	18H	28H	38H	V
																	Lo =	8 - F		

- Notes: 1. (HL) replaces g.
  - 2. (HL) replaces s.
  - 3. If DDH is added as first opcode for the instructions which have HL or (HL) as an operand in table 1, the instructions are executed replacing HL with IX and (HL) with (IX + d).

22H: LD (mn), HL ex: DDH 22H: LD (mn), IX

If FDH is added as first opcode for the instructions which have HL or (HL) as an operand in table 1, the instructions are executed replacing HL with IY and (HL) with (IY + d).

34H: INC (HL) ex: FDH 34H: INC (IY + d)

However, JP (HL) and EX DE, HL are exceptions. Note the followings:

If DDH is added as first opcode for JP (HL), (IX) replaces (HL) as operand and JP (IX) is executed.

If FDH is added as first opcode for JP (HL), (IY) replaces (HL) as operand and JP (IY) is

Even if DDH or FDH is added as first opcode for EX DE, HL, HL is not replaced and the instruction is regarded as illegal.

Table 23 Second Opcode Map Instruction format: CB XX

								<b>,</b>												
														0 - 7)			,	,		1
								0	2	4	6	0	2	4	6	0	2	4	6	1
			Н	0000	0001	0010	0011	0100			0111		1001	1010	1011					
		LO `	$\geq$	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
	В	0000	0																	0
	С	0001	1																	1
	D	0010	2			]														2
	Ε	0011	3																	3
	Н	0100	4	RLC g	RL g	SLA g			BIT	b, g			RES	b,g			SET	b, g		4
	L	0101	5																	5
Œ A	(HL)	0110	6	(Note 1)	(Note 1)	(Note 1)			(No	te 1)			(No	te 1)			(No	te 1)		6
1	Α	0111	7																	7
Ī	В	1000	8																	8
	С	1001	9																	9
200	D	1010	Α			ļ														Α
	Ε	1011	В																	В
	Н	1100	С	RRC g	RR g	SRA g	SRL g		BIT	b, g			RES	b, g			SET	b, g		С
	L	1101	D																	D
	(HL)	1110	E	(Note 1)	(Note 1)	(Note 1)	(Note 1)		(Not	e 1)			(No	te 1)			(No	te 1)		Ε
	Α	1111	F																	F
				0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
						-		1	3	5	7	1	3	5	7	1	3	5	7	
								3 4 5 6 7 8 9 A B C D E F												

Note 1 If DDH is added as first opcode for the instructions which have (HL) as operand in table 2, the instructions are executed replacing (HL) with (IX + d)

Table 24 Second Opcode Map Instruction format: ED XX

							-	************									
					BC	DE	HL	SP									
				g (Lo =	= 0 -	7)			]								
	В	D	H		В	D	Н										
Ξ	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110		}
\	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
0		INO I	g, (m)			IN g	, (C)				LDI	LDIR					0
1	OU	T0 (m	1), g		OL	JT (C)	) , g		•		CPI	CPIR	1				1
2				•		SBC I	HL, ww	1	1		INI	INIR	1				2
3						LD (n	nn), wv	V .	OTIM	OTIMR	OUTI	OTIR	1				3
4		TST g	[	TST (HL)	NEG		TST m	TSTIO m					•				4
5				*	RETN	1			•								5
6					IM 0	IM 1	1	SLP	1								6
7					LD I, A	LD A,I	RRD		,								7
8		INO I	g, (m)			IN g	, (C)	······	1		LDD	LDDR	1				8
9						OUT	(C),g		1		CPD	CPDR					9
Α						ADC	HL, ww	'	1		IND	INDR	1				Α
В						LD w	v, (mn)		OTDM	OTDMR	OUTD	OTDR	1				В
С		TS	Τg			ML1	r ww		1		<b></b>	<b></b>	•				С
D					RETI	T			•								D
E					<u> </u>	IM 2	1										E
F					LD R, A	LD AR	RLD	]									F
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	1
	С	E	L	Α	С	E	L	Α		L			<del></del>			*******	•
				(Lo =	= 8 -	F)		***	1								
	0 1 2 3 4 5 6 7 8 9 A B C	HI 0000 0 0 1 0U 2 3 3 4 5 6 7 8 8 9 A B C D E F	HI 0000 0001 0 1 0 1N0 1 0UT0 (n 2 3 3 4 TST g 5 6 7 8 IN0 9 0UT0 A B C TS D E F	B D H 0000 0001 0010 0 1 2 0 IN0 g, (m) 1 OUTO (m), g 2 3 F5 6 7 8 IN0 g, (m) 9 OUTO (m), g B C TST g C TST g C TST g C TST g C TST g C TST g C TST g C TST g C TST g C TST g	B	B	BC   DE	BC   DE   HL	B	BC   DE   HL   SP	BC   DE   HL   SP	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	BC   DE   HL   SP	BC   DE   HL   SP	BC   DE   HL   SP	BC   DE   HL   SP	BC   DE   HL   SP

If FDH is added as first opcode for the instructions which have (HL) as operand in table 2, the instructions are executed replacing (HL) with (IY + d)

### ■ BUS AND CONTROL SIGNAL CONDITION IN EACH MACHINE CYCLE

	Machin	•									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
ADD HL,ww	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂ —	TITITITI	•	Z	1	1	1	1	1	1	1
ADD IX,xx ADD IY,yy	MC ₁	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃ —	TiTiTiTi	•	Z	1	1	1	1	1	1	1
ADC HL,ww SBC HL,ww	MC ₁	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃ —	TITITITI	•	Z	1	1	1	1	1	1	1
ADD A,g ADC A,g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
SUB g SBC A,g AND g OR g XOR g CP g	MC₂	Ti	•	Z	1	1	1	1	1	1	1
ADD A,m ADC A,m	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
SUB m SBC A,m AND m OR m XOR m CP m	MC₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
ADD A, (HL) ADC A, (HL) SUB (HL)	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
SBC A, (HL) AND (HL) OR (HL) XOR (HL) CP (HL)	MC ₂	T1T2T3	HL	Data	0	1	0	1	1	1	1
ADD A, (IX+d) ADD A, (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
ADC A, (IX+d) ADC A, (IY+d) SUB (IX+d) SUB (IY+d) SBC A, (IX+d)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1

Note: • (Address): Invalid

Z (Data): High impedance.

••: New instructions added to Z80

	Machin	е									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
SBC A, (IY+d) AND (IX+d)	МСз	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
AND (IY+d) OR (IX+d) OR (IY+d) XOR (IX+d)	MC ₄ MC ₅	ΤιΤι	•	z	1	1	1	1	1	1	1
XOR (IY+d) CP (IX+d) CP (IY+d)	MC ₆	T ₁ T ₂ T ₃	IX+d IY+d	Data	0	1	0	1	1	1	1
BIT b,g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1 st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
BIT b, (HL)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
BIT b, (IX+d) BIT b, (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	МСз	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	3rd opcode Address	3rd opcode	0	1	0	1	0	1	1
	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	Data	0	1	0	1	1	1	1
CALL mn	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	МСз	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	Tı	•	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP 1	PCH	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
CALL f,mn (If condition	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
ıs false)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1



	Machin	es									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
CALL f,mn (If condition	MC ₁	$T_1T_2T_3$	1st opcode Address	1st opcode	0	1	0	1	0	1	0
is true)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC₄	Ti	•	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
CCF	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
CPI CPD	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄ —	TiTiTi	•	Z	1	1	1	1	1	1	1
CPIR CPDR	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1 st opcode	0	1	0	1	0	1	0
(If BC _R ≠0 and Ar≠(HL) _M )	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄ -	TiTiTiTiTi	•	Z	1	1	1	1	1	1	1
CPIR CPDR	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If BC _R =0 or Ar=(HL) _M )	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T1T2T3	HL	Data	0	1	0	1	1	1	1
	MC ₄ –	TiTiTi	•	Z	1	1	1	1	1	1	1
CPL	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
DAA	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Tı	•	Z	1	1	1	1	1	1	1
DI (Note 1)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0

Note: 1 Interrupt request is not sampled

	Machin	е									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
DJNZ j (If Br≠0)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Tı (Note 2)	•	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₄ —	TıTı	•	Z	1	1	1	1	1	1	1
DJNZ j (If Br=0)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Tı (Note 1)	•	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
El (Note 3)	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
EX DE, HL EXX	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
EX AF, AF'	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Tı	•	Z	1	1	1	1	1	1	1
EX (SP), HL	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP+1	Data	0	1	0	1	1	1	1
	MC ₄	Tı	•	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP+1	Н	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP	L	1	0	0	1	1	1	1
EX (SP),IX EX (SP),IY	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP+1	Data	0	1	0	1	1	1	1
	MC ₅	Tı	*	Z	1	1	1	1	1	1	1

Note 2 DMA, refresh, or bus release cannot be executed after this state (Request is ignored)

3 Interrupt request is not sampled

	Machin	ie.									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
EX (SP), IX EX (SP), IY	МС₅	T ₁ T ₂ T ₃	SP+1	IXH IYH	1	0	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	SP	IXL IYL	1	0	0	1	1	1	1
HALT	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
			Next opcode Address	Next opcode	0	1	0	1	0	0	0
IM O	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
IM 2	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
INC g DEC g	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti	•	Z	1	1	1	1	1	1	1
INC (HL) DEC (HL)	MC 1	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₃	Ti	•	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1
INC (IX+d) INC (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
DEC (IX+d)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
DEC (IY+d)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄ —	TiTi	•	Z	1	1	1	1	1	1	1
	МСв	T ₁ T ₂ T ₃	IX+d IY+d	Data	0	1	0	1	1	1	1
	MC ₇	Ti	•	Z	1	1	1	1	1	1	1
	MC ₈	T ₁ T ₂ T ₃	IX+d IY+d	Data	1	0	0	1	1	1	1
INC ww DEC ww	MC ₁	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti	•	Z	1	1	1	1	1	1	1
INC IX	MĆ 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
DEC IX	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
DEC IY	MC ₃	Ti	•	Z	1	1	1	1	1	1	1

### **@HITACHI**

	Machir	10									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
IN A,(m)	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	m to A ₀ —A ₇ A to A ₈ —A ₁₅	Data	0	1	1	0	1	1	1
IN g,(C)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	ВС	Data	0	1	1	0	1	1	1
INO g,(m)**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	m to A ₀ -A ₇ 00H to A ₈ -A ₁₅	Data	0	1	1	0	1	1	1
INI IND	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	BC	Data	0	1	1	0	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1
INIR INDR	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If Br≠0)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	BC	Data	0	1	1	0	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1
	MC ₅ —	TıTı	•	Z	1	1	1	1	1	1	1
INIR INDR	MC ₁	$T_1T_2T_3$	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If Br== 0)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	BC	Data	0	1	1	0	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1

	Machin	e									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
JP mn	MC ₁	$T_1T_2T_3$	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
JP f,mn (If f is false)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
JP f,mn (If f is true)	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
JP (HL)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
JP (IX) JP (IY)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
JR j	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₃ -	TıTı	•	Z	1	1	1	1	1	1	1
JR C,j JR NC,j JR Z,j JR NZ,j	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If condition is false)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
JR C,j JR NC,j JR Z,j JR NZ,j	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If condition is true)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₃ -	TıTı	•	Z	1	1	1	1	1	1	1
LD g,g'	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Tı	*	Z	1	1	1	1	1	1	1
LD g,m	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1

	Machin	10									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
LD g, (HL)	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
LD g, (IX+d) LD g, (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄ —	TiTi	•	Z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	IX+d IY+d	Data	0	1	0	1	1	1	1
LD (HL),g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Ti	•	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	9	1	0	0	1	1	1	1
LD (IX+d),g LD (IY+d),g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄	TiTiTi	•	Z	1	1	1	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	IX+d IY+d	9	1	0	0	1	1	1	1
LD (HL),m	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1
LD (IX+d),m LD (IY+d),m	MC 1	$T_1T_2T_3$	1st opcode Address	1 st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	Data	1	0	0	1	1	1	1
LD A, (BC) LD A, (DE)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0



	Machin	ie									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
LD A, (BC) LD A, (DE)	MC ₂	T ₁ T ₂ T ₃	BC DE	Data	0	1	0	1	1	1	1
LD A,(mn)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	mń	Data	0	1	0	1	1	1	1
LD (BC),A LD (DE),A	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Tı	*	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	BC DE	Α	1	0	0	1	1	1	1
LD (mn),A	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	Tı	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	Α	1	0	0	1	1	1	1
LD A,I (Note 4) LD A,R	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
LD I,A LD R,A	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
LD ww, mn	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1 st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
LD IX,mn LD IY,mn	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MÇ ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1

Note 4 Interrupt request is not sampled

	Machin	10									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
LD HL, (mn)	MC ₃	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	mn	Data	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn+ 1	Data	0	1	0	1	1	1	1
LD ww,(mn)	MC ₁	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	Data	0	1	0	1	1	1	1
	MC ₆	T1T2T3	mn+1	Data	0	1	0	1	1	1	1
D IX,(mn) D IY,(mn)	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	Data	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn+1	Data	0	1	0	1	1	1	1
LD (mn),HL	MC ₁	T1T2T3	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	Tı	•	Z	1	1	1	1	1	1	1
	MC ₅	T:T2T3	mn	L	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn+1	Н	1	0	0	1	1	1	1

	Machin	e									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
LD (mn),ww	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	Tı	*	Z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn	wwL	1	0	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	mn+1	wwH	1	0	0	1	1	1	1
LD (mn),IX LD (mn),IY	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	Tı	•	Z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn	IXL IYL	1	0	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	mn+ 1	IXH IYH	1	0	0	1	1	1	1
LD SP, HL	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	Tı	•	Z	1	1	1	1	1	1	1
LD SP,IX LD SP,IY	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	Tı	*	Z	1	1	1	1	1	1	1
LDI LDD	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	DE	Data	1	0	0	1	1	1	1

	Machin	e									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
LDIR LDDR	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If BC _R ≠0)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T1T2T3	DE	Data	1	0	0	1	1	1	1
	MC ₅ -	TiTi	•	Z	1	1	1	1	1	1	1
LDIR LDDR	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If BC _R =0)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	DE	Data	1	0	0	1	1	1	1
/ILT ww**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
,	MC ₃ — MC ₁₃	TITITITI TITITITI TITITI	•	Z	1	1	1	1	1	1	1
NEG	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
NOP	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
OUT (m),A	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₃	Ti	•	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	m to A ₀ —A ₇ A to A ₈ —A ₁₅	Α	1	0	1	0	1	1	1

	Machin	е									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
OUT (C),g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	Tı	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	BC	g	1	0	1	0	1	1	1
OUTO (m),g**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₄	Tı	•	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	m to A ₀ -A ₇ 00H to A ₈ -A ₁₅	g	1	0	1	0	1	1	1
OTIM**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	Tı	•	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ —A ₇ OOH to A ₈ —A ₁₅	Data	1	0	1	0	1	1	1
	MC ₆	Tı	•	Z	1	1	1	1	1	1	1
OTIMR** OTDMR**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If Br≠0)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	Tı	•	Z	1	1	1	1	1	1	1
	MC₄	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ —A ₇ 00H to A ₈ —A ₁₅	Data	1	0	1	0	1	1	1
	MC ₆ —	TiTiTi	•	Z	1	1	1	1	1	1	1
OTIMR**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If Br=0)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	МСз	Ti	•	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ -A ₇ OOH to A ₈ -A ₁₅	Data	1	0	1	0	1	1	1
	MC ₆	Ti	•	Z	1	1	1	1	1	1	1



	Machin	-			RD	WR	ME	ĪŌĒ	ŪR		
Instruction	Cycle	States	Address	Data							ST
OUTI OUTD	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	BC	Data	1	0	1	0	1	1	1
OTIR OTDR	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(lf Br≠0)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	BC	Data	1	0	1	0	1	1	1
	MC ₅ —	TiTi	•	Z	1	1	1	1	1	1	1
OTIR OTDR	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
(If Br=O)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	BC	Data	1	0	1	0	1	1	1
POP zz	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP+ 1	Data	0	1	0	1	1	1	1
POP IX POP IY	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0

Instruction	Machin Cycle	e States	Address	Data	RD	WR	ME	IÕE	LIR	HALT	ST
POP IX POP IY	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC₄	T ₁ T ₂ T ₃	SP+1	Data	0	1	0	1	1	1	1
PUSH zz	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂ —	TiTi	•	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP-1	zzH	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-2	zzL	1	0	0	1	1	1	1
PUSH IX PUSH IY	MC ,	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃ —	TiTi	•	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-1	IXH IYH	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	IXL IYL	1	0	0	1	1	1	1
RET	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP+1	Data	0	1	0	1	1	1	1
RET f	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
is false)	MC ₂ —	TiTi	•	Z	1	1	1	1	1	1	1
RET f	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
is true)	MC ₂	Ti	•	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP+1	Data	0	1	0	1	1	1	1

	Machin										
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	
RETI	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0 s 1	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0 ₅	1	1
	MC ₃	ΤιΤιΤι	*	Z	1	1	1	1	1 ₅	1	1
	MC ₆	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0 s 0	1	1
	MC ₇	Tı	•	Z	1	1	1	1	1 ₅	1	1
	MC ₈	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0 s	1	1
	MC ₉	T ₁ T ₂ T ₃	SP	Data	0	1	0	1	1 ₅	1	1
	MC ₁₀	T ₁ T ₂ T ₃	SP+1	Data	0	1	0	1	1 ₅	1	1
RLCA RLA RRCA RRA	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RLC g RL g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RRC g RR g	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
SLA g SRA g SRL g	МСз	Tı	•	Z	1	1	1	1	1	1	1
SRL g RLC (HL) RL (HL)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RRC (HL) RR (HL)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
SLA (HL) SRA (HL)	МС₃	T1T2T3	HL	Data	0	1	0	1	1	1	1
SRA (HL) SRL (HL)	MC ₄	Tı	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1

Note 5 The upper and lower data show the state of LIR when LIRE = 1 and LIRE = 0 respectively

	Machin	е									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
RLC (IX + d) RLC (IY + d)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RL (IX + d) RL (IY + d)	MC₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
RRC (IX + d) RRC (IY + d)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
RR (IX + d) RR (IY + d) SLA (IX + d)	MC ₄	T ₁ T ₂ T ₃	3rd opcode Address	3rd opcode	0	1	0	1	0	1	1
SLA (IY + d) SRA (IX + d)	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	Data	0	1	0	1	1	1	1
SRA (IY + d)	MC ₆	Ti	•	Z	1	1	1	1	1	1	1
SRL (IX + d) SRL (IY + d)	MC ₇	T ₁ T ₂ T ₃	IX+d IY+d	Data	1	Ó	0	1	1	1	1
RLD RRD	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄ -	TiTiTiTi	•	Z	1	1	1	1	1	1	1
	MC ₈	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1
RST v	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂ –	TiTi	•	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
SCF	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
SET b,g RES b,g	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	Ti	•	Z	1	1	1	1	1	1	1
SET b, (HL) RES b, (HL)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
	MC ₄	Ti	•	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	HL	Data	1	0	0	1	1	1	1

	Machir	ne			_						
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
SET b, (IX+d) SET b, (IY+d)	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RES b, (IX+d) RES b, (IY+d)	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	Ö	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC₄	T ₁ T ₂ T ₃	3rd opcode Address	3rd opcode	0	1	0	1	0	1	1
	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	Data	0	1	0	1	1	1	1
	MC ₆	Tı	•	Z	1	1	1	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	IX+d IY+d	Data	1	0	0	1	1	1	1
SLP**	MC 1	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	_	_	FFFFFH	Z	1	1	1	1	1	0	1
STIO m**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃ Address	2nd opcode opcode	2nd	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	C to A ₀ -A ₇ 00H to A ₈ -A ₁₅	Data	0	1	1	0	1	1	1
TST g**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	Tı	*	Z	1	1	1	1	1	1	1
TST m**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MСз	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
TST (HL)**	MC ₁	T ₁ T ₂ T ₃	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC ₃	Tı	•	z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1



### INTERRUPT

	Machir	16									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
NMI	MC ₁	T ₁ T ₂ T ₃	Next opcode Address (PC)	Z	0	1	0	1	0	1	0
	MC ₂ —	TiTi	•	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP 1	PCH	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
INT ₀ Mode 0 (RST Inserted)	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next opcode Address (PC)	1st opcode	1	1	1	0	0	1	0
	MC ₂ –	TiTi	•	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP 2	PCL	1	0	0	1	1	1	1
INT ₀ Mode 0 (CALL	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next opcode Address (PC)	1st opcode	1	1	1	0	0	1	0
Inserted)	MC ₂	T ₁ T ₂ T ₃	PC	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	PC+1	m	0	1	0	1	1	1	1
	MC ₄	Ti	•	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-1	PC+ 2(H)	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	PC+ 2(L)	1	0	0	1	1	1	1
INT ₀ Mode 1	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next opcode Address (PC)	Z	1	1	1	0	0	1	0
	MC ₂	T ₁ T ₂ T ₃	SP 1	РСН	1	0	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
INT ₀ Mode 2	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next opcode Address (PC)	Vector	1	1	1	0	0	1	0
	MC ₂	Ti	•	Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	I, Vector	Data	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	I, Vector+1	Data	0	1	0	1	1	1	1
INT 1 INT 2	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next opcode Address (PC)	Z	1	1	1	1	1	1	0
Internal	MC ₂	Tı	*	Z	1	1	1	1	1	1	1
Interrupts	MC ₃	T ₁ T ₂ T ₃	SP-1	PCH	1	0	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC ₅	T1T2T3	l, Vector	Data	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	I. Vector+1	Data	0	1	0	1	1	1	1

### **OPERATING MODES**

HD641180X, HD643180X, HD647180X

# Request Acceptance in Each Operating Mode

## **Table 25 Request Acceptance**

Request		Normal Operation (CPU mode) (I/O Stop mode)	Wait State	Refresh Cycle	Interrupt Acknowledge Cycle	DMA Cycle	Bus Release Mode	Sleep mode	System Stop Mode
WAIT		Accepted	Accepted	Not accepted	Accepted	Accepted	Not accepted	Not accepted	Not accepted
Refresh Refresh by Refresh Co	of y the on-chip	Refresh cycle begins at the end of MC	Not accepted	Not accepted	Refresh cycle begins at the end of MC	Refresh cycle begins at the end of MC	Not accepted	Not accepted	Not accepted
DREQ ₀ DREQ ₁		DMA cycle begins at the end of MC	DMA cycle begins at the end of MC	Accepted If refresh cycle precedes DMA cycle begins at the end of one MC	Accepted DMA cycle begins at the end of MC	Accepted Refer to Section 10 "DMA Controller" for details	Accepted *, After bus frelease cycle, DMA cycle begins at the end of one MC	Not accepted	Not accepted
BUSREQ		Bus is released at the end of MC	Not accepted	Not accepted	Bus is released at the end of MC	Bus is released at the end of MC	Continue bus release mode.	Accepted	Accepted
Interrupt	INT ₀ , INT ₁ ,	Accepted after executing the current instruction.	Accepted after executing the current instruction	Not accepted	Not accepted	Not accepted	Not accepted	Accepted Return from sleep mode to normal operation	Accepted Retum from system stop mode to normal operation
	Internal I/O Interrupt	Accepted after executing the current instruction	Accepted after executing the current instruction	Not accepted	Not accepted	Not accepted	Not accepted	Accepted Return from sleep mode to normal operation	Not accepted
	ÑМÍ	Accepted after executing the current instruction.	Accepted after executing the current instruction	Not accepted	Not accepted Interrupt acknowledge cycle precedes NMI is accepted after executing the next in- struction	Accepted DMA cycle stops	Not accepted	Accepted Return from sleep mode to normal operation	Acceptable Return from system stop mode to normal operation.

Notes *. not acceptable when DMA Request is in level sense MC: Machine Cycle

### **Request Priority**

The HD643180X/HD647180X has the following three types of requests.

Type 3: To be accepted in each instruction ...... Interrupt Req.

Type 1, type 2, and type 3 request priority is as follows:

Highest priority Type 1 > Type 2 > Type 3 Lowest priority

Type 2 request priority is as follows:

Highest priority Bus Req. > Refresh Req. > DMA Req. Lowest priority

Note: If Bus Req. and Refresh Req. occurs simultaneously, Bus Req. is accepted.

Refer to "Section 8, Interrupts" for type 3 request priority.

**Type 4:** To be accepted in last machine cycle

Highest priority Bus Req. from Bus masters > Interrupt Req.

## **Operation Mode Transition**




Figure 19. Operation Mode Transitions

Notes: 1 Normal. CPU executes instructions normally in normal mode.

- 2. DMA request: DMA is requested in the following cases.
  - (1)  $\overline{DREQ_0}$ ,  $\overline{DREQ_1} = 0$  (memory to/from (memory-mapped) I/O DMA transfer)
  - (2) DEO = 1 (memory to/from memory DMA transfer)
- 3. DMA end: DMA ends in the following cases.
  - (1)  $\overline{DREQ_0}$ ,  $\overline{DREQ_1} = 1$  (memory to/from (memory-mapped) I/O DMA transfer)
  - (2) BCRO, BCR1 = 0000H (all DMA transfers)
  - (3)  $\overline{NMI} = 0$  (all DMA transfers)

The following operation mode transitions are also possible

Halt DMA Refresh Bus Release

I/O Stop _____ {DMA Refresh Bus Release

Sleep Bus Release

System Stop Bus Release

## HD641180X, HD643180X, HD647180X

## **Status Signals**

Table 26. shows pin outputs in each operating mode.

## **Table 26 Pin Outputs**

Mode		LIR	ME	IOE	RD	WR	REF	HALT	BUSACK	ST	Address Bus	Data Bus
CPU operation	Opcode Fetch (1st opcode)	0	0	1	0	1	1	1	1	0	Α	ln
	Opcode Fetch (except 1st opcode)	0	0	1	0	1	1	1	1	1	Α	ln
	Memory Read	1	0	1	0	1	1	1	1	1	Α	ln
	Memory Write	1	0	1	1	0	1	1	1	1	Α	Out
	I/O Read	1	1	0	0	1	1	1	1	1	Α	ln
	I/O Write	1	1	0	1	0	1	1	1	1	Α	Out
	Internal Operation	1	1	1	1	1	1	1	1	1	Α	In
Refresh		1	0	1	1	1	0	1	1	*	Α	In
Interrupt	NMI	0	0	1	0	1	1	1	1	0	Α	ln
Acknow- ledge Cycle	ĪNT ₀	0	1	0	1	1	1	1	1	0	Α	ln
(1st machine cycle)	INT1, INT2 & Internal Interrupts	1	1	1	1	1	1	1	1	0	Α	In
Bus Release		1	Z	Z	Z	Z	1	1	0	*	Z	ln
Halt		0	0	1	0	1	1	0	1	0	Α	In
Sleep		1	1	1	1	1	1	0	1	1	1	In
Internal	Memory Read	1	0	1	0	1	1	*	1	0	Α	IN
DMA	Memory Write	1	0	1	1	0	1	*	1	0	Α	Out
	I/O Read	1	1	0	0	1	1	*	1	0	Α	In
	I/O Write	1	1	0	1	0	1	*	1	0	Α	Out
Reset		1	1	1	1	1	1	1	1	1	Z	In

Note 1 : High


0 : Low

A : Programmable Z : High Impedance


In : Input
Out : Output
*: Invalid

## **■ INTERNAL I/O REGISTERS**

By programming IOA7 in the I/O control register, internal I/O register addresses are relocatable within ranges from 0000H to 00FFH in the I/O address space.








Register	Mnemonic	Add	iress				Ren	narks				·
ASCI Transmit Data R	legister Channel		6									
0	(TDRO)											
ASCI Transmit Data F		_	7									
1	-	0	′									
	(TDR1)											
ASCI Receive Data Re	egister Channel	0	8									
	(TSRO)											
ASCI Receive Data Re	egister Channel	0	9									
1	(TSR1)											
CSI/O Control Registe	r	o	Α	brt	EF	EIE	RE	TE	Τ_	SS2	SS1	sso
	(CNTR)			During reset	0	0	0	0	1	1	1	1
				R/W	R	R/W	R/W	R/W		R/W	R/W	R/W
											Spee	d Select
							D.		ansmit E	nable		
1					_			ceive Er upt Enab				
1						d Flag		11				
					SS2,1,0		ud Rate	5	582,1,0		ud Rate	<u>'</u>
					000 001		÷ 20 ÷ 40		100	-	÷ 320 ÷ 640	
					010 011		÷ 80 ÷160		110 111	Exte	÷ 1280 emal	
CSI/O Transmit/Receiv	o Data	0				1				(frec	quency ·	< ÷ 20)
Register			ь									
	(TRDR)											
Timer Data Register Cl	hannel OL (TMDROL)	0	С									
Timer Data Register Cl	hannel OH (TMDROH)	0	D									
Timer Reload Register	Channel OL (RLDROL)	0	E									
Timer Reload Register	Channel OH (RLDROH)	0	F									
Timer Control Register		1	0	bit	TIF1	TIFO	TIE1	TIEO	TOC1	тосо	TDE1	TDEO
	(TCR)			During reset	0	0	0	0	0	0	0	0
				R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W
											L _{Tim}	ner Down
									L			nable 1,0 ontrol 1,0
						_ Tima-	 		Interrupt			
						Timer	ппетир	rag (,	U			
					TOC1	,0	TOUT	Г1				
				_	0	0	1					
					1	0	Togg 0	ie				
					1	1	1					
												(continued)

# HD641180X, HD643180X, HD647180X

Timer Data Register Channel 1L (TMDR1L) Timer Data Register Channel 1H	1		
		4	
(TMDR1H)	1	5	
Timer Reload Register Channel 1I, (RLDR1L)	1	6	
Timer Reload Register Channel 1H (RLDR1H)	1	7	
Free Running Counter (FRC)	1	8	Read only
DMA Source Address Register Channel OL (SAROL)	2	0	
DMA Source Address Register Channel OH (SAROH)	2	1	
DMA Source Address Register Channel OB	2	2	Bits 0-3 are used for SAROB.
(SAROB)			A19 , A18, A17, A16   DMA Transfer Request     X
DMA Destination Address Register Channel OL (DAROL)	2	3	X X 1 0 RDR1 (ASCI1) X X 1 1 Not Used
DMA Destination Address Register	2	4	
Channel OH (DAROH)			
DMA Destination Address Register Channel OB (DAROB)	2	5	Bits 0-3 are used for DAROB.           A19, A18, A17, A18         DMA Transfer Request           X         X         0         0         DREQ ₀ (external)           X         X         0         1         TDRO (ASCIO)
DMA Byte Count Register Channel OL	2	6	X X 1 0 TDR1 (ASCI1) X X 1 1 Not Used
(BCROL)  DMA Byte Count Register Channel	2	7	
OH (BCROH)			
DMA Memory Address Register Channel 1L (MAR1L)	2	8	
DMA Memory Address Register Channel 1H (MAR1H)	2	9	
DMA Memory Address Register Channel 1B	2	A	Bits 0-3 are used for MAR1B.
(MAR1B)  DMA I/O Address Register Channel 1L	2	В	
(IAR1L)  DMA I/O Address Register Channel	2	С	
1H (IAR1H)	•	-	



Register	Mnemonic	Add	ress				Ren	narks				
DMA Byte Count Regi	ster Channel	2	E									
1L	(BCR1L)											
DMA Byte Count Reg 1H	ister Channel	2	F									
in .	(BCR1H)											
DMA Status Register	(DSTAT)	3	0	bit	DE1	DEO	DWE1	DWEO	DIE1	DIEO	-	DME
	(001/41)			During reset	0	0	1	1	0	0	1	0
				R/W	R/W	R/W	w	W	R/W	R/W		R
DMA Mode Register		3	1			DM	IA Enabl	—DMA e ch 1,0	Enable i		errupt En Enable	
<b>3</b>	(DMODE)		•	bit	_	T -	DM1	DMO	SM1	SMO	MMOD	
				During reset	1	1	0	0	0	0	0	1
				R/W			R/W	R/W	R/W	R/W	R/W	
				0 1   1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ination  M M M /O  Wode cle Steal st Mode		- 1 - 1 fixed	Mode	M C	Mo tion  Ce Ad SA SA SA		ı



Register	Mnemonic	Addre	ss				Ren	narks				
MMU Common Base	Register (CBR)	3 8	3	bit	CB7	СВ6	CB5	CB4	СВЗ	CB2	CB1	СВО
	(CBN)			During reset	0	0	0	0	0	0	0	0
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
								I	MMU C	ommon	Base Re	gister
MMU Bank Base Regi		3 9	)	bit	BB7	BB6	BB5	BB4	BB3	BB2	BB1	вво
	(BBR)			During reset	0	0	0	0	0	0	0	0
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
										MMU B	ank Base	Register
MMU Common/Bank		3 4	λ	bit	CA3	CA2	CA1	CAO	BA3	BA2	BA1	BAO
	(CBAR)			During reset	1	1	1	1	0	0	0	0
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
								MU Com				Bank Register
								J				
Operation Mode Con-	-	3 E		bit	LIRE	LIRTE	ĪŌĊ	Τ-	I –	Ι –	Ι	_
	(OMCR)			During reset	1	1	1	1	1	1	1	1
				R/W	R/W	W	R/W					
						LIR Ena	- LIR Tei	I/O Cor mporary		У		
I/O Control Register	(ICR)	3 F		bit	IOA7	_	IOSTP	T -	-	_	_	- 1
				During reset	0	1	0	1	1	1	1	1
				R/W	R/W		R/W			<u> </u>		
						- I/O Ad		) Stop				
Timer 2 Free-Running	Counter L	4 0		bit	TOFFOO! 2	Tarnoi a	TOTAL S	T2FRCL4	T2FRCL3	T2FRCL2	T2FRCL1	T2FRCL0
	(T2FRCL)			During reset	T2FRCL7	T2FRCL6	T2FRCL5	O O	0	0	0	0
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Towns 2 Free Business	Counter II	4 1										
Timer 2 Free-Running	(T2FRCH)	4 1		bit	T2FRCH7	T2FRCH6	T2FRCH5	T2FRCH4	T2FRCH3	T2FRCH2	T2FRCH1	T2FRCH0
				During reset	0	0	0	0	0	0	O R/W	O R/W
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	I IV	n/ vv
Timer 2 Output Comp	are Register 1L (T2OCR1L)	4 2		bit	T2OCR1L7	T2OCR1L6	T2OCR1L5	T2OCR1L4	T2OCR1L3	T2OCR1L2	T2OCR1L1	T2OCR1L0
	(120CRIL)			During reset	1	1	1	1	1	1	1	1
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Timer 2 Output Comp	are Register IH	4 3		h.4		I				I-20	T005	T0005:::
,	(T2OCR1H)			bit During reset	T20CR1H7	T2OCR1H6	T20CR1H5	T2OCR1H4 1	T20CR1H3	T2OCR1H2	T20CR1H1	T20CR1H0
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				1								

# **©**HITACHI

# HD641180X, HD643180X, HD647180X

Register	Mnemonic	Add	ress				Rem	arks				
Timer 2 Output Cor	npare Register 2L (T2OCR2L)	4	4	bit	T2OCR2L7	T2OCR2L6	T2OCR2L5	T2OCR2L4	T2OCR2L3	T2OCR2L2	T2OCR2L1	T2OCR2L0
	(120CR2L)			During reset	1	1	1	1	1	1	1	1
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
					<del></del>							
Timer 2 Output Cor		4	5	bit	T2OCB2H7	T2OCR2H6	T20CR2H5	T20CR2H4	T20CR2H3	T20CB2H2	T20CR2H1	T2OCB2H0
	(T2OCR2H)			During reset	1	1	1	1	1	1	1	1
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Timer 2 Input Captu	re Register L	4	6									
	(T2ICRL)			bit	<b></b>	T2ICRL6	<del> </del>	T2ICRL4		T2ICRL2		T2ICRL0
				During reset	0	0	0		0	0	0	0
				R/W	R	R	R	R	R	R	R	R
Timer 2 Input Captu		4	7	bit	T2ICRH7	T2ICRH6	T2ICRH5	T2ICRH4	T2ICRH3	T2ICRH2	T2ICRH1	T2ICRH0
	(T2ICRH)			During reset	0	0	0	0	0	0	0	0
				R/W	R	R	R	R	R	R	R	R
Timer 2 Control/sta	ue Register 1	4	8	į								
Timer 2 Control/sta	(T2CSR1)	7	Ü	bit	ICF	OCF1	TOF	EICI	EOCI1	ETOI	IEDG	OLVL1
				During reset	0	0	0	0	0	0	0	0
				R/W	R	R	R	R/W	R/W	R/W	R/W	R/W
Timer 2 Control/sta		4	9	bit	ICF	OCF1	OCF2	Γ-	EOCI2	OLVL2	Γ_	
	(T2CSR2)			During reset	0	0	0	1	0	0	0	0
				R/W	R	R	R	_	R/W	R/W	R/W	R/W
Carranton Cantral	/atatus Basistas	5	_							· · · · · · · · · · · · · · · · · · ·		
Comparator Control	CCSR)	5	U	bit	RBIT	_	AIN2	AIN1	AINO	REF2	REF1	REFO
				During reset	Note	1	1	0	1	1	0	0
				R/W	R	L	R/W	R/W	R/W	R/W	R/W	R/W
					Note:	Undefi	ned until	the first	t compa	rison res	ult is sto	ored
RAM Control Register (RMCR)		5	1	bit	RMCR7	RMCR6	RMCR5	RMCR4	_	Τ_	_	_
(RIVICA)			During reset	0	0	0	0	1	1	1	1	
				R/W	R/W	R/W	R/W	R/W				

Register	Mnemonic	Address	Address Remarks										
	<u> </u>	5 3				Ren	iarks						
Port A Disable Regist	er (DERA)	5 3	bit	TEND1E	DREQ1E	CKSE	RXSE	TXSE	CKA1E	RXA1E	TXA1E		
			During reset	0	0	0	0	0	0	0	0		
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Port A Input Data Reg		6 0	bit	IDRA7	IDRA6	IDRA5	IDRA4	IDRA3	IDRA2	IDRA1	IDRAO		
}	(IDRA)	ļ	During reset	IDRA	IDNAO	IDNAS		te 1)	IDNAZ	IDNAT	LIDRAG		
			R/W	R	R	R	R	R	R	R	R		
			1	L.,			L '`	L_'`_		<u> </u>			
Port A Output Data R	legister (ODRA)	6 0	bit	ODRA7	ODRA6	ODRA5	ODRA4	ODRA3	ODRA2	ODRA1	ODRAO		
	(ODRA)		During reset		L		(No	te 2)	L	L			
		Ì	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
			1		·	<b></b>	l	L					
Port B Input Data Reg	jister (IDRB)	6 1	bit	IDRB7	IDRB6	IDRB5	IDRB4	IDRB3	IDRB2	IDRB1	IDRBO		
	(IDRB)		During reset		<b>.</b>	L	(No	te 1)		L	-		
			R/W	R	R	R	R	R	R	R	R		
Port B Output Data R	o must or	6 1											
Fort B Output Data N	(ODRB)	0 1	bit	ODRB7	ODRB6	ODRB5	ODRB4	ODRB3	ODRB2	ODRB1	ODRBO		
			During reset			<b>,</b> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		te 2)					
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Port C Input Data Reg	gister	6 2	<b>.</b>	IDD07	Libboo	Libbos	IDRC4	Libras	Linnan	I inno.	Linnaa		
	(IDRC)		bit Dumma recet	IDRC7	IDRC6	IDRC5	L	IDRC3 te 1)	IDRC2	IDRC1	IDRC0		
			Dunng reset R/W	R	R	R	R	R	R	R	R		
			H/VV	L.	l n		<u> </u>		<u> </u>	_ n			
Port C Output Data R		6 2	bit	ODRC7	ODRC6	ODRC5	ODRC4	ODRC3	ODRC2	ODRC1	ODRCO		
	(ODRC)		During reset	-		1	L	te 2)	10000		100.100		
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
					L	L	L	L	L	L			
Port D Input Data Rec	jister (IDRD)	6 3	bit	IDRD7	IDRD6	IDRD5	IDRD4	IDRD3	IDRD2	IDRD1	IDRDO		
			During reset				(No	te 1)					
			R/W	R	R	R	R	R	R	R	R		
Port D Output Data R	egister	6 3		[							[]		
	(ODRD)		bit	ODRD7	ODRD6	ODRD5		ODRD3	ODRD2	ODRD1	ODRDO		
			During reset	100	1 14/	1 14/		te 2)	1 \4/	14/	- <u> </u>		
			R/W	W	W	W	W	W	W	W	W		
Port E Input Data Reg		6 4	bit	IDRE7	IDRE6	IDRE5	IDRE4	IDRE3	IDRE2	IDRE1	IDREO		
	(IDRE)		During reset		L		(No	te 1)	L				
			R/W	R	R	R	R	R	R	R	R		
D		6 4			l	L			L		L		
Port E Output Data Re	egister (ODRE)	6 4	bit	ODRE7	ODRE6	ODRE5	ODRE4	ODRE3	ODRE2	ODRE1	ODREO		
			During reset					te 2)	,				
			R/W	R/W	R/W	R/W	R/W	w	W	w	W		
Port F Input Data Reg	ıster	6 5		Libber	IDDEC	IDDEE	inne:	IDDEC	(DDFC	IDDEC	IDDEC		
	(IDRF)		bit	IDRF7	IDRF6	IDRF5	IDRF4	IDRF3	IDRF2	IDRF1	IDRFO		
			During reset R/W	<u> </u>	B	В		te 1)	В	В	R		
			H/VV	R	R	R	R	R	R	R	L r		
Port F Output Data Re		6 5	bit	ODRF7	ODRF6	ODRF5		ODRF3	ODRF2	ODRF1	ODRFO		
	(ODRF)		During reset					te 2)					
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Note 1. Fetches terminal status

^{2.} Undefined until data is written

# HD641180X, HD643180X, HD647180X

Register	Mnemonic	Add	ress				Rem	narks					
Port G Input Data Re	gister (IDRG)	6	6	bit		Γ –	IDRG5	IDRG4	IDRG3	IDRG2	IDRG1	IDRG0	
	(IDNG)			During reset	During reset 1 1 (Note 1)								
				R/W			R	R	R	R	R	R	
					Note 1 Fetches terminal status								
Port A Data Direction	Register (DDRA)	7	0	bit	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRAO	
	(DDRA)			During reset	0	0	0	0	0	0	0	0	
				R/W	W	w	w	w	w	w	w	w	
Port B Data Direction		7	1	bit	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRBO	
	(DDRB)			During reset	0	0	0	0	0	0	0	0	
				R/W	w	w	w	w	w	w	w	w	
				1000		<u> </u>	<u> </u>			L	L		
Port C Data Direction	Register (DDRC)	7	2	bit	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRCO	
	(DDNC)	}		During reset	0	0	0	0	0	0	0	0	
				R/W	W	W	W	w	W	W	W	W	
Port D Data Direction	Register	7	3			,	,						
TOTE D Data Direction	(DDRD)	′	J	bit	DDRD7	DDRD6	DDRD5	DDRD4	DDRD3	DDRD2	DDRD1	DDRDO	
				During reset	0	0	0	0	0	0	0	0	
				R/W	W	W	W	W	W	W	W	W	
Port E Data Direction	Register	7	4	bit				T	T		I		
	(DDRE)			1	DDRE7	DDRE6	DDRE5	DDRE4	DDRE3	DDRE2	DDRE1	DDRE0 O	
			Į	During reset R/W	- w		w	ļ	w	w	w	w	
				H/VV		_ w		W				VV	
Port F Data Direction		7	5	bit	DDRF7	DDRF6	DDRF5	DDRF4	DDRF3	DDRF2	DDRF1	DDRFO	
	(DDRF)			During reset	0	0	0	0	0	0	0	0	
				R/W	w	w	w	w	w	w	w	w	

# HD648180W (Micro Controller Unit)

#### **■ DESCRIPTION**

The HD648180W is an 8-bit CMOS microcontroller in the HD64180 family. Its instruction set is upward-compatible with the HD64180Z, hence with the Z-80. Twelve instructions (seven types) have been added, bringing the total number of instructions to 165.

Compared with the HD64180Z, the HD648180W also has more peripheral functions. In addition to a refresh controller and wait-state controller for memory access support, and a memory management unit (MMU) and DMA controller (DMAC) for processing large quantities of data, the HD64180W has on-chip RAM, EEPROM, and an A/D converter. Timer and I/O-port functions have also been enhanced.

Figure 1 shows the HD64180 family. Table 1 lists the features of the HD64180W.





Figure 1 HD64180 Family



#### **M** ORDERING INFORMATION

Type No.	Speed and Package
HD648180W0CP4	4 MHz 84-pin PLCC
HD648180W0CP6	6 MHz 84-pin PLCC
HD648180W0F4	4 MHz 80-pin QFP
HD648180W0F6	6 MHz 80-pin QFP

# Table 1 HD648180W Features

Item	Description						
CPU	Instruction set upward-compatible with HD64180Z						
	Maximum operating speed: 6.144 MHz						
MMU	1-Mbyte physical address space						
Memory	256-byte EEPROM on-chip     —Byte or page write						
	<ul> <li>1-kbyte static RAM on-chip</li> <li>Provides work area, stack area for interrupts, etc.</li> </ul>						
Timers (4 channels)	<ul> <li>16-bit free-running timer (1 channel) on-chip</li> <li>—Input capture function for measuring input pulse width</li> <li>—Output compare function for generating waveforms</li> </ul>						
	<ul> <li>16-bit reload timers (3 channels) on-chip</li> <li>Toggle function for square-wave output with 50% duty cycle</li> </ul>						
Serial communi-	Asynchronous or clocked synchronous mode						
cation interface (2 channels)	Simultaneous transmit and receive (full duplex communication)						
(E diamidia)	On-chip baud rate generator						
DMA controller	Directly addresses 1-Mbyte address space (without using MMU)						
(2 channels)	Directly addresses 64-kbyte I/O address space						
	Can transfer 64-kbyte data continuously						
	Data transfer speed (memory-to-memory): six system clocks/byte						
A/D converter	Four analog input channels						
(8-bit resolution)	Absolute precision: 2.0 LSB						
	<ul> <li>Conversion time: 17 μs (at 6 MHz)</li> </ul>						
I/O ports	<ul> <li>30 input/output lines (including 10 with direct LED driving capability: I_{OL} = 10 mA)</li> </ul>						
	• 4 input lines						
	• 1 output line						
Wait-state controller	Wait states can be inserted by external signal input or by software						
Refresh	Outputs 8-bit refresh addresses						
controller	Programmable refresh interval						

# Table 1 HD648180W Features (cont)

item	Description							
Interrupts	<ul> <li>Four external interrupt lines: NMI, INT₀, INT₁, INT₂</li> </ul>							
	Ten on-chip interrupt sources							
Special CPU	Low-power modes (standby modes)							
modes	Sleep mode							
	Halt mode							
	Bus-release mode							
Other features	On-chip clock oscillator							
	Interfaces directly with Z-80 peripheral chips							

# Block Diagram

Figure 2 is a block diagram of the HD648180W.




Figure 2 HD648180W Block Diagram

# **■** Pin Descriptions

## • Pin Arrangement

Figure 3 shows the pin arrangement of the HD648180W in the FP-80A package. Figure 4 shows the pin arrangement in the CP-84 package.




Figure 3 Pin Arrangement (FP-80A)





Figure 4 Pin Arrangement (CP-84)

## • Pin Functions

**Table 2 Pin Functions** 

		Pin Nu	ımber		
Туре	Signal	FP-80A	PC-84	I/O	Name and Pin Function
Power supply GND	V _{CC}	14, 56	26, 70	Input	Power Supply: Connect all V _{CC} pins to system power supply (+5 V).
	V _{SS}	10, 31, 59	21, 44 73	Input	Ground: Connect all V _{SS} pins to system power supply (0 V).
XTAL clock	XTAL	57	71	Input	Connect to crystal oscillator with twice system clock (φ) frequency.
					When inputting external clock at EXTAL, leave XTAL open.
	EXTAL	58	72	Input	Connect to crystal oscillator or external clock. External clock frequency should be 2 times system clock.



## Oscillator circuit examples

	ф	61	75	Output	System Clock: Supplies system clock to peripheral devices.		
Reset	RESET	60	74	Input	Reset: Chip is reset when this pin is dropped low.		
Address bus	A ₀ to A ₁₉	1 to 9, 70 to 80		Output (Tri-state)	Address Bus: For memory access. These lines go to high impedance only in the following cases.		
					a. During reset		
					b. When bus control is granted to another device (when BUSACK drops low because of low input at BUSREQ).		

**Table 2 Pin Functions (cont)** 

		Pin Nu	ımber		
Туре	Signal	FP-80A	PC-84	I/O	Name and Pin Function
Data bus	D ₀ to D ₇	15 to 22	27 to 34	Input/ Output	Data Bus: 8-bit, bidirectional data bus
Memory I/O interface	RD	68	82	Output (Tri-state)	Read: Indicates chip is in read cycle. At this time, data bus is in input mode.
signal	WR	67	81	Output (Tri-state)	Write: Indicates chip is in write cycle. At this time, data bus is in output mode.
	ME	65	79	Output (Tri-state)	Memory Enable: Indicates memory read/write is being performed. Goes low in the following cases:
					a. Instruction fetch and operand read
					b. Data read/write by memory reference instruction
					c. Memory access during DMA cycle
					d. Refresh cycle
	IOE	64	78	Output (Tri-state)	I/O Enable: Indicates I/O read/write is being performed. Goes low in the following cases:
					<ul> <li>a. Data read/write by I/O instruction execution</li> </ul>
					b. I/O access during DMA cycle
					c. INT ₀ acknowledge cycle
	WAIT	13	25	Input	Wait: Used to extend memory and I/O read/write cycles. If low at the falling clock edge in a T ₂ or T _W state, a T _W state is inserted next.
System control signals	BUSREQ	11	23	Input	Bus Request: Used by another device to issue a bus request. When this pin goes low, CPU terminates instruction execution and sets address bus, data bus, and some memory interface signals (RD, WR, ME, IOE) to high impedance.

**Table 2 Pin Functions (cont)** 

		Pin Nu	ımber					
Туре	Signal	FP-80A	PC-84	I/O	Nar	ne and Pin	Funct	ion
System control signals	BUSACK	12	24	Output	BUS bus	SREQ signal  Notifies de SREQ signal	by Clevice t	dicates receipt of PU and release of hat output ous is under its
	HALT	63	77	Output	HALT: Goes low when CPU execut HALT or SLP instruction to indicate CPU is in halt or sleep mode. Used together with ST and LIR signals (described below) to indicate opera status of internal DMA and CPU mo			
	LIR	66	80	Output				ster: Indicates ode fetch cycle.
	ST	62	76	Output	Status: Indicates operational status. not connect pull-down resistance to to pin.			
					ST	HALT	LIR	Operation Mode
					0	1	0	CPU operation (1st op-code fetch cycle)
					1	1	0	CPU operation (2nd, 3rd op-code fetch cycle)
					1	1	1	CPU operation (machine cycles other than op- code fetch cycles)
					0	Undefined	1	DMA
					0	0	0	Halt mode
					1	0	1	Sleep mode

**Table 2 Pin Functions (cont)** 

		Pin Nu	ımber					
Туре	Signal	FP-80A	PC-84	I/O	Name and Pin Function			
System control signals	REF	69	83	Output	Refresh: Low level indicates CPU is in DRAM refresh cycle. Refresh address is output on lower 8 bits of address bus (A ₀ through A ₇ ). Refresh cycle interval can be programmed to 10, 20, 40, or 80 states.			
Interrupt signals	NMI	44	57	Input	Non-Maskable Interrupt: Non-maskable interrupt request pin.			
	INT ₀	45	58	Input	Interrupt 0: Maskable interrupt level 0 request pin. Level 0 has 3 modes.			
					Mode Meaning			
					Execute instruction on data     bus			
					1 Execute instructions starting from address 0038H			
					2 Vectored			
	INT ₁	48	61	Input	Interrupt 1, 2: Maskable interrupt Level 1			
	INT ₂	46	59	Input	and 2 request pins. Vectored.			
DMA signals	DREQ ₀	33	46	Input	DMA Request for Channel 0: Asks internal DMAC to perform transfer on channel 0. Enables internal DMAC to synchronize with external I/O device. Internal DMAC channel 0 supports the following transfers.			
					a. Memory ↔ Memory			
					b. Memory ↔ I/O			
					c. Memory ↔ Memory-mapped I/O			

**Table 2 Pin Functions (cont)** 

		Pin Number					
Туре	Signal	FP-80A	PC-84	1/0	Name and Pin Function		
DMA signals	TEND ₀	32	45	Output	Transfer End for Channel 0: Internal DMAC channel 0 transfer end signal. This signal goes low at write cycle of final data transfer.		
	DREQ ₁	35	48	Input	DMA Request for Channel 1: Asks internal DMAC to perform transfer on channel 1. Channel 1 supports Memory ↔ I/O transfers only.		
	TEND ₁	34	47	Output	Transfer End for Channel 1: Internal DMAC channel 1 transfer end signal. This signal goes low at write cycle of final data transfer.		
Serial communi-	TX ₀	43	56	Output	Transmit Data for SCI Channel 0: SCI channel 0 transmit data pin.		
cations	RX ₀	42	55	Input	Receive Data for SCI Channel 0: SCI channel 0 receive data pin.		
	SCK ₀	41	54	Input/ Output	Serial Clock for SCI Channel 0: SCI channel 0 clock input/output pin.		
	TX ₁	40	53	Output	Transmit Data for SCI Channel 1: SCI channel 1 transmit data pin.		
	RX ₁	39	52	Input	Receive Data for SCI Channel 1: SCI channel 1 receive data pin.		
	SCK ₁	38	51	Input/ Output	Serial Clock for SCI Channel 1: SCI channel 1 clock input/output pin.		

**Table 2 Pin Functions (cont)** 

		Pin Nu	ımber		
Туре	Signal	FP-80A	PC-84	I/O	Name and Pin Function
Timers	TIN ₁	35	48	Input	Timer Input for Channel 1: Input signal pin for timer 1 input capture. Signal transitions at this pin transfer freerunning counter value to input capture register.
	TOUT ₁	37	50	Output	Timer Output for Channel 1: Timer 1 waveform output pin. When output compare register and free-running counter match, value of OLVL bit of timer control/status register 1 is output from this pin.
	TOUT ₂	36	49	Output	Timer Output for Channel 2: Timer 2 waveform output pin. When timer 2 time constant register and timer 2 up-counter match, value selected by bit 2 and bit 3 of timer control/status register 2 is output from this pin.
	TOUT ₃	32	45	Output	Timer Output for Channel 3: Timer 3 waveform output pin. When timer 3 time constant register and timer 3 up-counter match, value selected by bit 2 and bit 3 of timer control/status register 2 is output from this pin.
	TOUT₄	34	47	Output	Timer Output for Channel 4: Timer 4 waveform output pin. When timer 4 time constant register and timer 4 up-counter match, value selected by bit 2 and bit 3 of timer control/status register 4 is output from this pin.

**Table 2 Pin Functions (cont)** 

		Pin Nu	ımber		
Туре	Signal	FP-80A	PC-84	i/O	Name and Pin Function
A/D converter	AV _{SS}	55	69	Input	Analog Ground: A/D converter power supply (ground)
	AV _{CC}	50	63	Input	Analog Power Supply: A/D converter power supply (+5 V). Connect to system power supply (V _{CC} ).
	AN ₀ to AN ₃	51 to 54	65 to 68	Input	Analog Input: A/D converter input signal pins
	ADT	48	61	Input	A/D Trigger: External trigger input pin to start A/D converter
EEPROM	V _{PP}	49	62	Output	Test pin. Do not connect.
Parallel I/O	P0 ₀ to P0 ₇	23 to 30	35 to 42	Input/ Output	Port 0: 8-bit parallel I/O port. Switched between input and output by data direction register 0 (DDR0).
	P1 ₀ to P1 ₇	36 to 43	49 to 56	Input/ Output	Port 1: 8-bit parallel I/O port. Switched between input and output by data direction register 1 (DDR1).
	P2 ₀ to P2 ₆	6 to 9 11, 12, 69	17 to 20 23, 24, 83	Input/ Output	Port 2: 7-bit parallel I/O port. Switched between input and output by data direction register 2 (DDR2). P26 is output only.
	P3 ₀ to P3 ₇	32 to 35 45 to 48	45 to 48 58 to 61	Input/ Output	Port 3: 8-bit parallel I/O port. Switched between input and output by data direction register 3 (DDR3).
	P4 ₀ to P4 ₃	51 to 54	65 to 68	Input	Port 4: 4-bit input-only port.

# ■ Basic CPU Architecture

The HD648180W has an advanced, high-speed, eight-bit CPU. Its instruction set is upward-compatible with the HD64180Z.

#### • Features

The HD648180W CPU has the following features.

- CPU architecture based on the Z-80
- · Expanded instruction set with instructions for:
  - Input from on-chip I/O
  - Output to on-chip I/O
  - Block transfer between memory and on-chip I/O
  - 8-bit × 8-bit multiplication
  - AND operations on on-chip I/O
  - AND operations on accumulator A
  - Transition to sleep mode
- Eight addressing modes
  - Implied
  - Register direct
  - Register indirect
  - Indexed
  - Extended
  - Immediate
  - Relative
  - -- I/O
- Maximum operating speed: 6.144 MHz
- Special CPU operating modes
  - Low-power modes (standby modes)
     Software standby mode
     Hardware standby mode
  - Sleep mode
  - Halt mode
  - Bus-release mode

## Address Space

The HD648180W CPU has a 64-kbyte logical address space and 64-kbyte I/O address space.

The 64-kbyte logical address space is mapped into a 1-Mbyte physical address space by the memory management unit (MMU). For details, see Memory Management Unit (MMU).

The 64-kbyte I/O address space is assigned to on-chip and off-chip I/O. For details, see On-Chip I/O Address Space Map.

## • Register Configuration

The CPU includes two general register sets (GR and GR'), and a single special-purpose register set. Register sets GR and GR' each include an accumulator, a flag register, and six general-purpose registers. The special-purpose register set consists of an interrupt vector register, an R counter, two 16-bit index registers, a stack pointer, and a program counter.




Figure 5 CPU Register Configuration

# • Register Descriptions

The following table describes the function of each register. Unless otherwise specified, register content is undefined following a reset.

Register Name	Symbol	Function
Accumulators	Α, Α΄	Accumulators are registers in which 8-bit arithmetic operations, logical operations, and shifts are performed. Accumulator A' is used in place of accumulator A following execution of the instruction EX AF, AF'.
Flag registers	F, F'	Flag registers store the status of operations. Flag register F' is used in place of flag register F following execution of the instruction EX AF, AF'.
General-purpose registers	B, C D, E H, L	The registers in register set GR can be used as 8-bit registers (B, C, D, E, H, L) or 16-bit registers (BC, DE, HL). They can be used to execute operations or store addresses.
	B', C' D', E' H', L'	The registers in register set GR' supplement the GR registers. The two register sets can be swapped using the EXX instruction.
Interrupt vector register	I	This 8-bit register stores the upper 8 bits of the 16-bit vector produced by an interrupt. Vectors are used for $\overline{\text{INT}_0}$ mode 2, $\overline{\text{INT}_1}$ , $\overline{\text{INT}_2}$ , and internal interrupts (7 sources). A reset initializes this register to 00H.
R counter	R	This 8-bit register counts the number of op-code fetch cycles performed. The content of this counter is unrelated to the refresh address, which is generated by another on-chip counter that cannot be accessed by the user. A reset initializes this register to 00H.
Index registers	IX, IY	These 16-bit registers are used for indexed addressing and 16-bit operations. In indexed addressing, the base address is stored in the index registers. A signed 8-bit displacement is added to the base address to generate the operand's effective address. In 16-bit operations that involve the index registers, a general-purpose register (except HL), the index registers, or the stack pointer can be used for the other operand.
Stack pointer	SP	This 16-bit register stores the top address of the stack area. A reset initializes this register to 00H.
Program counter	PC	This 16-bit register stores the logical address of the next instruction to be executed. This register is normally incremented by 1 each time a 1-byte instruction code is accessed, but execution of a jump instruction causes the address of the jump destination to replace the current content of the program counter. A reset initializes this register to 0000H.

# · Flag Register

The flag register (F) contains individual flags that are set and reset to represent the status of the result of an 8-bit or 16-bit operation. This register is referenced by extended arithmetic instructions and conditional jump instructions.

	7	6	5	4	3	2	1	0	
Flag register	S	Z	_	Н		P/V	N	С	

Flag Name	Symbol	Function
Sign	S	Bit 7 is set when an operation produces a negative result (MSB = 1) and reset by a positive result (MSB = 0).
Zero	Z	Bit 6 is set when an instruction execution produces a zero result, and reset by any other result.
Half-carry	Н	Bit 5 is set when an operation results in a carry or borrow from the 4th bit. The half-carry flag is reset when neither a carry nor borrow is generated. This flag is referenced for adjustment of decimal operations (DAA instruction).
Parity/overflow	P/V	Bit 2 can be used as either a parity or an overflow flag.
		The parity flag indicates the parity of the data stored in the accumulator following execution of a logical operation. An even number of 1s in the accumulator value sets the parity flag, while an odd number of 1s resets it.
		The overflow flag is set when the result of a signed arithmetic operation exceeds the range of +127 through -128 for an 8-bit operation, or the range of +32767 through -32768 for a 16-bit operation. Results within these ranges reset the overflow flag.
Negate	N	Bit 1 is set by execution of a subtraction instruction (examples: SUB, DEC, CP) and reset by an addition instruction (examples: ADD, INC).
Carry	С	Bit 0 is set when an operation results in a carry or borrow from the most significant bit. Any other result resets this flag. The following lists the various types of carries and borrows.
		<ul> <li>Carry produced by an addition result</li> </ul>
		<ul> <li>Borrow produced by a subtraction result</li> </ul>
		<ul> <li>Carry produced by a shift or rotate</li> </ul>

# **Addressing Modes**

The CPU instruction set has eight addressing modes.

## Implied Addressing (IMP)

This addressing mode is based on data included within op codes. It is used by instructions that manipulate bit positions specified by the accumulator (A), index registers (IX, IY), stack pointer (SP), HL general-purpose register, or op codes.

## 2. Register Direct Addressing (REG)

In this addressing mode, 8-bit and 16-bit registers are specified by op code fields g, g', ww, xx, yy, and zz. The following tables show the relationships between field codes and registers.

## 8-Bit Register Specification

g or g' Field	Specified Register
000	В
001	С
010	D
011	Е
100	Н
101	L
110	
111	Α

## 16-bit Register Specification

ww Field	Specified Register
00	ВС
01	DE
10	HL
11	SP


xx Field	Specified Register				
00	BC				
01	DE				
10	IX				
11	SP				

yy Field	Specified Register					
00	BC					
01	DE					
10	IY					
11	SP					

zz Field	Specified Register					
00	BC					
01	DE					
10	HL					
11	AF					


# 3. Register Indirect Addressing (REGI)

In this addressing mode, general-purpose registers are used as 16-bit address registers for specification of operands in memory.




## 4. Indexed Addressing (INDX)

In this addressing mode, effective addresses are generated by adding a displacement (d: signed 8-bit value) to the index registers (IX, IY).



# 5. Extended Addressing (EXT)

With this addressing mode, 2 bytes (m, n) following the op code are used as a 16-bit address for direct specification of an operand in memory.




## 6. Immediate Addressing (IMMED)

With this addressing mode, 1 byte (m) or 2 bytes (m, n) following the op code are used as a direct operand.



## 7. Relative Addressing (REL)

This addressing mode can be used with branching instructions only. A displacement (j: signed 8-bit value) is added to the program counter (PC) to generate a branch address. In the case of a conditional branch, the branch is taken only when a condition is satisfied.



## 8. I/O Addressing

This addressing mode can be used with I/O instructions only. The specified address is an I/O address ( $\overline{IOE} = 0$ ). One of the following addresses is output by this addressing mode.

- An address formed by the content of the operand, which is output to A₀ through A₇, and the content of accumulator A, which is output to A₈ through A₁₅.
- An address formed by the content of register C, which is output to A₀ through A₇, and the content of register B, which is output to A₈ through A₁₅.
- An address formed by the content of the operand, which is output to A₀ through A₇, and 00H, which is output to A₈ through A₁₅. This is convenient for accessing on-chip I/O registers.
- An address formed by the content of register C, which is output to A₀ through A₇, and 00H, which is output to A₈ through A₁₅. This is convenient for accessing on-chip I/O registers.

# **Instruction Set Overview**

The CPU instruction set for this chip can be broken down as follows.

- · Operation instructions
- · Load instructions
- Program control instructions
- I/O instructions
- · Special control instructions

These instructions consist of 1 to 4 bytes. Typical examples are shown below.

	7	6	5	4	3	2	1	0	
1-byte instruction	0	1		g			g'		LD g, g'
	7	6	5	4	3	2	1	0	
2-byte instruction	0	0		g		1	1	0	LD g, m
	m								Immediate data
·									
	7	6	5	4	3	2	1	0	
3-byte instruction	1	1	0	1	1	1	0	1	LD g, (IX + d)
	0	1		g		1	1	0	
	d							Displacement	
'	L								
	7	6	5	4	3	2	11	0	
4-byte instruction	1	1	0	1	1	1	0	1	LD (IX + d), m
	0	0	1	1	0	1	1	0	
d									Displacement
	m								Immediate data


See Instruction Set Lists for further details.


### **Conditional Jump and Conditional Call Instruction Precautions**

The following illustrates operation when the conditional jump instruction JP f, mn is executed. Note the difference in operation when the condition tests true and when it tests false.

#### Example

When the instruction JP NZ, 6000H is at address 5000H (MMU sets base register to 00H).





Note that when the condition tests false, execution proceeds to the next instruction without reading the 2nd operand of JP f, mm. This is also true in the case of the conditional call: CALL f, mn.

#### **■** Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Analog supply voltage	AV _{CC}	-0.3 to +7.0	V*1
Input voltage (port 4)	V _{in} 1	-0.3 to AV _{CC} + 0.3	V
Analog input voltage	A _{in}	-0.3 to AV _{CC} + 0.3	V
Total current inflow	$\Sigma l_{OL}$	80	mA*2
Total current outflow	$\Sigma  I_{OH} $	30	mA*3

Notes: 1. AV_{CC} must equal V_{CC}.

- Total current inflow is the total current sunk simultaneously from all input/output lines via output buffers to the HD648180W's V_{SS}.
- Total current outflow is the total current sourced simultaneously from the HD648180W's V_{CC} via output buffers to all input/output pins.



#### **■** Electrical Characteristics

DC Characteristics ( $V_{CC}$  = 5 V ±10%,  $V_{SS}$  = 0 V,  $T_a$  = -20 to +75°C unless otherwise noted)

Item	Symbol	Test Conditions	Min	Тур	Max	Unit
Input high voltage level for RESET, EXTAL, NMI, STBY	V _{IH1}		V _{CC} - 0.6		V _{CC} + 0.3	V
Input high voltage level for other pins	V _{IH2}		2.0		V _{CC} + 0.3	V
Input low voltage level for RESET, EXTAL, NMI, STBY	V _{IL1}		-0.3		0.6	V
Input low voltage level for other pins	V _{IL2}		-0.3		0.8	V
Output high voltage level for all output pins	$V_{OH}$	$I_{OH} = -200  \mu A$	2.4			V
		I _{OH} = -20 μA	V _{CC} - 1.2			
Output low voltage level for all output pins	V _{OL}	$I_{OL}$ = 2.2 mA	_		0.45	V
Input leakage current for all input pins except XTAL and EXTAL	I _{IL}	$V_{in} = 0.5$ to $V_{CC} - 0.5$			1.0	μА
Tri-state leakage current	I _{TL}	$V_{in} = 0.5 \text{ to } V_{CC} - 0.5$			1.0	μΑ
Current consumption	lcc	f = 4 MHz		15	30	mA
(normal operation) ^{Note}		f = 6 MHz	_	20	40	mA
Current consumption (standby mode) ^{Note}	Іссѕтву	_		10	20	μА
Pin capacitance	C _P	V _{in} = 0 V, f = 1 MHz T _a = 25°C	-		15	pF

Note: Signal levels:

RESET, EXTAL,  $\overline{NMI}$ :  $V_{IH}$ min =  $V_{CC}$  - 0.6 V,  $V_{IL}$ max = 0.6 V

Other pins:  $V_{IH}min = V_{CC} - 1.0 \text{ V}, V_{IL}max = 0.8 \text{ V}$ 

All output pins are unloaded.

• DC Characteristics (I/O ports) ( $V_{cc}=5V\pm10\%$ ,  $V_{SS}=0$  V,  $T_a=-20$  to  $+75^{\circ}C$  unless otherwise noted)

Item		Symbol	<b>Test Conditions</b>	Min	Тур	Max	Unit
Input high voltage	Ports 0 to 4	V _{IHP}		2.0		V _{CC} + 0.3	V
Input low voltage	Ports 0 to 4	V _{ILP}		-0.3	_	0.8	V
Output high	Ports 0 to 3	V _{OHP}	I _{OH} = -200 μA	2.4			٧
voltage			I _{OH} = -20 μA	V _{CC} - 1.2			
Output low	Ports 0 to 3	V _{OLP}	I _{OL} = 2.2 mA			0.45	V
voltage	Port 0	<del></del>	I _{OL} = 10 mA			1.0	
Input leakage current		I _{ILP}	V _{in} = 0.5 to V _{CC} - 0.5			1.0	μА

• A/D Conversion Characteristics (AV $_{CC}$ =V $_{CC}$ , V $_{SS}$ =0 V, T $_{a}$ =-20 to +75°C unless otherwise noted)

Item	Symbol	Test Conditions	Min	Тур	Max	Unit
Analog input voltage	AV _{in}		$AV_{SS}$		AV _{CC}	٧
Analog input leakage current	I _{AL}				1.0	μА
Resolution			_	8		Bit
Input hold time (conversion time)		A/D conversion clock = $\phi/3$ = 2.048 MHz when $\phi$ = 6.144 MHz	16.6			μs
Number of inputs			0		4	Channel
Absolute precision		$T_a = 25$ °C, $V_{CC} = 5.0 \text{ V}$			2.0	LSB

Note: AV_{CC} must equal V_{CC}.

# AC Characteristics (V_{CC} = 5 V $\pm 10\%$ , V_{SS} = 0 V, T_a = -20 to +75°C unless otherwise noted)

			HD6	4818	0W-4	HDe	4818	0W-6	
Item	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Clock cycle time	t _{cyc}	Figure 6	250		333	162		333	ns
Clock high pulse duration	^t CHW		110	-	_	65			ns
Clock low pulse duration	t _{CLW}	-	110			65	~		ns
Clock fall time	t _{cf}	-			15			15	ns
Clock rise time	t _{cr}				15			15	ns
External clock cycle time	t _{ECYC}	Figure 18	125	_		81			ns
External clock high pulse duration	t _{EXHW}	•	50			32			ns
External clock low pulse duration	t _{EXLW}	•	50			32		-	ns
External clock rise time	t _{EXr} *1	Figure 18			25			25	ns
External clock fall time	t _{EXf} *1	•			25			25	ns
Address delay time	t _{AD}	Figure 6			110			90	ns
Address setup time (measured from ME or IOE falling edge)	t _{AS}		50			30	•		ns
ME delay time 1	t _{MED1}	Figure 6, 7,			85	_		60	ns
RD (when $\overline{IOC} = 1$ )	t _{RDD1}	Figure 6			85	_		60	ns
time 1 (when $\overline{\text{IOC}} = 0$ )		Figure 8			85			65	ns
LIR delay time 1	t _{LD1}	Figure 6			100			80*2	ns
Address hold time (measured from ME, IOE, RD, or WR rising edge)	t _{AH}		80			35			ns
ME delay time 2	t _{MED2}	Figure 6, 7			85			60	ns
RD delay time 2	t _{RDD2}	Figure 6			85			60	ns
LIR delay time 2	t _{LD2}				100			80*2	ns

Notes: 1. If external clock pulse duration specifications ( $t_{\rm EXHW}$ ,  $t_{\rm EXLW}$ ) are not satisfied, adjust  $t_{\rm EXr}$  and  $t_{\rm EXf}$ .

2.  $t_{LD1}(t_{LD2}) = 60$  ns when bus timing test load capacitance C = 40 pF.

## **@HITACHI**

# AC Characteristics (V $_{CC}$ = 5 V $\pm 10\,\%$ , V $_{SS}$ = 0 V, T $_a$ = –20 to +75°C unless otherwise noted) (cont)

				HD648180W-4			HD648180W-6		
Item	Symbol	<b>Test Conditions</b>	Min	Тур	Max	Min	Тур	Max	Unit
Data read setup time	t _{DRS}	Figure 6, 7	50		_	40			ns
Data read hold time	t _{DRH}		0			0			ns
ST delay time 1	t _{STD1}	Figure 6	_		110			90	ns
ST delay time 2	t _{STD2}	Figure 10			110			90	ns
WAIT setup time	tws	Figure 6	80			40			ns
WAIT hold time	t _{WH}		70			40	_		ns
Write data floating t _{WDZ} delay time		Figure 6			100			95	ns
WR delay time 1	t _{WRD1}				90			65	ns
Write data delay time	t _{WDD}			_	110			90	ns
Write data setup time (measured from WR falling edge)	twos		60			40			ns
WR delay time 2	twRD2	•			90		_	80	ns
WR pulse duration	t _{WRP}		280		_	170		_	ns
Write data hold time (measured from WR rising edge)	t _{WDH}		60		_	40			ns
$\overline{IOE}$ (when $\overline{IOC} = 1$ )	t _{IOD1}	Figure 6			85			60	ns
time 1 (when $\overline{\text{IOC}} = 0$ )		Figure 8			85			65	ns
IOE delay time 2	t _{IOD2}	Figure 6			85			60	ns
IOE delay time 3 (measured from LIR falling edge)	t _{IOD3}	Figure 7	540			340			ns

# AC Characteristics ( $V_{CC}$ = 5 V $\pm 10\%$ , $V_{SS}$ = 0 V, $T_a$ = -20 to +75°C unless otherwise noted) (cont)

			HD648180W-4			HD			
Item	Symbol	<b>Test Conditions</b>	Min	Тур	Max	Min	Тур	Max	Unit
INT setup time (measured from $\phi$ falling edge)	t _{INTS}	Figure 7 Figure 13	80			40			ns
INT hold time (measured from $\phi$ falling edge)	t _{INTH}		70			40			ns
NMI pulse duration	t _{NMIW}		120			120			ns
BUSREQ setup time (measured from \$\phi\$ falling edge)	t _{BRS}	Figure 7	80			40			ns
BUSREQ hold time (measured from \$\phi\$ falling edge)	t _{BRH}		70		******	40			ns
BUSACK delay time 1	t _{BAD1}	•		_	100			95	ns
BUSACK delay time 2	t _{BAD2}				100			95	ns
Bus floating delay time	t _{BZD}				130			125	ns
ME pulse duration (high)	t _{MEWH}		200			110			ns
ME pulse duration (low)	t _{MEWL}		210			125			ns
Port data output delay time	t _{PWD}	Figure 13			110			90	ns
Port data input setup time	t _{PDS}	Figure 13	180		_	150			ns
Port data input hold time	t _{PDH}	Figure 13	60			40			ns
REF delay time 1	t _{RFD1}	Figure 7			110			90	ns
REF delay time 2	t _{RFD2}	-			110			90	ns
HALT delay time 1	t _{HAD1}	Figure 7			110			90	ns
HALT delay time 2	t _{HAD2}	Figure 12			110			90	ns
DREQi setup time 1	^t DRQS	Figure 10	80			40			ns
DREQi hold time 1	t _{DRQH}	_	70			40			ns
TENDi delay time 1	t _{TED1}	_			85			70	ns
TENDi delay time 2	t _{TED2}				85			70	ns

# AC Characteristics ( $V_{CC}$ = 5 V ±10%, $V_{SS}$ = 0 V, $T_a$ = -20 to +75°C unless otherwise noted) (cont)

			HD648180W-4		0W-4	HD648180W-6			
Item	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Timer output delay time	t _{TOD}	Figure 11			300			300	ns
SCI input clock cycle (clocked synchronous mode)	t _{scyc}	Figure 17	40			40			t _{cyc}
SCI transmit data delay time (clocked synchronous mode)	t _{TXD}				200			200	ns
SCI receive data setup time (clocked synchronous mode)	t _{SRX}	Figure 17	260			260			ns
SCI receive data hold time (clocked syn- chronous mode)	t _{HRX}		100			100			ns
SCI input clock pulse duration	t _{PWSCXH}	Figure 14	0.4*1	_	0.6*1	0.4*1		0.6*1	t _{scyc}
Timer 1 input clock pulse duration	t _{PWTH} t _{PWTL}	Figure 15	8			8			t _{cyc}
RESET setup time	t _{RES}	Figure 15	120		_	120		_	ns
RESET hold time	t _{REH}		80			80			ns
RESET rise time	t _{Rr}				50* ²	_		50*2	ms
RESET fall time	t _{Rf}				50*2			50* ²	ms
Input pin rise time (other than RESET)	t _{lr}	Figure 19		_	100*2	_		100*2	ns
Input pin fall time (other than RESET)	t _{lf}				100*2		_	100*2	ns
ADT input pulse duration	t _{PWADH}	Figure 15	8			8			t _{cyc}
STBY input delay duration	t _{STBYD}	Figure 6	0		_	0		_	ns
Oscillation stabilization time	tosc	Figure 9			20			20	ms

Notes: 1. Set so:  $(t_{PWSCXH}) + (t_{PWSCXL}) + (t_{IR}) + (t_{IF}) = t_{SCYC}$ .

^{2.} If these rise and fall times are satisfied, but other specifications are not satisfied, adjust these rise and fall times to satisfy the other specifications.




Figure 6 CPU Timing (1)




Figure 7 CPU Timing (2)

## **@HITACHI**




Figure 8 CPU Timing (3)




Figure 9 CPU Timing (4)




Figure 10 DMA Control Signals




Figure 11 Timer Output




Figure 12 SLP Execution Cycle





Figure 13 Port I/O Timing



**Figure 14 SCI Clock Input Timing** 




Figure 15 Timer 1 Input Pulse Duration




Figure 16 ADT Input Pulse Duration




Figure 17 SCI Clocked Synchronous Timing (direct phase)




Figure 18 Rise and Fall Times for External Clock Input Signal




Figure 19 Rise and Fall Times for Input Signals (except EXTAL AND RESET)




Figure 20 Bus Timing Test Load (TTL load)




Figure 21 Reference Levels

## ■ Instruction Set Lists

The following explains the symbols used throughout the instruction set lists contained in this appendix.

### 1. Register Specification

The register specification symbols are: g, g', ww, xx, yy, and zz. The symbols g and g' represent 8-bit registers, while ww, xx, yy, and zz represent 16-bit registers, as shown below.

g, g'	Reg.	ww	Reg.	xx	Reg.	уу	Reg.	ZZ	Reg.
000	В	00	ВС	0 0	ВС	0 0	ВС	0 0	ВС
001	С	01	DE	0 1	DE	01	DE	0 1	DE
010	D	10	HL	10	IX	10	IY	10	HL
011	E	11	SP	11	SP	11	SP	11	AF
100	Н								
101	L	_							
111	Α								

Note: The letters "H" (high) and "L" (low) are appended to the 16-bit register symbols to indicate the upper 8 bits and lower 8 bits. For example: wwH, IXL.

#### 2. Bit Specification

The symbol b in the bit operand of a bit manipulation instruction, specifies the bit location as shown below.

b	Bit
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

### 3. Condition Specification

The symbol f specifies the condition against which the result of an operation is compared to determine the next instruction to be executed, as shown below.

f	Condition						
000	NZ	non zero					
001	Z	zero					
010	NC	non carry					
011	С	carry					
100	РО	parity odd					
101	PE	parity even					
110	Р	sign plus					
111	М	sign minus					

#### 4. Restart Address

The symbol v specifies the restart address for a restart instruction, as shown below.

٧	Address
000	00H
0 0 1	08H
010	10H
0 1 1	18H
100	20H
101	28H
110	30H
111	38H

#### 5. Flags

The following symbols are used to denote changes in flags.

- -: Flag not affected
- ×: Flag change undefined
- 1: Flag affected according to operation result
- S: Flag set to 1
- R: Flag reset to 0
- P: Flag changes as a parity flag
- V: Flag changes as an overflow flag



#### 6. Other Symbols

()_M: Parentheses contain memory address

()_I: Parentheses contain I/O address

m or n: 8-bit value mn: 16-bit value

r: r suffix indicates 8-bit register R: R suffix indicates 16-bit register

b • ( )_M: b-th bit of memory address in parentheses

b • gr: b-th bit of general register gr d or j: Signed 8-bit displacement

S: Source addressing mode

D: Destination addressing mode

•: AND operation+: OR operation⊕: XOR operation

# • Data Manipulation Instructions

## 1. Arithmetic and Logical Instructions (8-bit)

					Ac	dres	sing								F	lag		
Operation			MMED		×								7	6	4	2	1	0
Name	Mnemonics	Op Code	₹	EX	XQN	<u> </u>	Æ	dWI	띺	Bytes	States	Operation	s	Z	Н	PΛ	N	С
ADD	ADD A, g	10 000 g				S		D		1	4	$Ar + gr \rightarrow Ar$	1	1	1	٧	R	‡
	ADD A, (HL)	10 000 110					s	D		1	6	$Ar + (HL)_M \rightarrow Ar$	1	1	1	٧	R	1
	ADD A, m	11 000 110 <m></m>	s					D		2	6	Ar + m → Ar						
	ADD A, (IX + d)	11 011 101 10 000 110 <d></d>			s			D		3	14	$Ar + (IX + d)_M \rightarrow Ar$	1	1	1	٧	R	Î
	ADD A, (IY + d)	11 111 101 10 000 110 <d></d>			s			D		3	14	$Ar + (IY + d)_M \rightarrow Ar$	‡	‡	1	٧	R	Î
ADC	ADC A, g	10 001 g				s		D		1	4	$Ar + gr + c \rightarrow Ar$	1	‡	1	٧	R	1
	ADC A, (HL)	10 001 110					s	D		1	6	Ar + (HL) _M + c → Ar	1	1	1	٧	R	1
	ADC A, m	11 001 110 <m></m>	s					D		2	6	$Ar + m + c \rightarrow Ar$	1	1	1	٧	R	1
	ADC A, (IX + d)	11 011 101 10 001 110 <d></d>			s			D		3	14	$Ar + (IX + d)_M + c \rightarrow Ar$	1	1	ţ	٧	R	‡
	ADC A, (IY + d)	11 111 101 10 001 110 <d></d>			s			D		3	14	$Ar + (iY + d)_M + c \rightarrow Ar$	‡	‡	Î	٧	R	1
AND	AND g	10 100 g				s		D		1	4	Ar·gr → Ar	1	‡	S	Р	R	R
	AND (HL)	10 100 110					s	D		1	6	$Ar\cdot (HL)_M \rightarrow Ar$	1	‡	s	Ρ	R	R
	AND m	11 100 110 <m></m>	s					D		2	6	Ar·m → Ar	1	1	S	P	R	R
	AND (IX + d)	11 011 101 10 100 110 <d></d>			s			D		3	14	$Ar \cdot (IX + d)_M \rightarrow Ar$	1	1	S	Ρ	R	R
	AND (IY + d)	11 111 101 10 100 110 <d></d>			S			D		3	14	$Ar \cdot (IY + d)_M \rightarrow Ar$	‡	‡	S	Р	R	R
Compare	CP g	10 111 g				s		D		1	4	Ar – gr				٧		1
	CP (HL)	10 111 110					s	D		1	6	Ar – (HL) _M				٧		1
	CP m	11 111 110 <m></m>	s					D		2	6	Ar – m	1	1	1	٧	s	1

## 1. Arithmetic and Logical Instructions (8-bit) (cont)

		T	Г		Ac	idres	sing								F	lag		
Operation			8		×		75						7	6	4	2	1	0
Name	Mnemonics	Op Code	MMED	돐	XQN	8	REG	₹	Æ	Bytes	States	Operation	S	Z	Н	P/V	N	С
Compare	CP (IX + d)	11 011 101 10 111 110 <d></d>			S			D		3	14	Ar – (IX + d) _M	‡	‡	1	٧	S	‡
	CP (IY + d)	11 111 101 10 111 110 <d></d>			s			D		3	14	Ar – (IY + d) _M	1	1	1	٧	S	Î
Comple- ment	CPL	00 101 111						S/D		1	3	Ār → Ar	_	_	s	_	s	
DEC	DEC g	00 g 101				S/D				1	4	$gr - 1 \rightarrow gr$	1	1	‡	٧	S	_
	DEC (HL)	00 110 101					S/D			1	10	$(HL)_{M} - 1 \rightarrow (HL)_{M}$	Î	1	1	٧	S	-
	DEC (IX + d)	11 011 101 00 110 101 <d></d>			S/D					3	18	$(IX + d)_{M} - 1 \rightarrow (IX + d)_{M}$	1	‡	‡	٧	S	-
	DEC (IY + d)	11 111 101 00 110 101 <d></d>			S/D					3	18	$ \frac{(IY + d)_{M} - 1}{(IY + d)_{M}} $	1	1	1	٧	s	1
INC	INC g	00 g 100				S/D				1	4	gr + 1 → gr	\$	‡	‡	٧	R	_
	INC (HL)	00 110 100					S/D			1	10	$(HL)_{M} + 1 \rightarrow (HL)_{M}$	1	1	1	٧	R	-
	INC (IX + d)	11 011 101 00 110 100 <d></d>			S/D					3	18	$ \frac{(IX + d)_{M} + 1}{(IX + d)_{M}} $	1	‡	ţ	٧	R	-
	INC (IY + d)	11 111 101 00 110 100 <d></d>			S/D					3	18	$ \frac{(IY + d)_{M} + 1}{(IY + d)_{M}} $	1	1	1	٧	R	-
MULT	MLT ww	11 101 101 01 ww1 100				S/D				2	17	wwHr×wwLr→ww	-	_	_	_	_	_
NEGATE	NEG	11 101 101 01 000 100						S/D		2	6	0 – Ar → Ar	‡	‡	1	٧	s	‡
OR	OR g	10 110 g				s		D		1	4	Ar + gr → Ar	‡	1	R	P	R	R
	OR (HL)	10 110 110					s	D		1	6	$Ar + (HL)_M \rightarrow Ar$	1	‡	R	Р	R	R
	OR m	11 110 110 <m></m>	s					D		2	6	Ar + m → Ar	Î	1	R	Р	R	R
	OR (IX + d)	11 011 101 10 110 110 <d></d>			s			D		3	⁻ 14	$Ar + (IX + d)_M \rightarrow Ar$	1	1	R	Р	R	R
	OR (IY + d)	11 111 101 10 110 110 <d></d>			s			D		3	14	$Ar + (IY + d)_M \rightarrow Ar$	1	1	R	Р	R	R

## 1. Arithmetic and Logical Instructions (8-bit) (cont)

			Г		Ad	dres	sing								F	lag		
Operation				EXT	×	(3	75		Γ.				7	6	4	2	1	0
Name	Mnemonics	Op Code	¥	E	Ž	REG	Æ	₹	문	Bytes	States	Operation				P/V		С
SUB	SUB g	10 010 g				S		D		1	4	$Ar - gr \rightarrow Ar$	1	1	1	٧	S	1
	SUB (HL)	10 010 110					S	D		1	6	$Ar - (HL)_M \rightarrow Ar$	1	1	1	٧	S	1
	SUB m	11 010 110 <m></m>	s					D		2	6	Ar – m → Ar				٧		1
	SUB (IX + d)	11 011 101 10 010 110 <d></d>			S			D		3	14	$Ar - (IX + d)_M \rightarrow Ar$	1	‡	1	V	S	1
	SUB (IY + d)	11 111 101 10 010 110 <d></d>			S			D		3	14	$Ar - (IY + d)_M \rightarrow Ar$	1	‡	1	V	S	1
SUBC	SBC A, g	10 011 g				s		D		1	4	Ar – gr – c → Ar	1	1	1	٧	S	1
	SBC A, (HL)	10 011 110					s	D		1	6	$Ar - (HL)_M - c \rightarrow Ar$	1	1	1	٧	S	1
	SBC A, m	11 011 110 <m></m>	s					D		2	6	$Ar - (HL)_{M} - c \rightarrow Ar$ $Ar - m - c \rightarrow Ar$	1	1	1	٧	S	1
	SBC A, (IX + d)	11 011 101 10 011 110 <d></d>			s			D		3	14	$Ar - (IX + d)_M - c \rightarrow Ar$	1	1	1	٧	S	1
	SBC A, (IY + d)	11 111 101 10 011 110 <d></d>			s			D		3	14	$Ar - (IY + d)_M - c \rightarrow Ar$	1	1	‡	٧	S	‡
TEST	TST g	11 101 101 00 g 100				s				2	7	Ar∙gr	1	1	S	Р	R	R
	TST (HL)	11 101 101 00 110 100					S			2	10	Ar·(HL) _M	1	1	S	Р	R	R
	TST m	11 101 101 01 100 100 <m></m>	S							3	9	Ar∙m	1	1	S	Р	R	R
XOR	XOR g	10 101 g				s		D		1	4	Ar⊕gr → Ar	1	1	R	P	R	R
	XOR (HL)	10 101 110					s	D		1	6	Ar⊕ (HL) _M → Ar	1	1	R	Р	R	R
	XOR m	11 101 110 <m></m>	s					D		2	6	$Ar \oplus m \rightarrow Ar$	1	1	R	Р	R	R
	XOR (IX + d)	11 011 101 10 101 110 <d></d>			s			D		3	14	Ar⊕ (IX + d) _M → Ar	1	1	R	Р	R	R
	XOR (IY + d)	11 111 101 10 101 110 <d></d>			s			D		3	14	$Ar \oplus (IY + d)_M \rightarrow Ar$	‡	‡ 	R	Р	R	R

### 2. Rotate and Shift Instructions

					Ac	dres	sing								FI	ag		
Operation			MMED		×	G	15	,					7	6	4	2	1	0
Name	Mnemonics	Op Code	ž	EX	Ň	REG	REGI	₽	REL	Bytes	States	Operation	S	Z	Н	PΛ	N	С
Rotate	RLA	00 010 111						S/D		1	3	chůmm.	-		R	-	R	‡
and shift data	RLg	11 001 011 00 010 g				S/D				2	7	С 67	1	‡	R	P	R	1
	RL (HL)	11 001 011 00 010 110					S/D			2	13		1	1	R	P	R	1
	RL (IX + d)	11 011 101 11 001 011 <d>&gt; 00 010 110</d>			S/D					4	19		1	‡	R	Р	R	‡
	RL (IY + d)	11 111 101 11 001 011 <d>&gt; 00 010 110</d>			S/D					4	19		1	‡	R	P	R	Î
	RLCA	00 000 111						S/D		1	3	المستسما	_	_	R	_	R	‡
	RLC g	11 001 011 00 000 g				S/D				2	7	o, o, o, o, o, o, o, o, o, o, o, o, o, o	Î	1	R	Р	R	1
	RLC (HL)	11 001 011 00 000 110					S/D			2	13		1	1	R	P	R	1
	RLC (IX + d)	11 011 101 11 001 011 <d>&gt;</d>			S/D					4	19		1	1	R	Р	R	1
	RLC (IY + d)	11 111 101 11 001 011 <d> 00 000 110</d>			S/D					4	19	Ar 57 50 (HL) _M	‡	1	R	Р	R	‡
	RLD	11 101 101 01 101 111						S/D		2	16		‡	‡	R	Р	R	-
	RRA	00 011 111						S/D		1	3	44444	_		R	_	R	‡
	RR g	11 001 011 00 011 g				S/D				2	7	[- <del>[]</del>	1	1	R	Р	R	‡
	RR (HL)	11 001 011 00 011 110					S/D			2	13		1	1	R	Р	R	1
	RR (IX + d)	11 011 101 11 001 011 <d>&gt; 00 011 110</d>			S/D					4	19		Î	1	R	P	R	1
	RR (IY + d)	11 111 101 11 001 011 <d> 00 011 110</d>			S/D					4	19		1	1	R	Р	R	Î
	RRCA	00 001 111						S/D		1	3		_	_	R	_	R	1
	RRC g	11 001 011 00 001 g				S/D				2	7	07 ————————————————————————————————————	Î	1	R	P	R	ţ

## 2. Rotate and Shift Instructions (cont)

					Ad	dres	sing								F	ag		
Operation			8										7	8	4		1	0
Name	Mnemonics	Op Code	MACE	E	2	E.	EG.	2	臣	Bytes	States	Operation	S	Z	Н	PN	N	С
Rotate and	RRC (HL)	11 001 011 00 001 110					S/O			2	13		\$	\$	R	P	R	1
shift data	RRC (IX + d)	11 011 101 11 001 011 <d></d>			S/D					4	19		t	1	R	P	R	1
	RRC (IY + d)	00 001 110 11 111 101 11 001 011                       			S/D					4	19		1	1	R	P	R	İ
	RRD	00 001 110 11 101 101						S/D		2	16		1	‡	R	Р	R	_
	SLAg	01 100 111				S/D				2	7	Ar (HL) _M	ţ	ţ	R	P	R	Î
	SLA (HL)	00 100 g 11 001 011 00 100 110					S/D			2	13	<del></del>	Į.	1	R	Р	R	1
	SLA (IX + d)	11 011 101 11 001 011			S/D					4	19		Î	1	R	P	R	Î
	SLA (IY + d)	<d><d><d><d><d><d><d><d><d><d><d><d><d></d></d></d></d></d></d></d></d></d></d></d></d></d>			S/D					4	19		‡	1	R	Р	R	1
	SRA g	00 100 110 11 001 011 001 101 g				S/D				2	7	المستشة ث	Į.	‡	R	Р	R	‡
	SRA (HL)	11 001 011 00 101 110					S/D			2	13		t	1	R	P	R	‡
	SRA (IX + d)	11 011 101 11 001 011 <d> 00 101 110</d>			S/D					4	19		Į į	‡	R	Р	R	‡
	SRA (IY + d)	11 111 101 11 001 011 <d></d>			S/D					4	19		1	1	R	P	R	1
	SRL g	00 101 110 11 001 011 00 111 g				S/D				2	7	• <u>- thanning -</u> ô	Į.	1	R	Р	R	1
	SRL (HL)	11 001 011 00 111 110					S/D			2	3	5, 22 0	1	1	R	Р	R	1
	SRL (IX + d)	11 011 101 11 001 011 <d> 00 111 110</d>			S/D					4	19		Į.	1	R	P	R	1
	SRL (IY + d)	11 111 101 11 001 011 <d></d>			S/D					4	19		1	1	R	Р	R	1
		00 111 110	L	L					L									

**@**HITACHI

## 3. Bit Manipulation Instructions

					Ac	dres	sing								F	ag		
Operation Name	Mnemonics	Op Code	MMED	EX	XQN	RG	REGI	MP	REL	Bytes	States	Operation	7 S		4 H	2 P/V		0 C
Bit set	SET b, g	11 001 011 11 b g				S/D				2	7	1 → b·gr	_	_	_	_	_	
	SET b, (HL)	11 001 011 11 b 110					S/D			2	13	1 → b·(HL) _M	-	_	_	_	_	-
	SET b, (IX + d)	11 011 101 11 001 011 <d>&gt; 11 b 110</d>			S/D					4	19	$1 \rightarrow b \cdot (IX + d)_{M}$	_	_	_		_	-
	SET b, (IY + d)	11 111 101 11 001 011 <d>&gt; 11 b 110</d>			S/D					4	19	$1 \rightarrow b \cdot (IY + d)_{M}$		_	_	_	_	
Bit reset	RES b, g	11 001 011 10 b g				S/D				2	7	0 → b·gr	-	_	_		_	-
	RES b, (HL)	11 001 011 10 b 110					S/D			2	13	0 → b·(HL) _M	_	-	-	_	_	-
	RES b, (IX + d)	11 011 101 11 001 011 <d>&gt; 10 b 110</d>			S/D					4	19	$0 \rightarrow p \cdot (IX + q)^{W}$			_	-	_	_
	RES b, (IY + d)	11 111 101 11 001 011 <d>&gt; 10 b 110</d>			S/D					4	19	$0 \rightarrow b \cdot (IY + d)_{M}$		_	_			-
Bit test	BIT b, g	11 001 011 01 b g				s				2	6	$\overline{b \cdot gr} \rightarrow z$	X	1	S	X	R	
	BIT b, (HL)	11 001 011 01 b 110					s			2	9	$\overline{b \cdot (HL)_M} \rightarrow z$	Х	‡	S	X	R	_
	BIT b, (IX + d)	11 011 101 11 001 011 <d> 01 b 110</d>			s					4	15	$\overline{b \cdot (IX + d)_M} \rightarrow z$	X	1	s	X	R	-
	BIT b, (IY + d)	11 111 101 11 001 011 <d> 01 b 110</d>			s					4	15	$\overline{b \cdot (IY + d)_M} \rightarrow z$	X	‡	s	X	R	_

# 4. Arithmetic Instructions (16-bit)

					A	dre	sing								F	lag		
Operation Name	Mnemonics	Op Code	GE THE	EXT	XON	EG.	EG.	9	덮	Bytes	States	Operation	7 8	8 Z	4 H	2 P/V	1 N	0
ADD	ADD HL, ww	00 ww1 001				S	_	D		1	7	HLR + WWR → HLR		79	_	_		1
	ADD IX, xx	11 011 101 00 xx1 001				s		D		2	10	$ X_R + xx_R \rightarrow  X_R $	-	_	X	-	R	1
	ADD IY, yy	11 111 101 00 yy1 001				s		D		2	10	$ Y_R + yy_R \rightarrow  Y_R $	-	_	X	_	R	1
ADC	ADC HL, ww	11 101 101 01 ww1 010				S		D		2	10	HL _R + ww _R + c → HL _R	‡	‡	X	٧	R	\$
DEC	DEC ww	00 ww1 011				S/O				1	4	$ww_R - 1 \rightarrow ww_R$	_	_		_	_	1
	DEC IX	11 011 101 00 101 011						S/D		2	7	$ X_R - 1 \rightarrow  X_R $	-		_	_		-
	DEC IY	11 111 101 00 101 011						S/D		2	7	$ Y_R - 1 \rightarrow  Y_R $	_	_	-			_
INC	INC ww	00 ww0 011				S/D				1	4	$ww_R + 1 \rightarrow ww_R$	_	_	_	_	_	_
	INC IX	11 011 101 00 100 011						S/D		2	7	$ X_R + 1 \rightarrow  X_R $	-		_	_		-
	INC IY	11 111 101 00 100 011						S/D		2	7	$ Y_R + 1 \rightarrow  Y_R $	_	_	_			-
SBC	SBC HL, ww	11 101 101 01 ww0 010				s		D		2	10	$HL_R - ww_R - c \rightarrow HL_R$	1	1	X	٧	s	1

## • Data Transfer Instructions

#### 1. 8-Bit Load

					Ac	dres	sing								F	lag		
Operation Name	Mnemonics	Op Code	MMED	EX	XQN	EG.	REGI	IMP	표	Bytes	States	Operation	7 S	6 Z		2 P/V		0 C
Load 8-bit data	LD A, I	11 101 101 01 010 111						S/D		2	6	lr → Ar	1	1		IEF ₂		
	LD A, R	11 101 101 01 011 111						S/D		2	6	Rr → Ar	1	1	R	IEF ₂	R	_
	LD A, (BC)	00 001 010					s	D		1	6	(BC) _M → Ar(Note)		_	_		_	_
	LD A, (DE)	00 011 010					s	D		1	6	(DE) _M → Ar	_	_	_			-
	LD A, (mn)	00 111 010 <n> <m></m></n>		s				D		3	12	(mn) _M → Ar	-	-	_	-	-	_
	LD I, A	11 101 101 01 000 111						S/D		2	6	Ar → Ir		_	_		_	-
	LD R, A	11 101 101 01 001 111						S/D		2	6	Ar → Rr	_		_	-		-
	LD (BC), A	00 000 010					D	s		1	7	Ar → (BC) _M	_	_	_	_	_	_
	LD (DE), A	00 010 010					D	s		1	7	Ar → (DE) _M	_		_		_	_
	LD (mn), A	00 110 010 <n> <m></m></n>		D				s		3	13	Ar → (mn) _M	_	_				-
	LD g, g'	01 g g'				S/D				1	4	gr' → gr	_			_	_	_
	LD g, (HL)	01 g 110				D	s			1	6	(HL) _M → gr	_	_	_	_		_
	LD g, m	00 g 110 <m></m>	S			D				2	6	m → gr	-	_		-	_	_
	LD g, (IX + d)	11 011 101 01 g 110 <d></d>			S	D				3	14	$(IX + d)_M \rightarrow gr$	_	_	-	_	_	_
	LD g, (IY + d)	11 111 101 01 g 110 <d></d>			S	D				3	14	$(IY + d)_{M} \rightarrow gr$	_	_	_	_	_	_
	LD (HL), m	00 110 110 <m></m>	S				D			2	9	m → (HL) _M	_	-	_	-	_	_
	LD (IX + d), m	11 011 101 00 110 110 <d> <m></m></d>	S		D					4	15	$m \rightarrow (IX + d)_{M}$	-	_	_	-	_	-
	LD (IY + d), m	11 111 101 00 110 110 <d> <m></m></d>	S		D					4	15	$m \rightarrow (IY + d)_{M}$		_	_	_	_	_

Note: Interrupts are not detected at the end of the LD A, I and LD A, R instructions.

## 1. 8-Bit Load (cont)

					Ad	dres	sing								F	lag		
Operation			8		×	<u></u>	75		Γ.				7	6	4	2	1	0
Name	Mnemonics	Op Code	IMMED	굺	XQ ¥	吊	荒	₫	띮	Bytes	States	Operation	s	Z	Н	P/V	N	С
Load	LD (HL), g	01 110 g				s	D			1	7	$gr \rightarrow (HL)_{M}$	-	_	_	_	_	-
8-bit data	LD (IX + d), g	11 011 101 01 110 g <d></d>			D	S				3	15	$gr \rightarrow (IX + d)_M$	_	_	_	_	-	
	LD (iY + d), g	11 111 101 01 110 g <d></d>			D	S				3	15	$gr \rightarrow (IY + d)_M$	_	****	_		_	-

### 2. 16-Bit Load

					Ac	dres	sing								F	lag		
Operation			MMED	EXT	XQN	REG	REGI	Р	REL	_			7				1	
Name	Mnemonics	Op Code	≥	Œ	Z	<u>~</u>	R	≥	2	Bytes	States	Operation	S	Z	H	P/V	N	<u> </u>
Load 16-bit data	LD ww, mn	00 ww0 001 <n> <m></m></n>	S			D				3	9	$mn \rightarrow ww_R$	-	_	_			-
	LD IX, mn	11 011 101 00 100 001 <n> <m></m></n>	s					D		4	12	mn → IX _R	_		-	_		
	LD IY, mn	11 111 101 00 100 001 <n> <m></m></n>	s					D		4	12	$mn \rightarrow IY_{R}$			_	_	_	-
	LD SP, HL	11 111 001						S/D		1	4	$HL_R \rightarrow SP_R$	_	_	_	_	_	-1
	LD SP, IX	11 011 101 11 111 001						S/D		2	7	$IX_R \rightarrow SP_R$	-	_	-	-	_	-
	LD SP, IY	11 111 101 11 111 001						S/D		2	7	$M_R \rightarrow SP_R$	_	_	_	-	_	-
	LD ww, (mn)	11 101 101 01 ww1 011 <n> <m></m></n>		s		D				4	18	(mn + 1) _M → wwHr	-	_	_	-	_	-
	LD HL, (mn)	00 101 010 <n> <m></m></n>		S				D		3	15	$(mn + 1)_{M} \rightarrow Hr$ $(mn)_{M} \rightarrow Lr$	-		_	_	_	-

## 2. 16-Bit Load (cont)

					Ad	dres	sing								F	lag		
Operation			MMED		×	6	<u></u>						7	6	4	2	1	0
Name	Mnemonics	Op Code	≦	꿃	XQN	REG	REGI	₹	핆	Bytes	States	Operation	S	Z	Н	P/V	N	С
Load 16-bit data	LD IX, (mn)	11 011 101 00 101 010 <n> <m></m></n>		S				D		4	18	$(mn + 1)_{M} \rightarrow IXHr$ $(mn)_{M} \rightarrow IXLr$	-		-	_	_	-
	LD IY, (mn)	11 111 101 00 101 010 <n> <m></m></n>		s				D		4	18	$(mn + 1)_{M} \rightarrow IYHr$ $(mn)_{M} \rightarrow IYLr$	-	_		_		
	LD (mn), ww	11 101 101 01 ww0 011 <n> <m></m></n>		D		s				4	19	wwHr $\rightarrow$ (mn + 1) _M wwLr $\rightarrow$ (mn) _M	-		_	_		
	LD (mn), HL	00 100 010 <n> <m></m></n>		D				s		3	16	$Hr \rightarrow (mn + 1)_{M}$ $Lr \rightarrow (mn)_{M}$	-		_	_		-
	LD (mn), IX	11 011 101 00 100 010 <n> <m></m></n>		D				s		4	19	$IXHr \rightarrow (mn + 1)_M$ $IXLr \rightarrow (mn)_M$		_		_		
	LD (mn), IY	11 111 101 00 100 010 <n> <m></m></n>		D				s		4	19	$\begin{array}{c} \text{IYHr} \rightarrow (\text{mn} + 1)_{\text{M}} \\ \text{IYLr} \rightarrow (\text{mn})_{\text{M}} \end{array}$		_		_	_	-

### Block Transfer

					Ac	dres	sing								F	lag		
Operation			MMED	L	×	G	5						7	6	4	2	1	0
Name	Mnemonics	Op Code	≦	滋	XQN	REG	REGI	₹	띹	Bytes	States	Operation	S	Z	Н	P/V	N	С
Block transfer search data	CPD	11 101 101 10 101 001					s	s		2	12	$Ar - (HL)_{M}$ $BC_{R} - 1 \rightarrow BC_{R}$ $HL_{R} - 1 \rightarrow HL_{R}$	1	*2 ‡	1	*1 ‡ *1	s	_
	CPDR	11 101 101 10 111 001					S	s		2	14 12	$\begin{aligned} &BC_R \neq 0 \text{ Ar} \neq (HL)_M \\ &BC_R = 0 \text{ or } Ar = (HL)_M \\ &Ar - (HL)_R \\ &Q &BC_R - 1 \rightarrow BC_R \\ &HL_R - 1 \rightarrow HL_R \end{aligned}$	‡	‡ *2	1	‡ •1	S	-
												Repeat Q until $Ar = (HL)_M \text{ or } BC_R = 0$	ţ	1	1	1	s	_
	СРІ	11 101 101 10 100 001					S	S		2	12	$Ar - (HL)_M$ $BC_R - 1 \rightarrow BC_R$ $HL_R + 1 \rightarrow HL_R$	Î	‡ •2	1	‡ •1	S	-
	CPIR	11 101 101 10 110 001					S	S		2	14 12	$\begin{array}{l} BC_R \neq 0 \text{ Ar} \neq (HL)_M \\ BC_R = 0 \text{ or Ar} = (HL)_M \\ Q \left( \begin{array}{l} Ar - (HL)_M \\ BC_R - 1 \rightarrow BC_R \\ HL_R + 1 \rightarrow HL_R \end{array} \right. \\ Repeat Q until \\ Ar = (HL)_M \text{ or } BC_R = 0 \end{array}$	1	1	1	‡ •1	s	
	LDD	11 101 101 10 101 000					S/D			2	12	$\begin{array}{l} (\text{HL})_{\text{M}} \rightarrow (\text{DE})_{\text{M}} \\ \text{BC}_{\text{R}} - 1 \rightarrow \text{BC}_{\text{R}} \\ \text{DE}_{\text{R}} - 1 \rightarrow \text{DE}_{\text{R}} \\ \text{HL}_{\text{R}} - 1 \rightarrow \text{HL}_{\text{R}} \end{array}$		_	R	‡	R	_
	LDDR	11 101 101 10 111 000					S/D			2	14 (BC _R $\neq$ 0) 12 (BC _R = 0)	$\begin{array}{c} (\text{HL})_{\text{M}} \rightarrow (\text{DE})_{\text{M}} \\ \text{DE}_{R} - 1 \rightarrow \text{BC}_{R} \\ \text{DE}_{R} - 1 \rightarrow \text{DE}_{R} \\ \text{HL}_{R} - 1 \rightarrow \text{HL}_{R} \\ \text{Repeat Q until} \\ \text{BC}_{R} = 0 \end{array}$	_	_	R	R *1	R	_
	LDI	11 101 101 10 100 000					S/D			2	12	$\begin{array}{l} (\text{HL})_{\text{M}} \rightarrow (\text{DE})_{\text{M}} \\ \text{BC}_{\text{R}} - 1 \rightarrow \text{BC}_{\text{R}} \\ \text{DE}_{\text{R}} + 1 \rightarrow \text{DE}_{\text{R}} \\ \text{HL}_{\text{R}} + 1 \rightarrow \text{HL}_{\text{R}} \end{array}$	_	_	R	1	R	-
	LDIR	11 101 101 10 110 000					S/D			2		$\begin{array}{c} (\text{HL})_{\text{M}} \rightarrow (\text{DE})_{\text{M}} \\ \text{DC}_{R} - 1 \rightarrow \text{BC}_{R} \\ \text{DE}_{R} + 1 \rightarrow \text{DE}_{R} \\ \text{HL}_{R} + 1 \rightarrow \text{HL}_{R} \\ \text{Repeat Q until} \\ \text{BC}_{R} = 0 \end{array}$			R	R	R	-

Notes 1 P/V = 0: BC_R - 1 = 0 P/V = 1: BC_R - 1  $\neq$  0 2. Z = 1: Ar = (HL)_M

Z = 0: Ar  $\neq$  (HL)_M

## 4. Stack and Exchange

					Ac	dres	sing								F	ag		
Operation Name	Mnemonics	Op Code	MMED	EXT	XQN	REG	REGI	IMP	REL	Bytes	States	Operation	7 S			2 P/V	1 N	0 C
PUSH	PUSH zz	11 zz0 101				S		D		1	11	$zzLr \rightarrow (SP-2)_M$ $zzHr \rightarrow (SP-1)_M$ $SP_R-2 \rightarrow SP_R$	_	-	_		_	_
	PUSH IX	11 011 101 11 100 101						S/D		2	14	$ XLr \rightarrow (SP-2)_{M}$ $ XHr \rightarrow (SP-1)_{M}$ $SP_{R}-2 \rightarrow SP_{R}$	_	_	_	_		
	PUSH IY	11 111 101 11 100 101						S/D		2	14	$\begin{aligned} & \text{YLr} \rightarrow (\text{SP} - 2)_{\text{M}} \\ & \text{YHr} \rightarrow (\text{SP} - 1)_{\text{M}} \\ & \text{SP}_{\text{R}} - 2 \rightarrow \text{SP}_{\text{R}} \end{aligned}$	_			_		_
POP	POP zz	11 zz0 001				D		s		1	9	$(SP + 1)_M \rightarrow zzHr^{(Note)}$ $(SP)_M \rightarrow zzLr$ $SP_R + 2 \rightarrow SP_R$	_		_			-
	POP IX	11 011 101 11 100 001						S/D		2	12	$(SP + 1)_{M} \rightarrow IXHr$ $(SP)_{M} \rightarrow IXr$ $SP_{R} + 2 \rightarrow SP_{R}$	-		_	_		_
	POP IY	11 111 101 11 100 001						S/D		2	12	$(SP + 1)_M \rightarrow IYHr$ $(SP)_M \rightarrow IYLr$ $SP_R + 2 \rightarrow SP_R$		_	_		_	
Exchange	EX AF, AF'	00 001 000						S/D		1	4	$AF_R \rightarrow AF_R'$	_	_	_	_	_	_
	EX DE, HL	11 101 011						S/D		1	3	DE _R - HL _R	_	_	_		_	_
	EXX	11 011 001						S/D		1	3	BC _R - BC _R ' DE _R - DE _R ' HL _R - HL _R '	_	_	_	_	_	_
	EX (SP), HL	11 100 011						S/D		1	16	Hr - (SP + 1) _M Lr - (SP) _M	-	_		_	_	-
	EX (SP), IX	11 011 101 11 100 011						S/D		2	19	IXHr - (SP + 1) _M IXLr - (SP) _M	-	_	-			-
	EX (SP), IY	11 111 101 11 100 011						S/D		2	19	IYHr - (SP + 1) _M IYLr - (SP) _M	-		_			_

Note: POP AF writes stack contents to flag.

# • Program Control Instructions

					Ac	dres	sing								FI	ag		
Operation		İ	MMED		×	(3	75		Γ.				7	6	4	2	1	0
Name	Mnemonics	Op Code	₹	꿆	XQN	RG	REGI	dWI	띭	Bytes	States	Operation	S	Z	Н	P/V	N	С
Call	CALL mn	11 001 101 <n> <m></m></n>		D						3	16	$\begin{aligned} & \text{PCHr} \rightarrow (\text{SP} - 1)_{\text{M}} \\ & \text{PCLr} \rightarrow (\text{SP} - 2)_{\text{M}} \\ & \text{mn} \rightarrow \text{PC}_{\text{R}} \\ & \text{SP}_{\text{R}} - 2 \rightarrow \text{SP}_{\text{R}} \end{aligned}$	_		_	_	_	_
	CALL f, mn	11 f 100 <n> <m></m></n>		D						3	6 (f: false) 16 (f: true)	continue: f is false CALL mn: f is true	-	_	_			_
Jump	DJNZ j	00 010 000 <j -="" 2=""></j>							D	2	9 (Br ≠ 0) 7 (Br = 0)	$Br-1 \rightarrow Br$ continue: $Br = 0$ $PC_R + j \rightarrow PC_R$ : $Br \neq 0$	-	_	_	_		
	JPf, mn	11 f 010 <n> <m></m></n>		D						3	6 (f: false) 9 (f: true)	mn → PC _R : f is true continue. f is false	-	-		_	-	-
	JP mn	11 000 011 <n> <m></m></n>		D						3	9	$mn \rightarrow PC_R$	-	_		_		_
	JP (HL)	11 101 001					D			1	3	$HL_R \rightarrow PC_R$	_	_	_	_	_	_
	JP (IX)	11 011 101 11 101 001					D			2	6	$IX_R \rightarrow PC_R$	-	_	-	-	-	-
	JP (IY)	11 111 101 11 101 001					D			2	6	$M_R \rightarrow PC_R$	-	_	_	-	_	_
	JR j	00 011 000 <j- 2=""></j->							D	2	8	$PC_R + j \rightarrow PCv$		_	_	_		-
	JR C, j	00 111 000 <j- 2=""></j->							D	2	6 8	continue: $C = 0$ $PC_R + j \rightarrow PC_R$ : $C = 1$	-	_	-		_	
	JR NC, j	00 110 000 <j-2></j-2>							D	2	6 8	continue: $C = 1$ $PC_R + j \rightarrow PC_R$ : $C = 0$	-	_	_	_	-	-
	JR Z, j	00 101 000 <j-2></j-2>							D	2 2	6 8	continue: $Z = 0$ $PC_R + j \rightarrow PC_R$ : $Z = 1$	-	_	-	_	_	_
	JR NZ, j	00 100 000 <j-2></j-2>							D	2	6 8	continue: $Z = 1$ $PC_R + j \rightarrow PC_R$ : $Z = 0$	_		_		_	_
Return	RET	11 001 001						D		1	9	$(SP)_{M} \rightarrow PCLr$ $(SP + 1)_{M} \rightarrow PCHr$ $SP_{R} + 2 \rightarrow SP_{R}$	-	_	_	_	-	_
	RETf	11 f 000							D	1	5 (f: false) 10 (f: true)	continue: f is false RET: f is true	-	-		_	_	_
	RETI	11 101 101 01 001 101						D	,	2	22 (Z) 12 (R1)	$(SP)_{M} \rightarrow PCLr$ $(SP + 1)_{M} \rightarrow PCHr$ $SP_{R} + 2 \rightarrow SP_{R}$	_	_	_		_	_

## • Program Control Instructions (cont)

					Ac	dres	sing								F	ag		
Operation			MMED		×	(2)	7						7	6	4	2	1	0
Name	Mnemonics	Op Code	₹	Z	2	REG	Ä	₹	띪	Bytes	States	Operation	s	Z	Н	P/V	N	С
Return	RETN	11 101 101 01 000 101						D		2	12	$(SP)_{M} \rightarrow PCLr$ $(SP + 1)_{M} \rightarrow PCHr$ $SP_{R} + 2 \rightarrow SP_{R}$ $IEF2 \rightarrow IEF1$	_		_	_		-
Restart	RST v	11 v 111						D		1		$\begin{aligned} & \text{PCHr} \rightarrow (\text{SP}-1)_{\text{M}} \\ & \text{PCLr} \rightarrow (\text{SP}-2)_{\text{M}} \\ & 0 \rightarrow \text{PCHr} \\ & v \rightarrow \text{PCLr} \\ & \text{SP}_{\text{R}}-2 \rightarrow \text{SP}_{\text{R}} \end{aligned}$	_		_	_	_	_

## • I/O Instructions

				Ac	idres	sing								F	lag		
		Ð		×	(3	5	-					7	6	4	2	1	0
Mnemonics	Op Code	₹	X	S	Ä	Æ	dNI	ВEI	Bytes	States	Operation	s	Z	Н	PΛ	N	С
IN A, (m)	11 011 011 <m></m>						D	S	2	9	$(Am)_1 \rightarrow Ar$ $m \rightarrow A_0 \text{ to } A_7$ $Ar \rightarrow A_6 \text{ to } A_{15}$	_	_	_	_	_	
IN g, (C)	11 101 101 01 g 000				D			S	2	9	$ \begin{array}{l} (BC)_{I} \longrightarrow gr \\ g = 110: \text{ only the} \\ \text{flags will change.} \\ Cr \longrightarrow A_{0} \text{ to } A_{7} \\ Br \longrightarrow A_{6} \text{ to } A_{15} \end{array} $	ı	ţ	R	Р	R	_
INO g, (m)	11 101 101 00 g 000 <m></m>				D			S	3	12	$ \begin{aligned} &(00m)_1 \longrightarrow gr\\ g &= 110: \ only \ the\\ &flags \ will\\ &change.\\ m &\to A_0 \ to \ A_7\\ &00 &\to A_6 \ to \ A_{15} \end{aligned} $	Ī	1	R	Р	R *2	_
IND	11 101 101 10 101 010					D		s	2	12	$\begin{array}{l} (BC)_I \rightarrow (HL)M \\ HL_R - 1 \rightarrow HL_R \\ Br - 1 \rightarrow Br \\ Cr \rightarrow A_0 \text{ to } A_7 \end{array}$	x	‡	X	X		X
	IN A, (m) IN g, (C) INO g, (m)	IN A, (m)  IN g, (C)  IN g, (C)  IN 1 101 101  11 201 101  11 101 101  10 2 000  IN 0 g, (m)  IN 1 101 101  11 101 101  11 101 101  11 101 10	IN A, (m)  IN g, (C)  IN g, (C)  IN 1 101 101  01 g 000  IN 0 g, (m)  IN 1 101 101  00 g 000 <m> IN D  11 101 101  11 101 101  11 101 101  11 101 10</m>	IN A, (m)  11 011 011  12 m>  IN g, (C)  11 101 101  10 g 000  IN0 g, (m)  11 101 101  10 g 000  11 101 101  11 101 101  11 101 101	Mnemonics	Mnemonics	IN A, (m) 11 011 011	Mnemonics	Mnemonics   Op Code   May   LX   Op   Op   Op   Op   Op   Op   Op   O	Mnemonics   Cop Code   May   LX   SQ   SQ   SQ   SQ   SQ   SQ   SQ   S	Mnemonics         Op Code         W         LX         XZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ         YZ	Mnemonics   Op Code   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.   No.	Mnemonics   Cop Code   Max   Same   States   Coperation   Top Code   Max   Same   States   Coperation   Top Code   Same   Same   States   Coperation   Top Code   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same   Same	Mnemonics	Mnemonics   Op Code   Max   Mnemonics   Op Code   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   Max   M	Mnemonics   Op Code   M   N   N   N   N   N   N   N   N   N	Mnemonics   Op Code   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not   Not

Notes: 1. Z = 1: Br - 1 = 0 Z = 0:  $Br - 1 \neq 0$ 2. N = 1: MSB of data = 1 N = 0: MSB of data = 0

# • I/O Instructions (cont)

					Ac	ldres	sing								F	ag		
Operation			MMED	_	×	5	5						7	6	4	2	1	0
Name	Mnemonics	Op Code	≦	꿃	Ň	REG	Æ	₹	띭	Bytes	States	Operation	S	Z	Н	PΛ	N	С
Input	INDR	11 101 101 10 111 010					D		S	2	14 (Br ≠ 0) 12 (Br = 0)	$\begin{array}{c} (BC)_{I} \rightarrow (HL)_{M} \\ Q & HL_{R}-1 \rightarrow HL_{R} \\ Br-1 \rightarrow Br \\ Repeat Q until \\ Br=0 \\ Cr \rightarrow A_{0} \text{ to } A_{7} \\ Br \rightarrow A_{6} \text{ to } A_{15} \end{array}$	X	S "1	X	X	‡	X
	INI	11 101 101 10 100 010					D		s	2	12	$\begin{split} (BC)_I &\rightarrow (HL)_M \\ HL_R + 1 &\rightarrow HL_R \\ Br - 1 &\rightarrow Br \\ Cr &\rightarrow A_0 \text{ to } A_7 \\ Br &\rightarrow A_6 \text{ to } A_{15} \end{split}$	X	1	X	X		X
	INIR	11 101 101 10 110 010					D		S	2	14 (Br ≠ 0) 12 (Br = 0)	$Q \begin{pmatrix} (BC)_l \rightarrow (HL)_M \\ HL_R + 1 \rightarrow HL_R \\ Br - 1 \rightarrow Br \end{pmatrix}$ Repeat Q until $Br = 0$ $Cr \rightarrow A_0 \text{ to } A_7$ $Br \rightarrow A_6 \text{ to } A_{15}$	X	S	X	X	‡	X
Output	OUT (m), A	11 010 011 <m></m>						S	D	2	10	$\begin{array}{l} \text{Ar} \rightarrow (\text{Am})_1 \\ \text{m} \rightarrow \text{A}_0 \text{ to A}_7 \\ \text{Ar} \rightarrow \text{A}_6 \text{ to A}_{15} \end{array}$	_	_	-	_	_	_
	OUT (C), g	11 101 101 01 g 001				S			D	2	10		-	_	_	_	_	_
	OUT0 (m), g	11 101 101 00 g 001 <m></m>				S			D	3	13	$ \begin{aligned} &\text{gr} \rightarrow (00\text{m})_{\text{I}} \\ &\text{m} \rightarrow \text{A}_0 \text{ to A}_7 \\ &00 \rightarrow \text{A}_6 \text{ to A}_{15} \end{aligned} $	_	- •1			- •2	_
	OTDM	11 101 101 10 001 011					S		D	2	14	$ \begin{split} &(HL)_M \rightarrow (00C)_I \\ &HL_R - 1 \rightarrow HL_R \\ &Cr - 1 \rightarrow Cr \\ &Br - 1 \rightarrow Br \\ &Cr \rightarrow A_0 \text{ to } A_7 \\ &00 \rightarrow A_6 \text{ to } A_{15} \end{split} $	‡	<b>‡</b>	<b>‡</b>	P	‡ •2	1
	OTDMR	11 101 101 10 011 011					S		D	2	16 (Br ≠ 0) 14 (Br = 0)	$\begin{array}{c} (HL)_{M} \rightarrow (00C)_{I} \\ HL_{R} - 1 \rightarrow HL_{R} \\ Cr - 1 \rightarrow Cr \\ Br - 1 \rightarrow Br \\ Repeat Q until \\ Br = 0 \\ Cr \rightarrow A_{0} \text{ to } A_{7} \\ 00 \rightarrow A_{6} \text{ to } A_{15} \end{array}$	R	S	R	S	‡	R

Notes: 1. Z = 1: Br - 1 = 0

Z = 0: Br  $-1 \neq 0$ 

2. N = 1: MSB of data = 1

N = 0: MSB of data = 0



# • I/O Instructions (cont)

				Addressing  Addressing  Addressing  By By By By By By By By By By By By By B											F	lag		
Operation			Q		×	G	<u>ত</u>						7	6	4	2	1	0
Name	Mnemonics	Op Code	Ž	ద	Z	2	Æ	¥	2	Bytes	States	Operation	S	Z	Н	P/V	N	С
Output	OTDR	11 101 101 10 111 011					S		D	2	14 (Br ≠ 0) 12 (Br = 0)	$\begin{array}{c} \left(\begin{array}{c} (HL)_{M} \rightarrow (BC)_{I} \\ HL_{R} - 1 \rightarrow HL_{R} \\ Br - 1 \rightarrow Br \end{array}\right) \\ \text{Repeat Q until} \\ Br = 0 \\ \text{Cr} \rightarrow A_{0} \text{ to } A_{7} \\ Br \rightarrow A_{6} \text{ to } A_{15} \end{array}$	X	s "1	X	X	‡	X
	ОШТІ	11 101 101 10 100 011					S		D	2	12	$(HL)_{M} \rightarrow (BC)_{I}$ $HL_{R} + 1 \rightarrow HL_{R}$ $Br - 1 \rightarrow Br$ $Cr \rightarrow A_{0} \text{ to } A_{7}$ $Br \rightarrow A_{6} \text{ to } A_{15}$	X	‡	X	X	‡ •2	X
	OTIR	11 101 101 10 110 011					S		D	2	14 (Br ≠ 0) 12 (Br = 0)	$Q = \begin{cases} (HL)_M \rightarrow (BC)_I \\ HL_R + 1 \rightarrow HL_R \\ Br - 1 \rightarrow Br \end{cases}$ Repeat Q until $Br = 0$ $Cr \rightarrow A_0 \text{ to } A_7$ $Br \rightarrow A_6 \text{ to } A_{15}$	X	S	X	X	‡	X
	TSTIO m	11 101 101 01 110 100 <m></m>	s						S	3	12	$(00C)_{1}$ ·m $Cr \rightarrow A_{0}$ to $A_{7}$ $00 \rightarrow A_{6}$ to $A_{15}$	‡	1	S	Р	R *2	R
	OTIM	11 101 101 10 000 011					S		D	2	14	$ \begin{split} (HL)_M &\rightarrow (00C)_I \\ HL_R + 1 &\rightarrow HL_R \\ Cr + 1 &\rightarrow Cr \\ Br - 1 &\rightarrow Br \\ Cr &\rightarrow A_0 \text{ to } A_7 \\ 00 &\rightarrow A_6 \text{ to } A_{15} \end{split} $	Î	<b>‡</b>	‡	P	‡ •2	‡
	OTIMR	11 101 101 10 010 011					S		D	2	16 (Br ≠ 0) 14 (Br = 0)	$Q = \begin{cases} (HL)_M \rightarrow (00C)_1 \\ HL_R + 1 \rightarrow HL_R \\ Cr + 1 \rightarrow Cr \\ Br - 1 \rightarrow Br \end{cases}$ Repeat Q until $Br = 0$ $Cr \rightarrow A_0 \text{ to } A_7$ $00 \rightarrow A_6 \text{ to } A_{15}$	R	s "1	R	S	‡	R
	OUTD	11 101 101 10 101 011					S		D	2	12	$ \begin{split} &(\text{HL})_{\text{M}} \rightarrow (\text{BC})_{\text{I}} \\ &\text{HL}_{\text{R}} - 1 \rightarrow \text{HL}_{\text{R}} \\ &\text{Br} - 1 \rightarrow \text{Br} \\ &\text{Cr} \rightarrow \text{A}_0 \text{ to A}_7 \\ &\text{Br} \rightarrow \text{A}_6 \text{ to A}_{15} \end{split} $	X	‡	X	X	‡	X

Notes: 1. Z = 1: Br - 1 = 0 Z = 0:  $Br - 1 \neq 0$ 2. N = 1: MSB of data = 1

N = 0: MSB of data = 0

# • Special Control Instructions

					Ac	ldres	sing								F	lag		
Operation			MMED	_	×	REG	REGI	_	_				7	6	4	2	1	0
Name	Mnemonics	Op Code	₹	꿃	Z	뿚	E E	₹	Æ	Bytes	States	Operation	S	Z	Н	P/V	N	С
Special function	DAA	00 100 111						S/D		1	4	Decimal adjust accumulator	‡	‡	‡	Р		1
Carry	CCF	00 111 111								1	3	$\overline{C} \to C$	_	_	R	_	R	1
control	SCF	00 110 111								1	3	1 → C	_		R		R	s
CPU	DI	11 110 011								1	3	$0 \rightarrow IEF_1, 0 \rightarrow IEF_2$ (Note)	_	_	_	_	_	-
control	EI	11 111 011								1	3	$1 \rightarrow IEF_1, 1 \rightarrow IEF_2$ (Note)	_	_	_		_	-
	HALT	01 110 110								1	3	CPU halted	_	_		_	_	-1
	IM O	11 101 101 01 000 110								2	6	Interrupt mode 0	_	-		_	_	-
	IM 1	11 101 101 01 010 110								2	6	Interrupt mode 1	_	-		_		-
	IM 2	11 101 101 01 011 110								2	6	Interrupt mode 2	-	-	_	-	_	-
	NOP	00 000 000								1	3	No operation	_	_	_		_	-
	SLP	11 101 101 01 110 110								2	8	Sleep		_	_	_		

Note: Interrupts are not detected at the end of the DI or EI instruction.

# ■ Alphabetical Instruction List

Mnemonics	Bytes	Machine Cycles	States
ADC A, m	2	2	6
ADC A, g	1	2	4
ADC A, (HL)	1	2	6
ADC A, (IX + d)	3	6	14
ADC A, (IY + d)	3	6	14
ADC HL, ww	2	6	10
ADD A, m	2	2	6
ADD A, g	1	2	4
ADD A, (HL)	1	2	6
ADD A, $(IX + d)$	3	6	14
ADD A, $(IY + d)$	3	6	14
ADD HL, ww	1	5	7
ADD IX, xx	2	6	10
ADD IY, yy	2	6	10
AND m	2	2	6
AND g	1	2	4
AND (HL)	1	2	6
AND (IX + d)	3	6	14
AND (IY + d)	3	6	14
BIT b, (HL)	2	3	9
BIT b, (IX + d)	4	5	15
BIT b, (IY + d)	4	5	15
BIT b, g	2	2	6
CALL f, mn	3 3	2 6	6 (If condition is false) 16 (If condition is true)
CALL mn	3	6	16
CCF	1	1	3
CPD	2	6	12
CPDR	2 2	8	14 (If $BC_R \neq 0$ and $Ar \neq (HL)_M$ ) 12 (If $BC_R = 0$ or $Ar = (HL)_M$ )

Mnemonics	Bytes	Machine Cycles	States
CP (HL)	1	2	6
CPI	2	6	12
CPIR	2 2	8 6	14 (If BC _R ≠ 0 and Ar ≠ (HL) _M ) 12 (If BC _R = 0 or Ar = (HL) _M )
CP (IX + d)	3	6	14
CP (IY + d)	3	6	14
CPL	1	1	3
CP m	2	2	6
CP g	1	2	4
DAA	1	2	4
DEC (HL)	1	4	10
DEC IX	2	3	7
DEC IY	2	3	7
DEC (IX + d)	3	8	18
DEC (IY + d)	3	8	18
DEC g	1	2	4
DEC ww	1	2	4
DI	1	1	3
DJNZ j	2 2	5 3	9 (If Br ≠ 0) 7 (If Br = 0)
El	1	1.	3
EX AF, AF'	1	2	4
EX DE, HL	1	1	3
EX (SP), HL	1	6	16
EX (SP), IX	2	7	19
EX (SP), IY	2	7	19
EXX	1	1	3
HALT ·	1	1	3
IM 0	2	2	6
IM 1	2	2	6
IM 2	2	2	6

Mnemonics	Bytes	Machine Cycles	States
INC g	1	2	4
INC (HL)	1	4	10
INC (IX + d)	3	8	18
INC (IY + d)	3	8	18
INC ww	1	2	4
INC IX	2	3	7
INC IY	2	3	7
IN A, (m)	2	3	9
IN g, (C)	2	3	9
INI	2	4	12
INIR	2	6	14 (If Br ≠ 0)
INIR	2	4	12 (If Br = 0)
IND	2	4	12
INDR	2	6	14 (If Br ≠ 0)
	2	4	12 (If Br = 0)
IN0 g, (m)	3	4	12
JP f, mn	3 3	2 3	6 (If f is false)
ID (III.)		1	9 (If f is true) 3
JP (HL)	1	2	6
JP (IX)			6
JP (IY)	2 3	2	9
JP mm		3	
JR j	2	4	8
JR C, j	2 2	2 4	6 (If condition is false) 8 (If condition is true)
JR NC, j	2	2	6 (If condition is false)
• •	2	4	8 (If condition is true)
JR Z, j	2	2	6 (If condition is false)
	2	4	8 (If condition is true)
JR NZ, j	2 2	2 4	6 (If condition is false) 8 (If condition is true)
LD A, (BC)	1	2	6
LD A, (DE)	1	2	6

<b>M</b> nemonics	Bytes	Machine Cycles	States
LD A, I	2	2	6
LD A, (mm)	3	4	12
LD A, R	2	2	6
LD (BC), A	1	3	7
LDD	2	4	12
LD (DE), A	1	3	7
LD ww, mn	3	3	9
LD ww, (mn)	4	6	18
LDDR	2	6	14 (If BC _R ≠ 0)
	2	4	12 (If BC _R = 0)
LD (HL), m	2	3	9
LD HL, (mn)	3	5	15
LD (HL), g	1	3	7
LDI	2	4	12
LDI, A	2	2	6
LDIR	2 2	6 4	14 (If $BC_R \neq 0$ ) 12 (If $BC_R = 0$ )
LD IX, mn	4	4	12
LD IX, (mn)	4	6	18
LD $(IX + d)$ , m	4	5	15
LD $(IX + d)$ , g	3	7	15
LD IY, mn	4	4	12
LD IY, (mn)	4	6	18
LD $(IY + d)$ , m	4	5	15
LD (IY + d), g	3	7	15
LD (mn), A	3	5	13
LD (mn), ww	4	7	19
LD (mn), HL	3	6	16
LD (mn), IX	4	7	19
LD (mn), IY	4	7	19
LD R, A	2	2	6
LD g, (HL)	1	2	6

Mnemonics	Bytes	Machine Cycles	States
LD g, (IX + d)	3	6	14
LD g, (IY + d)	3	6	14
LD g, m	2	2	6
LD g, g'	1	2	4
LD SP, HL	1	2	4
LD SP, IX	2	3	7
LD SP, IY	2	3	7
MLT ww	2	13	17
NEG	2	2	6
NOP	1	1	3
OR (HL)	1	2	6
OR (IX + d)	3	6	14
OR (IY + d)	3	6	14
OR m	2	2	6
ORg	1	2	4
OTDM	2	6	14
OTDMR	2 2	8 6	16 (If Br ≠ 0) 14 (If Br = 0)
OTDR	2 2	6 4	14 (If Br ≠ 0) 12 (If Br = 0)
OTIM	2	6	14
OTIMR	2 2	8 6	16 (If Br ≠ 0) 14 (If Br = 0)
OTIR	2 2	6 4	14 (If Br ≠ 0) 12 (If Br = 0)
OUTD	2	4	12
OUTI	2	4	12
OUT (m), A	2	4	10
OUT (C), g	2	4	10
OUT0 (m), g	3	5	13
POP IX	2	4	12
POP IY	2	4	12

Mnemonics	Bytes	Machine Cycles	States
POP zz	1	3	9
PUSH IX	2	6	14
PUSH IY	2	6	14
PUSH zz	1	5	11
RES b, (HL)	2	5	13
RES b, $(IX + d)$	4	7	19
RES b, (IY + d)	4	7	19
RES b, g	2	3	7
RET	1	3	9
RETf	1	3 4	5 (If condition is false) 10 (If condition is true)
RETI	2	10 (Z) 4 (R1)	22 (Z) 12 (R1)
RETN	2	4	12
RLA	1	1	3
RLCA	1	1	3
RLC (HL)	2	5	13
RLC (IX + d)	4	7	19
RLC (IY + d)	4	7	19
RLC g	2	3	7
RLD	2	8	16
RL (HL)	2	5	13
RL (IX + d)	4	7	19
RL (IY + d)	4	7	19
RL g	2	3	7
RRA	1	1	3
RRCA	1	1	3
RRC (HL)	2	5	13
RRC (IX + d)	4	7	19
RRC (IY + d)	4	7	19
RRC g	2	3	7

Mnemonics	Bytes	Machine Cycles	States
RRD	2	8	16
RR (HL)	2	5	13
RR (IX + d)	4	7	19
RR (IY + d)	4	7	19
RR g	2	3	7
RST v	1	5	11
SBC A, (HL)	1	2	6
SBC A, (IX + d)	3	6	14
SBC A, (IY + d)	3	6	14
SBC A, m	2	2	6
SBC A, g	1	2	4
SBC HL, ww	2	6	10
SCF	1	1	3
SET b, (HL)	2	5	13
SET b, (IX + d)	4	7	19
SET b, (IY + d)	4	7	19
SET b, g	2	3	7
SLA (HL)	2	5	13
SLA (IX + d)	4	7	19
SLA (IY + d)	4	7	19
SLA g	2	3	7
SLP	2	2	8
SRA (HL)	2	5	13
SRA (IX + d)	4	7	19
SRA (IY + d)	4	7	19
SRA g	2	3	7
SRL (HL)	2	5	13
SRL (IX + d)	4	7	19
SRL (IY + d)	4	7	19
SRL g	2	3	7
SUB (HL)	1	2	6

Mnemonics	Bytes	Machine Cycles	States
SUB (IX + d)	3	6	14
SUB (IY + d)	3	6	14
SUB m	2	2	6
SUB g	1	2	4
TSTIO m	3	4	12
TST g	2	3	7
TST m	3	3	9
TST (HL)	2	4	10
XOR (HL)	1	2	6
XOR(IX + d)	3	6	14
XOR (IY + d)	3	6	14
XOR m	2	2	6
XOR g	1	2	4

# Op Code Map

HD648180W

Table 3 Op Code Map (1)

First op code

Instruction format: XX

					ww (LO = ALL)												L0 =	0 to 7		1
				BC	DÈ	HL	SP									BC	DE	HL	AF	ZZ
							g (LO =	= 0 to 7)				1				NZ	NC	PO	Р	f
				В	D	Н	(HL)	В	D	Н	(HL)					00H	10H	20H	30H	٧
			Н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
		LO /		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
	В	0000	0	NOP	DJNZ,	JR NZ,	JR NC,										RE	T f		0
	C	0001	1		LD w	w, mn					* 1		ĺ				PO	P zz		1
	D	0010	2	LD (w	w), A	LD (mn)	LD (mn)				! !						JP 1	f, mn		2
						, HL	, A				! !					JP mn	OUT (m)	EX (SP)	DI	3
	E	0011	3			ww			LD g, s		i !	ADD A	SUB s	AND s	OR s		,A	, HL		
	Ι	0100	4		INC g		* 1				į	, s						f, mn		4
	L	0101	5		DEC g * 1				<u> </u>			L	l				PUS	SH zz		5
AL)	(HL)	0110	6		LD g, m * 1			Note 2 HALT							ADD A, m		AND m	OR m	6	
11	Α	0111	7	RLCA	RLA	DAA	SCF					* 2	* 2	* 2	* 2		RS	Tv		7
王	В	1000	8	EXAF, AF	JRj	JR Z, j	JR C, j										RE	ET f		8
	С	1001	9		ADD I	HL, ww										RET	EXX	JP (HL)	LD SP,	9
S	D	1010	Α	LD A,	(ww)	LD HL,	LDA,												HL	
						(mn)	(mn)											, mn		Α
	E	1011	В		DEC	C ww			LD	g, s		ADC A	SBC A	XOR s	CP s	Table 2	IN A, (m)	EXDE, HL	EI	В
	Η	1100	C		IN	Cg						, S	,s				CALL	f, mn		С
	L	1101	D			Cg		L				L				CALL mn		Table 3	* 3	D
	(HL)	1110	E			g, m			*	2		* 2	* 2	* 2	* 2	ADC A, m		XOR m	CP m	E
	Α	1111	F	RRCA	RRA	CPL	CCF											Tv		F
				0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
				С	E	L	Α	С	E	<u> </u>	A	1				Z	С	PE	М	f
					g (LO = 8 to F)											08H	18H	28H	38H	V
																	L0 =	8 to F		



Notes: 1. g is replaced by (HL).

- 2. s is replaced by (HL).
- 3. Appending DD to the beginning of an op code (DD XX) in an instruction that has HL or (HL) in its operand produces the same operation as the original format with the following replacements:

HL replaced by IX

(HL) replaced by (IX + d)

Example:

22H; LD (mn), HL → DDH 22H; LD (mn), IX

Similarly, appending FD to the beginning of an op code (FD XX) in an instruction that has HL or (HL) in its operand produces the same operation as the original format with the following replacements:

HL replaced by IY

(HL) replaced by (IY + d)

Example:

34H; INC (HL)  $\rightarrow$  FDH 34H; INC (IY + d)

An exception is the JP (HL) instruction (E9H). Appending DDH or FDH to the beginning replaces (HL) with (IX) or (IY).

If DDH or FDH is appended to the EX DE, HL instruction (EBH), an undefined instruction results, without replacement of HL.

**©**HITACHI

Table 4 Op Code Map (2)

Second op code

Instruction format: CB XX

								ſ	b (LO = 0 to 7)									1		
								0	2	4	6	0	2	4	6	0	2	4	6	1
			Н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	]
		LO	$\geq$	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	
	B	0000	0																	0
1	C	0001	1																	1
1	D	0010	2																	2
1	E	0011	3																	3
	H	0100	4	RLC g	RLg	SLA g			BIT	b, g			RES	Sb, g			SET	b, g		4
	L L	0101	5			l										l				5
1	(HL)	0110	6	*1	* 1	* 1			*	1			*	1			*	1		6
(HI = ALL)	Α	0111	7																	7
"	В	1000	8																	8
E	С	1001	9																	9
_	D	1010	Α																	Α
6	E	1011	В													İ				В
	Н	1100	C	RRC g	RR g	SRA g	SRL g		BIT	b, g			RES	b, g			SET	b, g		С
	L	1101	D					. <b></b>								l			. <b></b>	D
	(HL)	1110	Е	Note	Note	Note	Note		No	te			N	ote			No	te		E
	Α	1111	F																	F
			l	0		2	3	4	5	6	7	8	9	A	В	С	D	E	F	
								1	3	5	7	1	3	5	7	1	3	5	7	1
							l	b (LO = 8 to F)									j			

HD648180W

Note: If DDH is appended to the beginning of the op code, the instruction is executed by the op code DD CB d XX, replacing (HL) with (IX + d). Similarly, if FDH is appended to the beginning of the op code, the instruction is executed by the op code FD CB d XX, replacing (HL) with (IY + d).

Table 5 Op Code Map (3)

Second op code Instruction format: ED XX

							ww (LC	= ALL $)$										
						BC	DE	HL	SP									
					g (LO =	= 0 to 7)				1								
		В	D	Н		В	D	H										_
	Н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
LO		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
0000	0		INO g	g, (m)				, (C)				LDI	LDIR					0
0001	1	Ol	UT0 (m)	, g		C	OUT (C),			_		CPI	CPIR					1
0010	2				-		SBC	HL, ww				INI	INIR					2
0011	3						LD (m	n), ww		OTIM	OTIMR	OUTI	OTIR					3
0100	4		TST g		TST (HL)			TST M	TSTIO _m									4
0101	5					RETN												5
0110	6					IM 0	IM 1		SLP									6
0111	7					LD I, A	LD A, I	RRD		_				_				7
1000	8			g, (m)				, (C)				LDD	LDDR					8
1001	9		OUT0	(m), g			OUT	(C), g				CPD	CPDR					9
1010	Α						ADC I	IL, ww				IND	INDR					Α
1011	В						LD w	v, (mn)		OTDM	OTDMR	OUTD	OTDR					В
1100	С		TS	Tg			ML	Γww										С
1101	D					RETI				-								D
1110	E						IM 2											E
1111	F					LDR, A	LDA, R	RLD										F
		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
		С	E	L	Α	С	E	L	Α									
					g (LO =	= 8 to F)												

# **■** Bus Cycle Conditions

A hyphen in the Address column indicates that address output is undefined. A "Z" in the Data column indicates that the data pin is at high impedance.

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
ADD HL, ww	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂ to	ппппп		Z	1	1	1	1	1	1	1
ADD IX, ww ADD IY, yy	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃ to	TITITITI		Z	1	1	1	1	1	1	1
ADC HL, ww SBC HL, ww	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	$MC_2$ $T_1T_2T_3$		2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃ to MC ₆	TITITITI		Z	1	1	1	1	1	1	1
ADD A, g ADC A, g	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
SUB g SBC A, g AND g OR g XOR g CP g	MC ₂	Ti		Z	1	1	1	1	1	1	1
ADD A, m ADC A, m	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
SUB m SBC A, m AND m OR m XOR m CP m	MC ₂	T ₁ T ₂ T ₃	2nd operand address	2nd op-code	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	Address	Data	RD	WR	MF	ĪŌĒ	IIR	HALT	ST
ADD A, (HL) ADC A, (HL)	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
SUB (HL) SBC A, (HL) AND (HL) OR (HL) XOR (HL) CP (HL)	MC ₂	T ₁ T ₂ T ₃	HL	Data	0	1	0	1	1	1	1
ADD A, $(IX + d)$ ADD A, $(IY + d)$	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
SUB (IX + d) SUB (IY + d) SBC A, (IX + d) SBC A, (IY + d)	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand address	d	0	1	0	1	1	1	1
	MC ₄ to	ππ	_	Z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	IX + d IY + d	Data	0	1	0	1	1	1	1
BIT b, g	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
BIT b, (HL)	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1

Instruction	Machine Cycle	e States	Address	Data	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
BIT b, (IX + d) BIT b, (IY + d)	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand address	d	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	3rd op-code address	3rd op-code	0	1	0	1	0	1	1
	MC ₅	T ₁ T ₂ T ₃	IX + d IY + d	Data	0	1	0	1	1	1	1
CALL mn	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand address	m	0	1	0	1	1	1	1
	MC ₄	Ti		Z	1	1	1	1	1	1	1
	MC ₅	$T_1T_2T_3$	SP - 1	PCH	1	0	0	1	1	1	1
	MC ₆	$T_1T_2T_3$	SP - 2	PCL	1	0	0	1	1	1	1
CALL f, mn (If condition	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
is false)	MC ₂	T ₁ T ₂ T ₃	1st operand address	n	0	1	0	1	1	1	1
CALL f, mn (If condition	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
is false)	MC ₂	T ₁ T ₂ T ₃	1st operand address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand address	m	0	1	0	1	1	1	1
	MC ₄	Ti	_	Z	1	1	1	1	1	1	1
	MC ₅	$T_1T_2T_3$	SP - 1	PCH	1	0	0	1	1	1	1
	MC ₆	$T_1T_2T_3$	SP - 2	PCL	1	0	0	1	1	1	1

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
CCF	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
CPI CPD	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₄ to	TiTiTi	_	Z	1	1	1	1	1	1	1
CPIR CPDR	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
(If BCR ≠ 0 and Ar ≠ (HL) _M )	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₄ to MC ₈	тітітіті	_	Z	1	1	1	1	1	1	1
CPIR CPDR	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
(If BCR = 0 or Ar = (HL) _M )	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₄ to	тітітіті		Z	1	1	1	1	1	1	1
CPL	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
DAA	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti		Z	1	1	1	1	1	1	1
DINote	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0

Note: Interrupts are not detected at the end of the DI instruction.

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
DJNZ j (If Br ≠ 0)	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti*1		Z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand address	j – 2	0	1	0	1	1	1	1
	MC ₄ to MC ₅	TiTi	_	Z	1	1	1	1	1	1	1
DJNZ j (If Br = 0)	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti*1		Z	1	1	1	1	1	1	1
	MC ₃	$T_1T_2T_3$	1st operand address	j-2	0	1	0	1	1	1	1
EI*2	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
EX DE, HL EXX	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
EX AF, AF'	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti		Z	1	1	1	1	1	1	1
EX (SP), HL	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	SP	Data	0	1	0	1	1	1	1
	MC ₃	$T_1T_2T_3$	SP + 1	Data	0	1	0	1	1	1	1
	MC ₄	Ti		Z	1	1	1	1	1	1	1
	MC ₅	$T_1T_2T_3$	SP + 1	Н	1	0	0	1	1	1	1
	MC ₆	$T_1T_2T_3$	SP	L	1	0	0	1	1	1	1

Notes: 1. Immediately after this state, DMA, refresh, and bus release cannot be executed. Any such requests are ignored.

2. Interrupts are not detected at the end of the El instruction.

Instruction	Machine Cycle	e States	Address	Data	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
EX (SP), IX EX (SP), IY	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	SP	Data	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	SP + 1	Data	0	1	0	1	1	1	1
	MC ₅	Ti		Z	1	1	1	1	1	1	1
	MC ₆	$T_1T_2T_3$	SP + 1	IXH IYH	1	0	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	SP	IXL IYL	1	0	0	1	1	1	1
HALT	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
			Next op-code address	Next op-code	0	1	0	1	0	0	0
IM 0 IM 1	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
IM 2	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
INC g DEC g	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	$MC_2$	Ti		Z	1	1	1	1	1	1	1
INC (HL) DEC (HL)	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₃	Ti		Z	1	1	1	1	1	1	1
	MC ₄	$T_1T_2T_3$	HL	Data	1	1	1	1	1	1	1
INC (IX + d) INC (IY + d) DEC (IX + d) DEC (IY + d)	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti	1st operand address	d	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
INC (IX + d) INC (IY + d)	MC ₄ to	TiTi		Z	1	1	1	1	1	1	1
DEC (IX + d) DEC (IY + d)	MC ₆	$T_1T_2T_3$	IX + d IY + d	Data	0	1	0	1	1	1	1
	MC ₇	Ті		Z	1	1	1	1	1	1	1
	MC ₈	$T_1T_2T_3$	IX + d IY + d	Data	1	0	0	1	1	1	1
INC ww DEC ww	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti		Z	1	1	1	1	1	1	1
INC IX INC IY	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
DEC IX INC IY	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti		Z	1	1	1	1	1	1	1
IN A, (m)	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand address	m	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	m to A ₀ -A ₇ A to A ₈ -A ₁₅	Data	0	1	1	0	1	1	1
IN g, (C)	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	BC	Data	0	1	1	0	1	1	1
INO g, (m)	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	m to A ₀ -A ₇ 00H to A ₈ -A ₁₅	Data	0	1	1	0	1	1	1

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
INI IND	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	ВС	Data	0	1	1	0	1	1	1
	MC ₄	$T_1T_2T_3$	HL	Data	1	0	0	1	1	1	1
INIR INDR	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
(If Br ≠ 0)	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	ВС	Data	0	1	1	0	1	1	1
	MC ₄	$T_1T_2T_3$	HL	Data	1	0	0	1	1	1	1
	MC ₅ to	TiΤi		Z	1	1	1	1	1	1	1
INIR INDR	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
(If Br = 0)	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	BC	Data	0	1	1	0	1	1	1
	MC ₄	$T_1T_2T_3$	HL	Data	1	0	0	1	1	1	1
JP mn	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	1st operand address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand address	m	0	1	0	1	1	1	1
JP f, mn (If f is false)	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	1st operand address	n	0	1	0	1	1	1	1



Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
JP f, mn (If is true)	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	1st operand address	n	0	1	0	1	1	1	1
	MC ₃	$T_1T_2T_3$	2nd operand address	m	0	1	1	1	1	1	1
JP (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
JP (IX) JP (IY)	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
JR j	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
ID 0 : ID NO :	MC ₂	$T_1T_2T_3$	1st operand address	j – 2	0	1	0	1	1	1	1
	MC ₃ to	TITI		Z	1	1	1	1	1	1	1
JR C, j JR NC, j JR Z, j JR NZ, j	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
(If condition is false)	MC ₂	$T_1T_2T_3$	1st operand address	j – 2	0	1	0	1	1	1	1
JR C, j JR NC, j JR Z, j JR NZ, j	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
(If condition is true)	MC ₂	T ₁ T ₂ T ₃	1st operand address	j – 2	0	1	0	1	1	1	1
	MC ₃ to	TiTi		Z	1	1	1	1	1	1	1
LD g, g'	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti		Z	1	1	1	1	1	1	1
LD g, m	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	1st operand address	m	0	1	0	1	1	1	1
LD g, (HL)	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1

	Machine									=	
Instruction	Cycle	States	Address	Data		WR	ME			HALT	
LD g, (IX + d) LD g, (IY + d)	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	1st operand address	d	0	1	0	1	1	1	1
	MC ₄ to MC ₅	TiTi		Z	1	1	1	1	1	1	1
	MC ₆	$T_1T_2T_3$	IX + d IY + d	Data	0	1	0	1	1	1	1
LD (HL), g	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti		Z	1	1	1	1	1	1	1
	MC ₃	$T_1T_2T_3$	HL	g	1	0	0	1	1	1	1
LD (IX + d), g LD (IY + d), g	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	1st operand address	d	0	1	0	1	1	1	1
	MC ₄ to	ТІТІТІ		Z	1	1	1	1	1	1	1
	MC ₇	$T_1T_2T_3$	IX + d IY + d	g	1	0	0	1	1	1	1
LD (HL), m	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	1st operand address	m	0	1	0	1	1	1	1
	MC ₃	$T_1T_2T_3$	HL	Data	1	0	0	1	1	1	1
LD (IX + d), m LD (IY + d), m	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
LD (IY + d), m	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand address	d	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	IX + d IY + d	Data	1	0	0	1	1	1	1

## **OHITACHI**

Instruction	Machin Cycle	e States	Address	Data	RD	WR	MF	IOE	ΠR	HALT	ST
LD A, (BC) LD A, (DE)	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	BC DE	Data	0	1	0	1	1	1	1
LD A, (mn)	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	1st operand address	n	0	1	0	1	1	1	1
	MC ₃	$T_1T_2T_3$	2nd operand address	m	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	mn	Data	1	1	1	1	1	1	1
LD (BC), A LD (DE), A	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti	****	Z	1	1	1	1	1	1	1
	MC ₃	$T_1T_2T_3$	BC DE	Α	1	0	0	1	1	1	1
LD (mn), A	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	1st operand address	n	0	1	0	1	1	1	1
	MC ₃	$T_1T_2T_3$	2nd op-code address	m	0	1	0	1	1	1	1
	MC ₄	Ti	_	Z	1	1	1	1	1	1	1
	MC ₅	$T_1T_2T_3$	mn	Α	1	0	0	1	1	1	1
LD A, I ^{Note} LD A, R ^{Note}	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
LD I, A LD R, A	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
LD ww, mn	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd op-code address	m	0	1	0	1	1	1	1

Note: Interrutps are not detected at the end of the LD A, I or LD A, R instruction.

Instruction	Machine Cycle	e States	Address	Data	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
LD IX, mn LD IY, mn	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand address	n	0	1	0	1	1	1	1
	MC ₃	$T_1T_2T_3$	2nd operand address	m	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	mn	Data	0	1	0	1	1	1	1
	MC ₅	$T_1T_2T_3$	mn + 1	Data	0	1	0	1	1	1	1
LD ww, (mn)	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	1st operand address	n	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	2nd operand address	m	0	1	0	1	1	1	1
	MC ₅	$T_1T_2T_3$	mn	Data	0	1	0	1	1	1	1
	MC ₆	$T_1T_2T_3$	mn + 1	Data	0	1	0	1	1	1	1
LD IX, (mn) LD IY, (mn)	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand address	n	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	2nd operand address	m	0	1	0	1	1	1	1
	MC ₅	$T_1T_2T_3$	mn	Data	0	1	0	1	1	1	1
	MC ₆	$T_1T_2T_3$	mn + 1	Data	0	1	0	1	1	1	1

1	Machin		Adduses	Data		WR		ĪŌĒ	115	HALT	CT
Instruction	Cycle	States	Address	Data	RD						
LD (mn), HL	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand address	n	0	1	0	1	1	1	1
	MC ₃	$T_1T_2T_3$	2nd operand address	m	0	1	0	1	1	1	1
	MC ₄	Ti		Z	1	1	1	1	1	1	1
	MC ₅	$T_1T_2T_3$	mn	L	1	0	0	1	1	1	1
	MC ₆	$T_1T_2T_3$	mn + 1	Н	1	0	0	1	1	1	1
LD (mn), ww	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	1st operand address	n	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	2nd operand address	m	0	1	0	1	1	1	1
	MC ₅	Ti		Z	1	1	1	1	1	1	1
	MC ₆	$T_1T_2T_3$	mn	wwL	1	0	0	1	1	1	1
	MC ₇	$T_1T_2T_3$	mn + 1	wwH	1	0	0	1	1	1	1
LD (mn), IX LD (mn), IY	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	1st operand address	n	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	2nd operand address	m	0	1	0	1	1	1	1
	MC ₅	Ti		Z	1	1	1	1	1	1	1
	MC ₆	$T_1T_2T_3$	mn	IXL IYL	1	0	0	1	1	1	1
	MC ₇	$T_1T_2T_3$	mn + 1	IXH IYH	1	0	0	1	1	1	1

	Machin	<b>e</b>									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
LD SP, HL	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti		Z	1	1	1	1	0	1	1
LD SP, IX LD SP, IY	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti		Z	1	1	1	1	1	1	1
LDI LDD	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	DE	Data	1	0	0	1	1	1	1
LDIR LDDR	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
(If BCR ≠ 0)	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	DE	Data	1	0	0	1	1	1	1
	MC ₅ to MC ₆	TiTi		Z	1	1	1	1	1	1	1
LDIR LDDR	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
(If BCR = 0)	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	DE	Data	1	0	0	1	1	1	1
MLT ww	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
workers and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second	MC ₃ to	TITITITI TITITITI TITITI	_	Z	1	1	1	1	1	1	1

## **OHITACHI**

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
NEG	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
NOP	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
OUT (m), A	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	1st operand address	m	0	1	0	1	1	1	1
	MC ₃	Ti		Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	m to A ₀ -A ₇ A to A ₈ -A ₁₅	Α	1	0	1	0	1	1	1
OUT (C), g	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti		Z	1	1	1	1	1	1	1
	MC ₄	$T_1T_2T_3$	BC	g	1	0	1	0	1	1	1
OUT0 (m), g	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand address	m	0	1	0	1	1	1	1
	MC ₄	Ti		Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	m to A ₀ -A ₇ 00H to A ₈ -A ₁₅	g	1	0	1	0	1	1	1

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
OTIM OTDM	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti	_	Z	1	1	1	1	1	1	1
	MC ₄	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ -A ₇ 00H to A ₈ -A ₁₅	Data	1	0	1	0	1	1	1
	MC ₆	Ti		Z	1	1	1	1	1	1	1
OTIMR OTDMR	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
(If Br ≠ 0)	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti		Z	1	1	1	1	1	1	1
	MC ₄	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ -A ₇ 00H to A ₈ -A ₁₅	Data	1	0	1	0	1	1	1
	MC ₆ to MC ₈	ТіТіТі		Z	1	1	1	1	1	1	1
OTIMR OTDMR	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
(If Br = 0)	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ті		Z	1	1	1	1	1	1	1
	MC ₄	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1_
	MC ₅	$T_1T_2T_3$	C to A ₀ -A ₇ 00H to A ₈ -A ₁₅	Data	1	0	1	0	1	1	1
	MC ₆ to	Ti		Z	1	1	1	1	1	1	1

	Machine			_							
Instruction	Cycle	States	Address	Data	RD					HALT	
OUTI OUTD	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	ВС	Data	1	0	1	0	1	1	1
OTIR OTDR	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
(If Br ≠ 0)	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	ВС	Data	1	0	1	0	1	1	1
	MC ₅ to MC ₆	TiTi	*******	Z	1	1	1	1	1	1	1
OTIR OTDR	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
(If Br = 0)	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	ВС	Data	1	0	1	0	1	1	1
POP zz	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	SP	Data	0	1	0	1	1	1	1
	MC ₃	$T_1T_2T_3$	SP + 1	Data	0	1	0	1	1	1	1
POP IX POP IY	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	SP	Data	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	SP + 1	Data	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
PUSH zz	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂ to	TiTi	_	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP – 1	zzH	1	0	0	1	1	1	1
	MC ₅	$T_1T_2T_3$	SP - 1	zzL	1	0	0	1	1	1	1
PUSH IX PUSH IY	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃ to MC ₄	TiTi		Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP - 1	IXH IYH	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP - 2	IXL IYL	1	0	0	1	1	1	1
RET	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	SP	Data	0	1	0	1	1	1	1
	MC ₃	$T_1T_2T_3$	SP + 2	Data	0	1	0	1	1	1	1
RET f (If condition	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
is false)	MC ₂ to MC ₃	TiTi		Z	1	1	1	1	1	1	1
RET f (If condition	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
is true)	MC ₂	Ti		Z	1	1	1	1	1	1	1
	MC ₃	$T_1T_2T_3$	SP	Data	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	SP + 1	Data	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
RETI (R1) RETN	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	SP	Data	0	1	0	1	1	1	1
	MC ₄	$T_{1}T_{2}T_{3}$	SP + 1	Data	0	1	0	1	1	1	1
RETI (Z)	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	O ^{Not}	e 1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	O ^{Not}	e 1	1
	MC ₃ to	TiTiTi		Z					1 Not	9	
	MC ₅	48844888888			1	1	1	1	1	1	1_
	MC ₆	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	ONot	9 1	1
	MC ₇	Ti		Z					1 Not	е	
					1	1	1	1	1	1	1
	MC ₈	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	ONote O	e 1	1
	••••			- <b>F</b>		•			1 Note		
	MC ₉	$T_1T_2T_3$	SP	Data	0	1	0	1	1	1	1
									1 Note	9	
***	MC ₁₀	$T_1T_2T_3$	SP + 1	Data	0	1	0	1	1	1	1
RLCA RLA RRCA RRA	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
RLC g RL g RRC g RR g SLA g	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
SRA g SRL g	MC ₃	Ті	_	Z	1	1	1	1	1	1	1

Note: Upper value is  $\overline{LIR}$  status when LIRE = 1. Lower value is  $\overline{LIR}$  status when LIRE = 0.

	Machine	-									
Instruction	Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
RLC (HL) RL (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
RRC (HL) RR (HL) SLA (HL)	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
SRA (HL)	MC ₃	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1_
SRL (HL)	MC ₄	Ti		Z	1	1	1	1	1	1	1
	MC ₅	$T_1T_2T_3$	HL	Data	1	0	0	1	1	1	1_
RLC (IX + d) RLC (IY + d)	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
RL (IX + d) RL (IY + d) RRC (IX + d)	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
RRC (IY + d) RR (IX + d)	MC ₃	$T_1T_2T_3$	1st operand address	d	0	1	0	1	1	1	1
RR (IY + d) SLA (IX + d) SLA (IY + d)	MC ₄	$T_1T_2T_3$	3rd op-code address	3rd op-code	0	1	0	1	0	1	1
SRA (IX + d) SRA (IY + d)	MC ₅	$T_1T_2T_3$	IX + d IY + d	Data	0	1	0	1	1	1	1
SRL (IX + d) SRL (IY + d)	MC ₆	Τι		Z	1	1	1	1	1	1	1
SNL (IT + 0)	MC ₇	T ₁ T ₂ T ₃	IX + d IY + d	Data	1	0	0	1	1	1	1
RLD RRD	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
Tillo	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₄ to	ТіТіТіТі	_	Z	1	1	1	1	1	1	1
	MC ₈	$T_1T_2T_3$	HL	Data	1	0	0	1	1	1	1

	Machine		Addon	D-4-	==	<del></del>		TOF		=	
Instruction	Cycle	States	Address	Data	RD					HALT	
RST v	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂ to	тт		Z	1	1	1	1	1	1	1
	MC ₄	$T_1T_2T_3$	SP - 1	PCH	1	0	0	1	1	1	1
	MC ₅	$T_1T_2T_3$	SP - 2	PCL	1	0	0	1	1	1	1
SCF	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
SET b, g RES b, g	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti		Z	1	1	1	1	1	1	1
SET b, (HL) RES b, (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
nes b, (ne)	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1
	MC ₄	Ті		Z	1	1	1	1	1	1	1
	MC ₅	$T_1T_2T_3$	HL	Data	1	0	0	1	1	1	1
SET b, (IX + d) SET b, (IY + d)	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
RES b, (IX + d) RES b, (IY + d)	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand address	d	0	1	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	3rd op-code address	3rd op-code	0	1	0	1	0	1	1
	MC ₅	T ₁ T ₂ T ₃	IX + d IY + d	Data	0	1	0	1	1	1	1
	MC ₆	Ti		Z	1	1	1	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	IX + d IY + d	Data	1	0	0	1	1	1	1

Instruction	Machin Cycle	e States	Address	Data	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
SLP	MC ₁	$T_1T_2T_3$	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
			FFFFFH	Z	1	1	1	1	1	0	1
TSTIO m	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	C to A ₀ -A ₇ 00H to A ₈ -A ₁₅	Data	0	1	1	1	1	1	1
TST g	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti		Z	1	1	1	1	1	1	1
TST m	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand address	m	1	1	1	1	1	1	1
TST (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC ₂	$T_1T_2T_3$	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti		Z	1	1	1	1	1	1	1
	MC ₄	$T_1T_2T_3$	HL	Data	0	1	0	1	1	1	1

	Machine			<b>D</b> . • .		<del></del>		105			
Instruction	Cycle	States	Address	Data	RD					HALT	
<mark>NМ</mark> I	MC ₁	T ₁ T ₂ T ₃	Next op-code address (PC)		0	1	0	1	0	1	0
	MC ₂ to MC ₃	TiTi	_	Z	1	1	1	1	1	1	1
	MC ₄	$T_1T_2T_3$	SP - 1	PCH	1	0	0	1	1	1	1
	MC ₅	$T_1T_2T_3$	SP - 2	PCL	1	0	0	1	1	1	1
INT ₀ mode 0 (RST inserted)	MC ₁	$T_1T_2T_W$ $T_WT_3$	Next op-code address (PC)		1	1	1	0	0	1	0
	MC ₂ to MC ₃	TITI		Z	1	1	1	1	1	1	1
	MC ₄	$T_1T_2T_3$	SP - 1	PCH	1	0	0	1	1	1	1
	MC ₅	$T_1T_2T_3$	SP - 2	PCL	1	0	0	1	1	1	1
INT ₀ mode 0 (CALL inserted)	MC ₁	$T_1T_2T_W$ $T_WT_3$	Next op-code address (PC)		1	1	1	0	0	1	0
	MC ₂	$T_1T_2T_3$	PC	n	0	1	0	1	1	1	1
	MC ₃	$T_1T_2T_3$	PC + 1	m	0	1	0	1	1	1	1
	MC ₄	Ti		Z	1	1	1	1	1	1	1
	MC ₅	$T_1T_2T_3$	SP - 1	PC + 2 (H)	1	0	0	1	1	1	1
	MC ₆	$T_1T_2T_3$	SP - 2	PC + 2 (L)	1	0	0	1	1	1	1
INT ₀ mode 1	MC ₁	$T_1T_2T_W$ $T_WT_3$	Next op-code address (PC)		1	1	1	0	0	1	0
	MC ₂	$T_1T_2T_3$	SP - 1	PCH	1	0	0	1	1	1	1
	MC ₃	$T_1T_2T_3$	SP + 2	PCL	1	0	0	1	1	1	1
INT ₀ mode 2	MC ₁	$T_1T_2T_W$ $T_WT_3$	Next op-code address (PC)	vector	1	1	1	0	0	1	0
	MC ₂	Ti		Z	1	1	1	1	1	1	1
	MC ₃	$T_1T_2T_3$	SP - 1	PCH	1	0	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	SP - 2	PCL	1	0	0	1	1	1	1
	MC ₅	$T_1T_2T_3$	I, vector	Data	0	1	0	1	1	1	1
	MC ₆	$T_1T_2T_3$	I, vector + 1	Data	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
INT ₁ , INT ₂ ,	MC ₁	$T_1T_2T_W$ $T_WT_3$	Next op-code address (PC)		1	1	1	1	1	1	0
internal interrupts	MC ₂	Ті		Z	1	1	1	1	1	1	1
ппоптарко	MC ₃	$T_1T_2T_3$	SP - 1	PCH	1	0	0	1	1	1	1
	MC ₄	$T_1T_2T_3$	SP - 2	PCL	1	0	0	1	1	1	1
	MC ₅	$T_1T_2T_3$	I, vector	Data	0	1	0	1	1	1	1
	MC ₆	$T_1T_2T_3$	I, vector + 1	Data	0	1	0	1	1	1	1

# ■ Acceptable Requests in Each Mode

## **Current Status**

Action Request	Normal Mode (CPU Mode) (IOSTOP Mode)	Wait State	Refresh Cycle	interrupt Acknowl- edge Cycle	DMA Cycle	Bus Release Mode	Sieep Mode	Standby Mode
WAIT	Accepted	Accepted	Not accepted	Accepted	Accepted	Not accepted	Not accepted	Not accepted
Refresh request (request for insertion of refresh cycle by on-chip refresh circuit)	Refresh cycle inserted at machine cycle break	Not accepted	Not accepted	Refresh cycle inserted at machine cycle break	Refresh cycle inserted at machine cycle brea		Not accepted	Not accepted
DREQ ₀ DREQ ₁	DMA cycle inserted at machine cycle break	Accepted, but DMA cycle not inserted until machine cycle break	Accepted * Following completion of refresh cycle, 1 machine cycle is executed and then DMA cycle is inserted.	DMA cycle inserted at machine cycle break	Accepted (Consult this manual for full details.)	Accepted * Following completion of bus release cycle, 1 machine cycle is executed and then DMA cycle is inserted.	•	Not accepted
BUSREQ	Bus release mode entered at machine cycle break	Not accepted	Not accepted	Bus release mode entered at machine cycle break	Bus release mode entered at machine cycle brea		Accepted	Accepted

Note: * Not accepted when  $\overline{DREQ_0}$  and  $\overline{DREQ_1}$  are set for level detection.

			C	urrent Stat				
Action Request	Normal Mode (CPU Mode) (IOSTOP Mode)	Wait State	Refresh Cycle	interrupt Acknowi- edge Cycle	DMA Cycle	Bus Release Mode	Sleep Mode	Standby Mode
signature state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of	Accepted in final machine cycle of instruction	Accepted in final machine cycle of instruction	Not accepted	Not accepted	Not accepted	Not accepted	Accepted, sleep mode exited and normal status recovered	Not accepted
Inter- nal I/O inter- rupt reques	Accepted in final machine cycle of instruction	Accepted in final machine cycle of instruction	Not accepted	Not accepted	Not accepted	Not accepted	Accepted, sleep mode exited and normal status recovered	Not accepted
NMI	Accepted in final machine cycle of instruction	Accepted in final machine cycle of instruction	Not accepted	Not accepted **Accepted in final machine cycle of instruction following completior of acknowl edge cycle	-	Not accepted	Accepted, sleep mode exited and normal status recovered	Accepted, standby mode exited and normal status recovered. Note that IOSTOP bit remains set to 1.

Note: ** Accepted when  $\overline{\mathsf{INT}_0}$  is being used in mode 0. The NMI acknowledge cycle begins following execution of the instruction placed on the bus.

# ■ Request Priority Sequence

Three types of requests can be input to the CPU.

- 1. Requests that can be accepted and executed at the end of a state (WAIT)
- 2. Requests that can be accepted and executed at the end of a machine cycle (refresh requests, DMA requests, BUSREQ)
- 3. Requests that can be accepted and executed at the end of an instruction (all interrupts)

Basically, the priority sequence gives 1 the highest priority, and 3 the lowest.

Within group 2 above, the descending priority sequence is:

**BUSREO** 

Refresh request

DMA request

If a BUSREQ and refresh request are input simultaneously, the BUSREQ is given priority.


For the priority sequence of the interrupts in group 3 above, see the section of this manual that details interrupt operations.

4. Among requests that are accepted and executed in the final machine cycle of an instruction, the descending priority sequence is:

Bus requests (BUSREQ, refresh request, DMA request)

Interrupt

# ■ Mode Transitions



Notes: 1. Normal: Normal CPU instruction execution mode

- DMA request: DREQ₀ or DREQ₁ = 0 (for memory ↔ (memory-mapped) I/O transfers)
  - DE0 = 1 (for Memory  $\leftrightarrow$  Memory transfers)
- DMA end: DREQ₀ or DREQ₁ = 1 (for memory ↔ (memory-mapped) I/O transfers)
   BCR0 and BCR1 = 0000H (for all transfer modes)
   NMI = 0 (for all transfer modes)

# **@HITACHI**

# HD648180W

In addition to the above, the following mode transitions are also possible.

- 1. From halt to DMA, refresh, or bus release, and vice versa.
- 2. From sleep to bus release, and vice versa.

# ■ Status Signal List

The following list shows the status signal output for each mode.

Mode		LIR	ME	IOE	RD	WR	REF	HALT	BUSACK	ST	Address Bus	Data Bus
CPU operation	1st op code fetch	0	0	1	0	1	1	1	1	0	A	In
	Other op code fetch	0	0	1	0	1	1	1	1	1	A	ln
	Memory read	1	0	1	0	1	1	1	1	1	A	In
	Memory write	1	0	1	1	0	1	1	1	1	A	Out
	I/O read	1	1	0	0	1	1	1	1	1	Α	In
	I/O write	1	1	0	1	0	1	1	1	1	Α	Out
	Internal operation	1	1	1	1	1	1	1	1	1	Α	In
Refresh		1	0	1	1	1	0	1	1	*	Α	In
Interrupt	NMI	0	0	1	0	1	1	1	1	0	Α	In
acknowl- edge (1st	ĪNT ₀	0	1	0	1	1	1	1	1	0	Α	In
machine cycle)	INT ₁ , INT ₂ , and internal interrupts	1	1	1	1	1	1	1	1	0	Α	In
Bus releas	e	1	Z	Z	Z	Z	1	1	0	*	Z	In
Halt		0	0	1	0	1	1	0	1	0	Α	In
Sleep		1	1	1	1	1	1	0	1	1	1	İn
Internal DMA	Memory read	1	0	1	0	1	1	*	1	0	Α	In
	Memory write	1	0	1	1	0	1	*	1	0	A	Out
	I/O read	1	1	0	0	1	1	*	1	0	Α	In
	I/O write	1	1	0	1	0	1	1	1	0	Α	Out
Reset	1	1	1	1	1	1	1	1	1	1	Z	ln

 $^{1 = \}text{high level}$ ; 0 = low level; * = undefined; A = any value; Z = high impedance; IN = input; OUT = output

# ■ Internal I/O Register Reference

The upper 8 bits of the I/O register address are all 0. The most significant bit of the lower 8 bits can be set using the IOA7 bit of the IO control register. The table below shows the addresses when IOA7 = 0.

Register	Address	Rem	arks			
DMA source address register channel 0 L: SAR0L	20					
DMA source address register channel 0 H: SAR0H	21					
DMA source address	22	Only	bits 0,	1, 2, a	and 3 a	are used
register channel 0 B: SAR0B		A ₁₉ ,	A ₁₈ ,	A ₁₇ ,	A ₁₆	DMA Transfer Request
		×	×	0	0	DREQ ₀ (external)
		×	×	0	1	Not used
		×	×	1	0	Not used
		×	×	11	1	Not used
DMA destination address register	23					
channel 0 L: DAR0L DMA destination address register channel 0 H: DAR0H	24					
DMA destination	24	Only	bits 0,	1, 2, a	ınd 3 a	are used
DMA destination address register channel 0 H: DAR0H DMA destination address register						are used DMA Transfer Request
DMA destination address register channel 0 H: DAR0H DMA destination address register				1, 2, a A ₁₇ ,		
DMA destination address register channel 0 H: DAR0H DMA destination address register		A ₁₉ ,	A ₁₈ ,	A ₁₇ ,	A ₁₆	DMA Transfer Request
DMA destination address register channel 0 H: DAR0H DMA destination		A ₁₉ ,	<b>Α</b> ₁₈ ,	<b>A</b> ₁₇ ,	<b>A</b> ₁₆	DMA Transfer Request  DREQ ₀ (external)
DMA destination address register channel 0 H: DAR0H DMA destination address register		<b>A</b> ₁₉ , ×	<b>A</b> ₁₈ , ×	<b>A</b> ₁₇ , 0	<b>A</b> ₁₆ 0 1	DMA Transfer Request  DREQ ₀ (external)  Not used
DMA destination address register channel 0 H: DAR0H DMA destination address register channel 0 B: DAR0B	25	<b>A</b> ₁₉ , × × ×	× × × ×	<b>A</b> ₁₇ , 0 0 1	<b>A</b> ₁₆ 0 1 0	DMA Transfer Request  DREQ ₀ (external)  Not used  Not used
DMA destination address register channel 0 H: DAR0H DMA destination address register channel 0 B: DAR0B	25	<b>A</b> ₁₉ , × × ×	× × × ×	<b>A</b> ₁₇ , 0 0 1	<b>A</b> ₁₆ 0 1 0	DMA Transfer Request  DREQ ₀ (external)  Not used  Not used

Address	Remark	s							
28									
29									
2A	Only bits	s 0, 1, :	2, and	3 are	used				
2B									
2C									
2E									
2F									
30	Bit initial value Read/Write	7 DE1 0 R/W	6 DE0 0 R/W	5 DWE1 1 W	DWE0 1 W	DIE1 0 R/W	DIE0 0 R/W	1 - 1 -	0 DME 0 R
31	Bit Initial value Read/Write	7 1 	6	5 DM1 0 R/W	4 DM0 0 R/W	3 SM1 0 R/W	SM0 0 R/W	1 MMOD 0 R/W	0 1 
32	Bit Initial value Read/Write	7 MWI1 1 R/W	6 MWI0 1 R/W	5  W 1 1  R/W	4 IWIO 1 R/W	3 DMS1 0 R/W	DMS0 0 R/W	DIM1 0 R/W	O DIMO O FVW
33	Bit Initial value	7   IL7   0   R/W	6 IL6 0 R/W	5 IL5 0 R/W	4 - 1	3 — 1	2 1	1 1	01
	28 29 2A 2B 2C 2E 2F 30 31	28 29 2A Only bits 2B 2C 2E 2F 30 Bit Initial value Read/Write 31 Bit Initial value Read/Write 32 Bit Initial value Read/Write	28 29 2A Only bits 0, 1, 2 2B 2C 2E 2F 30 Bit 7 DE1 Initial value 0 Read/Write R/W  31 Bit 7 Initial value 1 Read/Write —  32 Bit 7 MW/I1 Initial value 1 Read/Write R/W  33 Bit 7	28 29 2A Only bits 0, 1, 2, and 2 2B 2C 2E 2F 30 Bit 7 6	28 29 2A Only bits 0, 1, 2, and 3 are 2B 2C 2E 2F 30 Bit 7 6 5	28 29 2A	28 29 2A	28 29 2A Only bits 0, 1, 2, and 3 are used  2B 2C 2E 2F 30 Bit	28  29  2A  Only bits 0, 1, 2, and 3 are used  2B  2C  2E  2F  30  Bit  7 6 5 4 3 2 1    Del   Dec   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel   Dwel

# HD648180W

Register	Address	Remark	(S							
INT/TRAP control	34	Bit	7	6	5	4	3	2	1	0
register: ITC		1	TRAP	UFO		_		ITE2	ITE1	ITE0
		Initial value Read/Write	0 R/W	0 R	1 -	1	<u>1</u>	0 R/W	0 R/W	1 R/W
Refresh control	36	Bit	7	66	5	4	3	2	1	0
register: RCR	[	Initial value	REFE 1	REFW 1	L <u>-</u>		<u> </u>	1	CYC1	CYCO
		Read/Write	R/W	R/W	_	_	_		R/W	R/W
MMU common base	38	Bit	7	6	5	4	3	2	1	0
register: CBR	ł	Initial value	CB7	CB6	CB5	CB4 0	CB3	CB2	CB1	CB0
		Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MMU bank base	39	Bit		6	5	4	3	2	1	
register: BBR			BB7	BB6	BB5	BB4	BB3	BB2	BB1	BB0
		Initial value	0	0	0	0	0	0	0	0
		Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MMU common/bank	3A	Bit	7	6	5	4	3	2	1	0
area register: CBAR			CA3	CA2	CA1	CA0	BA3	BA2	BA1	BA0
•		Inital value Read/Write	1 R/W	1 R/W	1 R/W	1 R/W	0 R/W	0 R/W	0 R/W	0 R∕W
Operating mode control	3E	Bit	7	6	5	4	3	2	11	•
register: OMCR		Initial value	LIRE 1	LIRTE 1	1	1		1	L	
		Read/Write	R/W	w	R/W	<u>-</u>	_	_	-	<del>'</del>
I/O control	3F	Bit	7	6	5	4	3	2	1	
register: IOCR			IOAR		IOSTOP		<u> </u>			لبا
·		Initial value Read/Write	0 R/W	1 —	0 R/W	1	1	1	1 —	<del>1</del>

Register	Address	Remar	ks							
Free-running	40	Bit	7	6	5	4	3	2	1	0
counter H: FRCH	40	1	FRC15	FRC14	FRC13	FRC12	FRC11	FRC10	FRC9	FRC8
COUNCEL II. I IIOII	1	Initial value	0	0	0	0	0	0	0	0
		Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Free-running	41	Bit	7	6	5	4	3	2	1	0
counter L: FRCL		1	FRC7	FRC6	FRC5	FRC4	FRC3	FRC2	FRC1	FRC0
55411.51 E. 111.5E		Initial value	0	0	0	0	0	0	0	0
		Read/Write	R/W	F/W	R/W	R/W	R/W	R/W	R/W	R/W
Timer control/status	42	Bit	7	6	5	4	3	2	1	0
register 1: TCSR1			ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL
	ł	Initial value	0	0	0	0	0	0	0	0
		Read/Write	R	R	R	R/W	R/W	R/W	R/W	R/W
Output compare	43	Bit	7	6	5	4	3	2	1	0
register 1 H: OCR1H	l		OCR15	OCR14	OCR13	OCR12	OCR11	OCR10	OCR9	OCR8
•		Initial value Read/Write	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W
Output compare	44	Bit	7	6	5	4	3	2	1	0
register 1 L: OCR1L	ļ		OCR7	OCR6	OCR5	OCR4	OCR3	OCR2	OCR1	OCR0
		Initial value Read/Write	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W
Input conture	45	Bit	7	6	5	4	3	2	1	0
Input capture	140	1-"	ICR15	ICR14	ICR13	ICR12	ICR11	ICR10	ICR9	ICR8
register H: ICRHNote		Initial value	•	•	•	•	•	•	•	•
	1	Read/Write	R	R	R	R	R	R	R	R
									• 1	Undefined
Input capture	46	Bit	7	6	5	4	3	2	1	0
register L: ICRLNote	1		ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0
register L. ICHLINOLE		Initial value	•	•	•	•	•	•	•	•
		Read/Wnte	R	R	R	R	R	R	R • 1	R Undefined

Note: ICRH and ICRL are not initialized by reset.

897

Register	Address	Remar	ks							
Transmit/receive	47	Bit	7	6	5	4	3	2	1	, 0
control/status register			RDRF0	ORFE0		RIE0	RE0	TIEO	TE0	WU0
A 0: TRCSRA0		Initial value Read/Write	0 R	0 R	1 R	0 R/W	0 F/W	0 R/W	0 R/W	0 R/W
Transmit/receive	48	Bit	7	6	5	4	3	2	1	0
control/status register		Inital value	RDRF0	ORFE0	TDRE0	PER0	<u> </u>	PEN0	EOP0	SBLO
B 0: TRCSRB0		Read/Write	R	R	R	R	_	R/W	R/W	R/W
Rate/mode control	49	Bit	7	6	5	4	3	2	1	. 0
register 0: RMCR0	1		لجا		SS02	CC02	CC01	CC00	SS01	SSOO
		Initial value Read/Write	<u>1</u>	<u>-</u>	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 PVW
Receive data register 0: RDR0	4A									
Transmit data register 0: TDR0	4B									
Serial port control	4C	Bit	7	6	5	4	3	2	1	. 0
register: SCIPCR		Institution	SCKHLO		SINMO			SOUTM1	SINM1	SCKM1
		Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
A/D control	4D	Bit	7	6	5	4	3_	2	1 ANE	0 AVREF
register: ADCR		Initial value	1	1	1	1	1	1	0	0
		Read/Write		-	_	-			R/W	R/W
A/D control/status register: ADCSR	4E	Bit	7 ADEF	6 ADS	5 EADEI	4 CH2	3 CH1	2 CH0	1 ACS1	0 ACS0
register. ADOST		Initial value	0	0	0	0	0	0	0	0
		Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Register	Address	Remark	ks							
A/D result register:	4F	Bit	7	6	5	4	3	2	1	. 0
ADRR	1		ADRR7	ADRR6	ADRR5	ADRR4	ADRR3	ADRR2	ADRR1	ADRRO
		Initial value Read/Write	• R	• R	R	R	R	• R	• R	R
		1.000	.,	.,	"	.,	.,			Undefine
Transmit/receive	50	Bit	7	66	5	4	3	2	1	0
control/status register			RDRF1	ORFE1	TDRE1	RIE1	RE1	TIE1	TE1	WU1
A 1: TRCSRA1		Initial value Read/Write	0 R	O R	1 R	0 R/W	0 R/W	0 R/W	0 P/W	0 R/W
Transmit/receive	51	Bit	7	6	5	4	3	2	1	0
	31		RDRF1	ORFE1	TDRE1	PER1	<u> </u>	PEN1	EOP1	SBL1
control/status register B 1: TRCSRB1		Initial value	0	0	1	0	1	0	0	0
B I. INCOND		Read/Write	R	R	R	R		R/W	R/W	R/W
Rate/mode control	52	Bit	7	6	5	4	3	2	1	0
register 1: RMCR1		Initial value	1		SS12 0	CC12	CC11	CC10 0	SS11 0	SS10 0
		Read/Write	_	_	R/W	R/W	R/W	R/W	R/W	R/W
Receive data register 1: RDR1	53									
Transmit data register 1: TDR1	54									
Timer 2 up-counter	55	Bit	7	6	5	4	3	2	1	0
H: T2CNTH		Industrial	T2C15	T2C14	T2C13	T2C12	T2C11	T2C10	T2C9	T2C8
-		Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Timer 2 up-counter	56	Bit	7	6	5	4	3	2	1	0
L: T2CNTL		Initial value	T2C7	T2C6	T2C5	T2C4 0	T2C3	T2C2	T2C1	T2C0
		Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

# **@HITACHI**

# HD648180W

Register	Address	Remar	ks							
Timer 2 time constant	57	Bit	7	6	5	4	3	2	1	0
register H: T2CONRH				T2CN14						T2CN8
l ogotor in 1200 in in		Initial value Read/Write	1 W	1 W	1 <b>W</b>	1 W	1 W	w W	W	1 W
Timer 2 time constant	58	Bit	7	6	5	4	3	2	11	0
register L: T2CONRL			T2CN7	T2CN6	T2CN5	T2CN4	T2CN3	T2CN2	T2CN1	T2CN0
		Initial value Read/Write	1 W	1 W	1 W	1 W	1 W	1 W	1 W	1 W
Timer control/status	59	Brt	7	6	5	4	3	2	11	0
register 2: TCSR2			CMF2	ECM2I	_		T2OS1	T2OS0	CK2S1	CK2S0
		Initial value Read/Write	0 P/W	0 R/W	1	1	0 R/W	0 R/W	0 PVW	0 R/W
Timer 3 up-counter	5A	Bit	. 7	6	5	4	3	2	11	0
H: T3CNTH			T3C15	T3C14	T3C13	T3C12	T3C11	T3C10	T3C9	T3C8
		Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Timer 3 up-counter	5B	Bit	7	6	5	4	3	2	1	•
L: T3CNTL		Initial value	T3C7	T3C6	T3C5	T3C4	T3C3	T3C2	T3C1	T3C0
		Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Timer 3 time constant	5C	Bit	7	6	5	4	3	2	1	0
register H: T3CONRH		Initial value	T3CN15	T3CN14	13CN13	T3CN12	1	T3CN10	T3CN9	T3CN8
		Read/Write	w	w	w	w	w	w	w	w
Timer 3 time constant	5D	Brt	7	6	5	4	3	2	1	0
register L: T3CONRL			T3CN7	T3CN6	T3CN5	T3CN4	T3CN3	T3CN2	T3CN1	T3CN0
		Initial value Read/Write	1 W	1 W	1 W	1 W	1 W	1 W	1 W	1 W
Timer control/status	5E	Bit	7	6	5	4	3	2	1 ,	0
register 3: TCSR3		Initial value	CMF3	ECM3I		_	T3OS1	T3OS0	_=	<u>-</u>
		Read/Write	R/W	0 FVW	<del>-</del>	-	0 R/W	0 R/W		_
								T		

Register	Address	Remark	KS							
Timer 4 up-counter	5F	Bit	7	6	5	4	3	2	1	0
H: T4CNTH	0.	- [	T4C15	T4C14	T4C13	T4C12	T4C11	T4C10	T4C9	T4C8
11. 1401111		Initial value	0	0	0	0	0	0	0	0
		Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Timer 4 up-counter	60	Bit	7	6	5	4	3	2	1	0
L: T4CNTL	"		T4C7	T4C6	T4C5	T4C4	T4C3	T4C2	T4C1	T4C0
E. 140ME		Initial value Read/Write	0 R/W	0 FVW	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Timer 4 time constant	61	Bit	7	6	5	4	3	2	1	0
register H: T4CONRH		Initial value	T4CN15		T4CN13			T4CN10	T4CN9	T4CN8
-		Initial value Read/Write	1 W	1 W	1 W	1 W	1 W	1 W	1 W	1 W
		read/vvnte	**	**	W	w	w	W	w	w
Timer 4 time constant	62	Bit	7	6	5	4	3	2	1	0
	02		T4CN7	T4CN6	T4CN5	T4CN4	T4CN3	T4CN2	T4CN1	T4CN0
register L: T4CONRL		Initial value	1	1	1	1	1	1	1	1
		Read/Write	W	w	w	w	W	w	w	w
Timer control/status	63	Bit	7	6	5	4	3	2	1	0
register 4: TCSR4			CMF4	ECM4I	_		T4OS1	T4OS0	CK4S1	CK4S0
		Initial value	0	0	1	1	0	0	0	0
		Re ad/Write	R/W	R/W	_	_	R/W	R/W	R/W	R/W
Output data	64	Bit	7	6	5	4	3	2	1	0
register 0: ODR0	104	1	ODR07	ODR06	ODR05	ODR04	ODR03	ODR02	ODR0 ₁	ODR00
register o. ODNo		Initial value	0	0	0	0	0	0	0	0
		Read/Write	R/W	R/W	R/W	R/W	R∕W Note Rea	R/W adıng obtair	R/W ns input po	R/W ort values
Output data	65	Bit	7	6	5	4	3	2	1	0
register 1: ODR1	1		ODR17	ODR16	ODR15	ODR14	ODR13	ODR12	ODR1 ₁	ODR1 o
register 1. ODTT		Initial value	0	0	0	0	0	0	0	0
		Read/Write	R/W	R/W	R/W	R/W	R/W Note Rea	R/W ading obtain	R/W ns input p	R/W ort values
Output data	66	Bit	7	6	5	4	3	2	11	0
register 2: ODR2				ODR2 ₆	ODR25	ODR24	ODR2 ₃	ODR22	ODR2 ₁	ODR2 ₀
		Initial value Read/Wnte	<del>-</del>	0 FVW	0 FVW	0 R/W	0 R∕W Note Rea	0 R/W ading obtau	0 R/W ns input p	0 R/W ortvalues

Register	Address	Remark	ks							
Output data	67	Bit	7	6	5	4	3	2	1	0
register 3: ODR3	10,	1	ODR37	ODR36	ODR35	ODR3₄	ODR3 ₃	ODR3 ₂	ODR3 ₁	ODR3 ₀
register c. Oprio		Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W Note Re	0 R/W ading obtai	0 R/W ins input p	0 R/W ort values
Port 4: PORT4	68									
Port 0 data direction	69	Bit	7	6	5	4	3	2	1	0
register: DDR0			DDR07	DDR06	DDR05	DDR04	DDR0 ₃	DDR02	DDR0 ₁	DDR0 o
regional 22.10		Initial value Read/Write	0 <b>W</b>	o W	o W	o W	o W	0 <b>W</b>	o W	0 <b>W</b>
Port 1 data direction	6A	Bit	7	6	5	4	3	2	1	0
register: DDR1	00		DDR17	DDR16	DDR15	DDR14	DDR13	DDR1 ₂	DDR11	DDR1 o
register. DDN1	i	Initial value	0	0	0	0	0	0	0	0
		Read/Write	w	W	w	w	W	w	W	w
Port 2 data direction	6B	Bit	7	6	5	4	3	2	1	0
register: DDR2					DDR25	DDR2 ₄	DDR2 ₃	DDR2 ₂	DDR2 ₁	DDR20
3		Initial value Read/Write	_	_	0 W	0 W	0 W	o W	o W	o W
		Head/ Wille		_	••	**	••	••	••	••
Port 3 data direction	6C	Bit	7	6	5	4	3	2	1	0
register: DDR3	}	Initial value	DDR3 ₇	DDR3 ₆	DDR3 ₅	DDR3 ₄	DDR3 ₃	DDR3 ₂	DDR3 ₁	DDR3 ₀
		Read/Write	w	w	w	w	w	w	w	w
I/O port control	6D	Bit	7	6	5	4	3	2	1	0
register 1: IOPCR1	02	1	DREQ₀E	TEND ₀ E	P2 ₆ E	BUSE	AOUTE	TOUT 1E	SCK 1E	SCK ₀ E
		Initial value	0	0	0	0	0	0	0	0
		Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
I/O port control	6E	Bit	7	6	5	4	3	2	1	0
register 2: IOPCR2	1	Imbies		P37C1	P37C0	INT ₂ E	INT ₀ E	P3 ₃ C1	P3 ₃ C0	TEND ₁ E
		Initial value Read/Write	1	0 PvW	0 R/W	0 PVW	0 R/W	0 PVW	0 R/W	0 R/W

Register	Address	Remark	(S							
EEPROM control	70	Bit	7	6	5	4	3	2	1	0
register 1: EEC1	1.0		BUSY	BYTE/ PAGE	PERM	_	_	_	_	
l register 1. LLO1	ì	Initial value	0	0	0	1	1	1	1	1
		Read/Winte	R	R/W	R/W	-		-	-	-
EEPROM control	71	Bit	7	6	5	4	3	2	1	0
register 2: EEC2			PW	_	_	_	_	_	_	_
Togister 2. LLO2		Initial value	0	1	1	1	1	1	1	1
		Read/Write	W	_	_	_	_	_	-	-
Memory relocate	72	Bit	7	6	5	4	3	2	11	0
register: MRR		1	RMR3	RMR2	RMR1	RMR0	EPR3	EPR2	EPR1	EPR0
		Initial value Read/Write	0 R/W	0 PVW	0 R/W	0 R/W	0 PVW	0 R/W	0 Fk/W	0 R/W
System control	7F	Bit	7	6	5	4	3	2	1	0
	' '	1	RAME	_		_	STBYE	CKC2	CKC1	СКСО
register: SYSCR	1	Initial value	0	1	1	1	0	0	0	0
		Read/Write	R/W		_	-	R/W	R/W	R/W	R/W

Section Four

HD68000 16-Bit Microprocessor Family

# HD68000/HD68HC000 MPU (Micro Processing Unit)

## - HD68000 -

The HD68000 is the first in a family of advanced microprocessors from Hitachi. Utilizing VLSI technology, the HD68000 is a fully-implemented 16-bit microprocessor with 32-bit registers, a rich basic instruction set, and versatile addressing modes

The HD68000 possesses an asynchronous bus structure with a 24-bit address bus and a 16-bit data bus.

#### **FFATURES**

- 32-Bit Data and Address Registers
- 16 Megabyte Direct Addressing Range
- 56 Powerful Instruction Types
- Operations of Five Main Data Types
- Memory Mapped I/O
- 14 Addressing Modes


#### - HD68HC000 -

The HD68HC000 is a 16-bit microprocessor of HD68000 family, which is exactly compatible with the conventional HD68000

The HD68HC000 is a complete CMOS device and the power dissipation is extremely low.

#### **FEATURES**

- Instruction Compatible with NMOS HD68000
- Pin Compatible with NMOS HD68000
- AC Timing Compatible with NMOS HD68000
- Low Power Dissipation (I_{CC} typ = 20 mA, I_{CC} max =35 mA at f = 12.5 MHz)






#### ■ TYPE OF PRODUCTS


Type No.	Process	Clock Frequency (MHz)	Package
HD68000-8		8.0	DO 04
HD68000-10	1	10.0	DC-64
HD68000-12	1	12.5	
HD68000Y-8	}	8.0	DC 4 60
HD68000Y-10	NMOS	10.0	PGA-68
HD68000Y-12	NINIOS	12.5	
HD68000P8	İ	8.0	DP-64
HD68000P98		8.0	DP-64S
HD68000CP8	1	8.0	CP-68
HD68HC000-8		8.0	
HD68HC000-10		10.0	DC-64
HD68HC000-12		12.5	DC-04
HD68HC000Y8		8.0	
HD68HC000Y-10	l	10.0	PGA-68
HD68HC000Y-12		12.5	
HD68HC000R8	]	8.0	
HD68HC000P-10	CMOS	10.0	DP-64
HD68HC000P12		12.5	
HD68HC000P38		8.0	
HD68HC000PS10		10.0	DP-64S
HD68HC000PS12		12.5	
HD68HC000CR8		8.0	
HD68HC000CP10		10.0	CP-68
HD68HC000CP12		12.5	

(Note) HD68000 refers to the NMOS version 68000, and HD68HC000 refers to the CMOS version 68000. 68000 stands for NMOS and CMOS version.


- PIN ARRANGEMENT
- DC-64, DP-64, DP-64S



#### PGA-68



#### • CP-68



## ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	HD68000	HD68HC000	Unit
1600	39111001	Value	Value	7 0""
Supply Voltage	Vcc*	<b>−0.3 ~ +7.0</b>	<b>−0.3 ~ +6.5</b>	V
Input Voltage	V _{in} *	<b>−0.3</b> ~ +7.0	<b>−0.3 ~ +6.5</b>	V
Operating Temperature Range	T _{opr}	0~+70	0~+70	°c
Storage Temperature	T _{stg}	<b>−55 ~ +150</b>	<b>−55</b> ~ +150	°c

^{*}With respect to VSS (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

Since the HD68HC000 is a C-MOS device, users are expected to be cautious on "latch-up" problem caused by voltage fracturations.

#### ■ RECOMMENDED OPERATING CONDITIONS

lte		Sumahal.	Symbol HD68000			ŀ	Unit		
110	::::	Symbol	min	typ	max	min	typ	max	Onit
Supply Voltage		V _{CC} *	4.75	5.0	5.25	4.75	5.0	5.25	V
	CLK	*	2.0		V	2.8	_	Vcc	V
Input Voltage	Other Inputs	VIH*	2.0	_	Vcc	2.0	_	Vcc	٧
	All Inputs	V _{IL} *	-0.3	_	0.8	-0.3	_	0.8	<b>V</b>
Operating Temper	ature	Topr	0	25	70	0	25	70	°C

^{*} With respect to VSS (SYSTEM GND)

#### ■ ELECTRICAL CHARACTERISTICS

## • DC CHARACTERISTICS ( $V_{CC}$ = 5V ± 5%, $V_{SS}$ = 0V, Ta = 0 $\sim$ +70°C, Fig. 1, unless otherwise noted.)

	Item	Symbol	Test Condition	HD68	3000	HD68H	10000	Unit
		Symbol	Test Condition	min	max	min	max	Uni
Input "High" Voltage	CLK Other Inputs	ViH		2.0	Vcc	2.8 2.0	V _{CC}	v
Input "Low" Voltage	<u> </u>	VIL		V _{SS} -0.3	0.8	V _{SS} -0.3	0.8	V
Input Leakage Current	BERR, BGACK, BR, DTACK, $\overline{IPL_0} \sim \overline{IPL_2}$ , $\overline{VPA}$ , CLK		0.5.0514	-	2.5	-	2.5	
Input Leakage Current	HALT, RES	lin	<b>@</b> 5.25∨	_	20	_	20	μΑ
Three-State (Off State) Input Current	$\overline{AS}$ , $A_1 \sim A_{23}$ , $D_0 \sim D_{15}$ , $FC_0 \sim FC_2$ , $\overline{LDS}$ , $R/\overline{W}$ , $\overline{UDS}$ , $\overline{VMA}$	I _{TSI}	@ 2.4V/0.4V	-	20	-	20	μΑ
Output "High" Voltage	$\overrightarrow{AS}$ , $A_1 \sim A_{23}$ , $\overrightarrow{BG}$ , $D_0 \sim D_{15}$ , $FC_0 \sim FC_2$ , $\overrightarrow{LDS}$ , $R/\overrightarrow{W}$ , $\overrightarrow{UDS}$ , $\overrightarrow{VMA}$ , $E$	Voн	I _{OH} = -400μΑ	2.4	_	V _{CC} -0.75	_	v
	E*	1		V _{CC} -0.75	_			
	HALT		I _{OL} =1.6 mA		0.5	-	0.5	
Output "Low" Voltage	$A_1 \sim A_{23}$ , $\overline{BG}$ , $FC_0 \sim FC_2$	VOL	I _{OL} =3.2 mA	- 1	0.5	_	0.5	
Cotput Low Voltage	RES	VOL	I _{OL} =5.0 mA		0.5	-	0.5	V
	$\overline{AS}$ , $D_0 \sim D_{15}$ , $\overline{LDS}$ , $R/\overline{W}$ , E, $\overline{UDS}$ , $\overline{VMA}$		I _{OL} =5.3 mA	_	0.5	_	0.5	
Power Dissipation	CERAMIC PACKAGE	D_	f = 6 MHz f = 8 MHz f = 10 MHz	_	1.5			
Tower Dissipation		P _D	f = 12.5 MHz		1.75	-	-	w
	PLASTIC PACKAGE		f = 8 MHz, V _{CC} = 5V, Ta = 25°C	-	0.9			
			f = 8 MHz	_		_	25	
Current Dissipation		ID**	f = 10 MHz			_	30	m/
			f = 12.5 MHz			_	35	
Capacitance (Package Ty	/pe Dependent)	C _{in}	V _{in} = 0V, Ta = 25°C, f = 1 MHz	_	20.0	-	20.0	pF

^{*}With external pull up resistor of 1.1 k $\Omega$ .

^{**}Without load.





Figure 1 Test Loads

# **@HITACHI**

## • AC CHARACTERISTICS ( $V_{CC}$ = 5V $\pm$ 5%, $V_{SS}$ = 0V, Ta = 0 $\sim$ +70°C, unless otherwise noted.)

#### **CLOCK TIMING**

Item	Symbol	Symbol Test Condition		8 MHz		MHz	12.5	MHz	Unit	
	Cymbol	rest condition	min	max	min	max	min	max	Oint	
Frequency of Operation	f		4.0	8.0	4.0	10.0	4.0	12.5	MHz	
Cycle Time	t _{cyc}		125	250	100	250	80	250	ns	
0 10 1 10 1	t _{CL}	Fig. 2	55	125	45	125	35	125	ns	
Clock Pulse Width	^t CH		55	125	45	125	35	125	ns	
Discound Fall Times	t _{Cr}			10	_	10		5	ns	
Rise and Fall Times	t _{Cf}			10	-	10		5	ns	



#### (NOTE)

Timing measurements are referenced to and from a low voltage of 0.8 volt and high a voltage of 2.0 volts, unless otherwise noted.

The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

Figure 2 Clock Input Timing

#### READ AND WRITE CYCLES

			Test	8 1	ИHz	10	MHz	12.5	MHz	I
Num.	Item	Symbol	Condition	min	max	min	max	min	max	Unit
1	Clock Period	t _{cyc}		125	250	100	250	80	250	ns
2	Clock Width Low	tCL		55	125	45	125	35	125	ns
3	Clock Width High	tch		55	125	45	125	35	125	ns
4	Clock Fall Time	tcf		_	10	_	10	_	5	ns
5	Clock Rise Time	tcr		_	10	_	10	_	5	ns
6	Clock Low to Address Valid	tCLAV		-	70	_	60	_	55*	ns
6A	Clock High to FC Valid	tCHFCV		_	70	_	60	_	55	ns
7	Clock High to Address, Data Bus High Impedance (Maximum)	tCHADZ		_	80	_	70	_	60	ns
8	Clock High to Address, FC Invalid (Minimum)	tchafi		0	_	0	_	0	_	ns
91	Clock High to AS, DS Low	tCHSL		0	60	0	55	0	55	ns
112	Address Valid to $\overline{AS}$ , $\overline{DS}$ Low (Read)/ $\overline{AS}$ Low (Write)	^t AVSL		30	_	20	_	0	_	ns
11A ²	FC Valid to AS, DS Low (Read)/ AS Low (Write)	tFCVSL		60	-	50	_	40	_	ns
12 ¹	Clock Low to AS, DS High	tCLSH	Fig. 3,	-	70	_	55	_	50	ns
13 ²	AS, DS High to Address/FC Invalid	^t SHAFI	Fig. 4	30	_	20	_	10	_	ns
14 ²	AS, DS Width Low (Read)/AS Low (Write)	ts.L		240	_	195		160	_	ns
14A ²	DS Width Low (Write)	tDSL		115	_	95		80		ns
15 ²	AS, DS Width High	t _{SH}		150	_	105	_	65	_	ns
16	Clock High to Control Bus High Impedance	tCHCZ		_	80	_	70	_	60	ns
17 ²	AS, DS High to R/W High (Read)	tshrh		40	_	20	_	10	_	ns
18 ¹	Clock High to R/W High	tchrh		0	70	0	60	0	60	ns
20 ¹	Clock High to R/W Low (Write)	tchrl		_	70	_	60	_	60	ns
20A ⁶	AS Low to R/W Valid (Write)	t _{ASRV}		_	20	_	20		20	ns
21 ²	Address Valid to R/W Low (Write)	t _{AVRL}		20	_	0		0	_	ns
21A ²	FC Valid to R/W Low (Write)	[‡] FCVRL		60	_	50	_	30	_	ns
222	R/W Low to DS Low (Write)	`tRLSL		80		50		30	_	ns
23	Clock Low to Data Out Valid (Write)	tCLDO			70	_	55	_	55	ns
25 ²	AS, DS High to Data Out Invalid (Write)	\$HDOI		30		20		15		ns
26 ²	Data Out Valid to DS Low (Write)	tDOSL		30		20		15		ns
27 ⁵	Data In to Clock Low (Setup Time on Read)	^t DICL		15		10		10		ns
28 ²	AS, DS High to DTACK High	^t SHDAH		0	245	0	190	0	150	ns
29	AS, DS High to Data In Invalid (Hold Time on Read)	[†] SHDII		0	_	0	-	0	-	ns
30	AS, DS High to BERR High	^t SHBEH		0	_	0		0	_	ns
31 ^{2, 5}	DTACK Low to Data In (Setup Time)	^t DALDI			90	-	65	_	50	ns
32	HALT and RESET Input Transition Time	t _{RHr} , f		0	200	0	200	0	200	ns
33	Clock High to BG Low	^t CHGL			70	_	60	_	50	ns
34	Clock High to BG High	^t CHGH		-	70	-	60	- ]	50	ns
35	BR Low to BG Low	t _{BRLGL}		1.5	90 ns +3.5	1.5	80 ns +3.5	1.5	70 ns +3.5	Clk. Per.

^{* 57} for HD68HC000




#### READ AND WRITE CYCLES (CONTINUED)

ſ			Test	8	MHz	10	MHz	12.5	MHz	
Num.	ltem	Symbol	Condition	min	max	min	max	min	max	Unit
36 ⁷	BR High to BG High	^t BRHGH		1.5	90 ns +3.5	1.5	80 ns +3.5	1.5	70 ns +3.5	Clk.Per.
37	BGACK Low to BG High	^t GALGH		1.5	90 ns +3.5	1.5	80 ns +3.5	1.5	70 ns +3.5	Clk.Per.
37A ⁸	BGACK Low to BR High	^t GALBRH		20	1.5 Clocks	20	1.5 Clocks	20	1.5 Clocks	ns
38	BG Low to Control, Address, Data Bus High Impedance (AS High)	^t GLZ		_	80	_	70	_	60	ns
39	BG Width High	tgн		1.5	-	1.5	_	1.5	_	Clk.Per.
40	Clock Low to VMA Low	tCLVML		_	70	_	70	_	70	ns
41	Clock Low to E Transition	tCLET		_	70	_	55	_	45	ns
42	E Output Rise and Fall Time	t _{Er, f}		_	25	_	25	_	25	ns
43	VMA Low to E High	t _{VMLEH}		200	_	150	_	90	_	ns
44	AS, DS High to VPA High	tsн∨рн	Fig. 3,	0	120	0	90	0	70	ns
45	E Low to Control, Address Bus Invalid (Address Hold Time)	telcai	Fig. 4	30	_	10	_	10	_	ns
46	BGACK Width Low	^t GAL		1.5	_	1.5	_	1.5	_	Clk.Per.
47 ⁵	Asynchronous Input Setup Time	tASI		20	-	20	_	20	_	ns
48 ³	BERR Low to DTACK Low	[†] BELDAL		20	_	20	-	20	-	ns
49 ⁹	AS, DS High to E Low	^t SHEL		70	70	-55	55	-45	45	ns
50	E Width High	tEH		450	-	350	-	280		ns
51	E Width Low	teL		700	_	550	1	440	_	ns
53	Clock High to Data Out Invalid	‡CHD0I		0	-	0	1	0	_	ns
54	E Low to Data Out Invalid	t _{ELDOI}		30	_	20	_	15	_	ns
55	R/W to Data Bus Driven	t _{RLDBD}		30	_	20	-	10	_	ns
56 ⁴	HALT/RESET Pulse Width	thrpw		10	_	10	_	10	_	Clk.Per.
57	BGACK High to Control Bus Driven	^t GABD		1.5	_	1.5	_	1.5	_	Clk.Per.
58 ⁷	BG High to Control Bus Driven	^t GHBD		1.5	_	1.5	_	1.5	_	Clk.Per.

- 1. For a loading capacitance of less than or equal to 50 picofarads, substract 5 nanoseconds from the value given in the maximum columns.
- 2. Actual value depends on clock period.
- 3. If #47 is satisfied for both DTACK and BERR, #48 may be 0 nanoseconds.
- 4. For power up, the MPU must be held in RES state for 100 ms to allow stabilization of on-chip circuitry. After the system is powered up, #56 refers to the minimum pulse width required to reset the system.
- If the asynchronous setup time (#47) requirements are satisfied, the DTACK low-to-data setup time (#31) requirement can be ignored.
   The data must only satisfy the date-in clock-low setup time (#27) for the following cycle.
- 6. When  $\overline{AS}$  and  $R/\overline{W}$  are equally loaded (±20%), subtract 10 nanoseconds from the values given in these columns.
- 7. The processor will negate BG and begin driving the bus again if external arbitration logic negates BR before asserting BGACK.
- 8. The minimum value must be met to guarantee proper operation. If the maximum value is exceeded, BG may be reasserted.
- 9. The falling edge of S6 triggers both the negation of the strobes (AS and xDS) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal. Specification #49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.

These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and

output signals. Refer to other functional descriptions and their related diagrams for device operation.




- 1. Setup time for the synchronous inputs BGACK, IPL₀₋₂ and VPA guarantees their recognition at the next falling edge of the clock.
- 2. BR need fall at this time only in order to insure being recognized at the end of this bus cycle.
- Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage 2.0 volts, unless otherwise noted.
  The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

Figure 3. Read Cycle Timing

These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output

signals. Refer to other functional descriptions and their related diagrams for device operation.




- Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts, unless otherwise noted.
  The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.
- 2. Because of loading variations, R/W may be valid after AS even though both are initiated by the rising edge of S2 (Specification 20A).

Figure 4. Write Cycle Timing

#### • HMCS6800 TIMING

			Test	6 N	ЛНz	8 N	1Hz	10	MHz	12.5	MHz	
Num.	Item	Symbol	Condition	min	max	min	max	min	max	min	max	Unit
12	Clock Low to AS, DS High	[‡] CLSH		-	80	1	70	-	55	-	50	ns
18	Clock High to R/W High	tchrh		0	80	0	70	0	60	0	60	ns
20	Clock High to R/W Low (Write)	tCHRL		_	80	-	70	-	60	-	60	ns
23	Clock Low to Data Out Valid (Write)	†CLD0		T -	80	-	70	_	55	_	55	ns
27	Data In to Clock Low (Setup Time on Read)	[†] DICL		25	-	15	_	10	-	10	-	ns
29	AS, DS High to Data In Invalid (Hold Time on Read)	<b>∜</b> SHDII	Fig. 5,	0	-	0	-	0	_	0		ns
40	Clock Low to VMA Low	†CLVML	Fig. 6	_	80	-	70	-	70	-	70	ns
41	Clock Low to E Transition	†CLET		_	35	_	70	-	55	-	45	ns
42	E Output Rise and Fall Time	t _{Er, f}		_	25	_	25	-	25	_	25	ns
43	VMA Low to E High	[‡] ∨MLEH	] .	240	_	200	_	150	_	90		ns
44	AS, DS High to VPA High	tsh∨ph		0	160	0	120	0	90	0	70	ns
45	E Low to Control, Address Bus Invalid (Address Hold Time)	telCA1		35	-	30	1	10	-	10	-	ns
47	Asynchronous Input Setup Time	tASI		25	-	20	_	20	_	20	_	ns
491	AS, DS High to E Low	†SHEL	]	-80	_	-70	70	-55	55	-45	45	ns
50	E Width High	₹EH	1	600	_	450	_	350	_	280	[ –	ns
51	E Width Low	teL	1	900	_	700	-	550	<b>-</b>	440	_	ns
54	E Low to Data Out Invalid	t _{ELDOI}		40	_	30	_	20	_	15	_	ns


The falling edge of S6 triggers both the negation of the strobes (AS and xDS) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal. Specification #49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.



NOTE: This timing diagram is included for those who wish to design their own circuit to generate VMA. It shows the best case possibly attainable.

Figure 5. HD6800 Timing-Best Case





NOTE: This timing diagram is included for those who wish to design their own circuit to generate VMA. It shows the worst case possibly attainable.

Figure 6. HD6800 Timing-Worst Case

## BUS ARBITRATION

Num.	ltem	S.,	Test	81	ИНZ	10	MHz	12.5	MHz	11
Num.	item	Symbol	Condition	min	max	min	max	min	max	Unit
7	Clock High to Address, Data Bus High Impedance	tCHADZ		-	80	_	70	_	60	ns
16	Clock High to Control Bus High Impedance	tchcz		-	80	ı	70	_	60	ns
33	Clock High to BG Low	tCHGL		_	70	_	60	_	50	ns
34	Clock High to BG High	tchgh		-	70	-	60	-	50	ns
35	BR Low to BG Low	^t BRLGL		1.5	90ns +3.5	1.5	80ns +3.5	1.5	70ns +3.5	Clk.Per.
361	BR High to BG High	t _{BRHGH}		1.5	90ns +3.5	1.5	80ns +3.5	1.5	70ns +3.5	Clk.Per.
37	BGACK Low to BG High	^t GALGH	Fig. 7 ~ Fig. 9	1.5	90ns +3.5	1.5	80ns +3.5	1.5	70ns +3.5	Clk.Per.
37A ²	BGACK Low to BR High	^t GALBRH	_	20	1.5 Clocks	20	1.5 Clocks	20	1.5 Clocks	ns
38	BG Low to Control, Address, Data Bus High Impedance (AS High)	t _{GLZ}		-	80	_	70	_	60	ns
39	BG Width High	t _{GH}	ľ	1.5	-	1.5	_	1.5	-	Ok.Per.
46	BGACK Width Low	†GAL		1.5	_	1.5	_	1.5	_	Clk.Per.
47	Asynchronous Input Setup Time	tası		20	_	20	-	20	_	ns
57	BGACK High to Control Bus Driven	t _{GABD}		1.5	_	1.5	_	1.5	_	Clk.Per.
58 ¹	BG High to Control Bus Driven	^t GHBD		1.5	_	1.5	_	1.5	_	Clk.Per.

- 1. The processor will negate BG and begin driving the bus again if external arbitration logic negates BR before asserting BGACK.
- 2. The minimum value must be met to guarantee proper operation. If the maximum value is exceeded, BG may be reasserted.

Figures 7, 8, and 9 depict the three bus arbitration cases that can arise. Figure 7 shows the timing where  $\overline{AS}$  is negated when the processor asserts  $\overline{BG}$  (Idle Bus Case). Figure 8 shows the timing where  $\overline{AS}$  is asserted when the processor asserts  $\overline{BG}$  (Active Bus Case). Figure 9 shows the timing where more than one bus master are requesting the bus. Refer to Bus Arbitration for a complete discussion of bus arbitration.

The waveforms shown in Figures 7, 8, and 9 should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output signals. Refer to other functional descriptions and their related diagrams for device operation.




Figure 7. Bus Arbitration Timing Diagram — Idle Bus Case




Figure 8. Bus Arbitration Timing Diagram - Active Bus Case





Figure 9. Bus Arbitration Timing Diagram — Multiple Bus Requests

#### INTRODUCTION

As shown in the programming model, the 68000 offers seventeen 32-bit registers in addition to the 32-bit program counter and a 16-bit status register. The first eight registers (D0  $\sim$  D7) are used as data registers for byte (8-bit), word (16-bit), and long word (32-bit) data operations. The second set of seven registers (A0  $\sim$  A6) and the system stack pointer may be used as software stack pointers and base address registers. In addition, these registers may be used for word and long word address operations. All 17 registers may be used as index registers

The status register contains the interrupt mask (eight levels available) as well as the condition codes; extend (X), negative (N), zero (Z), overflow (V), and carry (C). Additional status bits indicate that the processor is in a trace (T) mode and/or in a supervisor (S) state.

#### Status Register



Unused, read as zero.

#### DATA TYPES AND ADDRESSING MODES

- Five basic data types are supported. These data types are:
- (1) Bits
- (2) BCD Digits (4 bits)
- (3) Bytes (8 bits)
- (4) Word (16 bits)
- (5) Long Words (32 bits)

In addition, operations on other data types such as memory address, status word data, etc., are provided for in the instruction set.

The 14 addressing modes, shown in Table 1, includes six basic types:

- (1) Register Direct
- (2) Register Indirect
- (3) Absolute
- (4) Immediate
- (5) Program Counter Relative
- (6) Implied

Included in the register indirect addressing modes is the capability to do postincrementing, predecrementing, offsetting and indexing. Program counter relative mode can also be modified via indexing and offsetting.




Table 1 Addressing Modes

Mode	Generation
Register Direct Addressing	
Data Register Direct	EA = Dn
Address Register Direct	EA = An
Absolute Data Addressing	
Absolute Short	EA = (Next Word)
Absolute Long	EA = (Next Two Words)
Program Counter Relative Addressing	
Relative with Offset	EA = (PC) + d ₁₆
Relative with Index and Offset	$EA = (PC) + (Xn) + d_8$
Register Indirect Addressing	
Register Indirect	EA = (An)
Postincrement Register Indirect	EA = (AN), An ← An + N
Predecrement Register Indirect	An ← An – N, EA = (An
Register Indirect with Offset	EA = (An) + d ₁₆
Indexed Register Indirect with Offset	$EA = (An) + (Xn) + d_8$
Immediate Data Addressing	
Immediate	DATA = Next Word(s)
Quick Immediate	Inherent Data
Implied Addressing	
Implied Register	EA = SR, USP, SP, PC

#### (NOTES)

EA = Effective Address

An = Address Register

Dn = Data Register

Xn = Address or Data Register used as Index Register

SR = Status Register

PC = Program Counter
( ) = Contents of

d₈ = Eight-bit Offset

(displacement)

d₁₆ = Sixteen-bit Offset (displacement)

N = 1 for Byte, 2 for Words and 4 for Long Words. If An is the stack pointer and the operand size is byte, N=2 to keep the stack pointer on a word boundary.

← = Replaces

#### • INSTRUCTION SET OVERVIEW

The 68000 instruction set is shown in Table 2. Some additional instructions are variations, or subsets, of these and they appear in Table 3. Special emphasis has been given to the instruction set's support of structured high-level languages to facilitate ease of programming. Each instruction, with few exceptions, operates on bytes, words, and long words and most

instructions can use any of the 14 addressing modes. Combining instruction types, data types, and addressing modes, over 1000 useful instructions are provided. These instructions include signed and unsigned multiply and divide, "quick" arithmetic operations, BCD arithmetic and expanded operations (through traps).

Table 2 Instruction Set

Mnemonic	Description	Mnemonic	Description	Mnemonic	Description
ABCD ADD AND	Add Decimel with Extend Add Logical And	EOR EXG EXT	Exclusive Or Exchange Registers Sign Extend	PEA RESET	Push Effective Address  Reset External Devices  Rotate Left without Extend
ASL ASR	Arithmetic Shift Left Arithmetic Shift Right	JMP JSR	Jump Jump to Subroutine	ROR ROXL	Rotate Right without Extend
B _{CC} BCHG BCLR BRA	Branch Conditionally Bit Test and Change Bit Test and Clear Branch Always	LEA LINK LSL LSR	Load Effective Address Link Stack Logical Shift Left Logical Shift Right	ROXR RTE RTR RTS	Rotate Right with Extend Return from Exception Return and Restore Return from Subroutine
BSET BSR BTST	Bit Test and Set Branch to Subroutine Bit Test	MOVE MOVEM MOVEP	Move Move Multiple Registers Move Peripheral Data	SBCD S _{CC} STOP	Subtract Decimal with Extend Set Conditional Stop
CHK CLR CMP	Check Register Against Bounds Clear Operand Compare	MULU	Signed Multiply Unsigned Multiply	SUB SWAP	Subtract Swap Data Register Halves
DB _{CC}	Test Condition, Decrement and Branch	NBCD NEG NOP	Negate Decimal with Extend Negate No Operation	TAS TRAP TRAPV	Test and Set Operand Trap Trap on Overflow
DIVS DIVU	Signed Divide Unsigned Divide	OR	One's Complement Logical Or	UNLK	Test Unlink

Table 3 Variations of Instruction Types

Instruction Type	Variation	Description	Instruction Type	Variation	Description
ADD	ADD	Add	MOVE	MOVE	Move
	ADDA	Add Address		MOVEA	Move Address
	ADDQ	Add Quick		MOVEQ	Move Quick
	ADDI	Add Immediate		MOVE from SR	Move from Status Register
	ADDX	Add with Extend		MOVE to SR	Move to Status Register
AND	AND	Logical And	<del></del>	MOVE to CCR	Move to Condition Codes
	ANDI	And Immediate		MOVE USP	Move User Stack Pointer
	ANDI to CCR	R And Immediate to	NEG	NEG	Negate
		Condition Codes		NEGX	Negate with Extend
	ANDI to SR	And Immediate to	OR	OR	Logical Or
		Status Register	<b>J.</b>	ORI	Or Immediate
СМР	CMP	Compare		ORI to CCR	Or Immediate to
	CMPA	Compare Address			Condition Codes
	CMPM	Compare Memory		ORI to SR	Or Immediate to
	CMPI	Compare Immediate			Status Register
EOR	EOR	Exclusive Or	SUB	SUB	Subtract
	EORI	Exclusive Or Immediate		SUBA	Subtract Address
	EORI to CCR	Exclusive Or Immediate		SUBI	Subtract Immediate
		to Condition Codes		SUBQ	Subtract Quick
	EORI to SR	Exclusive Or Immediate to Status Register		SUBX	Subtract with Extend

#### REGISTER DESCRIPTION AND DATA ORGANIZATION

The following paragraphs describe the registers and data organization of the 68000.

#### • OPERAND SIZE

Operand sizes are defined as follows: a byte equals 8 bits, a word equals 16 bits, and a long word equals 32 bits. The operand size for each instruction is either explicitly encoded in the instruction or implicitly defined by the instruction operation. Implict instructions support some subset of all three sizes.

#### DATA ORGANIZATION IN REGISTERS

The eight data registers support data operands of 1, 8, 16, or 32 bits. The seven address registers together with the active stack pointer support address operands of 32 bits.

## DATA REGISTERS

Each data register is 32 bits wide. Byte operands occupy the low order 8 bits, word operands the low order 16 bits, and long word operands the entire 32 bits. The least significant bit is addressed as bit zero, the most significant bit is addressed as bit 31.

When a data register is used as either a source or destination operand, only the appropriate low-order portion is changed; the remaining high-order portion is neither used nor changed.

#### ADDRESS REGISTERS

Each address register and the stack pointer is 32 bits wide and holds a full 32 bit address. Address registers do not support byte sized operands. Therefore, when an address register is used as a source operand, either the low order word or the entire long word operand is used depending upon the operation size. When an address register is used as the destination operand, the entire register is affected regardless of the operation size. If the operation size is word, any other operands are sign extended to 32 bits before the operation is performed.

#### DATA ORGANIZATION IN MEMORY

Bytes are individually addressable with the high order byte having an even address the same as the word, as shown in Figure 10. The low order byte has an odd address that is one count higher than the word address. Instructions and multibyte data are accessed only on word (even byte) boundaries. If a long word datum is located at address n (n even), then the second word of that datum is located at address n+2.

The data types supported by the 68000 are: bit data, integer data of 8, 16, or 32 bits, 32-bit addresses and binary coded decimal data. Each of these data types is put in memory, as shown in Figure 11. The numbers indicate the order in which the data would be accessed from the processor.




Figure 10 Word Organization in Memory




Figure 11 Data Organization in Memory

#### ADDRESSING

Instructions for the 68000 contain two kinds of information: the type of function to be performed, and the location of the operand(s) on which to perform that function. The methods used to locate (address) the operand(s) are explained in the following paragraphs.

Instructions specify an operand location in one of three ways:

Register Specification — the number of the register is given in the register field of the instruction.

Effective Address – use of the different effective address modes.

Implicit Reference – the definition of certain instructions implies the use of specific registers.

## • INSTRUCTION FORMAT

Instructions are from one to five words in length, as shown in Figure 12. The length of the instruction and the operation to be performed is specified by the first word of the instruction which is called the operation word. The remaining words rurther specify the operands. These words are either immediate operands or extensions to the effective address mode specified in the operation word.

## • PROGRAM/DATA REFERENCES

The 68000 separates memory references into two classes: program references, and data references. Program references, as the name implies, are references to that section of memory that

contains the program being executed. Data references refer to that section of memory that contains data. Operand reads are from the data space except in the case of the program counter relative addressing mode. All operand writes are to the data space.

#### REGISTER SPECIFICATION

The register field within an instruction specifies the register to be used. Other fields within the instruction specify whether the register selected is an address or data register and how the register is to be used.

#### • EFFECTIVE ADDRESS

Most instructions specify the location of an operand by using the effective address field in the operation word. For example, Figure 13 shows the general format of the single effective address instruction 'operation word. The effective address is composed of two 3-bit fields: the mode field, and the register field. The value in the mode field selects the different address modes. The register field contains the number of a register.

The effective address field may require additional information to fully specify the operand. This additional information, called the effective address extension, is contained in the following word or words and is considered part of the instruction, as shown in Figure 12. The effective address modes are grouped into three categories: register direct, memory addressing, and special.




Figure 12 Instruction Format





Figure 13 Single-Effective-Address Instruction Operation Word General Format

## REGISTER DIRECT MODES

These effective addressing modes specify that the operand is in one of the 16 multifunction registers.


## **Data Register Direct**


The operand is in the data register specified by the effective address register field.



#### **Address Register Direct**

The operand is in the address register specified by the effective address register field.






## **MEMORY ADDRESS MODES**

These effective addressing modes specify that the operand is in memory and provide the specific address of the operand.


## Address Register Indirect

The address of the operand is in the address register specified by the register field. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.




## **Address Register Indirect With Postincrement**

The address of the operand is in the address register specified by the register field. After the operand address is used, it is incremented by one, two, or four depending upon whether the size of the operand is byte, word, or long word. If the address register is the stack pointer and the operand size is byte, the address is incremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.



## Address Register Indirect With Predecrement


The address of the operand is in the address register specified by the register field. Before the operand address is used, it is decremented by one, two, or four depending upon whether the operand size is byte, word, or long word. If the address register is the stack pointer and the operand size is byte, the address is decremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.



#### **Address Register Indirect With Displacement**

This address mode requires one word of extension. The address of the operand is the sum of the address in the address


register and the sign-extended 16-bit displacement integer in the extension word. The reference is classified as a data reference with the exception of the jump to subroutine instructions.



#### Address Register Indirect With Index

This address mode requires one word of extension. The address of the operand is the sum of the address in the address register, the sign-extended displacement integer in the low order

eight bits of the extension word, and the contents of the index register. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.




#### SPECIAL ADDRESS MODE

The special address modes use the effective address register field to specify the special addressing mode instead of a register number.

#### **Absolute Short Address**


This address mode requires one word of extension. The address of the operand is the extension word. The 16-bit address is sign extended before it is used. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.



## **Absolute Long Address**

This address mode requires two words of extension. The address of the operand is developed by the concatenation of the extension words. The high-order part of the address is the


first extension word; the low-order part of the address is the second extension word. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.



## **Program Counter With Displacement**


This address mode requires one word of extension. The address of the operand is the sum of the address in the program counter and the sign-extended 16-bit displacement integer in


the extension word. The value in the program counter is the address of the extension word. The reference is classified as a program reference.




#### **Program Counter With Index**

This address mode requires one word of extension. This address is the sum of the address in the program counter, the sign-extended displacement integer in the lower eight bits of the extension word, and the contents of the index register. The value in the program counter is the address of the extension word. This reference is classified as a program reference.







#### **Immediate Data**


This address mode requires either one or two words of extension depending on the size of the operation.


Byte operation - operand is low order byte of extension

Word operation - operand is extension word

Long word operation - operand is in the two extension words, high-order 16 bits are in the first extension word, low-order 16 bits are in the second extension word.


## **Extension Word**






#### COMMENTS

- Data = Next Word(s)
- Data is Sign Extended for Address Register but not Data Register
- Machine Level Coding





## COMMENTS


- Inherent Data
- Data is Sign Extended to Long Word
   Destination must be a Data Register
- Machine Level Coding

MOVEQ #\$5A, D3



## **Condition Codes or Status Register**

A selected set of instructions may reference the status register by means of the effective address field. These are:



#### COMMENTS

- EA = (Next Word)
   Note: This Example is a Privileged Instruction
- Machine Level Coding

MOVE \$1020, SR

0100 0110 1111 1000

Move to SR Absolute

Short

## • EFFECTIVE ADDRESS ENCODING SUMMARY

Table 4 is a summary of the effective addressing modes discussed in the previous paragraphs.

Table 4 Effective Address Encoding Summary

Addressing Mode	Mode	Register	
Data Register Direct	000	register number	
Address Register Direct	001	register number	
Address Register Indirect	010	register number	
Address Register Indirect with Postincrement	011	register number	
Address Register Indirect with Predecrement	100	register number	
Address Register Indirect with Displacement	101	register number	
Address Register Indirect with Index	110	register number	
Absolute Short	111	000	
Absolute Long	111	001	
Program Counter with Displacement	111	010	
Program Counter with Index	111	011	
Immediate	111	100	


# • IMPLICIT REFERENCE

Some instructions make implicit reference to the program counter (PC), the system stack pointer (SP), the supervisor

stack pointer (SSP), the user stack pointer (USP), or the status register (SR).

# SYSTEM STACK

The system stack is used implicitly by many instructions; user stacks and queues may be created and maintained through the addressing modes. Address register seven (A7) is the system stack pointer (SP). The system stack pointer is either the supervisor stack pointer (SSP) or the user stack pointer (USP), depending on the state of the S-bit in the status register. If the S-bit indicates supervisor state, SSP is the active system stack pointer, and the USP cannot be referenced as an address register. If the S-bit indicates user state, the USP is the active system stack pointer, and the SSP cannot be referenced. Each system stack fills from high memory to low memory.



The address mode SP@- creates a new item on the active system stack, and the address mode SP@+ deletes an item from the active system stack.

The program counter is saved on the active system stack on subroutine calls, and restored from the active system stack on returns. On the other hand, both the program counter and the status register are saved on the supervisor stack during the processing of traps and interrupts. Thus, the correct execution of the supervisor state code is not dependent on the behavior of user code and user programs may use the user stack pointer arbitrarily.

In order to keep data on the system stack aligned properly, data entry on the stack is restricted so that data is always put in the stack on a word boundary. Thus byte data is pushed on or pulled from the system stack in the high order half of the word; the lower half is unchanged.

#### USER STACKS


User stacks can be implemented and manipulated by employing the address register indirect with postincrement and predecrement addressing modes. Using an address register (on of A0 through A6), the user may implement stacks which are filled either from high memory to low memory, or vice versa. The important things to remember are:

- using predecrement, the register is decremented before its contents are used as the pointer into the stack,
- using postincrement, the register is incremented after its contents are used as the pointer into the stack,
- byte data must be put on the stack in pairs when mixed with word or long data so that the stack will not get misaligned when the data is retrieved. Word and long accesses must be on word boundary (even) addresses.

Stack growth from high to low memory is implemented with An@- to push data on the stack,

An@+ to pull data from the stack.


After eigher a push or a pull operation, register An points to the last (top) item on the stack. This is illustrated as:



Stack growth from low to high memory is implemented with An@+ to push data on the stack,

An@- to pull data from the stack.

After either a push or a pull operation, register An points to the next available space on the stack. This is illustrated as:



#### QUEUES


illustrated as.

User queues can be implemented and manipulated with the address register indirect with postincrement or predecrement addressing modes. Using a pair of address registers (two of A0 through A6), the user may implement queues which are filled either from high memory to low memory, or vice versa. Because queues are pushed from one end and pulled from the other, two registers are used: the put and get pointers.

Queue growth from low to high memory is implemented with Aput@+ to put data into the queue,

Aget@+ to get data from the queue.

After a put operation, the put address register points to the next available space in the queue and the unchanged get address register points to the next item to remove from the queue. After a get operation, the get address register points to the next item to remove from the queue and the unchanged put address register points to the next available space in the queue. This is




If the queue is to be implemented as a circular buffer, the address register should be checked and, if necessary, adjusted before the put or get operation is performed. The address register is adjusted by subtracting the buffer length (in bytes).

Queue growth from high to low memory is implemented with Aput@- to put data into the queue,

Aget@ - to get data from the queue.

After a put operation, the put address register points to the last item put in the queue, and the unchanged get address register points to the last item removed from the queue. After a get operation, the get address register points to the last item removed from the queue and the unchanged put address register points to the last item put in the queue. This is illustrated as:





If the queue is to be implemented as a circular buffer, the get or put operation should be performed first, and then the address register should be checked and, if necessary, adjusted The address register is adjusted by adding the buffer length (in bytes).

#### **INSTRUCTION SET SUMMARY**

The following paragraphs contain an overview of the form and structure of the 68000 instruction set. The instructions form a set of tools that include all the machine functions to perform the following operations:

Data Movement
Integer Arithmetic
Logical
Shift and Rotate
Bit Manipulation
Binary Coded Decimal
Program Control
System Control

The complete range of instruction capabilities combined with the flexible addressing modes described previously provide a very flexible base for program development.

## DATA MOVEMENT OPERATIONS

The basic method of data acquisition (transfer and storage) is provided by the move (MOVE) instruction. The move instruction and the effective addressing modes allow both address and data manipulation. Data move instructions allow byte, word, and long word operands to be transferred from memory to memory, memory to register, register to memory, and register to memory, and register to memory, and register to register. Address move instructions allow word and long word operand transfers and ensure that only legal address manipulations are executed. In addition to the general move instruction there are several special data movement instructions: move multiple registers (MOVEM), move peripheral data (MOVEP), exchange registers (EXG), load effective address (LEA), push effective address (PEA),

link stack (LINK), unlink stack (UNLK), and move quick (MOVEQ). Table 5 is a summary of the data movement operations.

Table 5 Data Movement Operations

Instruction	Operand Size	Operation
EXG	32	Rx ↔ Ry
LEA	32	EA → An
LINK	_	$ \begin{pmatrix} An \rightarrow - (SP) \\ SP \rightarrow An; \\ SP + d \rightarrow SP \end{pmatrix} $
MOVE	8, 16, 32	(EA)s → EAd
MOVEM	16, 32	(EA) → An, Dn An, Dn → EA
MOVEP	16, 32	(EA) → Dn Dn → EA
MOVEQ	8	#xxx → Dn
PEA	32	EA → -(SP)
SWAP	32	Dn[31:16] ↔ Dn[15:0]
UNLK	_	(An → Sp; (SP) + → An

(NOTES)

s = source d = destination [ ] = bit numbers -( ) = indirect with predecrement
( ) + = indirect with postincrement

# = immediate data

#### INTEGER ARITHMETIC OPERATIONS

The arithmetic operations include the four basic operations of add (ADD), subtract (SUB), multiply (MUL), and divide (DIV) as well as arithmetic compare (CMP), clear (CLR), and negate (NEG). The add and subtract instructions are available for both address and data operations, with data operations accepting all operand sizes. Address operations are limited to legal address size operands (16 or 32 bits). Data, address, and memory compare operations are also available. The clear and negate instructions may be used on all sizes of data operands.

The multiply and divide operations are available for signed and unsigned operands using word multiply to produce a long word product, and a long word dividend with word divisor to produce a word quotien with a word remainder.

Multiprecision and mixed size arithmetic can be accomplished using a set of extended instructions. These instructions are: add extended (ADDX), subtract extended (SUBX), sign extend (EXT), and negate binary with extend (NEGX).

A test operand (TST) instruction that will set the condition codes as a result of a compare of the operand with zero is also available. Test and set (TAS) is a synchronization instruction useful in multiprocessor systems. Table 6 is a summary of the integer arithmetic operations.

Table 6 Integer Arithmetic Operations

Instruction	Operand Size	Operation
ADD	8, 16, 32 16, 32	Dn + (EA) → Dn (EA)+ Dn → EA (EA) + #xxx → EA AN + (EA) → An
ADDX	8, 16, 32 16, 32	$Dx + Dy + X \rightarrow Dx$ $-(Ax) + - (Ay) + X \rightarrow (Ax)$
CLR	8, 16, 32	(EA) → MPU 0 → EA
СМР	8, 16, 32 16, 32	Dn - (EA) (EA) - #xxx (Ax) + - (Ay) + An - (EA)
DIVS	32 ÷ 16	Dn÷(EA) → Dn
DIVU	32 ÷ 16	Dn÷(EA) → Dn
EXT	8 → 16 16 → 32	(Dn) ₈ → Dn ₁₆ (Dn) ₁₆ → Dn ₃₂
MULS	16×16 → 32	Dn×(EA) → Dn
MULU	16×16 → 32	Dn×(EA) → Dn
NEG	8, 16, 32	0 - (EA) → EA
NEGX	8, 16, 32	0 - (EA) - X - EA
SUB	8, 16, 32 16, 32	Dn - (EA) → Dn (EA) - Dn → EA (EA) - #xxx → EA An - (EA) → An
SUBX	8, 16, 32	$Dx - Dy - X \rightarrow Dx$ $-(Ax) (Ay) - X \rightarrow (Ax)$
TAS	8	(EA) - 0, 1 → EA[7]
TST	8, 16, 32	(EA) - 0

(NOTE) [ ] = bit number

- ( ) = indirect with predecrement

( ) + = indirect with postincrement

# = immediate data

## • LOGICAL OPERATIONS

Logical operation instructions AND, OR, EOR, and NOT are available for all sizes of integer data operands. A similar set of immediate instructions (ANDI, ORI, and EORI) provide these logical operations with all sizes of immediate data. Table 7 is a summary of the logical operations.

Table 7 Logical Operations

Instruction	Operand Size	Operation
AND	8, 16, 32	Dn ∧ (EA) → Dn (EA) ^ Dn → EA (EA) ∧ #xxx → EA
OR	8, 16, 32	Dn v (EA) → Dn (EA) v Dn → EA (EA) v =xxx → EA
EOR	8, 16, 32	(EA)⊕Dy → EA (EA)⊕ #xxx → EA
NOT	8, 16, 32	~ (EA) → EA

[NOTE] ~ = invert

v = logical OR

# = immediate data

∧ = logical AND

⊕ = exclusive OR

# • SHIFT AND ROTATE OPERATIONS

Shift operations in both directions are provided by the arithmetic instructions ASR and ASL and logical shift instructions LSR and LSL. The rotate instructions (with and without extend) available are ROXR, ROXL, ROR, and ROL. All

shift and rotate operations can be performed in either registers or memory. Register shifts and rotates support all operand sizes and allow a shift count specified in the instruction of one to eight bits, or 0 to 63 specified in a data register.

Memory shifts and rotates are for word operands only and allow only single-bit shifts or rotates. Table 8 is a summary of the shift and rotate operations.

Table 8 Shift and Rotate Operations

Instruction	Operand Size	Operation
ASL	8, 16, 32	X/C - 0
ASR	8, 16, 32	<b>-</b> X/C
LSL	8, 16, 32	X/C - 0
LSR	8, 16, 32	0 → X/C
ROL	8, 16, 32	C 4 4 4
ROR	8, 16, 32	-[
ROXL	8, 16, 32	C + X +
ROXR	8, 16, 32	x + C

#### BIT MANIPULATION OPERATIONS

Bit manipulation operations are accomplished using the following instructions: bit test (BTST), bit test and set (BSET), bit test and clear (BCLR), and bit test and change (BCHG). Table 9 is a summary of the bit manipulation operations. (Bit 2 of the status register is Z.)

Table 9 Bit Manipulation Operations

Instruction	Operand Size	Operation		
BTST	8, 32	~ bit of (EA) → Z		
BSET	8, 32	(~ bit of (EA) → Z; 1 → bit of EA		
BCLR	8, 32	(~ bit of (EA) → Z; 0 → bit of EA		
вснG	8, 32	( ~ bit of (EA) → Z; ~ bit of (EA) → bit of EA		

(Note) ~ = invert

# • BINARY CODED DECIMAL OPERATIONS

Multiprecision arithmetic operations on binary coded decimal numbers are accomplished using the following instructions: add decimal with extend (ABCD), subtract decimal with extend (SBCD), and negate decimal with extend (NBCD). Table 10 is a summary of the binary coded decimal operations.

Table 10 Binary Coded Decimal Operations

Instruction	Operand Size	Operation
ABCD	8	$Dx_{10} + Dy_{10} + X \rightarrow Dx$ - $(Ax)_{10} + - (Ay)_{10} + X \rightarrow (Ax)$
SBCD	8	$Dx_{10} - Dy_{10} - X \rightarrow Dx$ - $(Ax)_{10} (Ay)_{10} - X \rightarrow (Ax)$
NBCD	8	0 - (EA) ₁₀ - X → EA

- ( ) = indirect with predecrement

#### • PROGRAM CONTROL OPERATIONS

Program control operations are accomplished using a series of conditional and unconditional branch instructions and return instructions. These instructions are summarized in Table 11.

The conditional instructions provide setting and branching for the following conditions:

CC - carry clear LS - low or same CS - carry set LT - less than EQ - equal MI - minus F - never true NE - not equal GE - greater or equal PL - plus GT - greater than T - always true HI - high VC - no overflow LE - less or equal VS - overflow

Table 11 Program Control Operations

Instruction	Operation
Conditional	
Всс	Branch conditionally (14 conditions)
	8- and 16-bit displacement
DB _{CC}	Test condition, decrement, and branch
	16-bit displacement
Scc	Set byte conditionally (16 conditions)
Unconditional	
BRA	Branch always
	8-and 16-bit displacement
BSR	Branch to subroutine
	8- and 16-bit displacement
JMP	Jump
JSR	Jump to subroutine
Returns	
RTR	Return and restore condition codes
RTS	Return from subroutine

## • SYSTEM CONTROL OPERATIONS

System control operations are accomplished by using privileged instructions, trap generating instructions, and instructions that use or modify the status register. These instructions are summarized in Table 12.

Table 12 System Control Operations

Instruction	Operation
Privileged	
RESET	Reset external devices
RTE	Return from exception
STOP	Stop program execution
ORI to SR	Logical OR to status register
MOVE USP	Move user stack pointer
ANDI to SR	Logical AND to status register
EORI to SR	Logical EOR to status register
MOVE EA to SR	Load new status register
Trap Generating	
TRAP	Trap
TRAPV	Trap on overflow
CHK	Check register against bounds
Status Register	
ANDI to CCR	Logical AND to condition codes
EORI to CCR	Logical EOR to condition codes
MOVE EA to CCR	Load new condition codes
ORI to CCR	Logical OR to condition codes
MOVE SR to EA	Store status register


## • BRANCH INSTRUCTION ADDRESSING

#### BRANCH INSTRUCTION FORMAT

O


Operation Word Operation Code 8 bit Displacement **Extension Word** 16 bit Displacement if 8 bit Displacement = 0

## RELATIVE, FORWARD REFERENCE, 8-BIT OFFSET




#### COMMENTS


- Offset Contained in 8 LSBs of Op Word
- Offset is 2's Complement Number
   If Offset = 0 then Word Offset is Used
- Machine Level Coding



## RELATIVE, BACKWARD REFERENCE 8-BIT OFFSET



## RELATIVE, FORWARD REFERENCE, 16-BIT OFFSET



## ■ SIGNAL AND BUS OPERATION DESCRIPTION

The following paragraphs contain a brief description of the input and output signals. A discussion of bus operation during the various machine cycles and operations is also given.

(NOTE) The terms assertion and negation will be used extensively. This is done to avoid confusion when dealing with a mixture of "active-low" and "active-high" signals. The term assert or assertion is used to indicate that a signal is active or true independent of whether that voltage is low or high. The term negate or negation is used to indicate that a signal is inactive or false.

#### SIGNAL DESCRIPTION

The input and output signals can be functionally organized into the groups shown in Figure 14. The following paragraphs provide a brief description of the signals and also a reference (if applicable) to other paragraphs that contain more detail about the function being performed.




Figure 14 Input and Output Signals

# ADDRESS BUS (A1 through A23)

This 23-bit, unidirectional, three-state bus is capable of addressing 8 megawords of data. It provides the address for bus operation during all cycles except interrupt cycles. During interrupt cycles, address lines A₁, A₂, and A₃. Provide information about what level interrupt is being serviced while address lines A₄ through A₂₃ are all set to a logic high.

# DATA BUS (Do through D₁₅)

This 16-bit, bidirectional, three-state bus is the general purpose data path. It can transfer and accept data in either word or byte length. During an interrupt acknowledge cycle, an external device supplies the vector number on data lines Do through D₇.

#### ASYNCHRONOUS BUS CONTROL

Asynchronous data transfer are handled using the following control signals: address strobe, read/write, upper and lower data strobes, and data transfer acknowledge. These signals are explained in the following paragraphs.

#### Address Strobe (AS)

This signal indicates that there is a valid address on the address bus.

#### Read/Write (R/W)

This signal defines the data bus transfer as a read or write cycle. The R/W signal also works in conjunction with the upper and lower data strobes as explained in the following paragraph.

#### Upper and Lower Data Strobes (UDS, LDS)

These signals control the data on the data bus, as shown in Table 13. When the  $R/\overline{W}$  line is high, the processor will read from the data bus as indicated. When the  $R/\overline{W}$  line is low, the processor will write to the data bus as shown.

Table 13 Data Strobe Control of Data Bus

UDS	LDS	R/W	D ₈ ~ D ₁₅	$D_0 \sim D_7$
High	High	_	No valid data	No valid data
Low	Low	High	Valid data bits 8 ∼ 15	Valid data bits 0 ∼ 7
High	Low	High	No valid data	Valid data bits 0 ∼ 7
Low	High	High	Valid data bits 8 ∼ 15	No valid data
Low	Low	Low	Valid data bits 8 ∼ 15	Valid data bits 0 ∼ 7
High	Low	Low	Valid data bits 0 ~ 7*	Valid data bits 0 ~ 7
Low	High	Low	Valid data bits 8 ∼ 15	Valid data bits 8 ∼ 15*

These conditions are a result of current implementation and may not appear on future devices

## Data Transfer Acknowledge (DTACK)

This input indicates that the data transfer is completed. When the processor recognizes DTACK during a read cycle, data is latched and the bus cycle terminated. When DTACK is recognized during a write cycle, the bus cycle is terminated. (Refer to ASYNCHRONOUS VERSUS SYNCHRONOUS OPERATION)

#### **BUS ARBITRATION CONTROL**

These three signals form a bus arbitration circuit to determine which device will be the bus master device.

## Bus Request (BR)

This input is were ORed with all other devices that could be bus masters. This input indicates to the processor that some other device desires to become the bus master.

### Bus Grant (BG)

This output indicates to all other potential bus master devices that the processor will release bus control at the end of the current bus cycle.

#### Bus Grand Acknowledge (BGACK)

This input indicates that some other device has become the bus master. This signal cannot be asserted until the following four conditions are met

- (1) A Bus Grant has been received
- (2) Address Strobe is inactive which indicates that the microprocessor is not using the bus
- (3) Data Transfer Acknowledge is inactive which indicates



that neither memory nor peripherals are using the bus

(4) Bus Grant Acknowledge is inactive which indicates that
no other device is still claiming bus mastership.

## INTERRUPT CONTROL (IPL, IPL, IPL,)

These input pins indicate the encoded priority level of the device requesting an interrupt Level seven is the highest priority while level zero indicates that no interrupts are requested. Level seven can not be masked. The least significant bit is given in IPLo and the most significant bit is contained in IPLo. These lines must remain stable until the processor signals interrupt acknowledge (FCo  $\sim$  FC2 are all high) to insure that the interrupt is recognized.

#### SYSTEM CONTROL

The system control inputs are used to either reset or halt the processor and to indicate to the processor that bus errors have occurred. The three system control inputs are explained in the following paragraphs.

#### Bus Error (BERR)

This input informs the processor that there is a problem with the cycle currently being executed. Problems may be a result of.

- (1) Nonresponding devices
- (2) Interrupt vector number acquisition failure
- (3) Illegal access request as determined by a memory management unit
- (4) Other application dependent errors.

The bus error signal interacts with the halt signal to determine if exception processing should be performed or if the current bus cycle should be retried.

Refer to BUS ERROR AND HALT OPERATION paragraph for additional information about the interaction of the bus error and halt signals.

## Reset (RES)

This bidirectional signal line acts to reset (initiate a system initialization sequence) the processor in response to an external reset signal. An internally generated reset (result of a RESET instruction) causes all external devices to be reset and the internal state of the processor is not affected. A total system reset (processor and external devices) is the result of external HALT and RESET signals applied at the same time. Refer to RESET OPERATION paragraph for additional information about reset operation.

## Halt (HALT)

When this bidirectional line is driven by an external device, it will cause the processor to stop at the completion of the current bus cycle. When the processor has been halted using this input, all control signals are inactive and all three-state lines are put in their high-impedance state. Refer to BUS ERROR AND HALT OPERATION paragraph for additional information about the interaction between the halt and bus error signals.

When the processor has stopped executing instructions, such as in a double bus fault condition, the halt line is driven by the processor to indicate to external devices that the processor has stopped.

## HMCS6800 PERIPHERAL CONTROL

These control signals are used to allow the interfacing of synchronous HD6800 peripheral devices with the asynchronous 68000. These signals are explained in the following paragraphs.

#### Enable (E)

This signal is the standard enable signal common to all HD6800 type peripheral devices. The period for this output is ten 68000 clock periods (six clocks low; four clocks high). Enable is generated by an internal ring counter which may come up in any state (i.e., at power on, it is impossible to guarantee phase relationship of E to CLK), E is a free-running clock and runs regardless of the state of the bus on the MPU.

### Valid Peripheral Address (VPA)

This input indicates that the device or region addressed is a HD6800 family device and that data transfer should be synchronized with the enable (E) signal. This input also indicates that the processor should use automatic vectoring for an interrupt. Refer to INTERFACE WITH HD6800 PERIPHERALS.

#### Valid Memory Address (VMA)

This output is used to indicate to HD6800 peripheral devices that there is a valid address on the address bus and the processor is synchronized to enable. This signal only responds to a valid peripheral address  $(\overline{VPA})$  input which indicates that the peripheral is a HD6800 family device.

#### PROCESSOR STATUS (FC0, FC1, FC2)

These function code outputs indicate the state (user or supervisor) and the cycle type currently being executed, as shown in Table 14. The information indicated by the function code outputs is valid whenever address strobe  $(\overline{AS})$  is active.

Table 14 Function Code Outputs

FC ₂	FC ₁	FC ₀	Cycle Type
Low	Low	Low	(Undefined, Reserved)
Low	Low	High	User Data
Low	High	Low	User Program
Low	High	High	(Undefined, Reserved)
High	Low	Low	(Undefined, Reserved)
High	Low	High	Superviser Data
High	High	Low	Supervisor Program
High	High	High Interrupt Acknowled	

# CLOCK (CLK)

The clock input is a TTL-compatible signal that is internally buffered for development of the internal clocks needed by the processor. The clock input should not be gated off at any time, and the clock signal must conform to minimum and maximum pulse width time.

#### SIGNAL SUMMARY

Table 15 is a summary of all the signals discussed in the previous paragraphs.

#### BUS OPERATION

The following paragraphs explain control signal and bus operation during data transfer operations, bus arbitration, bus error and halt conditions, and reset operation.

Table 15 Signal Summary

0:	Mnemonic	1	Active State	Three State	
Signal Name	Minemonic	Input/Output		On BGACK	On HALT
Address Bus	A ₁ ~ A ₂₃	output	high	yes	yes
Data Bus	D ₀ ~ D ₁₅	input/output	high	yes	yes
Address Strobe	ĀŠ	output	low	yes	no
Read/Write	R/W	output	read-high write-low	yes	no
Upper and Lower Data Strobes	UDS, LDS	output	low	yes	no
Data Transfer Acknowledge	DTACK	input	low	no	no
Bus Request	BR	input	low	no	no
Bus Grant	BG	output	low	no	no
Bus Grant Acknowledge	BGACK	input	low	no	no
Interrupt Priority Level	ĪPLo, ĪPL1, ĪPL2	input	low	no	no
Bus Error	BERR	input	low	no	no
Reset	RES	input/output	low	no*	no*
Halt	HALT	input/output	low	no*	no*
Enable	E	output	high	no	no
Valid Memory Address	VMA	output	low	yes	no
Valid Peripheral Address	VPA	input	low	no	no
Function Code Output	FC ₀ , FC ₁ , FC ₂	output	high	yes	no
Clock	CLK	input	high	no	no
Power Input	V _{cc}	input	_	_	_
Ground	V _{SS}	input	_	-	_

^{*} Open drain

#### DATA TRANSFER OPERATIONS

Transfer of data between devices involve the following leads:

- (1) Address Bus A₁ through A₂₃
- (2) Data Bus Do through D15
- (3) Control Signals

The address and data buses are separate parallel buses used to transfer data using an asynchronous bus structure. In all cycles, the bus master assumes responsibility for deskewing all signals it issues at both the start and end of a cycle. In addition, the bus master is responsible for deskewing the acknowledge and data signals from the slave device.

The following paragraphs explain the read, write, and read-modify-write cycles. The indivisible read-modify-write cycle is the method used by the 68000 for interlocked multiprocessor communications.

#### Read Cycle

During a read cycle, the processor receives data from memory or a peripheral device. The processor reads bytes of data in all cases. If the instruction specifies a word (or double word) operation, the processor reads both upper and lower bytes simultaneously by asserting both upper and lower data strobes. When the instruction specifies byte operation, the processor uses an internal Ao bit to determine which byte to read and then issues the data strobe required for that byte. For bytes operations, when the Ao bit equals zero, the upper data strobe is issued. When the Ao bit equals one, the lower data strobe is issued. When the data is received, the processor correctly positions it internally.

A word read cycle flow chart is given in Figure 15. A byte

read cycle flow chart is given in Figure 16. Read cycle timing is given in Figure 17. Figure 18 details word and byte read cycle operations. Refer to these illustrations during the following detailed.

At state zero (S0) in the read cycle, the address bus (A₁ through A₂₃) is in the high impedance state. A function code is asserted on the function code output line (FC₀ through FC₂). The read/write (R/W) signal is switched high to indicate a read cycle. One half clock cycle later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe  $(\overline{AS})$  is asserted to indicate that there is a valid address on the address bus and the upper and lower data strobe  $(\overline{UDS}, \overline{LDS})$  is asserted as required. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. The selected device uses the read/write signal and the data strobe to place its information on the data bus. Concurrent with placing data on the data bus, the selected device asserts data transfer acknowledge  $(\overline{DTACK})$ .

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge. At the end of state 6 (beginning of state 7) incoming data is latched into an internal data bus holding register.

During state 7, address strobe and the upper and/or lower data strobes are negated. The address bus is held valid through state 7 to allow for static memory operation and signal skew.




Figure 15 Word Read Cycle Flow Chart

Figure 16 Byte Read Cycle Flow Chart




Figure 17 Read and Write Cycle Timing Diagram




Figure 18 Word and Byte Read Cycle Timing Diagram

The read/write signal and the function code outputs also remain valid through state 7 to ensure a correct transfer operation. The slave device keeps its data asserted until it detects the negation of either the address strobe or the upper and/or lower data strobe. The slave device must remove its data and data transfer acknowledge within one clock period of recognizing the negation of the address or data strobes. Note that the data bus might not become free and data transfer acknowledge might not be removed until state 0 or 1.

When address strobe is negated, the slave device is released. Note that a slave device must remain selected as long as address strobe is asserted to ensure the correct functioning of the read-modify-write cycle.

#### Write Cycle

During a write cycle, the processor sends data to memory or a peripheral device. The processor writes bytes of data in all cases. If the instruction specifies a word operation, the processor writes both bytes. When the instruction specifies a byte operation, the processor uses an internal  $A_0$  bit to determine which byte to write and then issues the data strobe required for that byte. For byte operations, when the  $A_0$  bit equals zero, the upper data strobe is issued. When the  $A_0$  bit equals one, the lower data strobe is issued. A word write cycle flow chart is given in Figure 19. A byte write cycle flow chart is given in Figure 20. Write cycle timing is given in Figure 17. Figure 21 details word and byte write cycle operation. Refer to these illustrations during the following detailed discussion.

At state zero (S0) in the write cycle, the address bus ( $A_1$  through  $A_{23}$ ) is in the high impedance state. A function code is asserted on the function code output line (FC₀ through FC₂).

(NOTE) The read/write (R/W) signal remains high until state 2 to prevent bus conflicts with preceding read cycles. The data bus is not driven until state 3.

One half clock later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe (\$\overline{AS}\$) is asserted to indicate that there is a valid address on the address bus. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. During state 2, the read/write signal is switched low to indicate a write cycle. When external processor data bus buffers are required, the read/write line provides sufficient directional control. Data is not asserted during this state to allow sufficient turn around time for external data buffers (if used). Data is asserted onto the data bus during state 3.

In state 4, the data strobes are asserted as required to indicate that the data bus is stable. The selected device uses the read/write signal and the data strobes to take its information from the data bus. The selected device asserts data transfer acknowledge (DTACK) when it has successfully stored the data.

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge.

During state 7, address strobe and the upper and/or lower data strobes are negated. The address and data buses are held valid through state 7 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 7 to ensure a correct transfer operation. The slave device keeps its data transfer acknowledge asserted until it detects the negation of either the address strobe or the upper and/or lower data strobe. The slave device must remove its data transfer acknowledge within one clock period after recognizing the negation of the address or data strobes. Note that the processor releases the data bus at the end of state 7 but that data transfer acknowledge might not be removed until state 0 or 1. When address strobe is negated, the slave device is released.




Figure 19 Word Write Cycle Flow Chart

Figure 20 Byte Write Cycle Flow Chart




Figure 21 Word and Byte Write Cycle Timing Diagram



#### Read-Modify-Write Cycle

The read-modify-write cycle performs a read, modifies the data in the arithmetic-logic unit, and writes the data back to the same address. In the 68000 this cycle is indivisible in that the address strobe is asserted throughout the entire cycle. The test and set (TAS) instruction uses this cycle to provide meaningful communication between processors in a multiple processor environment. This instruction is the only instruction that uses the read-modify-write cycle and since the test and set instruction only operates on bytes, all read-modify-write cycles are byte operations. A read-modify-write cycle flow chart is given in Figure 22 and a timing diagram is given in Figure 23. Refer to these illustrations during the following detailed discussions.

At state zero (S0) in the read-modify-write cycle, the address bus  $(A_1 \text{ through } A_{23})$  is in the high impedance state. A function code is asserted on the function code output line  $(FC_0 \text{ through } FC_2)$ . The read/write  $(R/\overline{W})$  signal is switched high to indicate a read cycle. One half clock cycle later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe (AS) is asserted to indicate that there is a valid address on the address bus and the upper or lower data strobe  $(\overline{UDS}, \overline{LDS})$  is asserted as required. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. The selected device uses the read/write signal and the data strobe to place its information on the data bus. Concurrent with placing data on the data bus, the selected device asserts data transfer acknowledge  $(\overline{DTACK})$ .

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge. At the end of state 6 (beginning of state 7) incoming data is latched into an internal data bus holding register.

During state 7, the upper or lower data strobe is negated. The address bus, address strobe, read/write signal, and function code outputs remain as they were in preparation for the write portion of the cycle. The slave device keeps its data asserted until it detects the negation of the upper or lower data strobe. The slave device must remove its data and data transfer acknowledge within one clock period of recognizing the negation of the data strobes. Internal modification of data may occur from state 8 to state 11.

(NOTE) The read/write signal remains high until state 14 to prevent bus conflicts with the preceding read portion of the cycle and the data bus is not asserted by the processor until state 15.

In state 14, the read/write signal is switched low to indicate a write cycle. When external processor data bus buffers are required, the read/write line provides sufficient directional control. Data is not asserted during this state to allow sufficient turn around time for external data buffers (if used). Data is asserted onto the data bus during state 15.

In state 16, the data strobe is asserted as required to indicate

that the data bus is stable. The selected device uses the read/write signal and the data strobe to take its information from the data bus. The selected device asserts data transfer acknowledge (DTACK) when it has successfully stored its data.

Data transfer acknowledge must be present at the processor at the start of state 17 or the processor will substitute wait states for states 17 and 18. State 17 starts the synchronization of the returning data transfer acknowledge for the write portion of the cycle. The bus interface circuitry issues requests for subsequent internal cycles during state 18.

During state 19, address strobe and the upper or lower data strobe is negated. The address and data buses are held valid through state 19 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 19 to ensure a correct transfer operation. The slave device keeps its data transfer acknowledge asserted until it detects the negation of either the address strobe or the upper or lower data strobe. The slave device must remove its data transfer acknowledge within once clock period after recognizing the negation of the address or data strobes. Note that the processor releases the data bus at the end of state 19 but that data transfer acknowledge might not be removed until state 0 or 1. When address strobe is negated the slave device is released

#### **BUS ARBITRATION**

Bus arbitration is a technique used by master-type devices to request, be granted, and acknowledge bus mastership. In its simplest form, it consists of:

- (1) Asserting a bus mastership request.
- (2) Receiving a grant that the bus is available at the end of the current cycle.
- (3) Acknowledging that mastership has been assumed.

Figure 24 is a flow chart showing the detail involved in a request from a single device. Figure 25 is a timing diagram for the same operations. This technique allows processing of bus requests during data transfer cycles.

The timing diagram shows that the bus request is negated at the time that an acknowledge is asserted. This type of operation would be true for a system consisting of the processor and one device capable of bus mastership. In systems having a number of devices capable of bus mastership, the bus request line from each device is wire ORed to the processor. In this system, it is easy to see that there could be more than one bus request being made. The timing diagram shows that the bus grant signal is negated a few clock cycles after the transition of the acknowledge (BGACK) signal.

However, if the bus requests are still pending, the processor will assert another bus grant within a few clock cycles after it was negated. This additional assertion of bus grant allows external arbitration circuitry to select the next bus master before the current bus master has completed its requirements. The following paragraphs provide additional information about the three steps in the arbitration process.




Figure 22 Read-Modify-Write Cycle Flow Chart




Figure 23 Read-Modify-Write Cycle Timing Diagram




Figure 24 Bus Arbitration Cycle Flow Chart

#### Requesting the Bus

External devices capable of becoming bus masters request the bus by asserting the bus request (BR) signal. This is a wire ORed signal (although it need not be constructed from open collector devices) that indicates to the processor that some external device requires control of the external bus. The processor is effectively at a lower bus priority level that the external device and will relinquish the bus after it has completed the last bus cycle it has started.

When no acknowledge is received before the bus request signal goes inactive, the processor will continue processing when it detects that the bus request is inactive. This allows ordinary processing to continue if the arbitration circuitry responded to noise inadvertently.

## Receiving the Bus Grant

The processor asserts bus grant  $(\overline{BG})$  as soon as possible. Normally this is immediately after internal synchronization. The only exception to this occurs when the processor has made an internal decision to execute the next bus cycle but has not progressed far enough into the cycle to have asserted the address strobe  $(\overline{AS})$  signal. In this case, bus grant will not be asserted until one clock after address strobe is asserted to indicate to external devices that a bus cycle is being executed.

The bus grant signal may be routed through a daisy-chained network or through a specific priority-encoded network. The processor is not affected by the external method of arbitration as long as the protocol is obeyed.

#### Acknowledgement of Mastership

Upon receiving a bus grant, the requesting device waits until address strobe, data transfer acknowledge, and bus grant acknowledge are negated before issuing its own BGACK. The negation of the address strobe indicates that the previous master has completed its cycle, the negation of bus grant acknowledge indicates that the previous master has released the bus. (While address strobe is asserted no device is allowed to "break into" a cycle.) The negation of data transfer acknowledge indicates the previous slave has terminated its connection to the previous master. Note that in some applications data




Figure 25 Bus Arbitration Cycle Timing Diagram



transfer acknowledge might not enter into this function. General purpose devices would then be connected such that they were only dependent on address strobe. When bus grant acknowledge is issued the device is bus master until it negates bus grant acknowledge. Bus grant acknowledge should not be negated until after the bus cycle(s) is (are) completed. Bus mastership is terminated at the negation of bus grant acknowledge.

The bus request from the granted device should be dropped after bus grant acknowledge is asserted. If a bus request is still pending, another bus grant will be asserted within a few clocks of the negation of bus grant Refer to Bus Arbitration Control section. Note that the processor does not perform any external bus cycles before it re-asserts bus grant.

#### **BUS ARBITRATION CONTROL**

The bus arbitration control unit in the 68000 is implemented with a finite state machine. A state diagram of this machine is shown in Figure 26. All asynchronous signals to the 68000 are synchronized before being used internally. This synchronization is accomplished in a maximum of one cycle of the system clock, assuming that the asynchronous input setup time (#47) has


been met (see Figure 27). The input signal is sampled on the falling edge of the clock and is valid internally after the next falling edge.

As shown in Figure 26, input signals labeled R and A are internally synchronized on the bus request and bus grant acknowledge pins respectively. The bus grant output is lebeled G and the internal three-state control signal T. If T is true, the address, data, function code line, and control buses are placed in a high-impedance state when  $\overline{\rm AS}$  is negated. All signals are shown in positive logic (active high) regardless of their true active voltage level.

State changes (valid outputs) occur on the next rising edge after the internal signal is valid.

A timing diagram of the bus arbitration sequence during a processor bus cycle is shown in Figure 28. The bus arbitration sequence while the bus is inactive (i.e., executing internal operations such as a multiply instruction) is shown in Figure 29.

If a bus request is made at a time when the MPU has already begun a bus cycle but  $\overline{AS}$  has not been asserted (bus state S0),  $\overline{BG}$  will not be asserted on the next rising edge. Instead,  $\overline{BG}$  will be delayed until the second rising edge following it's internal assertion. This sequence is shown in Figure 30.



R = Bus Request Internal

A = Bus Grant Acknowledge Internal

G = Bus Gran

T = Three-State Control to Bus Control Logic**

X = Don't Care

 State machine will not change state if bus is in S0. Refer to BUS ARBITRATION CONTROL for additional information.

** The address bus will be placed in the high impedance state if T is asserted and  $\overline{AS}$  is negated.

Figure 26 State Diagram of 68000 Bus Arbitration Unit




Figure 27 Timing Relationship of External Asynchronous Inputs to Internal Signals




Figure 28 Bus Arbitration During Processor Bus Cycle




Figure 29 Bus Arbitration with Bus Inactive




Figure 30 Bus Arbitration During Processor Bus Cycle Special Case

#### BUS ERROR AND HALT OPERATION

In a bus architecture that requires a handshake from an external device, the possibility exists that the handshake might not occur. Since different systems will require a different maximum response time, a bus error input is provided. External circuitry must be used to determine the duration between address strobe and data transfer acknowledge before issuing a bus error signal. When a bus error signal is received, the processor has two options initiate a bus error exception sequence or try running the bus cycle again.

## **Exception Sequence**

When the bus error signal is asserted, the current bus cycle is terminated. If BERR is asserted before the falling edge of S2, AS will be negated in S7 in either a read or write cycle. As long as BERR remains asserted, the data and address buses will be in the high-impedance state. When BERR is negated, the processor will begin stacking for exception processing. Figure 31 is a timing diagram for the exception sequence. The sequence is composed of the following elements.

- (1) Stacking the program counter and status register
- (2) Stacking the error information
- (3) Reading the bus error vector table entry
- (4) Executing the bus error handler routine

The stacking of the program counter and the status register is the same as if an interrupt had occurred Several additional

items are stacked when a bus error occurs. These items are used to determine the nature of the error and correct it, if possible. The bus error vector is vector number two located at address \$000008. The processor loads the new program counter from this location. A software bus error handler routine is then executed by the processor. Refer to EXCEPTION PROCESSING for additional information.

#### Re-Running the Bus Cycle

When, during a bus cycle, the processor receives a bus error signal and the halt pin is being driven by an external device, the processor enters the re-run sequence. Figure 32 is a timing diagram for re-running the bus cycle.

The processor terminates the bus cycle, then puts the address and data output lines in the high-impedance state. The processor remains "halted," and will not run another bus cycle until the halt signal is removed by external logic. Then the processor will re-run the previous bus cycle using the same address, the same function codes, the same data (for a write operation), and the same controls. The bus error signal should be removed at least one clock cycle before the halt signal is removed.

(NOTE) The processor will not re-run a read-modify-write cycle. This restriction is made to guarantee that the entire cycle runs correctly and that the write operation of a Test-and-Set operation is performed without ever releasing AS. If BERR and HALT are asserted during a read-modify-write bus cycle, a bus error operation results.




Figure 31 Bus Error Timing Diagram




Figure 32 Re-Run Bus Cycle Timing Information

## Halt Operation with No Bus Error

The halt input signal to the 68000 perform a Halt/Run/Single-Step function in a similar fashion to the HD6800 halt function. The halt and run modes are somewhat self explanatory in that when the halt signal is constantly active the processor "halts" (does nothing) and when the halt signal is constantly inactive the processor "runs" (does something).

The single-step mode is derived from correctly timed transitions on the halt signal input. It forces the processor to execute a single bus cycle by entering the "run" mode until the processor starts a bus cycle then changing to the "halt" mode. Thus, the single-step mode allows the user to proceed through (and therefore debug) processor operations one bus cycle at a time

Figure 33 details the timing required for correct single-step operations and Figure 34 shows a simple circuit for providing the single-step function. Some care must be exercised to avoid harmful interactions between the bus error signal and the halt

pin when using the single cycle mode as a debugging tool. This is also true of interactions between the halt and reset lines since these can reset the machine.


When the processor completes a bus cycle after recognizing that the halt signal is active, most three-state signals are put in the high-impedance state. These include:


- (1) Address lines
- (2) Data lines

This is required for correct performance of the re-run bus cycle operation.

While the processor is honoring the halt request, bus arbitration performs as usual. That is, halting has no effect on bus arbitration. It is the bus arbitration function that removes the control signals from the bus.

The halt function and the hardware trace capability allow the hardware debugger to trace single bus cycles or single instructions at a time. These processor capabilities, along with a software debugging package, give total debugging flexibility.





#### **Double Bus Faults**

When a bus error exception occurs, the processor will attempt to stack several words containing information about the state of the machine. If a bus error exception occurs during the stacking operation, there have been two bus errors in a row. This is commonly referred to as a double bus fault. When a double bus fault occurs, the processor will halt. Once a bus error exception has occurred, any bus error exception occurring before the execution of the next instruction constitutes a double bus fault.

Note that a bus cycle which is re-run does not constitute a bus error exception, and does not contribute to a double bus

fault. Note also that this means that as long as the external hardware requests it, the processor will continue to re-run the same bus cycle.

The bus error pin also has an effect on processor operation after the processor receives an external reset input. The processor reads the vector table after a reset to determine the address to start program execution. If a bus error occurs while reading the vector table (or at any time before the first instruction is executed), the processor reacts as if a double bus fault has occurred and it halts. Only an external reset will start a halted processor.

#### **RESET OPERATION**

The reset signal is a bidirectional signal that allows either the processor or an external signal to reset the system. Figure 35 is a timing diagram for the reset operations. Both the halt and reset lines must be asserted to ensure total reset of the pro-

When the reset and halt lines are driven by an external device, it is recognized as an entire system reset, including the processor. The processor responds by reading the reset vector table entry (vector unumber zero, address \$000000) and loads it into the supervisor stack pointer (SSP). Vector table entry number one at address \$000004 is read next and loaded into the program counter. The processor initializes the status register to an interrupt level of seven. No other

registers are affected by the reset sequence.

When a RESET instruction is executed, the processor drives the reset pin for 124 clock periods. In this case, the processor is trying to reset the rest of the system. Therefore, there is no effect on the internal state of the processor. All of the processor's internal registers and the status register are unaffected by the execution of a RESET instruction. All external devices connected to the reset line should be reset at the completion of the RESET instruction.

Asserting the Reset and Halt pins for 10 clock cycles will cause a processor reset, except when V_{CC} is initially applied to the processor. In this case, an external reset must be applied for 100 milliseconds.




Figure 35 Reset Operation Timing Diagram

# THE RELATIONSHIP OF DTACK, BERR, AND HALT

In order to properly control termination of a bus cycle for a re-run or a bus error condition, DTACK, BERR, and HALT should be asserted and negated on the rising edge of the 68000 clock. This will assure that when two signals are asserted simultaneously, the required setup time (#47) for both of them will be met during the same bus state.

This, or some equivalent precaution, should be designed external to the 68000. Parameter #48 is intended to ensure this operation in a totally asynchronous system, and may be ignored if the above conditions are met.

The preferred bus cycle terminations may be summarized as follows (case numbers refer to Table 16):

Normal Termination:

DTACK occurs first (case 1).

Halt Termination:

HALT is asserted at the same time or

before DTACK and BERR remains negated (cases 2 and 3).

Bus Error Termination: BERR is asserted in lieu of, at the same time, or before DTACK (case 4); BERR

is negated at the same time or after DTACK.

Re-Run Termination:

HALT and BERR are asserted in lieu of, at the same time, or before DTACK

(cases 6 and 7); HALT must be held at least one cycle after BERR. Case 5 indicates BERR may precede HALT which allows fully asynchronous assertion.

Table 16 details the resulting bus cycle termination under various combinations of control signal sequences. The negation of these same control signals under several conditions is shown in Table 17 (DTACK is assumed to be negated normally in all cases; for best results, both DTACK and BERR should be negated when address strobe is negated.)

Example A: A system uses a watch-dog timer to terminate accesses to un-populated address space. The timer asserts DTACK and BERR simultaneously after time-out. (case 4)

Example B: A system uses error detection on RAM contents. Designer may (a) delay DTACK until data verified, and return BERR and HALT simultaneously to re-run error cycle (case 6), or if valid, return DTACK; (b) delay DTACK until data verified, and return BERR at same time as DTACK if data in error (case 4); (c) return DTACK prior to data verification, as described in previous section. If data invalid, BERR is asserted (case 1) in next cycle. Error-handling software must know how to recover error cycle.

Table 16 DTACK, BERR, HALT Assertion Results

Case No.	Control Signal	Asserted on Rising Edge of State		Result	
		N	N + 2	]	
1	DTACK BERR HALT	A NA NA	S X X	Normal cycle terminate and continue.	
2	DTACK BERR HALT	A NA A	S X S	Normal cycle terminate and halt. Continue when HALT removed.	
3	DTACK BERR HALT	NA NA A	A NA S	Normal cycle terminate and halt. Continue when HALT removed.	
4	DTACK BERR HALT	X A NA	X S NA	Terminate and take bus error trap.	
5	DTACK BERR HALT	NA A NA	X S A	Terminate and re-run.	
6	DTACK BERR HALT	X A A	X S S	Terminate and re-run when HALT removed.	
7	DTACK BERR HALT	NA NA A	X A S	Terminate and re-run when HALT removed.	

gend

N - The number of the current even bus state (e.g., S4, S6, etc.)

A — Signal is asserted in this bus state
 NA — Signal is not asserted in this state

X - Don't care

S — Signal was asserted in previous state and remains asserted in this state

Table 17 BERR and HALT Negation Results

Conditions of Termination in	Control Signal	Negated on Rising Edge of State		Results — Next Cycle
Table A		N	N + 2	
Bus Error	BERR HALT	• or • or	•	Takes bus error trap.
Re-run	BERR HALT	• or	•	Illegal sequence; usually traps to vector number 0.
Re-run	BERR HALT	•	•	Re-runs the bus cycle.
Normal	BERR HALT	• • or	•	May lengthen next cycle.
Normal	BERR HALT	• or	• none	If next cycle is started it will be terminated as a bus error.

# ASYNCHRONOUS VERSUS SYNCHRONOUS OPERATION Asynchronous Operation

To achieve clock frequency independence at a system level, the 68000 can be used in an asynchronous manner. This entails using only the bus handshake lines (AS, UDS, LDS, DTACK, BERR, HALT, and VPA) to control the data transfer. Using this method, AS signals the start of a bus cycle and the data strobes are used as a condition for valid data on a write cycle. The slave device (memory or peripheral) then responds by placing the requested data on the data bus for a read cycle or latching data on a write cycle and asserting the data transfer acknowledge signal (DTACK) to terminate the bus cycle. If no slave responds or the access is invalid, external control logic

asserts the  $\overline{BERR}$ , or  $\overline{BERR}$  and  $\overline{HALT}$ , signal to abort or re-run the bus cycle.

The DTACK signal is allowed to be asserted before the data from a slave device is valid on a read cycle. The length of time that DTACK may precede data is given as parameter #31 and it must be met in any asynchronous system to insure that valid data is latched into the processor. Notice that there is no maximum time specified from the assertion of DTACK. This is because the MPU will insert wait cycles of one clock period each until DTACK is recognized.

The BERR signal is allowed to be asserted after the DTACK signal is asserted. BERR must be asserted within the time given as parameter #48 after DTACK is asserted in any asynchronous

system to insure proper operation. If this maximum delay time is violated, the processor may exhibit erratic behavior.

#### **Synchronous Operation**

To allow for those systems which use the system clock as a signal to generate DTACK and other asynchronous inputs, the asynchronous input setup time is given as parameter #47. If this setup is met on an input, such as DTACK, the processor is guaranteed to recognize that signal on the next falling edge of the system clock. However, the converse is not true—if the input signal does not meet the setup time it is not guaranteed not to be recognized In addition, if DTACK is recognized on a falling edge, valid data will be latched into the processor (on a read cycle) on the next falling edge provided that the data meets the setup time given as parameter #27. Given this, parameter #31 may be ignored. Note that if DTACK is asserted, with the required setup time, before the falling edge of S4, no wait status will be incurred and the bus cycle will run at its maximum speed of four clock periods.

In order to assure proper operation in a synchronous system when BERR is asserted after DTACK, BERR must meet the setup time parameter #27A prior to the falling edge of the clock one clock cycle after DTACK was recognized. This setup time is critical to proper operation, and the HD68000 may exhibit erratic behavior if it is violated.

#### (NOTE)

During an active bus cycle,  $\overline{VPA}$  and  $\overline{BERR}$  are sampled on every falling edge of the clock starting with SO  $\overline{DTACK}$  is sampled on every falling edge of the clock starting with S4 and data is latched on the falling edge of S6 during a read. The bus cycle will then be terminated in S7 except when  $\overline{BERR}$  is asserted in the absence of  $\overline{DTACK}$ , in which case it will terminate one clock cycle later in S9.

## **■ PROCESSING STATES**

This section describes the actions the 68000 which are outside the normal processing associated with the execution of instructions. The functions of the bits in the supervisor portion of the status register are covered: the supervisor/user bit, the trace enable bit, and the processor interrupt priority mask. Finally, the sequence of memory references and actions taken by the processor on exception conditions is detailed.

The 68000 is always in one of three processing states; normal, exception, or halted. The normal processing state is that associated with instruction execution, the memory references are to fetch instructions and operands, and to store results. A special case of the normal state is the stopped state which the processor enters when a STOP instruction is executed. In this state, no further memory references are made.

The exception processing state is associated with interrupts, trap instructions, tracing and other exceptional conditions. The exception may be internally generated by an instruction or by an unusual condition arising during the execution of an instruction Externally, exception processing can be forced by an interrupt, by a bus error, or by a reset. Exception processing is designed to provide an efficient context switch so that the processor may handle unusual conditions.

The halted processing state is an indication of catastrophic hardware failure. For example, if during the exception processing of a bus error another bus error occurs, the processor assumes that the system is unusable and halts. Only an external reset can restart a halted processor. Note that a processor in the stopped state is not in the halted state, nor vice versa.

#### PROCESSING STATES

NORMAL	INSTRUCTION EXECUTION (INCLUDING STOP)
EXCEPTION	INTERRUPTS TRAPS TRACING ETC.
HALTED	HARDWARE HALT DOUBLE BUS FAULT

#### PRIVILEGE STATES

The processor operates in one of two states of privilege the "user" state or the "supervisor" state. The privilege state determines which operations are legal, are used to choose between the supervisor stack pointer and the user stack pointer in instruction references, and may be used by an external memory management device to control and translate accesses.

The privileges state is a mechanism for providing security in a computer system Programs should access only their own code and data areas, and ought to be restricted from accessing information which they do not need and must not modify.

The privilege mechanism provides security by allowing most programs to execute in user state. In this state, the accesses are controlled, and the effects on other parts of the system are limited. The operating system executes in the supervisor state, has access to all resources, and performs the overhead tasks for the user state programs

#### SUPERVISOR STATE

The supervisor state is the higher state of privilege. For instruction execution, the supervisor state is determined by the S-bit of the status register, if the S-bit is asserted (high), the processor is in the supervisor state. All instructions can be executed in the supervisor state. The bus cycles generated by instructions executed in the supervisor state are classified as supervisor references. While the processor is in the supervisor privilege state, those instructions which use either the system stack pointer implicitly or address register seven explicitly access the supervisor stack pointer.

All exception processing is done in the supervisor state, regardless of the setting of the S-bit. The bus cycles generated during exception processing are classified as supervisor references. All stacking operations during exception processing use the supervisor stack pointer.

#### USER STATE

The user state is the lower state of privilege. For instruction execution, the user state is determined by the S-bit of the status register; if the S-bit is negated (low), the processor is executing instructions in the user state.

Most instructions execute the same in user state as in the supervisor state. However, some instructions which have important system effects are made privileged. User programs are not permitted to execute the STOP instruction, or the

RESET instruction. To ensure that a user program cannot enter the supervisor state except in a controlled manner, the instructions which modify the whole status register are privileged. To aid in debugging programs which are to be used as operating systems, the move to user stack pointer (MOVE to USP) and move from user stack pointer (MOVE from USP) instructions are also privileged.

The bus cycles generated by an instruction executed in user state are classified as user state references. This allows an external memory management device to translate the address and to control access to protected portions of the address space. While the processor is in the user privilege state, those instructions which use either the system stack pointer implicitly, or address register seven explicitly, access the use stack pointer.

#### PRIVILEGE STATE CHANGES

Once the processor is in the user state and executing instructions, only exception processing can change the privilege state. During exception processing, the current setting of the S-bit of the status register is saved and the S-bit is asserted, putting the processing in the supervisor state. Therefore, when instruction execution resumes at the address specified to process the exception, the processor is in the supervisor privilege state.

#### USER/SUPERVISOR MODES

TRANSITION ONLY MAY OCCUR
DURING EXCEPTION PROCESSING



TRANSITION MAY BE MADE BY RTE; MOVE, ANDI, EORI TO STATUS WORD

#### REFERENCE CLASSIFICATION

When the processor makes a reference, it classifies the kind of reference being made, using the encoding on the three function code output lines. This allows external translation of addresses, control of access, and differentiation of special processor states, such as interrupt acknowledge. Table 18 lists the classification of references.

Table 18 Reference Classification

Function Code Output			Reference Class
FC ₂	FC ₁	FC₀	Reference Class
0	0	0	(Unassigned)
0	0	1	User Data
0	1	0	User Program
0	1	1	(Unassigned)
1	0	0	(Unassigned)
1	0	1	Supervisor Data
1	1	0	Supervisor Program
1	1	1	Interrupt Acknowledge

#### EXCEPTION PROCESSING

Before discussing the details of interrupts, traps, and tracing, a general description of exception processing is in order. The processing of an exception occurs in four steps, with variations for different exception causes. During the first step, a temporary copy of the status register is made, and the status register is set for exception processing. In the second step the exception vector is determined, and the third step is the saving of the current processor context. In the fourth step a new context is obtained, and the processor switches to instruction processing.

#### **EXCEPTION VECTORS**

Exception vectors are memory locations from which the processor fetches the address of a routine which will handle that exception. All exception vectors are two words in length (Figure 36), except for the reset vector, which is four words. All exception vectors lie in the supervisor data space, except for the reset vector which is in the supervisor program space. A vector number is an eight-bit number which, when multiplied by four, gives the address of an exception vector. Vector numbers are generated internally or externally depending on the cause of the exception. In the case of interrupts, during the interrupt acknowledge bus cycle, a peripheral provides an 8-bit vector number (Figure 37) to the processor on data bus lines  $D_0$  through  $D_{\rm p}$ . The processor translates the vector number into a full 24-bit address, as shown in Figure 38. The memory layout for exception vectors is given in Table 19.

As shown in Table 19, the memory layout is 512 words long (1024 bytes). It starts at address 0 and proceeds through address 1023. This provides 255 unique vectors; some of these are reserved for TRAPS and other system functions Of the 255, there are 192 reserved for user interrupt vectors However, there is no protection on the first 64 entries, so user interrupt vectors may overlap at the discretion of the systems designer.

## KINDS OF EXCEPTIONS

Exceptions can be generated by either internal or external causes. The externally generated exceptions are the interrupts and the bus error and reset requests. The interrupts are requests from peripheral devices for processor action while the bus error and reset inputs are used for access control and processor restart. The internally generated exceptions come from instructions, or from address error or tracing. The trap (TRAP), trap on overflow (TRAPV), check register against bounds (CHK) and divide (DIV) instructions all can generate exceptions as part of their instruction execution. In addition, illegal instructions, word fetches from odd addresses and privilege violations cause exceptions. Tracing behaves like a very high priority, internally generated interrupt after each instruction execution.

## **EXCEPTION PROCESSING SEQUENCE**

Exception processing occurs in four identifiable steps. In the first step, an internal copy is made of the status register. After the copy is made, the S-bit is asserted, putting the processor into the supervisor privilege state. Also, the T-bit is negated which will allow the exception handler to execute unhindered by tracing. For the reset and interrupt exceptions, the interrupt priority mask is also updated.

In the second step, the vector number of the exception is determined. For interrupts, the vector number is obtained by a processor fetch, classified as an interrupt acknowledge. For all other exceptions, internal logic provides the vector number. This vector number is then used to generate the address of the exception vector.







Figure 36 Exception Vector Format



v7 is the MSB of the Vector Number v0 is the LSB of the Vector Number




Figure 37 Peripheral Vector Number Format

Figure 38 Address Translated From 8-Bit Vector Number

Table 19 Exception Vector Assignment

Vector		Address	Assignment		
Number(s)	Dec	Hex	Space	Assignment	
0	0	000	SP	Reset Initial SSP	
_	4	004	SP	Reset Initial PC	
2	8	800	SD	Bus Error	
3	12	00C	SD	Address Error	
4	16	010	SD	Illegal Instruction	
5	20	014	SD	Zero Divide	
6	24	018	SD	CHK Instruction	
7	28	01C	SD	TRAPV Instruction	
8	32	020	SD	Privilege Violation	
9	36	024	SD	Trace	
10	40	028	SD	Line 1010 Emulator	
11	44	02C	SD	Line 1111 Emulator	
12*	48	030	SD	(Unassigned, reserved)	
13*	52	034	SD	(Unassigned, reserved)	
14*	56	038	SD	(Unassigned, reserved)	
15	60	03C	SD	Uninitialized Interrupt Vector	
16 ~ 23*	64	040	SD	(Unassigned, reserved)	
16 ~ 23	95	05F	30		
24	96	060	SD	Spurious Interrupt	
25	100	064	SD	Level 1 Interrupt Autovector	
26	104	068	SD	Level 2 Interrupt Autovector	
27	108	06C	SD	Level 3 Interrupt Autovector	
28	112	070	SD	Level 4 Interrupt Autovector	
29	116	074	SD	Level 5 Interrupt Autovector	
30	120	078	SD	Level 6 Interrupt Autovector	
31	124	07C	SD	Level 7 Interrupt Autovector	
32 ~ 47	128	080		TRAP Instruction Vectors	
32 - 47	191	0BF	SD		
40 - 62*	192	0C0	60	(Unassigned, reserved)	
48 ~ 63*	255	0FF	SD		
	256	100		User Interrupt Vectors	
64 ~ 255	1023	3FF	SD		

SP Supervisor program, SD Supervisor data

Vector numbers 12, 13, 14, 16 through 23 and 48 through 63 are reserved for future enhancements by Hitachi No user peripheral devices should be assigned these numbers



The third step is to save the current processor status, except for the reset exception. The current program counter value and the saved copy of the status register are stacked using the supervisor stack pointer as shown in Figure 39. The program counter value stacked usually points to the next unexecuted instruction, however for bus error and address error, the value stacked for the program counter is unpredictable, and may be incremented from the address of the instruction which

caused the error. Additional information defining the current context is stacked for the bus error and address error exceptions.

The last step is the same for all exceptions. The new program counter value is fetched from the exception vector. The processor then resumes instruction execution. Then instruction at the address given in the exception vector is fetched, and normal instruction decoding and execution is started.




Figure 39 Exception Stack Order (Group 1, 2)




Figure 40 Exception Processing Sequence (Not Reset)



#### MULTIPLE EXCEPTIONS

These paragraphs describe the processing which occurs when multiple exceptions arise simultaneously. Exceptions can be grouped according to their occurrence and priority. The Group 0 exceptions are reset, bus error, and address error. These exceptions cause the instruction currently being executed to be aborted, and the exeception processing to commence within two clock cycles. The Group 1 exceptions are trace and interrupt, as well as the privilege violations and illegal instructions. These exceptions allow the current instruction to execute to completion, but preempt the execution of the next instruction by forcing exception processing to occur (privilege violations and illegal instructions are detected when they are the next instruction to be executed). The Group 2 exceptions occur as part of the normal processing of instructions. The TRAP, TRAPV, CHK, and zero divide exceptions are in this group. For these exceptions, the normal execution of an instruction may lead to exception processing

Group 0 exceptions have highest priority, while Group 2 exceptions have lowest priority. Within Group 0, reset has highest priority, followed by address error and then bus error. Within Group 1, trace has priority over external interrupts, which in turn takes priority over illegal instruction and privilege violation. Since only one instruction can be executed at a time, there is no priority relation within Group 2.

The priority relation between two exceptions determines which is taken, or taken first, if the conditions for both arise simultaneously. Therefore, if a bus error occurs during a TRAP instruction, the bus error takes precedence, and the TRAP instruction processing is aborted. In another example, if an interrupt request occurs during the execution of an instruction while the T-bit is asserted, the trace exception has priority, and is processed first. Before instruction processing resumes, however, the interrupt exception is also processed, and instruction processing commences finally in the interrupt handler routine. A summary of exception grouping and priority is given in Table 20.

Table 20 Exception Grouping and Priority

Group	Exception	Processing
0	Reset Address Error Bus Error	Exception processing begins within two clock cycles.
1	Trace Interrupt Illegal Privilege	Exception processing begins before the next instruction
2	TRAP, TRAPV CHK, Zero Divide	Exception processing is started by normal instruction execution

# RECOGNITION TIMES OF EXCEPTIONS, HALT, AND BUS ARBITRATION

END OF A CLOCK CYCLE RESET END OF A BUS CYCLE ADDRESS ERROR **BUS ERROR** BUS ARBITRATION END OF AN INSTRUCTION CYCLE TRACE EXCEPTION INTERRUPT EXCEPTIONS ILLEGAL INSTRUCTION UNIMPLEMENTED INSTRUCTION PRIVILEGE VIOLATION WITHIN AN INSTRUCTION CYCLE TRAP, TRAPV CHK ZERO DIVIDE

### • EXCEPTION PROCESSING DETAILED DISCUSSION

Exceptions have a number of sources, and each exception has processing which is peculiar to it. The following paragraphs detail the sources of exceptions, how each arises, and how each is processed.

#### RESET

The reset input provides the highest exception level. The processing of the reset signal is designed for system initiation. and recovery from catastrophic failure. Any processing in progress at the time of the reset is aborted and cannot be recovered. The processor is forced into the supervisor state, and the trace state is forced off. The processor interrupt priority mask is set at level seven. The vector number is internally generated to reference the reset exception vector at location 0 in the supervisor program space. Because no assumptions can be made about the validity of register contents, in particular the supervisor stack pointer, neither the program counter nor the status register is saved. The address contained in the first two words of the reset exception vector is fetched as the initial supervisor stack pointer, and the address in the last two words of the reset exception vector is fetched as the initial program counter. Finally, instruction execution is started at the address in the program counter. The power-up/restart code should be pointed to by the initial program counter.

The RESET instruction does not cause loading of the reset vector, but does assert the reset line to reset external devices. This allows the software to reset the system to a known state and then continue processing with the next instruction.




Figure 41 Reset Exception Processing

# INTERRUPTS

Seven levels of interrupt priorities are provided. Devices may be chained externally within interrupt priority levels, allowing an unlimited number of peripheral devices to interrupt the processor. Interrupt priority levels are numbered from one to seven, with level seven being the highest priority. The status register contains a three-bit mask which indicates the current processor priority, and interrupts are inhibited for all priority levels less than or equal to the current processor priority.

An interrupt request is made to the processor by encoding the interrupt request level on the interrupt request lines; a zero indicates no interrupt request. Interrupt requests arriving at the processor do not force immediate exception processing, but are made pending. Pending interrupts are detected between instruction executions. If the priority of the pending interrupt is lower than or equal to the current processor priority, execution continues with the next instruction and the interrupt exception processing is postponed. (The recognition of level seven is slightly different, as explained in a following paragraph.)


If the priority of the pending interrupt is greater than the current processor priority, the exception processing sequence is started. First a copy of the status register is saved, and the privilege state is set to supervisor, tracing is suppressed, and the processor priority level is set to the level of the interrupt being acknowledged. The processor fetches the vector number from the interrupting device, classifying the reference as an interrupt acknowledge and displaying the level number of

the interrupt being acknowledged on the address bus. If external logic requests an automatic vectoring, the processor internally generates a vector number which is determined by the interrupt level number. If external logic indicates a bus error, the interrupt is taken to be spurious, and the generated vector number references the spurious interrupt vector. The processor then proceeds with the usual exception processing, saving the program counter and status register on the supervisor stack. The saved value of the program counter is the address of the instruction which would have been executed had the interrupt not been present. The content of the interrupt vector whose vector number was previously obtained is fetched and loaded into the program counter, and normal instruction execution commences in the interrupt handling routine. A flow chart for the interrupt acknowledge sequence is given in Figure 42, a timing diagram is given in Figure 43, and the interrupt exception timing sequence is shown in Figure 44.

Table 21 Internal Interrupt Level

Level	12	11	10	Interrupt
7	1	1	1	Non-Maskable Interrupt
6	1	1	0	
5	1	0	1	
4	1	0	0	Maskable Interrupt
3	0	1	1	
2	0	1	0	
1	0	0	1	7)
0	0	0	0	No Interrupt

(NOTE) The internal interrupt mask level (12, 11, 10) are inverted to the logic level applied to the pins ( $\overline{IPL}_1$ ,  $\overline{IPL}_1$ ,  $\overline{IPL}_0$ )




Start Interrupt Processing

* Although a vector number is one byte, both data strobes are asserted due to the microcode used for exception processing. The processor does not recognize anything

1) Negate DTACK


processing. The processor does not recognize anything on data lines  $D_{\delta}$  through  $D_{15}$  at this time.



* Although a vector number is one byte, both data strobes are asserted due to the microcode used for exception processing. The processor does not recognize anything on data lines D₈ through D₁₅ at this time.

Figure 43 Interrupt Acknowledge Sequence Timing Diagram





Note: SSP refers to the value of the supervisor stack pointer before the interrupt occurs.

Figure 44 Interrupt Exception Timing Sequence

Priority level seven is a special case. Level seven interrupts cannot be inhibited by the interrupt priority mask, thus providing a "non-maskable interrupt" capability. An interrupt is generated each time the interrupt request level changes from some lower level to level seven. Note that a level seven interrupt may still be caused by the level comparison if the request level is a seven and the processor priority is set to a lower level by an instruction.

### UNINITIALIZED INTERRUPT

An interrupting device asserts  $\overline{VPA}$  or provides an interrupt vector during an interrupt acknowledge cycle to the 68000. If the vector register has not been initialized, the responding HD68000 Family peripheral will provide vector 15, the unitialized interrupt vector. This provides a uniform way to recover from a programming error.

# SPURIOUS INTERRUPT

If during the interrupt acknowledge cycle no device responds by asserting DTACK or VPA, the bus error line should be asserted to terminate the vector acquisition. The processor separates the processing of this error from bus error by fetching the spurious interrupt vector instead of the bus error vector. The processor then proceeds with the usual exception processing.

# INSTRUCTION TRAPS

Traps are exceptions caused by instructions. They arise either from processor recognition of abnormal conditions during instruction execution, or from use of instructions whose normal behavior is trapping.

Some instructions are used specifically to generate traps. The TRAP instruction always forces an exception, and is useful for implementing system calls for user programs. The TRAPV and CHK instructions force an exception if the user program detects a runtime error, which may be an arithmetic overflow or a subscript out of bounds.


The signed divide (DIVS) and unsigned divide (DIVU) instructions will force an exception if a division operation is attempted with a divisor of zero.

### ILLEGAL AND UNIMPLEMENTED INSTRUCTIONS

Illegal instruction is the term used to refer to any of the word bit patterns which are not the bit pattern of the first word of a legal instruction. During instruction execution, if such an instruction is fetched, an illegal instruction exception occurs.

Word patterns with bits 15 through 12 equaling 1010 or 1111 are distinguished as unimplemented instructions and separate exception vectors are given to these patterns to permit efficient emulation. This facility allows the operating system to detect program errors, or to emulate unimplemented instructions in software.

### ILLEGAL INSTRUCTION EXAMPLE



### PRIVILEGE VIOLATIONS

In order to provide system security, various instructions are privileged. An attempt to execute one of the privileged instructions while in the user state will cause an exception. The privileged instruction are:

STOP AND (word) Immediate to SR
RESET EOR (word) Immediate to SR
RTE OR (word) Immediate to SR
MOVE to SR MOVE USP

### **TRACING**

To aid in program development, the 68000 includes a facility to allow instruction by instruction tracing. In the trace state, after each instruction is executed an exceptions is forced, allowing a debugging program to monitor the execution of the program under test.


The trace facility uses the T-bit in the supervisor portion of the status register. If the T-bit is negated (off), tracing is disabled, and instruction execution proceeds from instruction to instruction as normal. If the T-bit is asserted (on) at the beginning of the execution of an instruction, a trace exception will be generated after the execution of that instruction is completed. If the instruction is not executed either because an interrupt is taken, or the instruction is illegal or privileged, the trace exception does not occur. The trace exception also does not occur if the instruction is aborted by a reset, bus

error, or address error exception. If the instruction is indeed executed and an interrupt is pending on completion, the trace exception is processed before the interrupt exception. If, during the execution of the instruction, an exception is forced by that instruction, the forced exception is processed before the trace exception.

As an extreme illustration of the above rules, consider the arrival of an interrupt during the execution of a TRAP instruction while tracing is enabled. First the trap exception is processed, then the trace exception, and finally the interrupt exception. Instruction execution resumes in the interrupt handler routine.

### TRACE MODE

IF T = 1



- 1 If, upon completion of an instruction, T = 1,
- go to trace exception processing

  Execute trace exception sequence
- 3 Execute trace exception sequence
- At the end of the service routine, execute return from exception (RTE)

### **BUS ERROR**

Bus error exceptions occur when the external logic requests that a bus error be processed by an exception. The current bus cycle which the processor is making is then aborted. Whether the processor was doing instruction or exception processing, that processing is terminated, and the processor immediately begins exception processing.


Exception processing for bus error follows the usual sequence of steps. The status register is copied, the supervisor state is entered, and the trace state is turned off. The vector number is generated to refer to the bus error vector. Since the processor was not between instructions when the bus error exception request was made, the context of the processor is

more detailed. To save more of this context, additional information is saved on the supervisor stack. The program counter and the copy of the status register are of course saved. The value saved for the program counter is advanced by some amount, one to five words beyond the address of the first word of the instruction which made the reference causing the bus error. If the bus error occurred during the fetch of the next instruction. the saved program counter has a value in the vicinity of the current instruction, even if the current instruction is a branch. a jump, or a return instruction. Besides the usual information. the processor saves its internal copy of the first word of the instruction being processed, and the address which was being accessed by the aborted bus cycle. Specific information about the access is also saved: whether it was a read or a write, whether the processor was processing an instruction or not, and the classification displayed on the function code outputs when the bus error occurred. The processor is processing an instruction if it is in the normal state or processing a Group 2 exception; the processor is not processing an instruction if it is processing a Group 0 or a Group 1 exception. Figure 45 illustrates how this information is organized on the supervisor stack. Although this information is not sufficient in general to effect full recovery from the bus error, it does allow software diagnosis. Finally, the processor commences instruction processing at the address contained in the vector. It is the responsibility of the error handler routine to clean up the stack and determine where to continue execution.

If a bus error occurs during the exception processing for a bus error, address error, or reset, the processor is halted, and all processing cases. This simplifies the detection of catastrophic system failure, since the processor removes itself from the system rather than destroy all memory contents. Only the RES pin can restart a halted processor.

#### **ADDRESS ERROR**

Address error exceptions occur when the processor attempts to access a word or a long word operand or an instruction at an odd address. The effect is much like an internally generated bus error, so that the bus cycle is aborted, and the processor ceases whatever processing it is currently doing and begins exception processing. After exception processing commences, the sequence is the same as that for bus error including the information that is stacked, except that the vector number refers to the address error vector instead. Likewise, if an address error occurs during the exception processing for a bus error, address error, or reset, the processor is halted. As shown in Figure 46, an address error will execute a short bus cycle followed by exception processing.



R/W (read/write): write = 0, read = 1, I/N (instruction/not): instruction = 0, not = 1

Figure 45 Exception Stack Order (Group 0)




Figure 46 Address Error Timing

### **■ INTERFACE WITH HD6800 PERIPHERALS**

Hitachi's extensive line of HD6800 peripherals are directly compatible with the 68000. Some of these devices that are particularly useful are:

HD6821 Peripheral Interface Adapter HD6840 Programmable Timer Module Floppy Disk Controller HD6843 HD6845S CRT Controller

HD46508 Analog Data Acquisition Unit HD6850

Asynchronous Communication Interface Adapter

HD6852 Synchronous Serial Data Adapter

To interface the synchronous HD6800 peripherals with the asynchronous 68000, the processor modifies its bus cycle to meet the HD6800 cycle requirements whenever an HD6800 device address is detected. This is possible since both processors use memory mapped I/O. Figure 48 is a flow chart of the interference operation between the processor and HD6800 devices.

# • DATA TRANSFER OPERATION

Three signals on the processor provide the HD6800 interface. They are enable (E), valid memory address ( $\overline{VMA}$ ), and valid peripheral address ( $\overline{VPA}$ ). Enable corresponds to the E or  $\phi_2$ signal in existing HD6800 systems. The bus frequency is one tenth of the incoming 68000 clock frequency. The timing of E allows 1 MHz peripherals to be used with an 8 MHz 68000. Enable has a 60/40 duty cycle; that is, it is low for six input clocks and high for four input clocks. This duty cycle allows the processor to do successive VPA accesses on successive E pulses.

HD6800 cycle timing is given in Figures 49 and 50. At state zero (S0) in the cycle, the address bus is in the high-impedance state. A function code is asserted on the function code output lines. One-half clock later, in state 1 the address bus is released from the high-impedance state.

During state 2, the address strobe  $(\overline{AS})$  is asserted to indicate that there is a valid address on the address bus. If the bus cycle is a read cycle, the upper and/or lower data strobes are also asserted in state 2. If the bus cycle is a write cycle,




Figure 47 Connection of HD6800 Peripherals

the read/write  $(R/\overline{W})$  signal is switched to low (write) during state 2. One half clock later, in state 3, the write data is placed on the data bus, and in state 4 the data strobes are issued to indicate valid data on the data bus. The processor now inserts wait states until it recognizes the assertion of  $\overline{VPA}$ .

The  $\overline{\text{VPA}}$  input signals the processor that the address on the bus is the address of an HD6800 device (or an area reserved for HD6800 devices) and that the bus should conform to the  $\phi_2$  transfer characteristics of the HD6800 bus. Valid peripheral address is derived by decoding the address bus, conditioned by address strobe. Chip select for the HD6800 peripherals should be derived by decoding the address bus conditioned by  $\overline{\text{VMA}}$ .

After the recognition of  $\overline{VPA}$ , the processor assures that the Enable (E) is low, by waiting if necessary, and subsequently asserts  $\overline{VMA}$ . Valid memory address is then used as part of the chip select equation of the peripheral. This ensures that the HD6800 peripherals are selected and deselected at the correct time. The peripheral now runs in cycle during the high portion of the E signal. Figures 49 and 50 depict the best and worst case HD6800 cycle timing. This cycle length is dependent strictly upon when  $\overline{VPA}$  is asserted in relationship to the E clock. dependent strictly upon when  $\overline{VPA}$  is asserted in relationship

If we assume that external circuitry asserts  $\nabla PA$  as soon as possible after the assertion of AS, then  $\nabla PA$  will be recognized as being asserted on the falling edge of S4. In this case, no "extra" wait cycles will be inserted prior to the recognition of  $\overline{VPA}$  asserted and only the wait cycles inserted to synchronize with the E clock will determine the total length of the cycle. In any case, the synchronization delay will be some integral number of clock cycles within the following two extremes:

- Best Case VPA is recognized as being asserted on the falling edge three clock cycles before E rises (or three clock cycles after E falls).
- Worst Case -- VPA is recognized as being asserted on the falling edge two clock cycles before E rises(or four clock cycles after E falls).

During a read cycle, the processor latches the peripheral data in state 6. For all cycles, the processor negates the address and data strobes one half clock cycle later in state 7, and the Enable signal goes low at this time. Another half clock later, the address bus is put in the high-impedance state. During a write cycle, the data bus is put in the high-impedance state




Figure 48 HD6800 Interface Flow Chart

to the E clock.




Figure 49 68000 to HD6800 Peripheral Timing—Best Case




Figure 50 68000 to HD6800 Peripheral Timing-Worst Case




Figure 51 68000 to HD6800 Peripheral Timing Diagram





Figure 52 HD6800 Interface—Example 1



**@HITACHI** 


and the read/write signal is switched high. The peripheral logic must remove VPA within one clock after address strobe is negated.

Figure 51 shows the timing required by HD6800 peripherals, the timing specified for HD6800, and the corresponding timing for the 68000. Two example systems with HD6800 peripherals are shown in Figures 52 and 53. The system in Figures 52 reserves the upper eight megabytes of memory for HD6800 peripherals. The system in Figure 53 is more efficient with memory and easily expandable, but more complex.

DTACK should not be asserted while VPA is asserted. Notice that the 68000 VMA is active low, contrasted with the active high HD6800 VMA. This allows the processor to put its buses in the high-impedance state on DMA requests without inadvertently selecting peripherals.

#### INTERRUPT OPERATION

During an interrupt acknowledge cycle while the processor is fetching the vector, if  $\overline{VPA}$  is asserted, the 68000 will assert  $\overline{VMA}$  and complete a normal HD6800 read cycle as shown in Figure 54. The processor will then use an internally generated



Although a vector number is one byte, both data strobes are asserted due to the microcode used for exception processing. The
processor does not recognize anything on data lines D₀ through D₁₅ at this time

Figure 54 Autovector Operation Timing Diagram

vector that is a function of the interrupt being serviced. This process is known as autovectoring. The seven autovectors are vector numbers 25 through 31 (decimal).

This operates in the same fashion (but is not restricted to) HD6800 interrupt sequence. The basic difference is that there are six normal interrupt vectors and one NMI type vector. As with both the HD6800 and the 68000's normal vectored interrupt, the interrupt service routine can be located anywhere in the address space. This is due to the fact that while the vector numbers are fixed, the contents of the vector table entries are assigned by the user.

Since VMA is asserted autovectoring, the HD6800 peripheral address decoding should prevent unintended accesses.

### **CONDITION CODES COMPUTATION**

This provides a discussion of how the condition codes were developed, the meanings of each bit, how they are computed, and how they are represented in the instruction set details.

### CONDITION CODE REGISTER

The condition code register portion of the status register contains five bits:

N - Negative

Z – Zero

V - Overflow

C - Carry

X - Extend

The first four bits are true condition code bits in that they reflect the condition of the result of a processor operation. The X-bit is an operand for multiprecision computations. The carry bit (C) and the multiprecision operand extend bit (X) are separate in the 68000 to simplify the programming model.



# CONDITION CODE REGISTER NOTATION

In the instruction set details, the description of the effect on the condition codes is given in the following form:

**Condition Codes:** 

Where

N (negative) set if the most significant bit of the result is set. Cleared otherwise.

Z (zero) V (overflow)

C (carry)

set if the result equals zero. Cleared otherwise. set if there was an arithmetic overflow. This implies that the result is not representable in the operand size. Cleared otherwise. set if a carry is generated out of the most significant bit of the operands for an addition. Also set if a borrow is generated in a subtraction. Cleared otherwise.

X (extend) transparent to data movement. When affected, it is set the same as the C-bit.

The notational convention that appears in the representation of the condition code registers is:

- set according to the result of the operation
- not affected by the operation
- 0 cleared set
- U undefined after the operation

### CONDITION CODE COMPUTATION

Most operations take a source operand and a destination operand, compute, and store the result in the destination location. Unary operations take a destination operand, compute, and store the result in the destination location. Table 22 details how each instruction sets the condition codes.

Table 22 Condition Code Computations

Operations	X	N	Z	V	С	Special Definition
ABCD	•	U	?	U	?	C = Decimal Carry Z = Z · Rm · · R0
ADD, ADDI, ADDQ	•	•	•	7	,	$V = Sm \cdot Dm \cdot \overline{Rm} + \overline{Sm} \cdot \overline{Dm} \cdot \underline{Rm}$ $C = Sm \cdot Dm + \overline{Rm} \cdot Dm + Sm \cdot \overline{Rm}$
ADDX	•	•	,	,	,	V = Sm · Dm · Rm + Sm · Dm · Rm C = Sm · Dm + Rm · Dm + Sm · Rm Z = Z · Rm · · RO
AND, ANDI, EOR, EORI, MOVEQ, MOVE, OR, ORI, CLR, EXT, NOT, TAS, TST	-		•	0	0	
CHK	_	•	U	U	U	
SUB, SUBI SUBQ	•	•	•	'	,	V = \$\overline{Sm} \cdot Dm \cdot Rm + \$\overline{Sm} \cdot Dm \cdot Rm C = \$\overline{Sm} \cdot Dm + \$\overline{Sm} \cdot Rm
SUBX	•	•	7	,	,	V = <del>Sm · Dm · Rm + Sm · Dm ·</del> Rm C = Sm · <del>Dm</del> + Rm · <del>Dm</del> + Sm · Rm Z = Z · <del>Rm</del> · . · <del>R</del> 0
CMP, CMPI, CMPM	-	•	•	7	,	V = <u>Sm · Dm · Rm + Sm · Dm · R</u> m C = Sm · <u>Dm</u> + Rm · <u>Dm</u> + Sm · Rm
DIVS, DIVU	Γ-	•	•	?	0	V = Division Overflow
MULS, MULU	T -	•	•	0	0	
SBCD, NBCD	•	U	7	U	,	C = Decimal Borrow Z = Z · Rm · · RO
NEG NEGX	:	•	,	?	,	V = Dm · Rm, C = Dm + Rm V = Dm · Rm, C = Dm + Rm Z = Z · Rm · · RO
BTST, BCHG, BSET, BCLR	-	-	,	-	-	Z = Dn
ASL	•	•	•	7	7	$V = D_{m} \cdot (\overline{D_{m-1}} + + \overline{D_{m-r}}) + \overline{D_{m}} \cdot (D_{m-1} + + D_{m-r}) C = D_{m-r+1}$
ASL (r = 0)	I -	•	•	0	0	
LSL, ROXL	•	•	•	0	?	C = D _{m-r+1}
LSR (r = 0)	_	•	•	0	0	
ROXL (r = 0)	_	•	•	0	?	C = X
ROL	_	•	•	0	?	C = D _{m-r+1}
ROL (r = 0)		•	•	0	0	
ASR, LSR, ROXR	•	•	•	0	?	C = D _{r-1}
ASR, LSR (r = 0)	_	•	•	0	0	
ROXR (r = 0)	_	•	•	0	?	C = X
ROR		•	•	0	?	C = D _{r-1}
ROR (r = 0)	_	•	•	0	0	

Not affected

Other-see Special Definition

Sm - Source operand most significant bit Dm - Destination operand most significant bit

Rm - Result bit most significant bit - bit number

⁻ shift amount

# CONDITIONAL TESTS

Table 23 lists the condition names, encodings, and tests for the conditional branch and set instructions. The test associated with each condition is a logical formula based on the current state of the condition codes. If this formula evaluates to

1, the condition succeeds, or is true. If the formula evaluates to 0, the condition is unsuccessful, or false. For example, the T condition always succeeds, while the EQ condition succeeds only if the Z bit is currently set in the condition codes.

Table 23 Conditional Tests

Mnemonic	Condition	Encoding	Test
Т	true	0000	1
F	false	0001	0
н	high	0010	<u>C</u> ·Z̄
LS	low or same	0011	C + Z
CC	carry clear	0100	<u>C</u> .
CS	carry set	0101	С
NE	not equal	0110	Z
EQ	equal	0111	Z
VC	overflow clear	1000	⊽
VS	overflow set	1001	٧
PL	plus	1010	N
MI	minus	1011	N
GE	greater or equal	1100	$N \cdot V + \overline{N} \cdot \overline{V}$
LT	less than	1101	N · ∇ + <b>N</b> · ∨
GT	greater than	1110	$N \cdot V \cdot \overline{Z} + \overline{N} \cdot \overline{V} \cdot \overline{Z}$
LE	less or equal	1111	Z + N • 🗸 + N • V

### INSTRUCTION SET

The following paragraphs provide information about the addressing categories and instruction set of the 68000.

### ADDRESSING CATEGORIES

Effective address modes may be categorized by the ways in which they may used. The following classifications will be used in the instruction definitions.

Data If an effective address mode may be used to refer to data operands, it is considered a data addressing effective address mode.

If an effective address mode may be used to refer to memory operands, it is considered a memory addressing effective address mode.

If an effective address mode may be used to refer to alterable (writeable) operands, it is considered an alterable addressing effective address mode.

Control If an effective address mode may be used to refer to memory operands without an associated size, it is considered a control addressing effective address mode.

Table 24 shows the various categories to which each of the effective address modes belong. Table 25 is the instruction set summary.

The status register addressing mode is not permitted unless it is explicitly mentioned as a legal addressing mode.

These categories may be combined so that additional, more restrictive, classifications may be defined. For example, the instruction descriptions use such classifications as alterable

memory or data alterable. The former refers to those addressing modes which are both alterable and memory addresses, and the latter refers to addressing modes which are both data and alterable.

# • INSTRUCTION PRE-FETCH

The 68000 uses a 2-word tightly-coupled instruction prefetch mechanism to enhance performance. This mechanism is described in terms of the microcode operations involved. If the execution of an instruction is defined to begin when the microroutine for that instruction is entered, some features of the prefetch mechanism can be described.

- When execution of an instruction begins, the operation word and the word following have already been fetched.
   The operation word is in the instruction decoder.
- In the case of multi-word instructions, as each additional word of the instruction is used internally, a fetch is made to the instruction stream to replace it.
- The last fetch from the instruction stream is made when the operation word is discarded and decoding is started on the next instruction.
- 4) If the instruction is a single-word instruction causing a branch, the second word is not used. But because this word is fetched by the preceding instruction, it is impossible to avoid this superfluous fetch. In the case of an interrupt or trace exception, both words are not used.
- The program counter usually points to the last word fetched from the instruction stream.

Memory

Alterable

Table 24 Effective Addressing Mode Categories

Effective Address		0	D-4-	Addressing Categories								
Modes	Mode	Register	Data	Memory	Control	Alterable						
Dn	000	register number	X	_		X						
An	001	register number	_	_	_	×						
An@	010	register number	X	×	×	X						
An@+	011	register number	X	X	_	X						
An@ -	100	register number	X	×	_	X						
An@(d)	101	register number	X	×	×	X						
An@(d, ix)	110	register number	X	×	X	X						
xxx.W	1:11	000	X	×	×	×						
xxx.L	111	001	X	×	×	X						
PC@(d)	111	010	X	×	×	_						
PC@(d, ix)	111	011	X	×	×	_						
#xxx	111	100	X	×	_	_						

The following example illustrates many of the features of instruction prefetch. The contents of memory are assumed to be as illustrated in Figure 55.

	ORG	0	DEFINE RESTART VECTOR
	DC.L	INISSP	INITIAL SYSTEM STACK POINTER
	DC.L	RESTART	RESTART SYSTEM ENTRY POINT
	ORG	INTVECTOR	DEFINE AN INTERRUPT VECTOR
	DC.L	INTHANDLER	HANDLER ADDRESS FOR THIS VECTOR
	ORG		SYSTEM RESTART CODE
RESTART:			
	NOP		NO OPERATION EXAMPLE
	BRA.S	LABEL	SHORT BRANCH
	ADD.W	D0, D1	ADD REGISTER TO REGISTER
LABEL.			
	SUB.W	DISP(A0), A1	SUBTRACT REGISTER INDIRECT WITH OFFSET
	CMP.W	D2, D3	COMPARE REGISTER TO REGISTER
	SGE.B	D7	Scc TO REGISTER
	• •		
INTHANDL	ER:		
	MOVE.W	LONGADR1, LONGADR2	MOVE WORD FROM AND TO LONG ADDRESS
	NOP		NO OPERATION
	SWAP.W		REGISTER SWAP

Figure 55 Instruction Prefetch Example, Memory Contents

The sequence we shall illustrate consists of the power-up reset, the execution of NOP, BRA, SUB, the taking of an interrupt, and the execution of the MOVE.W xxx. L to yyy.L.

The order of operations described within each microroutine is not exact, but is intended for illustrative purpose only.

Microroutine	Operation	Location	Operand
Reset	Read	0	SSP High
i	Read	2	SSP Low
i	Read	4	PC High
	Read	6	PC Low
	Read	(PC)	NOP
	Read	+(PC)	BRA
	  degin NOP>		
NOP	Read	+(PC)	ADD
	  begin BRA>		
BRA	PC=PC+d		
	Read	(PC)	SUB
	Read	+ (PC)	DISP
	  degin SUB >		
SUB	Read	+ (PC)	CMP
	Read	DISP(A0)	<src></src>
	Read	+ (PC)	SGE
	  degin CMP>	<take int=""></take>	
INTERRUPT	Write	- (SSP)	PC Low
	Read	<int ack=""></int>	Vector #
	Write	- (SSP)	SR
	Write	-(SSP)	PC High
	Read	(VR)	PC High
	Read	+(VR)	PC Low
	Read	(PC)	MOVE
	Read	+ (PC)	xxx High
	 begin MOVE>		
MOVE	Read	+ (PC)	xxx Low
	Read	+ (PC)	yyy High
	Read	XXX	<src></src>
	Read	+ (PC)	yyy Low
	Write	YYY	<dest></dest>
	Read	+ (PC)	NOP
	Read	+ (PC)	SWAP
	  degin NOP>		

Figure 56 Instruction Prefetch Example

# • DATA PREFETCH

Normally the 68000 prefetches only instructions and not data. However, when the MOVEM instruction is used to move data from memory to registers, the data stream is prefetched in

	MOVEM.L	A, D0/D1	MOVE TWO LONGWORDS INTO REGISTERS
Α	DC.W	1	WORD 1
В	DC.W	2	WORD 2
C	DC.W	3	WORD 3
D	DC.W	4	WORD 4
E	DC.W	5	WORD 5
F	DC.W	6	WORD 6

Figure 57 MOVEM Example, Memory Contents

order to optimize performance. As a result, the processor reads one extra word beyond the higher end of the source area. For example, the instruction sequence in Figure 57 will operate as shown in Figure 58.

Assume Effecti	10 Add 633 C	41041101118	meady Done
Microroutine	Operation	Location	Other Operations
MOVEM	Read	A	
			Prepare to Fill D0
	Read	В	A → DOH
	Read	С	B → DOL
			Prepare to Fill D1
	Read	D	C → D1H
	Read	E	D → D1L
			Detect Register List Comple

Figure 58 MOVEM Example, Operation Sequence

Table 25 Instruction Set

Mnemonic	Size	Addr	Γ	Dn	Γ	An	(	An)	(Ar	1) +	T -	(An)	1	(An)	d(A	in, Xı)	Ab	s W	At	ıs L	ď	(PC)	d(F	PC, XI)		Immed SR/CC			Bit Pattern	Boolean	Condition
Operation	3128	Mode	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	1111 5432		7654 3210		Codes XNZVC
ABCD Add Digits	8	s Dn d s (An) d	2	6							2	18																RRRI	0000 Orrr	d10 + s10 + X -d	*****
ADD Add Binary									G.			in a								-				u						12.3	****
ADDA	NEW COLUMN	d An s d An s	2 2	8 8	2 2	8 8	2 2	12 14	2 2	12 14	2 2	14 16	4 4	16 18	4 4	18 20	4	16 18	6	20 22	4 4	16 18	4 4	18 20	4	12 14		AAA0		An + s → An	1 5 to 1
Add Address ADDI Add immed			ú		Á			4				10	į	20			i	18		24		18		20				AAAI	45ME CREE	6 - Games	****
ADDQ Add Quick	B W	s-imm3 d s imm3 d	2 2	8	2.	8	2 2	12 20	2	12 20	2	14 22	4	16 24	4	18 26	4	16 24	6	20 28	Sakou	luns.com	Parner	<b>SNIR</b> CURNAT	-	Credit de	010	QQQ0	SSEE EEFE	d + # →d	*****
ADBX Add Multi- precision		( ) ( )										ur e				5													5500 1117 1000 0111		
AND Logic And	B W	ac (An) at s Dn d d Dn s	2	4	\$F75	821G 281	2 2	12 8	2 2	12 8	2 2	14 10	4	16 12	4	18 14	4	16 12	6	20 16	4	12	4	14	4	8	1100	DDD1	SSEE FEEE	d < and > Dn →d Dn < and > s → Dn	- * * 0 0
ANDI	L	s Dn d d=Dn s	2	8		nenistrates	2 2	20	2 2	20 14	2	22 <b>16</b>	4	24 18	4	26 <b>20</b>	4	24 18	6	28 22	4	18	4	20	6	14	1100	DDD1	10EE EEEE	d < and > Dn →d	ESSENS To AGENT
And immed ASL, ASR	B W	count:Dn d	2	6 + 2			M	2	N	10				7		22 24		2	i.	36							CASTA E GOVE	1111		A CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR OF THE CONTRACTOR	08
Arithmetic Shift	L	count-#1~8d count=Dn d	2	6 + 2 8 + 2																							1111	1999 C	SS00 ODDD	x - Left	****
Memory BCHG	W	count-#1~8 d count=1 d	2	8 + 2		months.	2.	12	2•	12	2.	14	4 •	16	4	18	4.	16	6	20	COR	SCHOOL SECTION	lace of	e e da			1110	1999 ( 1000 (		Right L X	
Test and Change	ı	and Street C	ŀ	<b>53</b>	l.		۰	16		16	٠	18	٠	10		22		20	8	24							100		OFFE FEE	-(60) # of d → (60) # of d	
BCLR Test and	B	bit#≕Dn d bit#∹Imm d	1000 T/S	Page Ann		Richalli Richard	2	12 16	2	12 16	2	14 18	4	16 20	4	18 22	4	17 20	6	20 24	P)./bs	Bud Ped	BC5+8	KO.4	gger <i>e</i> e	25000	000	1000   rrr    1000	10EE EEEE	-(bit) # of d →Z	* b-8666473000
Clear BSET	L Bases	bit#≕Dn d bit#≕kmm d	2	< 10 < 14	No.	<b>*</b> 0000	220		365	19	650	00000	1000	16	1000	10	3246		200	20	19623	BA1900	BECK!	e de la companie de la companie de la companie de la companie de la companie de la companie de la companie de	1000	W 19-11	000	1000	10EE EEEE	0→(bit)# of d	
Test and Set		101 2 - 10	ı					16		16	ì	18	۱	80		22		20	i	24							900 900 900		I I CE SECE I I SE CESE I I SE CESE	-(bit) that d2, 1(bit) that d	
BTST Bit Test	B	bit #-Dn d bit # Imm d bit #=Dn d	2	6	2023	85 ST 00-80	2	8 12	2	8 12	2	10 14	4	12 16	4	14 18	4	12 16	6 8	16 20	4	12 16	4	14 18	4	10	000	0 rrrl 0 1000 0 rrrl		~(bit) # of d →Z	*
CHK Check Reg-		bit#imm d	4	10						e <b>4</b>		4.4		< 48		< 90		<48		<.2		< 48				4	000	DEDI	The rese	If th < 0. tr Di > (bound)	
ister Against Bounds		(board)		10		60 - T		14		**		18		18		20		18		22		18		*		16				then tree d →MPU	
CLR Clear Operand CMP	B'W L	d d:	2 2	6			2 2	12 20	2 2	12 20	2 2	14 22	4	16 24	4	18 26	4	16 24	6	20 28					131	8 2	010	0010	SSEE EEEE	0→d	-0100
Compare Binary CMPA	w	d-An s	2	6	2	6		10	2	10	2	12		14	4	16	4	12		<b>22</b> 18	4	14	4	16		10	101	AAA0		An — s	-****
Compare Address	ï	d:An s	2	6	2	6	2	14	2	14	2	16	4	18	4	20	4	18	6	22	4	18	4	20	6	14	101	AAAI	lice ceee	Ai-3	
CMPI Compare Imm CMPM	B/W	sines di sines di s (An) + d		T.				70	2	20 20 12		2	ı	1	8	75		16 24	10	70								1 1 <b>1 1 0 0</b> 1 RRR I	SSEE EEEE	<b>d — 8</b> d − s	-***
Compare Memory	ı.	s (An) + d				IA MODESHIP		-	2	20		(0.0000aac)				entranco.	Total S	Distriction (III)		NEW NAME OF	estate.	000000000		96-610-25	a conservation	DOM: NO.	and contract	edich wenitie			
DIVS Divide Signed DIVU	W	de Dan s	2	< 14			2	< 144	2	< 144	2	< 146	4	< 148	4	< 150	4	< 148	6	< 152	4	< 148	4	< 150	4	< 144		DDD0	Hee cee	0x32/x36-+ Ox(rg) Dx32 x16 +	-***0
Divide Unsigned		Management of Street and California		- Contractor		uno essa		DANGE CONT.		0146600	NOME TO	WORKS THE				SOMEONEN		munagen		TO LOCALIST		NAME OF THE OWNER.	10000	Managa d	Scene Control	PROTOTO HISS				On(rg)	er mellettensken e
EOR Exclusive OR Logical		<b>3</b> • •	ŀ									77	ı	24 24	×	100		26 26		ž								i erel	SSEE SEEE	de tro-d	00
EORI Exclusive OR	B.M.	s.imm d s:imm d	6	8 16			6	16 28	6	16 28	6	18 30	6 8	20 32	6 8	22 34	6 8	20 32	8 10	24 36					4	20	0000	1010	SSEE EEEE	d • # →d	-**00
immediate EXG Exchange	ı					6									9														0100 9000 0100 1AAA	1-4	:
Registers EXT Sign Extend	W	9	2 2	4																		MEDS.					010	0 1000 0 1000 0 1000	1000 IAAA		-**00
LEA Load Effect-		ek i	İ													Ð		8	٩	12				12			0.0	AAA)	11	4-4	
ive Address Link Link and		disp lmm s			4	16			2000				<b>130</b>						<b>4</b> 1785	8002							0100	)         0	0101 0AAA	SP→An	
Allocate			L								Ш		L	L	L	L			Ш		Ш	L	Ш	L		L	L			SP + disp- +SP	

Opcode Bit Pattern Key

I Direction 0 - Right 1 - Left
M Destination 6 Register
M Destination 6 Mode
P Displacement
O Quick Immediate Data
r Source Register
I 10 - Long Word
I 1 Another Operation
V victor 3 In the MOVE Instruct 01 Byte 10 Long Word 11 Word

(to be continued)

Mnemonic	Size	Addr	Γ	Dn	T	An	T	(/	An)	(A	n) +	Γ	(An)	6	(An)	d(/	An, Xı)	Ab	s W	Ab	s L	d	(PC)	d(P	C, Xı)		mmed SR/CC		Opcode	Bit Patter	n	Boolean	Conditio Codes
Operation	3126	Mode	#	T ~	1	Π.	-	#	~	#	-	#	Τ-	#	~	#	~	#	~	#	~	#	~	#	~	#	~		2 1098	8 7654	3210	Boolean	XNZV
.SL, LSR .ogical Shift	B W	count Dn d count #1-8 d count Dn d count #1-8 d	2 2 2 2	6 + 8 +	2n 2n																							11	111 0 122 0 111 0 111 0	SS00	IDDD IDDD IDDD	C	***0
Aemory MOVE Move Data	8 W	count 1 d 3-DH d 3-PH s 3-(An) d 3-(An) d 5 (An) d 5 (An) d	2 2 2 2 2 4	8 10 12		MOVE MOVE MOVE MOVE	A A A	2 · 2 · 2 · 2 · 2 · 2 · 4	12 8 8 12 12 14 16	2 2 2 2 4	12 8 8 12 12 14 16	2 2 2 2 2 2 4	14 8 8 12 12 14 16	4 4	16 32 12 16 16 18 20	4 4 4 6	18 14 18 18 20 22	4.	16 12 12 16 16 18 20	6. 6. 6. 6. 8	20 16 16 20 20 20 22 24							00	S RRN	I I I E I	EEEE	Rght — X S → Ø	
	L	sd(An X) d sAbsW d sAbs1: d sd(PC) d sd(PCX) d sd(PCX) d s on d	4 4 4 2	14 12 16 12 14 8		MOVE MOVE MOVE MOVE MOVE MOVE	A A A A A A A A A A A A A A A A A A A	4 6 4 4 2	18 16 <b>20</b> 16 18 12	4 4 4 4 2	18 16 20 16 18 12	4 4 6 4 2 2	18 16 <b>20</b> 16 18 12	6 8 6 6 6 4	22 20 24 20 22 16	6 6 6 4	24 22 26 22 24 18	6 6 8 6 6 4	22 20 <b>24</b> <b>20</b> <b>22</b> <b>16</b> 16	8 8 8 8 6	26 24 28 24 26 20 20			V.1									
		s An   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (An )   d   s (		12 12 14 16 18 20		MOVE MOVE MOVE MOVE MOVE MOVE MOVE	A A A A A	2 2 2 4 6 4 4	12 20 20 22 24 26 24 18 24	2 2 2 4 4 4	12 20 20 22 24 26 24 28 24	2 2 2 4 6 4	12 20 20 22 24 26 24 28 24	4 4 4 6 6 8 6	16 24 24 26 28 30 28 32 78	4 4 4 6 6 6 8 6 6	18 26 26 28 30 32 30 34 30	4 4 4 4 4 4 4 6 6 6 6	16 24 24 26 28 30 28 32 28	6 6 8 8 10 8	20 28 28 30 32 34 32 36 32												
MOVE Move to Con- intron Codes MOVE Move to from Status Reg	¥.	s d(PCx) d s imm d at CCR s d SR s s SR d	6 2 2	18 12 12 12 13 12 13 14 17 6		MOVE	A	6 2 2 2 2	26 20 <b>16</b> 16 12	4 6 2 2 2 2	26 20 <b>16</b> 16 12	4 6 2 3 2 2 2	26 20 <b>38</b> 18 18	8	30 24 <b>20</b> 20 20 16	6 8 4 4	32 26 22 22 22 22 18	6 8 4 4	30 24 <b>20</b> 20 20 16	8 10 6 6	34 28 24 24 20	4	<b>20</b> 20	4	<b>22</b> 22	4	<b>16</b> 16	011	0 0110	1116	erer FEEE	\$ -008 5 -SR 5 -SR d -→MPU SR -d	****
MOVE Move to from Jser SP (A7) MOVEA Move Address MOVEM	W L	s USP d d USP s d An s d An s	122	4			4 4	2 2	8 12	**************************************	8 12	2 2	10 14	114	12 16	4 4	14 18	44	12 16	<b>3</b> 000	16 20	4	12 16	4 4	14 18	4 6	8 12	00 00	0 1110 10 1111 11 AAA 10 AAA	0146 0166 0166	GAAA	USP Ma An + USP S An	
Aove Multiple Registers	L	d An s s.Xn d d Xn s						4	12 - 4n 8 - 8n 12 - 8n	4	(2 · 4	•	8 - 8:	6	16 · 4	n 6	18 - 44 14 - 82 18 - 84	6 6	16 - 4 12 - 8n 16 - 8r		20 - 4 16 - Br 20 - 8	6	16 - 44 16 - 80	6	18 - 4 18 - 20			01 01	2   10 10   100 7   10 10   100   2   100	1 10 0 1 1 EI	40* 40 EEEE 40*		
IOVEP fove enpheral	¥ L	s Dn d s d(An) d s Dn d s d(An) d s timenB, de	4 4	16				5.7			ecer Maria			4	16 24			36			r desi	16.0			nger)	275		00 00 00	7 - 60 00 DDD   00 DDD   00 DDD   00 DDD   11 DDD	1 0000	IAAA IAAA IAAA IAAA QQQQ	On *d by bytes s *On by bytes On *d by bytes s *On by bytes # *On	
love Quick IULS lultiply igned IULU lultiply	*	dDn s dOn s	2		o O			?	74 - 74	?	74	?	· 76	4	, 1		80 < 80	4	· 78	٠ و	- 82 < 82	4	78 <b>&lt; 18</b>	4	< 80 < 80	4	< 74 < 74	1	0 DDD(		****	On × s +On On × s +On	**
	8 # 8 # 8 W	d <b>d</b> d	2 2 2 2 2 2	6			~ T	2 2 2 2 2 2	12 20 12 20	2 2 2 2 2	.2 12 20 12 12 20	2 2 2 2 2 2	14 22 14 22	4	16 26 16 24	4	18 18 26 18 26	4	16 24 16 24	6 <b>6 6</b> 6 6	20 28 28 20 28	i i	e serv Franci			100 m		Q ft	10 0000	SSEI	EFEE EEEE	0 d10 x •d 10 + d •d 0 - d x •d	*U*
ogical omplement R	8 W B W	dd dd s Dn d d Dn s	2 2 2	6			27	2 2 2 2 2	12 20 12 12 8	2 2	12 20 12 12 8	2 2 2 2 2 2	14 22 14 10	***	1 <b>6</b> 24	4 4	18 26 18 14	4 4	16 24 16 16	6 6	20 28 20 16	4	12	4	14	4		10	00 DDD	I SSEI	EEEE	d *d d < or > Dn +d Dn < or > s + Dn	- * *
nclusive OR ogical RI R Immediate EA ush Effect-	L (₩) (₩) L	s Dn d d Dn s s-seam d s-femms d	2 4 6	8 16				2	20  4  6  30  4	2	20 14 16 30	2 2	22 16 18 32	4 4 6 8 4	12 24 18 20 34 18	4 4 6	26 20 22 35 22	4 6 8 4	24 18 20 34 18	6 8 10 6	28 22 24 36 22	4	18	4	20	6	14 20	10	00 DDD 00 DDD 00 000	1   10EI 0   10e   0   5SEI	ÉÉÉÉ	d <or></or>	- * *
usn Effect- re Address OR, ROL rotate rithout X		count Dr of count 21-8 d count Dr of count 21-8 d	2222	6+ 6+ 8+ 8+	20 20 20 20				12		12				16				16		20							11	19 err 18 000 10 err 10 000	1 550	1000 1000 1000 1000	蜀	- * *

(to be continued)

Mnemonic	C	Addr	Т	Di	1	_	An	Γ,	An)	(A	n) +	Τ.	(An)	Τ,	I(An)	d(A	An, Xı)	At	os W	At	s L	d	PC)	d(P	C, Xi)	S=1	mmed SR/CC	Γ		Bit Pattern	٦	Boolean	Condition
Operation	Size	Mode	- 17	1	~	#	~		~	*	~	#	T ~	#	T~	#	-	#	-	*	~	#	~	#	~	#	~		1 11 2 1098	7654 32	10	boolean	Codes XNZVC
ROXR, ROXL Rotate through X Memory SBCD Subtract	B W	count=Dn	Bd	2 8	+ 2n + 2n + 2n + 2n			2.	12	2.	12	2.	14	4.	16	4.	18	4.	16	6.	20	36			live.			111	0 rrrf 0 QQQ1 0 rrrf 0 QQQ1 0 0101	SS11 OU SS01 OD 1011 OD 1001 OD 11EE FE	DD DD DD	Right n CX	***0*
digits Sec Set Conditionally SUB	В	cc	đ	2	6 4			2	12	2	12	2	14	4	16	4	18	4	16	6	20							010	1 ((((	HEF FF	- 1	d →MPU If cc true l.s. •d Else Os. •d	
Subtract Binary SUBA Subtract Address		d∈An d-An	\$ \$	2 2	8	2 2	8 8 8	2 2	12 14	2 2	12 14	2 2	14 16	4 4	16 18	4	18 20	4	16 18	6	20 22	4 4	16 18	4 4	18 20	4 6	12 14	100	DOUB DOUB AAA0 AAA1	llee ee		An s +An	
SUBI Subtract Immediate SUBQ Subtract Quick	B W	s-Imm3 s=Imm3		2 2	4 8	2.	4 8	2 2	12 16	2 2	12 16	2 2	14 22	4 4	16 24	4 4	18 26	4 4	16 24	6	20 28							010	ι ψου!	SSEF EF	F F	d = •d	****
SUBX Subtract Multiprecision SWAP Swap Regis-	*		đ	2	4								1															010	0 1000	0100 00		On (31 16) • • On (15 0)	-**00
Test	B W		<b>d</b>	2 2	4 4			2 2	8 12	2 2	8 12	2 2	10 14	44	12 16	4 4	14 18	4 4	12 16	6	16 20						***	010	0 1010	SSFE FE	l F	test d ≠cc	**************************************
UNLK Unlink Bec Branch	B W		sp sp																						taken taken	2 2	10 8	011	0 ( ( ( (	PPPP PP		if cc true PC • disp • PC	
Conditionally  BRA  Branch  Always  BSR	B		50					12																bra	taken taken	4 4 2 4	10 14	011	<b>0 4048</b>	PPPP PP		PC • (SP)	g s a a
Branch to Subroutine DBcc Decrement Counter & Branch Until Condition True or	•		SP																							4	20		\$ EUC	1364-11 1		PC · disp · PC	
Count = 1 JMP Jump to JSR Jump to Subroutine NOP			d-	2	4			2	8 <b>36</b>					4	10	4	14	4	10	6	12	4	10 115	4	14 220			10.1	0 1110	11FF FF 10CE FE 0111 00		d -PC	
No Operation RESET Reset Exter- nal Devices RTE Return from Exception				2	20														F11									010	0   110	0111 00	8 <b>0</b> 11	(2b) · • • • • • • • • • • • • • • • • • •	****
RTR Return from Subroutine/ Restore OC RTS Return from Subroutine				2	16	A CALL																		100				010	0 1110	0111 01	01	. (9P) + •PC	
STOP Load SR/Stop TRAP Trap				2	34																						25	010	0 1110	0100 VV	vv	PC → (SSP) SR→ (SSP) (Vector) →PC	
Trap if Overflow Set						75.00 3.00 3.00											. 3G																

Note Refer to Condition Code Computations

• Word only

#, Number of Program Bytes

A. Address Register #
C. Test Condition
D Data Register #
Source Effective Address

f Direction O-Right 1-Lef M Destination EA Mode P Displacement Q Quick Immediate Data r Source Register Per Key
Destination Register
Size 00 Byte
0 | Word
10 - Long Word
11 Another Operation
(Name of the Word)
11 Word
11 Word
11 Word
11 Word

### **■ INSTRUCTION FORMAT SUMMARY**

This provides a summary of the first word in each instruction of the instruction set. Table 26 is an operation code (op-code) map which illustrates how bits 15 through 12 are used to specify the operations. The remaining paragraph groups the

instructions according to the op-code map.
where, Size; Byte = 00 Sz; Word = 0
Word = 01 Long Word = 1

Long Word = 10

Table 26 Operation Code Map

Bits 15 thru 12	Operation
0000	Bit Manipulation/MOVEP/Immediate
0001	Move Byte
0010	Move Long
0011	Move Word
0100	Miscellaneous
0101	ADDQ/SUBQ/S _{CC} /DB _{CC}
0110	B _{CC}
0111	MOVEQ
1000	OR/DIV/SBCD
1001	SUB/SUBX
1010	(Unassigned)
1011	CMP/EOR
1100	AND/MUL/ABCD/EXG
1101	ADD/ADDX
1110	Shift/Rotate
1111	(Unassigned)

# (1) BIT MANIPULATION, MOVE PERIPHERAL, IMMEDIATE INSTRUCTIONS

# Dynamic Bit

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		0	0	0		Register		1	Ту	pe			ffective		ss	

# Static Bit

5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	0	Ту	pe		E	ffective	Addre		

Bit Type Codes: TST = 00, CHG = 01, CLR = 10, SET = 11

# MOVEP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0		Register		(	Op-Moc	le	0	0	1		Registe	
Op-M	ode, Wo	ord to F	Reg = 1	00, Lo	ng to R	eg = 1	01, Wo	rd to N	/lem = 1	10, Lo	ng to f	Viem =	111		

# **OR** Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	Si	ze		E	ffective	Addre	ss	

# AND Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0	Si	ze		E	fective	Addre	ss	

# **SUB immediate**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	0	Siz	Z <b>e</b>		E	ffective	Addre	55	

# **ADD Immediate**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0	Si	ze		E	ffective	Addre	55	

# **EOR Immediate**

1	5	14	13	12	11	10	9	8	7	6	5	4'	3	2	1	0
	,	0	0	0	1	0	1	0	Size	1		Ef	fective	Addre	SS	

# **CMP Immediate**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	1	0	0	Siz	:0		E	ffective	Addre	55	

# (2) MOVE BYTE INSTRUCTION

# **MOVE Byte**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1_	0
		0				Destin	nation					Sou	rce		
L	L _	L	L		Register	r		Mode			Mode		L	Registe	r

# (3) MOVE LONG INSTRUCTION

# MOVE Long

	15	14	13	12	11	10 9	9 1	3 7	6	5	4	3	2	1	0
ſ	•	0	•	0		De	estinati	on				Sou	ırce		
1	٠	Ŭ	١.	"	1	Register	- 1	Mode	•	l .	Mode		L	Register	

# (4) MOVE WORD INSTRUCTION

# **MOVE Word**

15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0
0	•		•		Desti	nation					Sou	rce		
	١	<b>'</b>	'	1	Register	1	Mode			Mode			Registe	r

# (5) MISCELLANEOUS INSTRUCTIONS

# NEGX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	Şi	ze		E	ffective	Addre	88	1

# MOVE from SR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	1	1		E	ffective	Addre	155	

# CLR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	1	0	S	20		E	ffective	Addre	188	

# **@HITACHI**

NEG

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0	Sı	ze		Е	ffective	Addre		

MOVE to CCR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0	1	1		E	ffective	Addre	ss	

NOT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	Sı	ze		E	fective	Addre	ss	

MOVE to SR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	1	1		E	fective	Addre		

NBCD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	0		Ef	fective	Addre		

PEA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	1		E	ffective	Addre	ss	

SWAP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	1	0	0	0	F	Register	

MOVEM Registers to EA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	1	Sz		E	ffective	Addre	ss	

**EXTW** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	1	0	0	0	0	R	legister	

**EXTL** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	1	0	0	1	0	0	0	1	1	0	0	0	1	Register		١

TST

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0	Si	ze		Ε	ffective	Addre	ss	

TAS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0	1	1		Ε	ffective	Addre	ss	

#### **MOVEM EA to Registers** Effective Address TRAP Vector LINK Register UNLK Register **MOVE to USP** Register **MOVE from USP** Register RESET NOP STOP RTE

# RTS

**TRAPV** 

1 0 0 1 1 1 0 0 1 1 1

						_	_	_	_	_		_	_		_	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

0 1 1

0 0

# **OHITACHI**

0 0

			***************************************													
RTR																
NIN	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	1
100																
JSR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	1	0	ľ			Addre		Ť
				L	L	<b>.</b>	L		L		L					
JMP								_	_	_	_		_	_		_
	15	14	13	12	11	10	9	8	7	6	5	4	3 ffective	2 Addre	1	0
		L_ <u>'</u>			<u></u>	<u> </u>	l'		L	L'	I			Audit		
СНК																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	l	Registe	r	1	1	0		E	ffective	e Addre	ess	
LEA																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0		Registe	r	1	1	1	<u> </u>	E	ffective	e Addr	ess	
(6) ADD (	אווורא	SI II	STRA	CT O	IIICK	SET	CON	DITIC	NALI	V F	ECRE	MEN	T IN	STRIE	CTION	9
	20101	., 501	,,,,	c, u	OICK	, JL	0014		), 14 A E I	.,.	LONE	.141 - 14		31110	011014	
ADDQ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	г <u>''</u> -	Data		0	Sı		T			e Addre		٦
	L			1				l	<b></b>		L					
SUBQ																
	15	14	13	12	11	10	9	8	7 Sı	6	5	4 =	3	2 e Addre	1	0
		<u></u>		L	L	Data		L_'	31	26	1			- Addin		
Scc																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1		Cond	ition		1	1		E	ffective	Addre	ess	
DB _{CC}																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1		Cond	ition		1	1	0	0	1		Register	
(7) BRANC	ים ככ	דוחוא			D D A	NCH .	TO 81	חממו	LITIN	E INIG	TDII	אחודי	J			
	)II	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	10147	\LLI,	חחם	WCH	10 30	JBNO	01114	L 1140	,,,,,,,	. 1 101	•			
B _{CC}	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	0	Γ''-	Cond			Τ				olacem			Ť
		L	<b>.</b>	<b></b>	1				<b>.</b>					~~~		
BSR							_	_	_	_	_		_	_		
	15	14	13	12 0	11 0	10	9	8	7	6	5 8 h	4 ut Dier	3 placem	2	1	0
	<u> </u>	L.'_	l					<u>'</u> _	L		0.0	IN DISE	,,60810	6() L		
(8) MOVE	QUIC	K IN	STRU	стіоі	N											
MOVEQ																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	1		Register	·	0				De				



#### (9) OR, DIVIDE, SUBTRACT DECIMAL INSTRUCTIONS OR 11 10 Register Op-Mode Effective Address Op-Mode 101 Dn ∨ EA → Dn EA ∨ Dn → EA DIVU Register Effective Address DIVS Register Effective Address SBCD R Destination R/M Source Register Register R/M (register/memory); register - register = 0, memory - memory = 1 (10) SUBTRACT, SUBTRACT EXTENDED INSTRUCTIONS SUB Op-Mode Effective Address Register Op-Mode W L Dn-EA → Dn EA-Dn → EA An-EA → An **SUBX** Destination R/M Source Register Register R/M (register/memory): register - register = 0, memory - memory = 1 (11) COMPARE, EXCLUSIVE OR INSTRUCTIONS **CMP** R Register Op-Mode **Effective Address** Op-Mode 000 001 010 Dn-EA An-EA **CMPM EOR** Register Size **Effective Address** (12) AND, MULTIPLY, ADD DECIMAL, EXCHANGE INSTRUCTIONS AND Op-Mode **Effective Address Op-Mode**

000 001 010

Dn ∧ EA → Dn EA ∧ Dn → EA

15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0
1	1	0	0		Register	0	1	1			ffective	Addre	ss	

### MULS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0		Register	r	1	1	1		_	ffective	Addre	ss	

# **ABCD**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0		estinati Registei		1	0	0	0	0	R/M	Sour	rce Re	gister

R/M (register/memory): register - register = 0, memory - memory = 1

### **EXGD**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Da	ta Regis	ster	1	0	1	0	0	0	Dat	a Regi	ster

### **EXGA**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Addı	ess Re	gister	1	0	1	0	0	1	Addr	ess Re	gister

# **EXGM**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Da	ta Regis	ster	1	1	0	0	0	1	Addr	ess Re	gister

### (13) ADD. ADD EXTENDED INSTRUCTIONS

### ADD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1		Register		(	p-Mod	le		E	fective	Addre	ss	
	0	n Made	•												

# ADDX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1		estinatio Register		1	Sı	ze	0	0	R/M	Sou	rce Re	gister

R/M (register/memory): register - register = 0, memory - memory = 1

### (14) SHIFT/ROTATE INSTRUCTIONS

### **Data Register Shifts**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	Cou	nt/Reg	ister	d	Sı	ze	i/r	Ту	ре	F	Register	

# **Memory Shifts**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0	Тур	e	d	1	1		E		Addre		

Shift Type Codes: AS = 00, LS = 01, ROX = 10, RO = 11

d (direction): Right = 0, Left = 1

i/r (count source): Immediate Count = 0, Register Count = 1

### ■ INSTRUCTION EXECUTION TIMES

The following paragraphs contain listings of the instruction execution times in terms of external clock (CLK) periods. In this timing data, it is assumed that both memory read and write cycle times are four clock periods. Any wait states caused by a longer memory cycle must be added to the total instruction time. The number of bus read and write cycles for each instruction is also included with the timing data. This data is enclosed in parenthesis following the execution periods and is shown as: (r/w) where r is the number of read cycles and w is the number of write cycles.

(NOTE) The number of periods includes instruction fetch and all applicable operand fetches and stores.

#### EFFECTIVE ADDRESS OPERAND CALCULATION TIMING

Table 27 lists the number of clock periods required to compute an instruction's effective address. It includes fetching of any extension words, the address computation, and fetching of the memory operand. The number of bus read and write cycles is shown in parenthesis as (r/w). Note there are no write cycles involved in processing the effective address.

### MOVE INSTRUCTION CLOCK PERIODS

Table 28 and 29 indicate the number of clock periods for the move instruction. This data includes instruction fetch, operand reads, and operand writes. The number of bus read and write cycles is shown in parenthesis as: (r/w).

### • STANDARD INSTRUCTION CLOCK PERIODS

The number of clock periods shown in Table 30 indicates

the time required to perform the operations, store the results, and read the next instruction. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table 30 the headings have the following meanings: An = address register operand, Dn = data register operand, ea = an operand specified by an effective address, and M = memory effective address operand.

#### • IMMEDIATE INSTRUCTION CLOCK PERIODS

The number of clock periods shown in Table 31 includes the time to fetch immediate operands, perform the operations, store the results, and read the next operation. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table 31, the headings have the following meanings: # = immediate operand, Dn = data register operand, An = address register operand, M = memory operand, CCR = condition code register, and SR = status register.

### • SINGLE OPERAND INSTRUCTION CLOCK PERIODS

Table 32 indicates the number of clock periods for the single operand instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Table 27 Effective Address Calculation Timing

	Addressing Mode	Byte, Word	Long
Dn An	Register Data Register Direct Address Register Direct	O(O/O) O(O/O)	0(0/0) 0(0/0)
An@	Memory Address Register Indirect Address Register Indirect with Postincrement	4(1/0)	8(2/0)
An@+		4(1/0)	8(2/0)
An@ -	Address Register Indirect with Predecrement	6(1/0)	10(2/0)
An@(d)	Address Register Indirect with Displacement	8(2/0)	12(3/0)
An@(d, ix)*	Address Register Indirect with Index Absolute Short	10(2/0)	14(3/0)
xxx.W		8(2/0)	12(3/0)
xxx. L	Absolute Long Program Counter with Displacement	12(3/0)	16(4/0)
PC@(d)		8(2/0)	12(3/0)
PC@(d, ix)*	Program Counter with Index Immediate	10(2/0)	14(3/0)
#xxx		4(1/0)	8(2/0)

^{*} The size of the index register (ix) does not affect execution time.

Table 28 Move Byte and Word Instruction Clock Periods

Source					Destination				
Source	Dn	An	An@	An@ +	An@ -	An@(d)	An@(d, ıx)*	xxx.W	xxx. L
Dn	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)
An	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)
An@	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)
An@+	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)
An@-	10(2/0)	10(2/0)	14(2/1)	14(2/1)	14(2/1)	18(3/1)	20(3/1)	18(3/1)	22(4/1)
An@(d)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
An@(d, ix)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)
xxx. W	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
xxx. L	16(4/0)	16(4/0)	20(4/1)	20(4/1)	20(4/1)	24(5/1)	26(5/1)	24(5/1)	28(6/1)
PC@(d)	12(C/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
PC@(d, ix)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)
#xxx	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)

^{*} The size of the index register (ix) does not affect execution time

Table 29 Move Long Instruction Clock Periods

Source					Destination				
Source	Dn	An	An@	An@ +	An@ -	An@(d)	An@(d, ıx)*	xxx.W	xxx. L
Dn	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)
An	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)
An@	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)
An@+	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)
An@-	14(3/0)	14(3/0)	22(3/2)	22(3/2)	22(3/2)	26(4/2)	28(4/2)	26(4/2)	30(5/2)
An@(d)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
An@(d, ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)
xxx.W	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
xxx.L	20(5/0)	20(5/0)	28(5/2)	28(5/2)	28(5/2)	32(6/2)	34(6/2)	32(6/2)	36(7/2)
PC@(d)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
PC@(d, ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)
#xxx	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)

^{*} The size of the index register (ix) does not affect execution time

Table 30 Standard Instruction Clock Periods

Instruction	Size	op < ea >, An	op < ea >, Dn	op Dn, < M >
ADD	Byte, Word	8(1/0) +	4(1/0) +	8(1/1) +
ADD	Long	6(1/0) + **	6(1/0) + **	12(1/2) +
4415	Byte, Word	_	4(1/0) +	8(1/1) +
AND	Long	_	6(1/0) + **	12(1/2) +
CMP	Byte, Word	6(1/0) +	4(1/0) +	_
CIVIP	Long	6(1/0) +	6(1/0) +	_
DIVS	_	_	158(1/0) + *	_
DIVU	_	_	140(1/0) + *	_
EOR	Byte, Word	<del>-</del>	4(1/0) ***	8(1/1) +
EUR	Long	_	8(1/0) ***	12(1/2) +
MULS	-	_	70(1/0) + *	_
MULU	-	_	70(1/0) + *	_
OR	Byte, Word	_	4(1/0) +	8(1/1) +
UN	Long	_	6(1/0) + **	12(1/2) +
SUB	Byte, Word	8(1/0) +	4(1/0) +	8(1/1) +
308	Long	6(1/0) + **	6(1/0) + **	12(1/2) +

⁺ add effective address calculation time

MULU; n = the number of ones in the < ea > MULUS; n = concatanate the < ea > with a zero as the LSB; n is the resultant number of 10 or 01 patterns in the 17-bit source, i.e. worst case happens when the source is \$5555.



^{**} total of 8 clock periods for instruction if the effective address is register direct

^{*} indicates maximum value

^{***} only available effective address mode is data register direct

DIVS, DIVU

⁻ The divide algorithm used by the 68000 provides less than 10% difference between the best and worst case timings.

MULS, MULU - The multiply algorithm requires 38+2n clocks when n is defined as

Table 31 Immediation Instruction Clock Periods

ion Size op #, Dn op #, An

Instruction	Size	op #, Dn	op #, An	op #, M	op #, CCR/SR
A 0.01	Byte, Word	8(2/0)	_	12(2/1) +	_
ADDI	Long	16(3/0)	_	20(3/2) +	_
4000	Byte, Word	4(1/0)	8(1/0)*	8(1/1) +	_
ADDQ	Long	8(1/0)	8(1/0)	12(1/2) +	_
ANDI	Byte, Word	8(2/0)	_	12(2/1) +	20(3/0)
ANDI	Long	16(3/0)	_	20(3/1) +	_
CMPI	Byte, Word	8(2/0)	8(2/0)	8(2/0) +	_
CMPI	Long	14(3/0)	14(3/0)	12(3/0) +	_
5001	Byte, Word	8(2/0)	_	12(2/1) +	20(3/0)
EORI	Long	16(3/0)	_	20(3/2) +	_
MOVEQ	Long	4(1/0)	_	_	_
ORI	Byte, Word	8(2/0)	-	12(2/1) +	20(3/0)
ORI	Long	16(3/0)	_	20(3/2) +	_
CUBI	Byte, Word	8(2/0)	-	12(2/1) +	_
SUBI	Long	16(3/0)	_	20(3/2) +	_
SUBQ	Byte, Word	4(1/0)	8(1/0)*	8(1/1) +	_
3080	Long	8(1/0)	8(1/0)	12(1/2) +	_

⁺ add effective address calculation time

Table 32 Single Operand Instruction Clock Periods

Instruction	Size	Register	Memory
01.0	Byte, Word	4(1/0)	8(1/1) +
CLR	Long	6(1/0)	12(1/2) +
NBCD	Byte	6(1/0)	8(1/1) +
NEO	Byte, Word	4(1/0)	8(1/1) +
NEG	Long	6(1/0)	12(1/2) +
NEOV	Byte, Word	4(1/0)	8(1/1) +
NEGX	Long	6(1/0)	12(1/2) +
NOT	Byte, Word	4(1/0)	8(1/1) +
NOT	Long	6(1/0)	12(1/2) +
	Byte, False	4(1/0)	8(1/1) +
Scc	Byte, True	6(1/0)	8(1/1) +
TAS	Byte	4(1/0)	10(1/1) +
TCT	Byte, Word	4(1/0)	4(1/0) +
TST	Long	4(1/0)	4(1/0) +

⁺ add effective address calculation time

# • SHIFT/ROTATE INSTRUCTION CLOCK PERIODS

Table 33 indicates the number of clock periods for the shift and rotate instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

### • BIT MANIPULATION INSTRUCTION CLOCK PERIODS

Table 34 indicates the number of clock periods required for the bit manipulation instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

^{*} word only

### • CONDITIONAL INSTRUCTION CLOCK PERIODS

Table 35 indicates the number of clock periods required for the conditional instructions. The number of bus read and write cycles is indicated in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

### JMP, JSR, LEA, PEA, MOVEM INSTRUCTION CLOCK PERIODS

Table 36 indicates the number of clock periods required for the jump, jump to subroutine, load effective address, push effective address, and move multiple registers instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w).

Table 33 Shift/Rotate Instruction Clock Periods

Instruction	Size	Register	Memory
40D 401	Byte, Word	6 + 2n(1/0)	8(1/1) +
ASR, ASL	Long	8 + 2n(1/0)	_
	Byte, Word	6 + 2n(1/0)	8(1/1) +
LSR, LSL	Long	8 + 2n(1/0)	_
	Byte, Word	6 + 2n(1/0)	8(1/1) +
ROR, ROL	Long	8 + 2n(1/0)	_
DOVE DOV	Byte, Word	6 + 2n(1/0)	8(1/1) +
ROXR, ROXL	Long	8 + 2n(1/0)	_

Table 34 Bit Manipulation Instruction Clock Periods

Instruction	Size	Dynamic		Static	
		Register	Memory	Register	Memory
BCHG	Byte	_	8(1/1) +	_	12(2/1) +
	Long	8(1/0)*	-	12(2/0)*	_
BCLR	Byte	-	8(1/1) +	-	12(2/1) +
	Long	10(1/0)*		14(2/0)*	_
BSET	Byte	-	8(1/1) +	_	12(2/1) +
	Long	8(1/0)*	-	12(2/0)*	_
втѕт	Byte	_	4(1/0) +	_	8(2/0) +
	Long	6(1/0)	_	10(2/0)	_

⁺ add effective address calculation time

Table 35 Conditional Instruction Clock Periods

Instruction	Displacement	Trap or Branch Taken	Trap of Branch Not Taken	
	Byte	10(2/0)	8(1/0)	
B _{CC}	Word	10(2/0)	12(2/0)	
2004	Byte	10(2/0)	_	
BRA	Word	10(2/0)	-	
BSR	Byte	18(2/2)	-	
bon	Word	18(2/2)	_	
DB _{CC}	CC true	_	12(2/0)	
	CC false	10(2/0)	14(3/0)	
CHK	_	<b>-</b> 40(5/3) + *		
TRAP	_	34(4/3)	_	
TRAPV	_	34(5/3)	4(1/0)	

⁺ add effective address calculation time

^{*} indicates maximum value

^{*} indicates maximum value

An@ + An@ -An@(d) An@(d, ix) PC@(d, ix) * Instr Size An@ xxx. L PC@(d) **JMP** 8(2/0) 10(2/0) 14(3/0) 10(2/0) 12(3/0) 10(2/0) 14(3/0) JSR 16(2/2) 18(2/2) 22(2/2) 18(2/2) 20(3/2) 18(2/2) 22(2/2) 4(1/0) LEA 8(2/0) 12(2/0) 8(2/0) 12(3/0) 8(2/0) 12(2/0) PEA 12(1/2) 16(2/2) 20(2/2) 16(2/2) 20(3/2) 16(2/2) 20(2/2) 12+4n 12+4n 16+4n 18+4n 16+4n 20+4n 16+4n 18+4n MOVEM Word (3+n/0)(3+n/0)(4+n/0)(4+n/0)(4+n/0)(5+n/0)(4+n/0)(4 + n/0)12+8n 12+8n 16+8n 18+8n 16+8n 20+8n 16+8n 18+8n  $M \rightarrow R$ Long (3+2n/0)(3+2n/0)(4+2n/0) (4+2n/0)(5+2n/0)(4+2n/0)(4+2n/0)(4+2n/0)12+4n 8+4n 8+4n 14+4n 12+4n 16+4n MOVEM Word (2/n)(2/n)(3/n)(3/n)(3/n)(4/n)12+8n 14+8n 16+8n 8+8n R+Rn 12+8n  $R \rightarrow M$ Long (3/2n)(3/2n)(3/2n)(4/2n)(2/2n)(2/2n)

Table 36 JMP, JSR, LEA, PEA, MOMEM Instruction Clock Periods

### • MULTI-PRECISION INSTRUCTION CLOCK PERIODS

Table 37 indicates the number of clock periods for the multiprecision instructions. The number of clock periods includes the time to fetch both operands, perform the operations, store the results, and read the next instructions. The number of read and write cycles is shown in parenthesis as: (r/w).

In Table 37, the headings have the following meanings. Dn = data register operand and M = memory operand.

Instruction	Size	op Dn, Dn	op M, M
ADDY	Byte, Word	4(1/0)	18(3/1)
ADDX	Long	8(1/0)	30(5/2)
CHARM	Byte, Word	-	12(3/0)
СМРМ	Long	_	20(5/0)
SUBX	Byte, Word	4(1/0)	18(3/1)
	Long	8(1/0)	30(5/2)
ABCD	BCD Byte		18(3/1)

6(1/0)

Byte

Table 37 Multi-Precision Instruction Clock Periods

# MISCELLANEOUS INSTRUCTION CLOCK PERIODS

SBCD

Table 38 indicates the number of clock periods for the following miscellaneous instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods plus the number of read and write cycles must be added to those of the effective address calculation where indicated.

#### EXCEPTION PROCESSING CLOCK PERIODS

18(3/1)

Table 39 indicates the number of clock periods for exception processing. The number of clock periods includes the time for all stacking, the vector fetch, and the fetch of the first instruction of the handler routine. The number of bus read and write cycles is shown in parenthesis as: (r/w).

n is the number of registers to move

^{*} is the size of the index register (ix) does not affect the instruction's execution time

Table 38 Miscellaneous Instruction Clock Periods

Instruction	Size	Register	Memory	Register → Memory	Memory → Register
MOVE from SR	_	6(1/0)	8(1/1) +	-	-
MOVE to CCR	-	12(2/0)	12(2/0) +	-	-
MOVE to SR	_	12(2/0)	12(2/0) +	_	-
1101/50	Word	_	_	16(2/2)	16(4/0)
MOVEP	Long	-	_	24(2/4)	24(6/0)
EXG	_	6(1/0)	-	_	-
FVT	Word	4(1/0)	_	_	_
EXT	Long	4(1/0)	_	_	_
LINK	_	16(2/2)	_	_	_
MOVE from USP	_	4(1/0)	_	_	-
MOVE to USP	_	4(1/0)	_	_	_
NOP	_	4(1/0)	_	-	_
RESET	_	132(1/0)	_	_	_
RTE	_	20(5/0)	_	-	-
RTR	_	20(5/0	_	_	_
RTS	_	16(4/0)	_	_	_
STOP	_	4(0/0)	_	_	_
SWAP	_	4(1/0)	_	_	-
UNLK	_	12(3/0)	_	_	-

⁺ add effective address calculation time

Table 39 Exception Processing Clock Periods

Exception	Periods
Reset * *	38.5 (6/0)
Address Error	50(4/7)
Bus Error	50(4/7)
Interrupt	44(5/3)*
Illegal Instruction	34(4/3)
Privileged Violation	34(4/3)
Trace	34(4/3)

The interrupt acknowledge bus cycle is assumed to take four external clock periods.

# **MASK VERSION**

Mask version	
68000S1	
68000U	
555500	

The difference of function between mask version 68000S1 and 68000U is only as following (Figure 59).

The function of HD68HC000 is as same as mask version 68000U.

^{**} Indicates the time from when RES and HALT are first sampled as negated to when instruction execution starts.




Figure 59 Address Error Timing

- NOTE FOR USE
- Power Supply Circuit

When designing  $V_{CC}$  and  $V_{SS}$  pattern of the circuit board, the capacitors need to be located nearest to  $V_{CC}$  and  $V_{SS}$  as shown in the Figure 60.




Figure 60 Power Supply Circuit

# Hitachi America, Ltd.

SEMICONDUCTOR & I.C. DIVISION

Hitachi Plaza 2000 Sierra Point Parkway Brisbane, CA 94005-1819 Telephone: 415-589-8300

Twx: 910-338-2103 Fax: 415-583-4207

# **REGIONAL OFFICES**

### NORTHEAST REGION

Hitachi America, Ltd. 77 South Bedford Street Burlington, MA 01803 Telephone: 617-229-2150 Fax: 617-229-6554

### NORTH CENTRAL REGION

Hitachi America, Ltd. 500 Park Boulevard, Suite 415 Itasca, IL 60143 Telephone: 708-773-4864 Fax: 708-773-9006

### NORTHWEST REGION

Hitachi America, Ltd. 1900 McCarthy Boulevard, Suite 310 Milpitas, CA 95035

Telephone: 408-954-8100 Fax: 408-954-0499

### **SOUTHEAST REGION**

Hitachi America, Ltd. 5511 Capital Center Drive, Suite 204 Raleigh, NC 27606 Telephone: 919-233-0800 Fax: 919-233-050

### **SOUTH CENTRAL REGION**

Hitachi America, Ltd. Two Lincoln Centre, Suite 865 5420 LBJ Freeway Dallas, TX 75240 Telephone: 214-991-4510 Fax: 214-991-6151

### SOUTHWEST REGION

Hitachi America, Ltd. 2030 Main Street, Suite 450 Irvine, CA 92714 Telephone: 714-553-8500 Fax: 714-553-8561

### **AUTOMOTIVE REGION**

Hitachi America, Ltd. 330 Town Center Drive, Suite 311 Dearborn, MI 48126 Telephone: 313-271-4410 Fax: 313-271-5707

### **TELECOM REGION**

Hitachi America, Ltd. 325 Columbia Turnpike, Suite 203 Florham Park, NJ 07932 Telephone: 201-514-2100 Fax: 201-514-2020

# DISTRICT OFFICES

Hitachi America, Ltd. 3800 W. 80th Street, Suite 1050 Bloomington, MN 55431 Telephone: 612-896-3444 Fax: 612-896-3443

Hitachi America, Ltd. 21 Old Main Street, Suite 104 Fishkill, NY 12524

Telephone: 914-897-3000 Fax: 914-897-3007 Hitachi America, Ltd. 6161 Savoy Drive, Suite 850 Houston, TX 77036 Telephone: 713-974-0534 Fax: 713-974-0587

Hitachi America, Ltd. 4901 N.W. 17th Way, Suite 302 Fort Lauderdale, FL 33309 Telephone: 305-491-6154 Fax: 305-771-7217 Hitachi America, Ltd. 4600 S. Ulster Street, Suite 700 Denver, CO 80237 Telephone: 303-740-6644 Fax: 303-740-6609

Hitachi (Canadian) Ltd. 320 March Road, Suite 602 Kanata, Ontario, Canada K2K 2E3 Telephone: 613-591-1990 Fax: 613-591-1994

### MANUFACTURING FACILITY

Hitachi Semiconductor (America) Inc. 6321 East Campus Circle Drive Irving, TX 75063-2712

### **ENGINEERING FACILITY**

Hitachi Micro Systems, Inc. 180 Rose Orchard Way San Jose, CA 95134

Technical product or pricing questions can be answered by your nearest Hitachi office. You may order product literature either by calling your nearest Hitachi office or by calling 1–800–285–1601.





Our Standards Set Standards

Hitachi America, Ltd. Semiconductor & I.C. Division Hitachi Plaza 2000 Sierra Point Parkway, Brisbane, CA 94005-1819 1-415-589-8300