


- HD6301/HD6303 SERIES HANDBOOK
 USER'S MANUALS
 SOFTWARE APPLICATION NOTES
 HARDWARE APPLICATION NOTES
 WIDE TEMPERATURE SPECIFICATIONS



HD6301/HD6303 SERIES HANDBOOK

- **USER'S MANUALS:**
- HD6301V1/HD6303R
- HD63701V
- HD6301X0/HD6303X/HD63701X0
- SOFTWARE APPLICATION NOTES
- **MARDWARE APPLICATION NOTES**
- **C LANGUAGE PROGRAMMING TECHNIQUES**

M APPENDIX:

- HD6301V/HD6303R Q and A
- HD6301X0/HD6303X OSCILLATOR CIRCUIT
- WIDE TEMPERATURE RANGE SPECIFICATIONS
 -40°C to +85°C (J VERSION)



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

INDEX

Ouick Reference Guide

Addressing Modes, CPU Architecture, and Instruction Set

HD6301V1/HD6303R User's Manual

HD63701V User's Manual

HD6301X0/HD6303X/HD63701X0 User's Manual

HD6301Y0/HD6303Y/HD63701Y0 User's Manual

Software Application Notes

Hardware Application Notes

C Language Programming Techniques

APPENDIX:

HD6301V1/HD6303R Q and A—HD6301X0/HD6303X Oscillation Circuit Wide Temperature Range Specifications, -40°C to +85°C, (J Version) Hitachi Sales Offices Section 10, Page 1318

TABLE OF CONTENTS

Section Quick	on 1 x Reference Guide	Page
QUICK	REFERENCE GUIDE	1
PACK	AGE REFERENCE GUIDE	4
Section Address	on 2 essing Modes, CPU Architecture, and Instruction Set	Page
1. AS	SSEMBLY LANGUAGE	17
1.1	Addressing Modes	17
1.2	CPU Registers	26
1.3	Instruction Set Details	28
Section HD63	on 3 01V1/HD6303R User's Manual	Page
Notice	on HD6301V1 and HD6303R	126
	/ERVIEW	128
1.1	Features of HD6301V1	128
1.2	Block Diagram	128
1.3	Functional Pin Description	129
2. IN	TERNAL ARCHITECTURE AND OPERATIONS	130
2.1	Mode Selection	130
2.2	Memory Map	135
2.3	Registers	140
2.4	I/O Ports	142
2.5	Programmable Timer	146
2.6	Serial Communication Interface	150
2.7	Interrupts	157
2.8	Reset	159
2.9	Oscillator	161
2.10	Strobe Signals	161
2.11	RAM Control Register	162
2.12	Low Power Consumption Mode	163
2 12	TRAP Function	167



3. INSTRUCTIONS	168
3.1 Addressing Modes	168
3.2 Instruction Set	170
3.3 Instruction Execution Cycles	175
3.4 System Flowchart	181
4. PIN ARRANGEMENT AND PACKAGE INFORMATION	183
5. ELECTRICAL CHARACTERISTICS	186
6. APPLICATIONS	191
6.1 Use of External Expanded Mode	191
6.2 Standby Mode	195
6.3 Address Trap, OP-Code Trap Application	198
6.4 Slow Memory Interface	199
6.5 Interface to HN61256	200
6.6 Interface to the Realtime Clock (HD146818)	205
6.7 Reference Data of Battery Service Life	208
7. PRECAUTIONS	209
7.1 Write-Only Register	209
7.2 Address Strobe (AS)	209
7.3 Mode 0	209
7.4 Trap Interrupt	209
7.5 Power-on Reset	211
7.6 Precaution to the Board Design of Oscillation Circuit	211
7.7 Application Note for High Speed System Design Using the HD6301V1	212
APPENDIX	
I. EPROM on Package HD63P01M1	218
II. Program Development Procedure and Support System	226
III. Q&A	233
Section 4	
HD63701V User's Manual	Page
1. OVERVIEW	251
1.1 Features of HD63701V0	251
1.2 Block Diagram	251
1.3 Functional Pin Description	252



2. IN	TERNAL ARCHITECTURE	253
2.1	Mode Selection	253
2.2	Memory Map	258
2.3	CPU Registers	.263
2.4	Ports	265
2.5	Timer	269
2.6	Serial Communication Interface	273
2.7	Interrupts	281
2.8	Reset	283
2.9	Oscillator	285
2.10	Strobe Signals	286
2.11	RAM Control Register	287
2.12	Low Power Consumption Mode	287
2.13	TRAP Function	292
3. EF	PROM (PROM) PROGRAMMING AND TECHNICAL SPECIFICATIONS	293
3.1	PROM Mode	293
3.2	Programming/Verification	294
3.3	Erasure	295
3.4	On-Chip PROM Characteristics and Application	296
3.5	Instruction Set Overview	300
3.6	Addressing Modes	300
3.7	Instruction Set	302
3.8	Instruction Execution Cycles	307
3.9	System Flowchart	313
3.10	Pin Arrangement and Package Information	315
3.11	Electrical Characteristics	316
		0.0
	PPLICATIONS	322
4.1	Use of External Expanded Mode	322
4.2	Standby Mode	327
4.3	Address Trap, OP-Code Trap Application	330
4.4	Slow Memory Interface	331
4.5	Interface to HN61256	332
4.6	Interface to the Realtime Clock (HD146818)	337
4.7	Reference Data of Battery Service Life	340
5. PF	RECAUTIONS	341
5.1	Write Only Register	341
5.2	Address Strobe (AS)	341
5.3	Mode 0	341
5.4	Trap Interrupt	341

5.5	Precaution to the Board Design of Oscillation Circuit	343
5.6	Application Note for High Speed System Design Using the HD63701V0 .	343
5.7	Differences between HD6301V and HD63701V	347
APPEN	INIX	
7.1	Support Tools	353
II.	Q & A	355
Sectio		
	11 3 11 X0/HD6303 X/HD63701 X0 User's Manual	Page
1 OV	ERVIEW	375
1.1	Features	375
1.2	Block Diagrams	377
1.3	Pin Description	380
		000
2. INT	TERNAL ARCHITECTURE AND OPERATION	383
2.1	Operation Modes	383
2.2	Memory Map	386
2.3	Function Pin Description	388
2.4	Ports	393
2.5	RAM/Port 5 Control Register	397
3. CP	U FUNCTION	399
3.1	CPU Registers	399
3.2	Addressing Modes	400
3.3	Instruction Set	402
3.4	CPU Instruction Flow.	408
3.5	Low Power Dissipation Modes	410
3.6	Trap Function	413
3.7	Reset	414
3.8	Interrupts	415
4. TIN	MER 1	418
4.1	Free-Running Counter (FRC)	419
4.2	Output Compare Registers (OCR)	419
4.3	Input Compare Register (ICR)	420
4.4	Timer Control/Status Register 1 (TCSR1)	420
4.5	Timer Control/Status Register 2 (TCSR2)	421
4.6	Timer Status Flags	423
4.7	Precautions on Cleaning the OCF	423

5. TIN	MER 2	425
5.1	Timer 2 Upcounter (T2CNT)	425
5.2	Timer Constant Register (TCONR)	426
5.3	Timer Control/Status Register 3 (TCSR3)	426
5.4	Timer Status Flags	428
6. SE	RIAL COMMUNICATIONS INTERFACE	429
6.1	Initialization	429
6.2	Asynchronous Mode	430
6.3	Clock Synchronous Mode	431
6.4	Transmit/Receive Control Status Register (TRCSR)	433
6.5	Transmit Rate/Mode Control Register (RMCR)	434
6.6	SCI Receiving Margin	438
6.7	Timer, SCI Status Flags	438
6.8	Precaution for Clock-Synchronous Serial Communication Interface	439
7. HC	063701X0 PROGRAMMABLE ROM (EPROM)	441
7.1	Programming and Verification	443
7.2	Erasing (Window Package)	444
7.3	Characteristics and Applications	444
8. AP	PLICATIONS	447
8.1	HD6301X0 or HD63701X0 in Expanded Mode	447
8.2	HD6301X0 or HD63701X0 in Single-Chip Mode	448
8.3	Timer Applications	448
8.4	SCI Applications	452
8.5	Lowering Operating Current	454
8.6	Memory Ready Application	457
8.7	Halt Application	458
8.8	RD, WR Application	459
8.9	LCD-II Interface Application	460
8.10	Oscillation Board Design	461
APPEN	NDIX I. ELECTRICAL CHARACTERISTICS	463
APPEN	NDIX II. INSTRUCTION EXECUTION CYCLES	485
APPEN	NDIX III. QUESTIONS AND ANSWERS	491
III.1	Parallel Ports	491
III.2	Serial Ports	492
III.3	Timer/Counter	495



III.4	Bus Interface	497
III.5	Interrupt Control	500
III.6	Oscillation Circuit	502
III.7	Reset	502
III.8	Low Power Dissipation Mode	505
III.9	Software	507
III.10	Others	508
APPEN	DIX IV. THE DIFFERENCES BETWEEN HD63701X0 and HD6301X0	509
APPEN	DIX V. PROGRAM DEVELOPMENT PROCEDURE AND SUPPORT SYSTEM	510
Section		
HD630	1Y0/HD6303Y/HD63701Y0 User's Manual	Page
1. OVI	ERVIEW	519
1.1	Features	519
1.2	Block Diagrams	520
1.4	Pin Description	523
2. INT	ERNAL ARCHITECTURE AND OPERATION	526
2.1	Operation Modes	526
2.2	Memory Map	527
2.3	Function Pin Description	528
2.4	Ports.	531
2.5	RAM/Port 5 Control Register	543
2.6	Port 6 Control/Status Register	546
3. CPI	J FUNCTION	548
3.1	CPU Registers	548
3.2	Addressing Modes	549
3.3	Instruction Set	551
3.4	CPU Instruction Flow	557
3.5	Low Power Dissipation Modes	559
3.6	Trap Function	562
3.7	Reset	563
3.8	Interrupts	564
4. TIM		567
4.1	Free-Running Counter (FRC)	568
4.2	Output Compare Registers (OCR)	568
	그는 물문을 보고 가는 회에 가는 그는 후 그렇게 된 것들은 회사를 가는 모든 그를 가는 그는 그를 모든 것을 받았습니다. 모든 그리	

4.3	Input Compare Register (ICR)	569
4.4	Timer Control/Status Register 1 (TCSR1)	569
4.5	Timer Control/Status Register 2 (TCSR2)	570
4.6	Timer Status Flags	572
4.7	Precautions on Cleaning the OCF	572
5. TII	MER 2	574
5.1	Timer 2 Upcounter (T2CNT)	574
5.2	Timer Constant Register (TCONR)	575
5.3	Timer Control/Status Register 3 (TCSR3)	575
5.4	Timer Status Flags	576
5.5	Precaution for Toggle Pulse Function of HD6301Y0/HD6303Y/	
	HD63701Y0 Timer 2	577
6. SE	ERIAL COMMUNICATIONS INTERFACE	578
6.1	Initialization	578
6.2	Asynchronous Mode	579
6.3	Clock Synchronous Mode	580
6.4	Transmit/Receive Control Status Register (TRCSR)	582
6.5	Transmit Rate/Mode Control Register (RMCR)	583
6.6	SCI Receiving Margin	586
6.7	SCI Status Flags	587
6.8	Precaution for Clock-Synchronous Serial Communication Interface	588
7. HC	063701Y0 Programming ROM (EPROM)	589
7.1	Programming and Verification	590
7.2	Erasing (Window Package)	591
7.3	Characteristics and Applications	591
8. AF	PPLICATIONS	593
8.1	HD6301Y0 in Expanded Mode	593
8.2	HD6301Y0 in Single-Chip Mode	594
8.3	Timer Applications	594
8.4	SCI Applications	598
8.5	Lowering Operating Current	600
8.6	Memory Ready Application	603
8.7	Halt Application	604
8.8	RD, WR Application	605
8.9	LCD-II Interface Application	605
8.10	Oscillation Circuit Board Design	606

APPENDIX I. ELECTRICAL CHARACTERISTICS	608
APPENDIX II. INSTRUCTION EXECUTION CYCLES	630
APPENDIX III. QUESTIONS AND ANSWERS	636
III.1 Parallel Ports	636
III.2 Serial Ports	639
III.3 Timer/Counter	644
III.4 Bus Interface	647
III.5 Interrupt Control	650
III.6 Oscillation Circuit	653
III.7 Reset	653
III.8 Low Power Dissipation Mode	657
III.9 Software	660
III.10 Others	661
APPENDIX IV. THE DIFFERENCES BETWEEN HD63701Y0 and HD6301Y0	663
APPENDIX V. PROGRAM DEVELOPMENT PROCEDURE AND SUPPORT	
SYSTEM	664
V.1 Overview	664
V.2 Single Chip Microcomputer ROM Ordering Procedure	666
Section 7 Software Application Notes	Page
1. HOW TO USE APPLICATION NOTES	675
1.1 Formats	675
1.1.1 Specification Format (Format 1)	677
1.1.2 Description Format (Format 2)	683
1.1.3 Flowchart Format (Format 3)	686
1.1.4 Program Listing Format (Format 4)	688
1.2 How to Execute Programs	690
1.3 Symbols	692
PROGRAM APPLICATION EXAMPLES	
Program Application Table	693
MOVING DATA	
Filling Constant Values (Fill)	694



3.	Moving Strings (Moves)	703
	ANCHING FROM TABLE	700
4.	Branching From Table (CCASE)	708
HAI	NDLING ASCII	
5.	Converting ASCII Lowercase Into Uppercase (TPR)	714
6. –	Converting ASCII Into 1-Byte Hexadecimal (Nibble)	719
7.	Converting 8-Bit Binary Data Into ASCII (COBYTE)	724
віт	MANIPULATION	
8.	Counting Number of Logical "1" Bits In 8-Bit Data (HCNT)	729
9.	Shifting 32-Bit Data (SHR)	733
СО	UNTER	
10.	4-Digit BCD Counter (DECNT)	738
CO	MPARISON	
11.	Comparing 32-Bit Binary Data (CMP)	743
	THMETIC OPERATION	740
12.	Adding 32-Bit Binary Data (ADD)	749 755
13. 14.	Subtracting 32-Bit Binary Data (SUB)	755 761
15.	Dividing 16-Bit Binary Data (DIV)	768
16.	Adding 8-Digit BCD (ADDD)	774
17.	Subtracting 8-Digit BCD (SUBD)	780
18.	16-Bit Square Root (SQRT)	786
CO	NVERTING BCD INTO HEXADECIMALS	
19.	Converting 2-Byte Hexadecimals Into 5-Digit BCD (HEX)	791
20.	Converting 5-Digit BCD Into 2-Byte Hexadecimals (BCD)	796
00	DTIMO	
21.	RTING Sorting (SORT)	803
۷۱.		000
Sec	ction 8 Hardware Application Notes	Page
	PLICATION NOTES GUIDE	815
1.	Symbols	815
2.	Application Example Configuration	817

3.	1st Section (Hardware)	819
4.	2nd Section (Software)	823
5.	3rd Section (Program Module)	825
5.	1 Specification	826
5.	2 Description	832
5.	3 Flowchart	836
6.	4th Section (Subroutine)	837
7.	5th Section (Program Listing)	840
8.	Program Module Execution	845
SYS	STEM APPLICATION EXAMPLES	848
Sys	tem Application Examples	848
\∩	PORT APPLICATIONS	849
1.	HD61830 (LM200) Graphic Mode	849
1. 2.	Darlington Transistor Drive (LED Dynamic Display)	883
		000
TIM	ER APPLICATIONS	896
3.	Duty Control of Pulse Output and DA Conversion	896
4.	Pulse Width Measurement	912
5.	Input Pulse Count	922
6.	8 × 4 Key Matrix	932
INT	ERRUPT APPLICATION	947
7.	A/D Converter (HA16613A) Control	947
		0 17
PAF	RALLEL HANDSHAKE APPLICATIONS	956
8.	Standard Keyboard Interface	956
9.	Centronics Interface	970
SCI	APPLICATIONS	982
10.	Data Transfer With Asynchronous SCI	982
11.	Liquid Crystal Drived (HD61100A) Control	998
	TERNAL EXPANSION APPLICATIONS	1010
12.	External Expansion	1010
13.	Slow Device Interface	1043
LO	W POWER DISSIPATION/FAIL-SAFE APPLICATIONS	1057
14.	Low Power Dissipation Mode	1057
15.	HA1835P Control and Error Detection	1074



Section 9

C Lan	guage Programming Techniques	Page
1. HO	W TO USE APPLICATION NOTES	1105
1.1 H	ardware Section	1107
1.1.1	Function	1107
1.1.2	Microcontroller Applications	1107
1.1.3	Circuit Diagram	1108
1.1.4	Memory Map	1109
1.1.5	Pin Functions	1110
1.1.6	Hardware Operation	1111
1.2 S	oftware Section	1112
1.2.1	Program Module Configuration	1112
1.2.2	Program Module Functions	1113
1.2.3	Program Module Sample Application (Main Program)	1114
1.3 P	rogram Module Section	1116
1.3.1	Page Heading	1117
1.3.2	Function	1117
1.3.3	Arguments	1117
1.3.4	Libraries Required for Program Execution	1118
1.3.5	Specifications	1119
1.3.6	Description	1120
1.3.7	PAD	1123
1.4 S	ubroutine Section	1124
1.4.1	Page Heading	1125
1.4.2	Function	1125
1.4.3	Basic Operation	1125
1.4.4	Program Modules That Use This Function	1126
1.4.5	PAD	1126
1.5 P	rogram Listing Section	1127
1.5.1	Page Heading	1127
1.5.2	Function	1128
1.5.3	Output Object Listing of C Compliler	1131
1.5.4	Linkage Listing	1132
1.6 P	rogram Module Use	1135



1.7 Pad Symbols Description	1137
1.8 Symbols	1138
2. DARLINGTON TRANSISTOR DRIVE (LED DYNAMIC DISPLAY)	1139
2.1 Hardware Description	1139
2.1.1 Function	1139
2.1.2 Microcontroller Applications	1139
2.1.3 Circuit Diagram	1139
2.1.4 Pin Functions	1140
2.1.5 Hardware Operation	1141
2.2 Software Description	1142
2.2.1 Program Module Configuration	1142
2.2.2 Program Module Functions	1142
2.2.3 Program Module Sample Application (Main Program)	1143
2.3 Program Module Description	1144
2.4 Program Listing	1152
2.4.1 Main Program Listing	1152
2.4.2 C Source Listing	1153
2.4.3 Output Object Listing of C Complier	1154
2.4.4 Linkage Listing	1157
3. 8×4 KEY MATRIX	1159
3.1 Hardware Description	1159
3.1.1 Function	1159
3.1.2 Microcontroller Applications	1159
3.1.3 Circuit Diagram	1160
3.1.4 Pin Functions	1161
3.1.5 Hardware Operation	1161
3.2 Software Description	1162
3.2.1 Program Module Configuration	1162
3.2.2 Program Module Functions	1162
3.2.3 Program Module Sample Application (Main Program)	1163
3.3 Program Module Description	1165
3.4 Program Listing	1177
3.4.1 Main Program Listing	1177



3.4.1	Main Program Listing	1177
3.4.2	C Source Listing	1178
3.4.3	Output Object Listing of C Compiler	1180
3.4.4	Linkage Listing	1185
4 · EV	TERNAL EXPANSION	1187
4. LA	TENNAL EXPANSION	1107
4.1 H	ardware Description	1187
4.1.1	Function	1187
4.1.2	Microcontroller Applications	1187
4.1.3	Circuit Diagram	1187
4.1.4	Memory Map	1188
4.1.5	Hardware Operation	1189
4.2 S	oftware Description	1190
4.2.1	Program Module Configuration	1190
4.2.2	Program Module Functions	1190
4.2.3	Program Module Sample Application (Main Program)	1192
	rogram Module Description	1194
4.4 P	rogram Listing	1220
4.4.1	Main Program Listing	1220
4.4.2	C Source Listing	1222
	Output Object Listing of C Compiler	1226
	Linkage Listing.	1232
APPEN		
		1005
C Prog	ram and Assembly Program Comparison	1235
	on 10—Appendix	
	01V1/HD6303R Q & A—HD6301X0/HD6303X Oscillation Circuit Temperature Range Specifications, -40°C to +85°C, (J Version)	Page
	06301V1/HD6303R Q & A	1239
(a)	Parallel Port	
(1)	Process to Use a Port as an Output	1241
(b)	Serial Port	
(1)	Relation between Writing into the FRC and SCI Operation	1242
(2)	Writing into the FRC during Serial Receive/Transmit	1243
(3)	RDRF State When SCI Receiving	1244
(4)	Serial I/O Operation	1245
(-) (5)	Serial I/O Register Read	1246
(6)	Detection of the HD6301V1 Serial Start Bit	1247
(0)	© HITACHI	144/

(c) (1) (2)	Timer/Counter Free Running Counter Read			
(d) (1)	BUS Interface Output of Address Strobe (AS) in the Multiplexed Mode	1252		
(e) (1) (2) (3) (4)	Interrupt IRQ1 Acceptance. Timer Interrupt and External Interrupt IRQ1 Interrupt and Other Interrupts. CLI Instruction and Interrupt Operation	1253 1254 1255 1257		
(f) (1)	Oscillator Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)	1258		
(g) (1) (2) (3) (4) (5)	Reset Constants of the Reset Circuit Schmitt Trigger Circuit of RES I/O Port State on Resetting SCI (Pin 39) State on Resetting Port Output after Resetting	1259 1260 1261 1262 1263		
(h) (1) (2) (3) (4) (5)	Low Power Consumption Schmitt Trigger Circuit of STBY I/O Port State During Standby. Return from Standby Mode. Going into the Standby Mode. Timing for the Standby Mode.	1264 1265 1266 1267 1268		
(i) (1) (2) (3)	EPROM-on-Package Usage of EPROM Socket Pins for the HD63P01M (No. 1) Usage of EPROM Socket Pins for the HD63P01M (No. 2) Usage of EPROM Socket Pins for the HD63P01M (No. 3)	1269 1270 1271		
(j) (1) (2)	Software Usage of Bit Manipulation Instructions			
(k) (1)	Others RAM Access Disable during Program Execution	1275		
2. HD	6301X0/HD6303X OSCILLATOR CIRCUIT	. 1276		
	de Temperature Range Specifications –40°C to +85°C (J Version)			
	1V1, HD63A01V1, HD63B01V1			
HD6301X0, HD63A01X0, HD63B01X0				
HD6301Y0, HD63A01Y0, HD63B01Y0, HD63C01Y0				
HD6303R, HD63A03R, HD63B03R				
HD6303X, HD63A03X, HD63B03X				
HD630	3Y, HD63A03Y, HD63B03Y, HD63C03Y	. 1310		
	HITACHI SALES OFFICES PAGE 1318			

HD6301/HD6303 SERIES HANDBOOK

Section One

- Quick Reference Guide and
- Package Reference
 Guide

8-BIT SINGLE-CHIP MICROCOMPUTER

■ CMOS 8-BIT SINGLE-CHIP MICROCOMPUTER HD6301 SERIES

Type No		HD6301V1		HD6301X0 HD63A01X0		
туре ио.					HD63B01X0	
1.0	Bus Timing (MHz)		1.0 (HD6301V1) 1.5 (HD63A01V1) 2.0 (HD63B01V1)		1.0 (HD6301X0) 1.5 (HD63A01X0) 2.0 (HD63B01X0)	
LSI Characteristics	Supply Voltage (V)		5.0		5.0	
	Operating Te	mperature (°C)	0 ~ +70*3,*4		0 ~ +70*3	
	Type No.	6-40, CP-44, CP-52	DP-64S, FP-80, CP-68			
	Memoty	ROM (k byte)	. 4	1	4	
	Inclinery	RAM (byte)	128		192	
	I/O Port	I/O Port	29			24
		Input Port	29		53	8
		Output Port		_		21
		External	2		3	
	Interrunt	Soft	2		2	
	interrupt	Timer	3		4	
Functions		Serial	1		1	
	Timer		16-bit x 1 Free running counter x 1 Output compare register x 1 Input capture register x1		16-bit x 1 / Free running counter x 1 Output compare register x2 Input capture register x1 8-bit x 1 / 8-bit up counter x 1 Time constant register x 1	
	SCI		Asynch	ronous	Asynchronous/Synchronous	
	External Memory Expansion		65k bytes		65k bytes	
	Other Features				Error detection Low power dissipation modes (sleep and standby) Slow memory interface Halt	
EPROM on Chip Type		HD637A01V0C		HD63701X0C HD637A01X0C HD637B01X0C		
EPROM on the Package Type			HD63P01M1		<u> </u>	

^{*1} Preliminary *2 Under development *3 Wide temperature range (-40 ~ +85°C) version is available.



 $^{^{\}rm e4}$ Wide temperature range (-40 \sim +125°C) version is available.

[†] DP; Plastic DIP, FP; Plastic Flat Package, CG; Glass-sealed Ceramic Leadless Chip Carrier, CP; Plastic Leaded Chip Carrier (J-bend leads)

+							
HD6301Y0 HD63A01Y0 HD63B01Y0 HD63C01Y0		HD6303R HD63A03R HD63B03R		HD6303X HD63A03X HD63B03X		HD6303Y HD63A03Y HD63B03Y HD63C03Y	
1.0 (HD6301Y0) 1.5 (HD63A01Y0) 2.0 (HD63B01Y0 3.0 (HD63C01Y0)		1.0 (HD6303R) 1.5 (HD63A03R) 2.0 (HD63B03R)		1.0 (HD6303X) 1.5 (HD63A03X) 2.0 (HD63B03X)		1.0 (HD6303Y) 1.5 (HD63A03Y) 2.0 (HD63B03Y) 3.0 (HD63C03Y)	
	5.0	5.0		5.0		5.0	
0~	+70*3	0~+70*3,*4		0~+70*3		0~+70*3	
DP-64S, FP-64,	FP-64A, CP-68	DP-40, FP-54, CG-40, CP-52		DP-64S, FP-80, CP-68		DP-64S, FP-64, FP-64A, CP-68	
1	6	_		-			_
25	56	128		192		256	
	48		13		16		24
53	_	13	_	24	8	24	_
	5		_		_		_
3	3	2		3		3	
2		2		2		2	
4		3		4		4	
1		1		1		1	
16-bit x 1 (Free running counter x 1 Output compare register x 2 Input capture register x 1 8-bit x 1 (8-bit up counter x 1 Time constant register x 1)		16-bit x 1 Free running counter x 1 Output compare register x 1 Input capture register x 1		16-bit x 1 (Free running counter x 1 Output compare register x 2 Input capture register x 1 8-bit x 1 (8-bit up counter x 1 Time constant register x 1		16-bit x 1 (Free running counter x 1 Output compare register x 2 Input capture register x 1 8-bit x 1 (8-bit up counter x 1 Time constant register x 1	
Asynchronous	/Synchronous				s/Synchronous		
65k bytes		65k bytes		65k bytes		65k bytes	
Error detection Low power dissipation modes (sleep and standby) Slow memory interface Halt		Error detection Low power dissipation modes (sleep and standby)		Error detection Low power dissipation modes (sleep and standby) Slow memory interface Halt		Error detection Low power dissipation modes (sleep and standby) Slow memory interface Halt	
HD6370IY0C HD637A01Y0C HD637B01Y0C		-		-		-	
_		-		_		-	



PACKAGE REFERENCE GUIDE

Hitachi microcomputer devices include various types of package which meet a lot of requirements such as ever smaller, thinner and more versatile electric appliances. When selecting a package suitable for the customers' use, please refer to the following for Hitachi microcomputer packages.

1. Package Classification

There are pin insertion types, surface mounting types and

multi-function types, applicable to each kind of mounting method. Also, plastic and ceramic materials are offered according to use.

Fig. 1 shows the package classification according to the mounting types on the Printed Circuit Board (PCB) and the materials.





Fig. 1 Package Classification according to the Mounting Type on the Printed Circuit Board and the Materials.


FPP; FLAT PLASTIC PACKAGE PLCC; PLASTIC LEADED CHIP CARRIER LCC; LEADLESS CHIP CARRIER

Unit: mm(inch) Scale: 1/1




CERAMIC DIP

Unit : mm(linch) Scale : 1/1




SHRINK TYPE PLASTIC

Unit : mm(inch) Scale : 1/1




CERAMIC SHRINK TYPE


Unit : mm(inch)





FLAT PACKAGE


Unit: mm(inch) Scale: 3/2














Scale: 3/2



• CP-44 17.53 ± 0.12(0.690 ± 0.005) 17.53 ± 0.12(0.690 ± 0.005) 16.58(0.653) 2.55±0.15(0.100±0.006) 16.58(0.653)


15.50±0.50(0.610±0.020)





LEADLESS CHIP CARRIER

Unit : mm(inch) Scale : 3/2



HD6301/HD6303 SERIES HANDBOOK

Section Two

Addressing Modes, CPU Architecture, and Instruction Set

Section 2 Addressing Modes, CPU Architecture, and Instruction Set Table of Contents

		Page
1. AS	SSEMBLY LANGUAGE	17
1.1	Addressing Modes	17
1.2	CPU Registers	26
1.3	Instruction Set Details	28

1. ASSEMBLY LANGUAGE

1.1 Addressing Modes

The assembler determines the addressing mode by referencing the operator and operand fields. There are seven different addressing modes available.

- (1) Accumulator addressing
- (2) Implied addressing
- (3) Immediate addressing
- (4) Direct addressing
- (5) Extended addressing
- (6) Indexed addressing
- (7) Relative addressing

Before going into details about individual addressing modes, we explain the dual operand mode in which an instruction has two operands.

For eight instructions AIM, OIM, EIM, TIM, BCLR, BSET, BTGL and BTST, the operand field requires two operands (the first and second operands). The first operand includes the immediate data (constant) for AIM, OIM and TIM; and the bit number for bit operation for BCLR, BSET, BTGL and BTST. The second operand specifies a memory address in either indexed or direct addressing mode

(1) Accumulator Addressing

Thirteen instructions allow Accumulator A or B as an operand. They are: ASL, ASR, CLR, COM, DEC, INC, LSR, NEG, PSH, PUL, ROL, ROR and TST. In this case, an SP or HT between the operator and the operand may be omitted. Each accumulator addressing instructions is converted into a one-byte machine code by the assembler.

Example:

Instruction code	Machine code (Hexadecimal)
ASL A or ASLA	48
ASR B or ASRB	57

(2) Implied Addressing

In the implied addressing mode, the instruction contained in the operator field permits the address for operation to be clear-cut. The operand is therefore unnecessary.

This implied addressing includes 31 instructions: ABA, ABX, ASLD, CBA, CLC, CLI, CLV, DAA, DES, DEX, INS, INX, LSRL, MUL, NOP, PSHX, PULX, RTI, RTS, SBA, SEC, SEI, SEV, SWI, TAB, TAP, TBA, TPA, TSX, TXS and WAI. Each instruction is converted into a one-byte machine code by the assembler.



(3) Immediate Addressing

There are 16 instructions that allow immediate addressing. They are: ADC, ADD, AND, BIT, CMP, CPX, EOR, LDA, LDS, LDX, ORA, SBC, SUB, LDD, ADDD and SUBD.

The operand field starts with #, followed by numerical data in decimal, hexadecimal, octal or binary, symbols (labels) that will take specific values during assembling, expressions and ASCII constants.

In any case, the assembler converts the immediate data (operand) into an unsigned 8-bit binary, or 16-bit binary for CPX, LDS, LDX, LDD, ADD and SUBD. The resulting immediate data range from 0 to 255, or 0 to 65535 for 16-bit operand instructions.

Example:

Statement	Machine code (Hexadecimal) Label = 100				
	Byte 1 Byte 2 Byte 3				
LDA A #25	86	19	-		
LDA A #LABEL	86	64	-		
LDA A #LABEL + 25	86	7D	-		
LDA A #'A	86	41	-		
CPX #256	8C	01	00		

In this case, the characters following "'" are converted into 7-bit ASCII data. The #'conversion is not generally used with CPX, LDS and LDX instructions. If it is used, however, the converted ASCII data is stored into byte 3. The assembler enables each immediate addressing instruction to be converted into 2 bytes in machine code (3 bytes in the case of CPX, LDS, LDX, LDD, ADDD and SUBD).

Figure 1-1-1 shows how data flows in immediate addressing mode.






Fig. 1-1-1 Data Activity in Immediate Addressing Mode

(4) Direct Addressing and Extended Addressing

In direct addressing mode, the assembler converts the instruction into 2 bytes of machine code. The second byte, after conversion, includes an unsigned 8-bit binary address.

In extended addressing mode, the assembler converts the instruction into 3 bytes of machine code. The second byte includes the upper 8 bits of the address; and the third byte includes the lower 8 bits. Both of them are unsigned 8-bit in binary notation.

The assembler permits both direct addressing and extended addressing to be translated into absolute addresses.

The assembler automatically selects direct addressing if the address is within 0 - 255; and extended addressing if the address is greater than 255.



Example:

Statement	Machine code (Hexadecimal) Label address = 100						
	Byte 1 Byte 2 Byte 3						
LDA A 100	96	64	_				
LDA A LABEL	96	64	-				
LDA A LABEL + 200	В6	01	2C				

Figures 1-1-2 and 1-1-3 show how data flows in direct addressing and extended addressing modes, respectively.




Fig. 1-1-2 Data Activity in Direct Addressing Mode






Fig. 1-1-3 Data Activity in Extended Addressing Mode

(5) Indexed Addressing

In Indexed addressing mode, the assembler converts the operand into an unsigned 8-bit displacement "Disp". The displacement "Disp" is added to the contents of the Index Register to determine the effective address M.

$$M = Disp + (X)$$

As other addressing modes, the operand may contain symbols (labels) and expression that are evaluated during assembling. They must range from 0 to 255.

Example:

Statement	Machine code (Hexadecimal) Label address = 100			
	Byte l	Byte 2		
LDA B X	E6	00		
LDA B, X	E6	00		
LDA B 5, X	E6	05		
LDA B LABEL, X	E6	64		
LDA B LABEL + 5, X	E6	69		

Figure 1-1-4 shows how data flows in indexed addressing mode.




Fig. 1-1-4 Data Activity in Indexed Addressing Mode



(6) Relative Addressing

This mode is limited to branch instructions.

A relative addressing instruction is converted into 2 bytes of machine code by the assembler. The second byte indudes an 8-bit relative address (Rel., used as two's complement). On execution, the relative address (Rel.), the contents of the Program Counter (PC), and 2 are added to obtain the absolute address (D) of the branch destination as follows.

$$D = (PC) + 2 + Rel.$$

D : absolute address of branch destination

Rel: relative address

Therefore, the branch destination is within -126 and +129 from the OP-code address.

Example:

Statement	Machine code (Hexadecimal) Label address - (PC) -2 = 100			
	Byte 1	Byte 2		
		·		
BEQ *+17	27	0F		
BEQ LABEL	27	64		
BEQ LABEL - 105	27	FB		

If, however, the branch destination is more than -126 to +129 away, JMP and JSR instructions can be used as shown below.



Example:

Machine code (Hexadecimal)					
Byte l	Byte 2	Byte 3			
7E BD	01 01	2C 2C			
	7E				

Figure 1-1-5 shows how data flows in relative addressing mode.




Fig. 1-1-5 Data Activity in Relative Addressing Mode

1.2 CPU Registers

The CPU has three 16-bit registers and three 8-bit registers. The register configuration of the CPU is shown in Fig. 1-2-1. is shown in Fig. 1-2-1.




Fig. 1-2-1 CPU Registers

(1) Accumulators (ACCA & ACCB)

The CPU has two 8-bit accumulators that store the result of arithmetic and logical operation.

If a double accumulator is specified, a pair of registers ACCA and ACCB can be functions as an 16-bit register.




Fig. 1-2-2 ACCAB (Double Accumulator)

(2) Index register (IX)

The index register is a 2-byte (16-bit) register that stores a 16-bit memory address used in indexed addressing mode or a 16-bit immediate data.



(3) Program counter (PC)

The program counter is a 2-byte (16-bit) register that indicates the address of the instruction being executed by the CPU. After the instruction execution, the program counter is automatically incremented, indicating the address of the next instruction.

(4) Stack pointer (SP)

The stack pointer is a 2-byte (16-bit) register that indicates the next available location in the memory pushdown/popup stacks. Any area of memory may serve as stacks; and random access (read/write) memory is generally used as stacks. In an application system which must hold data in stacks even an application system which must hold data in stacks even when power supply is off, the stacks normally use battery-backed CMOS memory.

(5) Condition code register (CCR)

The condition code register indicates the result of arithmetic operation, etc. It consists of six bits: zero (Z), negative (N), overflow (V), carry-borrow from bit 7 (C), half-carry from bit 3 (H), and interrupt mask (I). These bits may be tested by a variety of conditional branch instructions, which is limited to relative addressing. It should be noted that the upper two bits of the contition code register cannot be used.



1.3 Instruction Set Details

Meanings of symbols and mnemonics:

(1) Operation symbols

() = Contents

- = Direction of data transfer

= From stack

= To stack

= AND operation

O = OR operation

= Exclusive-OR operation

~ = NOT operation

(2) Registers within MPU

ACCA = Accumulator A

ACCB = Accumulator B

ACCX = Accumulator A or B

ACCD = Double accumulator (ACCA + ACCB)

CC = Condition-code register

IX = Index register, 16 bits

IXH = MSB 8 bits of index register

IXL = LSB 8 bits of index register

PC = Program counter, 16 bits

PCH = MSB 8 bits of program counter

PCL = LSB 8 bits of program counter

SP = Stack pointer, 16 bits

SPH = MSB 8 bits of stack pointer

SPL = LSB 8 bits of stack pointer

(3) Memory and addressing modes

M = Memory address

MH = MSB 8 bits of memory address

ML = LSB 8 bits of memory address

M+1 = Memory address of memory address M + 1

Imm = Immediate data



```
ImmH = MSB 8 bits of immediate value
    ImmL = LSB 8 bits of immediate value
   Disp = Displacement = M - (IX)
     Rel = Relative addressing = Branch destination absolute
           address - (PC) - 2
   ACCX = Accumulator addressing
  IMMED = Immediate addressing
 DIRECT = Direct addressing
   INDEX = Index addressing
 EXTEND = Extended addressing
RELATIVE = Relative addressing
    IMPL = Implied addressing
(4) Meaning of bits 0 through 5 of condition-code register
    C = Carry and borrow; bit 0
    V = Overflow for 2's complement; bit 1
    Z = Zero; bit 2
    N = Negative; bit 3
    I = Interrupt mask; bit 4
    H = Half carry from bit 3 to bit 4; bit 5
(5) Bit status before run of instruction
      An = Bit n of ACCA (n = 7, 6, 5, ..., 0)
      Bn = Bit n of ACCB (n = 7, 6, 5, ..., 0)
      Dn = Bit n of double accmulator (n = 15, 14, 13,..., 0)
     IXn = Bit n of IX (n = 15, 14, 13, ..., 0)
    IXHn = Bit n of IXH (n = 7, 6, 5, ..., 0)
    IXLn = Bit n of IXL (n = 7, 6, 5, ..., 0)
      Mn = Bit n of M (n = 15, 14, 13, ..., 0)
    SPHn = Bit n of SPH (n = 7, 6, 5, ..., 0)
    SPLn = Bit n of SPL (n = 7, 6, 5, ..., 0)
      Xn = Bit n of ACCX (n = 7, 6, 5, ..., 0)
(6) Bit status after run of instruction
      Rn = Bit n of result (n = 15, 14, 13, ..., 0)
     RHn = Bit n of resulting high-order byte
           (n = 7, 6, 5, \ldots, 0)
     RLn = Bit n of resulting low-order byte
           (n = 7, 6, 5, ..., 0)
```

ABA

Category	Function
Arithmetic operation	ACCA - (ACCA) + (ACCB)
(Two operands)	Adds the contents of ACCB to the contents of ACCA, and stores the result into the ACCA.

Effects on the condition codes

- H = A3.B30B3.R30R3.A3: Set if a carry from bit 3 is generated;
 cleared otherwise.
- I: Not affected.
- N = R7: Set if the result's MSB is "1"; cleared otherwise.
- $Z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.
- V = A7.B7. $\overline{R70A7}$. $\overline{B7}$.R7: Set if the result overflows; cleared otherwise.
- C = A7·B70B7· $\overline{R70R7}$ ·A7: Set if a carry from the MSB is generated cleared otherwise.

Addressing modes and CPU cycles							
Addressing mode	Mnemonic form	Operand	Instruction code			Bytes of	CPU
		format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMPL	ABA		1B			1	1
						1.	

-	
Category	Function
Arithmetic operation	IX — (IX) + (ACCB)
	Adds the unsigned contents of ACCB to the contents of
	the IX taking into account a carry from the low-order
	byte of the IX, and stores the result into the IX.

H : Not affected.

I: "

N: "

7. • "

V : "

L							
Addressing modes and CPU cycles							
Addressing mode	Mnemonic	Operand format	Instruction code			Bytes of	CPU
			lst byte	2nd byte	3rd byte	instr. code	cycles
IMPL	ABX		3A			1	1

Category	Function
Arithmetic operation	
(Two operands)	Adds the contents of ACCX, memory M, and carry bit C, and stores the result into the ACCX.

- $H = X3 \cdot M30M3 \cdot \overline{R30R3} \cdot X3$: Set if a carry from bit 3 is generated; cleared otherwise.
- I: Not affected.
- N = R7: Set if the result's MSB is "l"; cleared otherwise.
- $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.
- V = $X7 \cdot M7 \cdot \overline{R70} \overline{X7} \cdot \overline{M7} \cdot R7$: Set if the result overflows; cleared otherwise.
- C = $X7 \cdot M70M7 \cdot \overline{R70}\overline{R7} \cdot X7$: Set if a carry from the MSB is generated; cleared otherwise.

Addressing modes and CPU cycles							
Addressing	Operand		Instruction code			Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMMED	ADC A	# Imm	89	Imm		2	2
DIRECT	ADC A	M	99	М		2	3
EXTND	ADC A	М	В9	МН	ML	3	4
INDEX	ADC A	Disp,X	A9	Disp		2	4
IMMED	ADC B	#Imm	C9	Imm		2	2
DIRECT	ADC B	M	D9	M		2	3
EXTND	ADC B	M	F9	МН	ML	3	4
INDEX	ADC B	Disp,X	E9	Disp		2	4

ADD	without	carry
-----	---------	-------

TIDD WICHOU	c carry	/ ADD
Category	Function	
Arithmetic operation (Two	ACCX — (ACCX) + (M)	
operand)	Adds the contents of memory M to the contents of	of ACCX
	and stores the result into the ACCX.	

- $H = X3 \cdot M30M3 \cdot \overline{R30R3} \cdot X3$: Set if a carry from bit 3 is generated; cleared otherwise.
- I : Not affected.
- N = R7: Set if the result's MSB is "1"; cleared otherwise.
- $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.
- V = $X7 \cdot M7 \cdot \overline{R70} \overline{X7} \cdot \overline{M7} \cdot R7$: Set if the result overflows; cleared otherwise.
- C = $X7 \cdot M70M7 \cdot \overline{R70} \overline{R7} \cdot X7$: Set if a carry from the MSB 16 generated; cleared otherwise.

Addressing modes and CPU cycles							
Addressing mode		Operand	Instruction code			Bytes of	CPU
	Mnemonic			2nd byte	3rd byte	instr.	cycles
IMMED	ADD A	# Imm	8B	Imm		2	2
DIRECT	ADD A	М	9В	М		2	3
EXTND	ADD A	м	BB	MH	ML	3	4
INDEX	ADD A	Disp,X	AB	Disp		2	4
IMMED	ADD B	# Imm	СВ	Imm		2	2
DIRECT	ADD B	М	DB	М		2	3
EXTND	ADD B	M	FB	МН	ML	3	4
INDEX	ADD B	Disp,X	EB	Disp		2	4



Category	Function
Arithmetic operation	ACCD - (ACCD) + (M:M+1)
	Adds the contents of memories M and M+l to the contents
	of ACCD, and stores the result into the ACCD.

BIII OU OU OU OU OU OU

- H : Not affected.
- I : Not affected.
- N : N=R15; Set if the result's MSB is "l"; cleared otherwise.
- $z = \overline{R15} \cdot \overline{R14} \cdot \overline{R13} \cdot \cdots \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.
- V = AB15·M15· $\overline{R150AB15}$ · $\overline{M15}$ ·R15: Set if the result overflows; cleared otherwise.
- C = AB15·M150M15· $\overline{R150}\overline{R15}$ ·AB15: Set if a carry from the MSB is generated; cleared otherwise.

Addressing modes and CPU cycles								
Addressing		Operand	Instr	Instruction code			CPU	
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	of instr. code	cycles	
IMMED	ADDD #	‡ Imm	С3	ImmH	ImmL	3	3	
DIRECT	ADDD N	1	D3	М		2	4	
EXTND	ADDD M	1	F3	МН	ML	3	5	
INDEX	ADDD I	Disp,X	E3	Disp		2	5	
					* 1			

And IMmediate / AIM

Category	Function
Logic operation	м — IM · (M)
	ANDs the immediate data and the contents of the memory M, and stores the result into the meory M.

Effects on the condition codes

H : Not affected.

I : Not affected.

N = R7: Set if the result's MSB is "1"; cleared otherwise.

 $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.

V = 0: Cleared.

C : Not affected.

Addressing modes and CPU cycles							
Addressing		Operand	Instruction code			Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
DIRECT	AIM #:	71	Imm	М	3	6	
INDEX	AIM #Imm,Disp,X		61	Imm	Disp	3	7

1091041 111	72
Category	Function
Logic operation	ACCX — (ACCX) · (M)
	ANDs the contents of ACCX and the memory M, and stores
	the results into the ACCX.
	

H : Not affected.

I : Not affected.

N = R7: Set if the result's MSB is "l"; cleared otherwise.

 $z = \overline{R7 \cdot R6 \cdot R5 \cdot R4 \cdot R3 \cdot R2 \cdot R1 \cdot R0}$: Set if the result is zero; cleared otherwise.

V = 0: Cleared.

C: Not affected.

Addressing modes and CPU cycles							
Addressing		Operand	Instr	uction	code	Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMMED	AND A	#Imm	84	Imm		2	2
DIRECT	AND A	М	94	M		2	3
EXTND	AND A	M	В4	МН	ML	3	4
INDEX	AND A	Disp,X	A4	Disp		2	4
IMMED	AND B	#Imm	C4	Imm		2	2
DIRECT	AND B	М	D4	М		2	3
EXTND	AND B	М	F4	МН	ML	3	4
INDEX	AND B	Disp,X	E4	Disp		2	4

ASL

Arithmetic Shift Left

	7 1.02
Category	Function
Shift & rotation	Shifts ACCX or memory M by one bit to the left. Bit 0 takes "0". The original value of bit 7 moves into the carry bit C.

Effects on the condition codes

- H : Not affected.
- I : Not affected.
- N = R7: Set if the result's MSB is "l"; cleared otherwise.
- Z = R7·R6·R5·R4·R4·R3·R2·R1·R0: Set if the result is zero; cleared otherwise.
- V = NOC: Set if either N=1 and C=0 or N=0 and C=1 after the shift operation; cleared otherwise.
 - Note: The N and C are those obtained after operation.
- C = M7: Set if the MSB of ACCX or the memory is "l" before the shift operation; cleared otherwise.

Addressing modes and CPU cycles							
Addressing mode		Operand	Instruction code			Bytes of	CPU
		format	lst byte	2nd byte	3rd byte	instr. code	cycles
ACCX	ASL A		48			1	1
ACCX	ASL B		58			1	1
EXTND	ASL	M	78	МН	ML	3	6
INDEX	ASL	Disp,X	68	Disp		2	6

Category	Function					
Shift & rotation	C - 0 bo					
	Shifts ACCD by one bit to the left. Bit 0 takes "0". The original value of bit 15 moves into carry bit C.					
	Effects on the condition codes					

H: Not affected.

I: "

N = R15: Set if the result's MSB is "1"; cleared otherwise.

- $Z = \overline{R15} \cdot \overline{R14} \cdot \overline{R13} \cdot \cdots \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.
- $V = N\theta C$: Set if either N=1 and C=0 or N=0 and C=1 after the shift operation; cleared otherwise.

Note: The N and C are those obtained after operation.

C = AB15: Set if the MSB of ACCAB is "1" before the shift
 operation; cleared otherwise.


	Addressing modes and CPU cycles						
Addressin	na	Operand	Instr	Instruction code			CPU
mode	Mnemoni		lst byte	2nd byte	3rd byte	of instr. code	cycles
IMPL	ASLD		05			1	1
e - 1							
			1.0				

Arithmetic Shift Right

ASR

Shift	&
rotati	on

Category



Function

Shifts the contents of ACCX or memory M by one bit to the right. Bit 7 is not affected. The original value of bit 0 moves into carry flag.

Effects on the condition codes

- H : Not affected.
- I : Not affected.
- N = R7: Set if the result's MSB is "l"; cleared otherwise.
- $X = \overline{R7 \cdot R6 \cdot R5 \cdot R4 \cdot R3 \cdot R2 \cdot R1 \cdot R0}$: Set if the result is zero; cleared otherwise.
- V = N&C: Set if either N=1 and C=0 or N=0 and C=1 after the shift operation; cleared otherwise.

Note: The N and C are those obtained after operation.

C = M0: Set if the LSB is "1" before the shift operation;
 cleared otherwise.

Addressing modes and CPU cycles							
Addressing		Operand format	Instruction code			Bytes of	CPU
mode	Mnemonic		lst byte	2nd byte	3rd byte	instr. code	
ACCX	ASR A		47			1	1
ACCX	ASR B		57			1	1
EXTND	ASR I	М	77	МН	ML	3	6
INDEX	ASR I	Disp,X	67	Disp		2	6

Branch 11	Carry Clear BCC
Category	Function
Condi- tional branch	PC (PC) + 0002 + Rel If (C) = 0
	Tests the state of carry bit C and causes a branch if $C = 0$.

H: Not affected.

T . "

NT . II

Z •

V :

C: '

Addressing modes and CPU cycles								
Addressing	Operand		Instruction code			Bytes of	CPU	
mode	Mnemonic	format			3rd byte	instr. code	cycles	
RELATIVE	всс	Rel	24	Rel		2	3	

		Jakanski i k						
:								
			\$ 1 ·					
					*			

Bit CLeaR BCLR

Category	Function
Logic operation	Mi - 0 Clears bit i (i=0 to 7) of the memory M. Other bits are not affected. * The machine code of this instruction is the same as AIM.

Effects on the condition codes

H : Not affected.

I : Not affected.

N = R7: Set if the result's MSB is "1"; cleared otherwise.

 $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.

V = 0: Cleared.

C : Not affected.

Addressing modes and CPU cycles								
3 dduogaina		0	Instr	uction	code	Bytes	an:	
Addressing mode	Mnemonic	Operand format	lst byte	2nd byte	3rd byte	of instr. code	CPU cycles	
DIRECT	BCLR 0	, M	71	FE	М	3	6	
11	BCLR 1	, M	"	FD	11	11	11	
11	BCLR 2	, M	11	FB	li .	"	11	
11	BCLR 3	, M	11	F7	"	"	"	
11	BCLR 4	, М	11	EF	11	11	"	
11	BCLR 5	, м	11	DF	"	"	11	
11	BCLR 6	, M	"	BF	11	11	"	
11	BCLR 7	, M	"	7 F	11	"	11	
INDEX	BCLR 0	,Disp,X	61	FE	Disp	3	7	
11	BCLR 1	,Disp,X	"	FD	11	"	11	
11	BCLR 2	,Disp,X	11	FB	H	11	11	
17	BCLR 3	,Disp,X	"	F7	11	"	11	
11	BCLR 4	,Disp,X	**	EF	11	11	11	
11	BCLR 5	,Disp,X	11	DF	11	11	11	
11	BCLR 6	,Disp,X	"	BF	11	"	11	
17	BCLR 7	,Disp,X	"	7F	"	11	11	



Category	Function	No.
Condi- tional branch	PC (PC) + 0002 + Rel If (C) = 1	
i sedie e e	Tests the state of carry bit C and cau	ses a branch
	if $C = 1$.	

H : Not affected.

I: "

N • "

7. "

77 • "

	Address	sing modes	and CP	U cycl	es				
Addressing		Operand		Instruction code			CPU		
mode			lst byte	2nd byte			cycles		
RELATIVE	BCS	Rel	25	Rel		2	3		
							* 1		
				, 21 L 1 E L 1					
			7.	11847.13					

Branch if H	EQual						/	BEQ
Category		Ft	inction	1				
Condi- tional branch	PC — (PC) Tests the s if Z=1.					oranch		
	Effects	on the co	nditio	n code:	s			
I: " N: " Z: " V: " C: "								
	Address	ing modes						
Addressing mode	Mnemonic	Operand format	Instr lst byte	of 2nd 3rd ins		instr.		PU ycles
RELATIVE	BEQ	Rel	27	Rel		2		3

Category	Function
Condi- tional branch	PC \longrightarrow (PC) + 0002 + Rel if (N) \oplus (V) = 0 that is, (ACCX) \geq (M); in the case of two's complement
	Branches if N=1 and V=1 or if N=0 and V=0. When a BGE instruction is executed immediately after an instruction such as CBA, CMP, SBA or SUB has been executed, a branch occurs if the minuend (ACCX) as a two's complement is greater than, or equal to, the subtracter (M) as a two's complement.
	Effects on the condition codes

H : Not affected.

I: "

N: "

Z : "

V : "

Addressing modes and CPU cycles									
Addressing		Operand	Instr	uction	code	Bytes of	CPU		
mode		format	lst byte	2nd byte	3rd byte	instr. code	cycles		
RELATIVE	BGE	Rel	2C	Rel		2	3		
					-				

Branch	if	Greater	Than	zero
--------	----	---------	------	------

BGT

Category	Function
Condi- tional branch	PC \rightarrow (PC) + 0002 + Rel If $(Z) \Theta[(N) \oplus (V)] = 0$ that is, (ACCX) > (M); in the case of two's complement
	Branches if Z=0 and N&V=1 or if Z=0 and N&V=0. When a BGT instruction is executed immediately after an instruction such as CBA, CMP, SBA or SUB has been executed, a branch occurs if the minuend (ACCX) as a two's complement is greater than the subtracter (M) as a two's complement.

Effects on the condition codes

H : Not affected.

I:

N: "

7.

V : '

C: '

Addressing modes and CPU cycles									
Addressing		Operand	Instr	uction	code	Bytes of	CPU		
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code			
RELATIVE	BGT	Rel	2E	Rel		2	3		

BHI

Category	Function
Condi- tional branch	PC \longrightarrow (PC) + 0002 + Rel If (C)0(Z) = 0 That is, (ACCX) > (M); in the case of unsigned binary
	Branches if C=0 and Z=0. When a BHI instruction is executed immediately after an instruction such as CBA, CMP, SBA or SUB has been executed, a branch occurs if the minuend (ACCX) as a unsigned binary is greater than the subtracter (M) as a unsigned binary.
	The state of the condition godes

Effects on the condition codes

H: Not affected.

I: "

N:

Z : "

Addressing modes and CPU cycles								
Addressing		Operand	Instr	uction	code	Bytes of	СРИ	
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles	
RELATIVE	BHI	Rel	22	Rel		2	3	
	4.							
		£1		-				

BIt Test / BIT

Category	Function							
Logic operation	(ACCX) · (M)							
	Performs the logical "AND" operation between the contents of ACCX and those of memory (M). Then, the condition codes reflect the result. The contents of the ACCX and those of memory M remain unchanged.							
	Effects on the condition codes							

H : Not affected.
I : Not affected.

N = R7: Set if the result's MSB is "1"; cleared otherwise.

 $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if all bits of the result are zeros; cleared otherwise.

V = 0: Cleared.

C : Not affected.

Addressing modes and CPU cycles								
Addressing		Operand	Instr	Instruction code		Bytes of	CPU	
mode	Mnemoni	, -	1 1 1 1 1	instr.	cycles			
IMMED	BIT A	# Imm	85	Imm		2	2	
DIRECT	BIT A	М	95	M		2	3	
EXTND	BIT A	М	B5	MH	ML	3	4	
INDEX	BIT A	Disp,X	A5	Disp		2	4	
IMMED	BIT B	# Imm	C5	Imm		2	2	
DIRECT	BIT B	М	D5	M		2	3	
EXTND	BIT B	М	F5	MH	ML	3	4	
INDEX	BIT B	Disp, X	E5	Disp		2	4	



BLE

Category	Function
Condi- tional branch	PC — (PC) + 0002 + Rel If (Z) Θ [(N) Θ (V)] = 1 That is, (ACCX) \leq (M); in the case of two's complement Branches if Z=1 or N=1 & V=0 or N=0 & V=1. When a BLE instruction is executed immediately after an instruction such as CBA, CMP, SBA or SUB
	has been executed, a branch occurs if the minuend (ACCX) as a two's complement is smaller than, or equal to, the subtracter (M) as a two's complement.
	Efforts on the condition codes

Effects on the condition codes

H: Not affected.

I: "

N: "

Z : "

7 : "

C:

Addressing modes and CPU cycles									
Addressing	-	Operand	Instr	uction	code	Bytes of	CPU		
mode	Mnemonic		instr.	cycles					
RELATIVE	BLE	Rel	2F	Rel		2	3		

Category	Function						
Condi- tional branch	PC \longrightarrow (PC) + 0002 + Rel If (C) Θ (Z) = 1 That is, (ACCX) $\stackrel{\leq}{=}$ (M); in the case of unsigned binary						
	Branches if C=1 or Z=1. When a BLS instruction is executed immediately after an instruction such as CBA, CMP, SBA or SUB has been executed, a branch occurs if the minuend (ACCX) as a unsigned binary is smaller than, or equal to, the subtracter (M) as a unsigned binary.						
Effects on the condition codes							

H : Not affected.

I: "

N : '

7 . "

37 . !!

C :

Addressing modes and CPU cycles									
Addressing		Operand	Instr	uction	code	Bytes of	CPU		
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles		
RELATIVE	BLS	Rel	23	Rel		2	3		

Category	Function
Condi- tional branch	PC \longrightarrow (PC) + 0002 + Rel If (N) \oplus (V) = 1 That is, (ACCX) < (M); in the case of two's complement
	Branches if N=1 & V=0 or N=0 & V=1. When a BLT instruction is executed immediately after an instruction such as CBA, CMP, SBA or SUB has been executed, a branch occurs if the minuend (ACCX) as a two's complement is smaller than the substracter (M) as a two's complement.
	Effects on the condition codes

H: Not affected.

I: "

N: "

Z : "

V : "

Addressing modes and CPU cycles								
Addressing		Operand	Instruction code			Bytes of	CPU	
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles	
RELATIVE	BLT	Rel	2D	Rel		2	. 3	
				`				
							,	
	·							

	Bra	nch	if	MInus
--	-----	-----	----	-------

BMI

ſ 	
Category	Function
Condi- tional branch	Function PC - (PC) + 0002 + Rel If (N) = 1 Tests the state of negative bit N and causes a branch if N=1.

Effects on the condition codes

H: Not affected.

I: "

N: "

Z: "

V : "

Addressing modes and CPU cycles							
Addressing		Operand	Instruction code			Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
RELATIVE	BNI	Rel	2B	Rel		2	3

Category	Function
Condi- tional branch	PC \longrightarrow (PC) + 0002 + Rel If (Z) = 0 Tests the state of zero bit Z and causes a branch if Z=0.
	Effects on the condition codes

H : Not affected.

T: "

N: "

7. : "

V :

Addressing modes and CPU cycles								
Addressing		Operand	Instr	uction	code	Bytes of	CPU	
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles	
RELATIVE	BNE	Rel	26	Rel		2	3	
						_	*	
						·		

Branch if PLus	/ BPL
----------------	-------

Category	Function
Condi- tional branch	$PC \longrightarrow (PC) + 0002 + Rel If (N) = 0$
branch	Tests the state of negative bit N and causes a branch if N=0.
	·

H: Not affected

I: '

N: "

Z: "

v :

Addressing modes and CPU cycles							
Addressing		Operand	Instr	uction	code	Bytes of	CPU -
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
RELATIVE	BPL	Rel	2A	Rel		2	3
				· ·			

Category	Function
Uncondi- tional branch & jump	PC — (PC) + 0002 + Rel Branches unconditionally to the address resulting from the above expression. "Rel" is the relative
	address stored as a two's complement in the second byte of the machine code of a branch instruction.
	Definite on the condition codes

H : Not affected.

I: "

N: "

7. •

.. ,

c .

	Addressing modes and CPU cycles						
Addressing		Operand	Instr	uction	code	Bytes of	CPU
mode Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code		
RELATIVE	BRA	Rel	20	Rel		2	3
		,					

BRanch Never / BRN

Category	Function
Uncondi- tional branch & jump	PC — (PC) + 0002 A two-byte 3-cycle instruction that is equivalent to NOP instruction. As a feature of the HD6301, this instruction provides a function opposite to the BRA instruction.
	Note: The second byte of the instruction code takes an arbitrary value (0 to \$FF) at which a branch may occur.

Effects on the condition codes

H: Not affected.

I : "

N : "

Z : "

c · "

	Addressing modes and CPU cycles						
Addressing		Operand format	Instr	uction	code	Bytes of	CPU cycles
mode	Mnemonic		lst byte	2nd byte	3rd byte	instr. code	
RELATIVE	BRN	Rel	21	Rel		2	3
			ļ				
							
L			1				

BSET

Category	Function
Logic operation	Mi - 1 Sets bit i of the memory. (i = 0 to 7) Other bits are not affected.
	* The machine code of this instruction is the same as OIM.

Effects on the condition codes

H : Not affected.

I : Not affected.

N = R7: Set if the result's MSB is "1"; cleared otherwise.

 $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.

V = 0: Cleared.

Addressing	modes	and	CPU	cvcles
------------	-------	-----	-----	--------

744		Onemand	Instr	uctior	code	Bytes of	CPU cycles
Addressing mode	Mnemonic	Operand format	lst byte	2nd byte	3rd byte	instr. code	
DIRECT	BSET	0,M	72	01	М	3	6
11	BSET	1,M	78	02	11	11	"
11	BSET	2,M	11	04	н	11	11
11	BSET	3,M	11	08	11	"	11
n	BSET	4,M	51	10	. 11	n	11
11	BSET	5,M	11	20		"	11
·	BSET	6,M	11	40	"	"	"
	BSET	7,M	71	80	11	11	-
INDEX	BSET	0,Disp,X	62	01	Disp	3	7
11	BSET	l,Disp,X	"	02	•	"	
	BSET	2,Disp,X	11	04	"	11	11
	BSET	3,Disp,X	11	08		11	
	BSET	4,Disp,X	"	10	11	.,	·
	BSET	5,Disp,X	"	20	11	na se sa n ijera da s	
	BSET	6,Disp,X	.,	40	11		
	BSET	7,Disp,X	.,	80	"	1 - 0 - 1	garanti Haranda a

	Junior Ju
Category	Function
Subroutine control	PC — (PC) + 0002 (PCL) (PCL) (SP — (SP) - 0001 (PCH) (SP — (SP) - 0001 (PCH) (SP — (SP) - 0001 (PCH) (SP — (SP) - 0001 (SP — (SP — (SP) - 0001 (SP — (SP — (SP) - 0001 (SP —
i	

H: Not affected.

I:

N : "

Z : "

∀: "

C: "

L							
	Addressing modes and CPU cycles						
Addressing	essing Mnemonic	Operand format	Instr	uction	code	Bytes of instr. code	CPU cycles
mode			lst byte	2nd byte	3rd byte		
RELATIVE	BSR	Rel	8D	Rel		2	5
							,
				1			

BTGL

Category	Function
Logic	Mi \longrightarrow Mi Inverts bit i of the memory M. (i = 0 to 7) Other
operation	bits are not affected.
	NOTE) BTGL has the same instruction code as EIM.

Effects on the condition codes

H : Not affected.

I : Not affected.

N : R7: Set if the result's MSB is "l"; cleared otherwise.

 $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.

V = 0: Cleared.

	Addre	ssing mode	s and	CPU cy	cles		
		Operand	Instr	uction	n code	Bytes of	СРП
Addressing mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
DIRECT	BTGL	0,M	75	01	М	3	6
ii .	BTGL	1,M		02	11	11	11
n i	BTGL	2,M	"	04	" ,	11	11
n	BTGL	3,M	"	08	"	11	"
11	BTGL	4 , M	11	10	"	"	· II
e de u n persona de la compa	BTGL	5,M	11	20	"	91	. 11
H T & Tex	BTGL	6,M	11	40	11	н	
tan kanala da ka	BTGL	7,M	11	80			11
INDEX	BTGL	0,Disp,X	65	01	Disp	3	7
	BTGL	1,Disp,X	"	02	"		
11	BTGL	2,Disp,X	"	04	"	"	"
11	BTGL	3,Disp,X	11	08	"		11
**	BTGL	4,Disp,X	11	10	"	"	H
"	BTGL	5,Disp,X	11	20	11	n	11
	BTGL	6,Disp,X	"	40	"	"	11
11	BTGL	7,Disp,X	n	80	"	11	

Bit TeST / BTST

Category	Function
Logic operation	Mi · 1 Performs the logical "AND" operation between bit i (i=0 to 7) of the memory M and "l".
	Then, the condition codes reflect the result. NOTE) BTST has the same instruction code as TIM.

Effects on the condition codes

H : Not affected.

I : Not affected.

N = R7: Set if the result's MSB is "1"; cleared otherwise.

 $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}:$ Set if the result is zero; cleared otherwise.

V = 0: Cleared.

Addressing modes and CPU cycles									
Addressing		Operand	Instr	uction	code	Bytes of (CPU		
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles		
DIRECT	BTST	0,M	7B	01	М	3	4		
11	BTST	1,M	11	02	11	11	11		
11	BTST	2,M	íı.	04	"	11	11		
11	BTST	3,M	, 11	80	"	11	11		
	BTST	4,M	11	10	11	11	11		
11	BTST	5,M	11	20	11	11	11		
11	BTST	6,M	11	40	11	11	11		
11	BTST	7,M	11	80	"	11	11		
INDEX	BTST	0,Disp,X	6B	01	Disp	3	5		
n	BTST	l,Disp,X	"	02	"	"	11		
. "	BTST	2,Disp,X	11	04	"	11	. "		
11	BTST	3,Disp,X	11	08	n	"	"		
"	BTST	4,Disp,X	"	10	11	11	"		
"	BTST	5,Disp,X	"	20	11	11	"		
"	BTST	6,Disp,X	11	40	11	H	11		
11	BTST	7,Dis ,X	"	80	"	11	11		

Category		Fı	unction	1			
Condi- tional branch	PC — (PC)	+ 0002 +	Rel	If (V)	= 0		
	Tests the s if $V = 0$.	tate of ove	erflow	bit V	and ca	auses a	branch
en e		ngasik Parakanan					
					. 1 4		
	Effects						
H: Not a	ffected.	011 0110 001					
H: Not a I: " N: " Z: " C: "							
I: " N: " Z: " V: "		ing modes					
I: " N: " Z: " V: "	Address	ing modes	and CPI		es	Bytes of	CPU
I: " N: " Z: " V: " C: "	Address		and CPI	J cycl	es	of instr.	CPU cycles

BVS

Branch if	oVerflow	Set
-----------	----------	-----

ction	
-------	--

Category	Function							
Condi- tional	PC (PC) + 0002 + Rel If (V) = 1							
branch	Tests the state of overflow bit V and causes a branch if							
	v = 1.							

Effects on the condition codes

H: Not affected.

c :

Addressing modes and CPU cycles								
Addressing mode	Mnemonic	Operand format	Instruction code			Bytes of	CPU	
			lst byte	2nd byte	3rd byte	instr. code	cycles	
RELATIVE	BVS	Rel	29	Rel		2	3	

			ļ					
	ŀ							

Category	Function
Compare & test	(ACCA) - (ACCB)
	Compares the contents of ACCA to those of ACCB and sets the condition codes according to the result.
	Used for a conditional branch in arithmetic or
	logical operation. Both operands are not
	affected.
	Effects on the condition codes

- H : Not affected.
- I : Not affected.
- N = R7: Set if the MSB of the result is "1"; cleared otherwise.
- $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.
- $V = A7 \cdot \overline{B7} \cdot \overline{R7} 0 \overline{A7} \cdot B7 \cdot R7$: Set if the result overflows; cleared otherwise.
- $C = \overline{A7} \cdot B70B7 \cdot R70R7 \cdot \overline{A7}$: Set if a borrow is generated; cleared otherwise.

	Address	ing modes	and CP	U cycl	es		
Addressing		Operand	Instr	uction	code	Bytes of	CPU cycles
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	
IMPL	CBA		11		7 s.	1	1
			11112				
				sa ya a sa			
		The Court of Bright Court					
							and the server
					7 THE 1		

CLear Carry	•						CLC
Category		F	unctio	n			
Bit control	Bit C 0						
	Clears carr	y bit C.					
	Effects	on the co	nditio	n code	s		
	BILCOLD	01. 01.0 00					
	fected.						
I: "							
Z : "							
v : "							
C = 0 : Clea	ared.						
	Address	ing modes	and CP	U cycl	es		
Addressing		Operand	Instr	uction	code	Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMPL	CLC		0C			1	1
<u> </u>							



Category	Function
Bit control	Bit I — 0
	Clears the interrupt mask bit I of the condition code. When an interrupt occurs in response to an interrupt request from a peripheral, this instruction enables the microprocessor to receive the interrupt request.

H: Not affected.

I = 0: Cleared.

N : Not affected.

7. • "

V : "

C: "

Addressing modes and CPU cycles Instruction code Bytes CPU Addressing Operand οĒ cycles mode Mnemonic format lst 2nd 3rd instr. byte byte byte code CLI 0E 1 1 IMPL

CLeaR CLR

Category	Function
Arithmetic operation (One	ACCX 00 or M 00
operand)	Cleares the contents of ACCX or those of memory M
	to zero.

Effects on the condition codes

H: Not affected.

I: "

N = 0: Cleared.

Z = 1 : Set

V = 0: Cleared.

C = 0: Cleared.

Addressing modes and CPU cycles								
Addressing		Operand	Instruction code			Bytes of	CPU	
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles	
ACCX	CLR A		4F			1	1	
ACCX	CLR B		5 F			1	1	
EXTND	CLR	M	7 F	MH	ML	3	5	
INDEX	CLR	Disp,X	6F	Disp		2	5	



CLear	two's	complement	oVerflow	bit

CLV

Category	Function
Bit control	Bit V — 0
	Clears the overflow bit V of the condition code.

Effects on the condition codes

H: Not affected.

т. "

N : "

Z : "

V = 0: Cleared.

	Address	ing modes	and CPI	J cycl	es			
Addressing			T	uction		Bytes of	CPU cycles	
mode	Mnemonic	Operand format	lst 2nd byte byte		3rd byte	instr. code		
IMPL	CLV		0A			1	1	
-1 14 3 1								
	in the second of							
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							

CoMPare / CMP

Category	Function							
Compare & Test	(ACCX) - (M)							
Test	Compares the contents of ACCX to those of memory M							
	and changes the condition codes according to the							
	result. The contents of the condition codes may							
	be referenced by the following conditional branch							
	instruction.							
	Both operands are not affected.							

Effects on the condition codes

- H : Not affected.
- I : Not affected.
- N = R7: Set if the MSB of the result is "1"; cleared otherwise.
- $Z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.
- $V = X7 \cdot \overline{M7} \cdot \overline{R70} \overline{X7} \cdot M7 \cdot R7$: Set if the result overflows; cleared otherwise.
- C = $\overline{X7} \cdot M70M7 \cdot R70R7 \cdot \overline{X7}$: Set if the absolute value of the memory is greater than those of the accumulator; cleared otherwise.

Addressing modes and CPU cycles									
Addressing			Operand	Instr	uction	code	Bytes of	CPU	
mode	Mnemonic		format	lst byte	2nd byte	3rd byte	instr.	cycles	
IMMED	CMP	A	#Imm	81	Imm		2	2	
DIRECT	CMP	A	М	91	М		. 2	3	
EXTND	CMP	A	M	Bl	МН	ML	3	4	
INDEX	CMP	A	Disp,X	Al	Disp		2	4	
IMMED	CMP	В	#Imm	Cl	Imm		2	2	
DIRECT	CMP	В	M	Dl	M		2	3	
EXTND	CMP	В	М	Fl	МН	ML	3	4	
INDEX	CMP	В	Disp,X	El	Disp		2	4	



Category	Function
Logic	$ACCX \longrightarrow (ACCX) = FF - (ACCX)$ or
operation	$M \longrightarrow (M) = FF - (M)$
	Takes one's complement of each bit in ACCX or
	memory M.

H : Not affected.

I : Not affected.

N = R7: Set if the result's MSB is "1"; cleared otherwise.

 $z = \overline{R7 \cdot R6 \cdot R5 \cdot R4 \cdot R3 \cdot R2 \cdot R1 \cdot R0}$: Set if the result is zero; cleared otherwise.

V = 0: Cleared.

C = 1: Set.

	Address	ing modes	and CP	U cycl	es			
Addressing		Operand	Instr	uction	code	Bytes of	CPU	
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles	
ACCX	COM A		43			1	1	
ACCX	COM B		53			1	1	
EXTND	COM	м	73	МН	ML	3	6	
INDEX	COM	Disp,X	63	Disp		2	6	

Category	Function	
Index register control	(IX) - (M : M + 1) Compares the contents of the IX to those of memories M and M+1.	
	Effects on the condition codes	

- I : Not affected.
- N = Rl5: Set if the MSB of the result is "l"; cleared otherwise.
- $Z = (\overline{R15} \cdot \overline{R14} \cdot \overline{R13} \cdot \overline{R12} \cdot \overline{R11} \cdot \overline{R10} \cdot \overline{R9} \cdot \overline{R8} \cdot \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0})$
 - : Set if the result is "0"; cleared otherwise.
- $V = IX15 \cdot \overline{M15} \cdot \overline{R150} \overline{IX15} \cdot M15 \cdot R15$: Set if the result overflows; and cleared otherwise.
- C = TX15·M150M15·R150R15·TX15: Set if the absolute value of the memory is greater than that of the index register; cleared otherwise.

Addressing modes and CPU cycles								
Addressing		Operand	Instr	uction	code	Bytes of	CPU cycles	
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code		
IMMED	CPX	#Imm	8C	ImmH	ImmL	3	3	
DIRECT	CPX	М	9C	М		2	4	
EXTND	CPX	M	BC	MH	ML	3	5	
INDEX	CPX	Disp,X	AC	Disp		2	5	

Category	Function									
	Bit C before	0	0	0	0	0	0	1	1	1
	High-order 4 bits (Bits 4 - 7)	0-9	0-8	0-9	A-F	9-F	A-F	0-2	0-2	0-3
	Initial bit H (Half carry)	0	0	1	0	0	1	0	0	1
	Low-order 4 bits (Bits 0 - 3)	0-9	A-F	0-3	0-9	A-F	0-3	0-9	A-F	0-3
	Hex. data added to ACCX by DAA	00	06	06	60	66	66	60	66	66
	Bit c after DAA	0	0	0	1	1	1	1	1	1

Adds the hexadecimal data, 00, 06, 60 and 66, to ACCA according to the table.

For BCD (binary-coded decimal) addition by an instruction such as ABA,ADD or ADC, DAA executes this function if the result is in bits C and H of ACCA.

Effects on the condition codes

H : Not affected.

I : Not affected.

N: R7: Set if the MSB of the result is "1"; cleared otherwise.

 $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared

otherwise.

V : Not affected.

C : Set or cleared as shown in the above table.

Addressing modes and CPU cycles								
Addressing		Operand	Instr	uction	code	Bytes of	CPU	
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles	
IMPL	DAA	. 1	19			1	2	
	·							
			·					
		·						

DECrement	/ DEC
-----------	-------

Category	Function
Arithmetic operation	ACCX — (ACCX) - 01 or M — (M) - 01
	Subtracts 1 from the contents of ACCX or those of memory M. Bits N, Z and V are set according to the result. Bit C is not affected.

- H : Not affected.
- I : Not affected.
- N = R7: Set if the MSB of the result is "1"; cleared otherwise.
- $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.
- $V = X7 \cdot \overline{X6} \cdot \overline{X5} \cdot \overline{X4} \cdot \overline{X3} \cdot \overline{X2} \cdot \overline{X1} \cdot \overline{X0} = \overline{R7} \cdot R6 \cdot R5 \cdot R4 \cdot R3 \cdot R2 \cdot R1 \cdot R0$
 - : Set if the result overflows; cleared otherwise. An overflow occurs if the contents of ACCX or those of the memory before operation are 80.
- C : Not affected.

Addressing modes and CPU cycles							
Addressing	Operand		Instr	Instruction code		Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr.	cycles
ACCX	DEC A		4A			1	1
ACCX	DEC B		5 A			1	1
EXTND	DEC I	М	7A	MH	ML	3	6
INDEX	DEC 1	Disp,X	6A	Disp		2	6
			-				



DEcrement Stack points	DE	crement	Stack	pointer
------------------------	----	---------	-------	---------

DES

Category	Function	
Stack pointer	SP (SP) - 0001	
control	Subtracts 1 from the SP.	

Effects on the condition codes

H: Not affected.

T : "

N: "

Z : "

V :

C:

Addressing modes and CPU cycles							
Addressing	Operand		Instruction code			Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMPL	DES		34			1	1
					-		
	-						
					-		

Category	Function	
Index register control	IX (IX) - 0001	
	Subtracts 1 from the IX.	
	Bit Z is set or reset according to the result.	

H : Not affected.

I : Not affected.

N : Not affected.

 $z = (\overline{\mathtt{RH7}} \cdot \overline{\mathtt{RH6}} \cdot \overline{\mathtt{RH5}} \cdot \overline{\mathtt{RH4}} \cdot \overline{\mathtt{RH3}} \cdot \overline{\mathtt{RH2}} \cdot \overline{\mathtt{RH1}} \cdot \overline{\mathtt{RH0}}) \cdot (\overline{\mathtt{RL7}} \cdot \overline{\mathtt{RL6}} \cdot \overline{\mathtt{RL5}} \cdot \overline{\mathtt{RL4}} \cdot \overline{\mathtt{RL3}} \cdot \overline{\mathtt{RL2}} \cdot$

RL1.RL0): Set if the result is zero; cleared otherwise.

V : Not affected.

Addressing modes and CPU cycles							
Addressing		Operand	Instr	uction	code	Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMPL	DEX		09			1	1

Category	Function
Logic operation	M —— IM # (M)
	Performs the logical exclusive "OR" operation
	between the immediate data and the contents of
	memory M, and stores the result into the memory M.

H : Not affected.

I : Not affected.

N = M7: Set if the M's MSB is "l"; cleared otherwise.

 $z = \overline{M7} \cdot \overline{M6} \cdot \overline{M5} \cdot \overline{M4} \cdot \overline{M3} \cdot \overline{M2} \cdot \overline{M1} \cdot \overline{M0}$: Set if the contents of M is zero, cleared otherwise.

V = 0: Cleared.

Addressing modes and CPU cycles							
Addressing	Operand		Instr	Instruction code			CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	of instr. code	cycles
DIRECT	EIM #	Imm,M	75	Imm	M	3	6
INDEX	EIM #	Imm,Disp,X	65	Imm	Disp	3	7

Exclusive OR / EOR

Category	Function
Logic operation	ACCX — (ACCX) \oplus (M)
	Performs the logical exclusive "OR" operation between the contents of ACCX and those of memory M, and stores the result into the ACCX.
	Effects on the condition codes

Effects on the condition codes

H : Not affected.

I : Not affected.

N = R7: Set if the MSB of the result is "1"; cleared otherwise.

 $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.

V = 0: Cleared.

Addressing modes and CPU cycles							
Addressing		Operand	Instruction code			Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMMED	EOR A	#Imm	88	Imm		2	2
DIRECT	EOR A	М	98	M		2	3
EXTND	EOR A	М	В8	МН	ML	3	4
INDEX	EOR A	Disp,X	A8	Disp		2	4
IMMED	EOR B	#Imm	C8	Imm		2	2
DIRECT	EOR B	М	D8	M		2	3
EXTND	EOR B	М	F8	МН	ML	3	4
INDEX	EOR B	Disp,X	E8	Disp		2	4



Category	Function	
Arithmetic operation	ACCX — (ACCX) + 01 or M — (M) + 01	
	Adds 1 to the contents of ACCX or those of memory M. Bits N, Z and V are set according to the result. Bit C is not affected.	
)		

H : Not affected.

I: Not affected.

N = R7: Set if the MSB of the result is "1"; cleared otherwise.

 $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.

 $V = \overline{X7} \cdot X6 \cdot X5 \cdot X4 \cdot X3 \cdot X2 \cdot X1 \cdot X0 = R7 \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$

: Set if the result overflows; cleared otherwise. An overflow occurs if the contents of ACCX or those of the memory before operation are 7F.

Addressing modes and CPU cycles										
Addressing		Operand format	Instruction code			Bytes of	CPU			
mode	Mnemonic		lst byte	2nd byte	3rd byte	instr. code	cycles			
ACCX	INC A		4C			:- 1 -	1			
ACCX	INC B	-	5C			1	1			
EXTND	INC	М	7C	МН	ML	3	6			
INDEX	INC	Disp,X	6C	Disp		2	6			

INcrement S	tack pointe	r						INS
Category			unction	n				
Stack pointer control	SP — (SP) + 0001						
	Adds 1 to	the SP.						
	Effects	on the co	nditio	n code	s			
i	fected.							
I: "								
Z: "								
v : "								
C: "								
	Address	ing modes	T					
Addressing		Operand	Instr	uction	code	Bytes of		PU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	C.	ycles
IMPL	INS		31			1		1



Category	Function
Index register control	IX (IX) + 0001
Concros	Adds 1 to the IX. Only bit Z is set
	or reset according to the result.
	Effects on the condition codes

H : Not affected.

I : Not affected.

N : Not affected.

 $\mathbf{Z} = (\overline{\mathbf{RH7}} \cdot \overline{\mathbf{RH6}} \cdot \overline{\mathbf{RH5}} \cdot \overline{\mathbf{RH4}} \cdot \overline{\mathbf{RH3}} \cdot \overline{\mathbf{RH2}} \cdot \overline{\mathbf{RH1}} \cdot \overline{\mathbf{RH0}}) \cdot (\overline{\mathbf{RL7}} \cdot \overline{\mathbf{RL6}} \cdot \overline{\mathbf{RL5}} \cdot \overline{\mathbf{RL4}} \cdot \overline{\mathbf{RL3}} \cdot \overline{\mathbf{RL2}} \cdot \overline{\mathbf{RL5}} \cdot \overline{\mathbf{RL4}} \cdot \overline{\mathbf{RL3}} \cdot \overline{\mathbf{RL2}} \cdot \overline{\mathbf{RL5}} \cdot \overline{\mathbf{RL4}} \cdot \overline{\mathbf{RL5}} \cdot \overline{\mathbf{RL4}} \cdot \overline{\mathbf{RL5}} \cdot \overline{\mathbf{RL$

RL1 · RL0): Set if the result is zero; cleared

otherwise.

V : Not affected.

Addressing modes and CPU cycles										
Addressing		Operand	Instr	uction	code	Bytes of	CPU cycles			
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code				
IMPL	INX		08			1	1			
	-									
						:				
	·	- 4 - 1								

JuMP JMP

r	T
Category	Function
Uncondi- tional branch & jump	PC — address Branches to the instruction at the specified address. The branch destination is computed by using extended addressing or indexed addressing modes.
	TCC . I am the rendition redoc

Effects on the condition codes

H: Not affected.

I: "

N: "

Z : "

C: "

Addressing modes and CPU cycles										
Addressing mode	Mnemonic	Operand format	Instruction code			Bytes of	<u>C</u> PŪ			
			lst byte	2nd byte	3rd byte	instr. code	cycles			
EXTND	JMP	М	7E	МН	ML	3	3			
INDEX	JMP	Disp,X	6E	Disp		2	3			
			ļ	ļ						
				}						

Category	Funct	tion
Subroutine control	PC - (PC)+0003 (EXTND) or PC - (PC)+0002 (INDEX) (PCL) SP - (SP)-0001 (PCH) SP - (SP)-0001 PC - numeric address	Increments the program counter by two or three according to the addressing mode, saves it in the 2-byte stack, and updates the stack pointer. Then branches to the specified address. The branch destination is computed by using extended addressing or indexed addressing.

H: Not affected.

I: "

N: "

Z : "

V :

C • "

Addressing modes and CPU cycles										
Addressing		Operand	Instruction code			Bytes of	СЪЛ			
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles			
EXTND	JSR	M	BD	мн	ML	3	6			
INDEX	JSR	Disp,X	AD	Disp		2	5			
DIRECT	JSR	M	9D	M		2	5			
1 81										

LoaD Accumulator

LDA

		 _
Category	Function	
Transfer	ACCX — (M)	
	Loads the contents of memory M into the ACCX.	

Effects on the condition codes

H : Not affected.

I : Not affected.

N = R7: Set if the MSB of the result is "1"; cleared otherwise.

 $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.

V = 0: Cleared.

Addressing modes and CPU cycles										
Addressing mode			Operand	Instruction code			Bytes of	СРЏ		
	Mnemo	Anemonic form		lst byte	2nd byte	3rd byte	instr. code	cycles		
IMMED	LDA	A	#Imm	86	Imm		2	2		
DIRECT	LDA	A	М	96	М		2	3		
EXTND	LDA	A	М	В6	МН	ML	3	4		
INDEX	LDA	A	Disp,X	A6	Disp		2	4		
IMMED	LDA	В	#Imm	C6	Imm		2	2		
DIRECT	LDA	В	М	D6	M		2	3		
EXTND	LDA	В	М	F6	МН	ML	3	4		
INDEX	LDA	В	Disp,X	E6	Disp		2	4		



Category	Function				
			*		
Load & store	ACCD — (M:M+1)				
	Loads the 2-byte contents of	memories	${\tt M}$ and	M+1	
	into ACCD.				

H : Not affected.

I : Not affected.

N = Rl5: Set if the result's MSB is "l"; cleared otherwise.

 $z = \overline{R15} \cdot \overline{R14} \cdot \overline{R13} \cdot \dots \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.

V = 0: Cleared.

Addressing modes and CPU cycles										
Addressing		Operand	Instr	uction	code	Bytes of	CPU			
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles			
IMMED	LDD	#Imm	CC	ImmH	ImmL	3	3			
DIRECT	LDD	М	DC	М		2	4			
EXTND	LDD	M	FC	MH	ML	3	5			
INDEX	LDD	Disp,X	EC	Disp		2	5			
						eta, Tiberia				
				a en mai						

L	DS
---	----

Category	Function
Stack pointer control	SPH — (M) SPL — (M+1)
,	Loads the contents of memory M into the upper byte of the SP. Then, loads the contents of memory M+1 (which results when memory address M is incremented by one) into the Lower byte of the SP.

H : Not affected.

I : Not affected.

N = RH7: Set if the MSB of the SP is "1"; cleared otherwise.

 $z = (\overline{RH7} \cdot \overline{RH6} \cdot \overline{RH5} \cdot \overline{RH4} \cdot \overline{RH3} \cdot \overline{RH2} \cdot \overline{RH1} \cdot \overline{RH0}) \cdot (\overline{RL7} \cdot \overline{RL6} \cdot \overline{RL5} \cdot \overline{RL4} \cdot \overline{RL3} \cdot \overline{RL2} \cdot$

RLI.RLO): Set if the SP contents is zero after the load; cleared otherwise.

V = 0: cleared.

	Addressing modes and CPU cycles						
Addressing		Operand	Instruction code			Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMMED	LDS	# Imm	8E	ImmH	ImmL	3	3
DIRECT	LDS	М	9E	М		2	4
EXTND	LDS	М	BE	МН	ML	3	5
INDEX	LDS	Disp,X	AE	Disp		2	5
·							

Function	
IXH — (M) IXL — (M+1)	
Loads the contents of memory M into the upper	r
byte of the IX. Then, loads the contents of	
memory M+l into the lower byte of the IX.	
	IXL — (M+1) Loads the contents of memory M into the upper byte of the IX. Then, loads the contents of

H : Not affected.

I : Not affected.

N = RH7: Set if the MSB of the IX is "l"; cleared otherwise.

 $z = (\overline{RH7} \cdot \overline{RH6} \cdot \overline{RH5} \cdot \overline{RH4} \cdot \overline{RH3} \cdot \overline{RH2} \cdot \overline{RH1} \cdot \overline{RH0}) \cdot (\overline{RL7} \cdot \overline{RL6} \cdot \overline{RL5} \cdot \overline{RL4} \cdot \overline{RL3} \cdot \overline{RL2} \cdot \overline{RL1} \cdot \overline{RL0}) : Set if the IX contents is zero after the load; cleared otherwise.$

V = 0: Cleared.

	Address	ing modes	and CP	U cycl	es		
Addressing		Operand	Instr	uction	code	Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMMED	LDX	#Imm	CE	ImmH	ImmL	3	3
DIRECT	LDX	M	DE	М		2	4
EXTND	LDX	M	FE	МН	ML	3	5
INDEX	LDX	Disp,X	EE	Disp		2	5
					V - V - 21 2		
			1 1				34.2
					*		

Category

Shift & rotation

o —— c

Function

Shifts the contents of ACCX or memory ${\tt M}$ by one bit to the right.

Bit 7 takes 0.

The bit C is loaded from the LSB of ACCX or memory M.

Effects on the condition codes

H : Not affected.

I : Not affected.

N = 0: Cleared.

 $Z = \overline{R15} \cdot \overline{R14} \cdot \overline{R13} \dots \overline{R0}$; Set if the result is zero; cleared otherwise.

V = N⊕C: Set if either N=1 and C=0 or N=0 and C=1; cleared otherwise.

Note: The N and C are those obtained after operation.

C = ABO: Set if the LSB of ACCX or M is a l before the instruction is executed; cleared otherwise.

	Addressing modes and CPU cycles						
Addressing		Operand	Instruction code			Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
ACCX	LSR A		44			1	1
ACCX	LSR B		54			1	1
EXTND	LSR	M	74	MH	ML	3	6
INDEX	LSR	Disp,X	64	Disp		2	6
	·						

Category	Function
Shift & rotation	0 C
	Shifts the contents of ACCD by one bit to the right. Bit 15 takes 0. The bit C is loaded from the LSB of the ACCD.

H : Not affected.

I : Not affected.

N = 0: Cleared.

 $z = \overline{R15 \cdot R14 \cdot R13} \cdot \cdots \cdot \overline{R0}$; : Set if the result is zero; cleared otherwise.

V = N@C: Set if either N=1 and C=0 or N=0 and C=1; cleared otherwise.

Note: The N and C are those obtained after operation.

C = ABO: Set if the LSB of ACCD is "l" before the instruction
 is executed; cleared otherwise.

	Address	ing modes	and CP	U cycl	es		
Addressing	Operand		Instruction code			Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMPL	LSRD		04			1	1
			1				
1							

Category	Function
Arithmetic operation	ACCD — (ACCA)*(ACCB)
	Multiplies the contents of ACCA by those of ACCB,
	and stores the resulting unsigned 16 bits into
	ACCD. The highest-order byte of the result is
	stored into the ACCA.
	ì
	Effects on the condition codes

H : Not affected.

I: "

N: "

7:"

v : '

C = R7: Set if the result's bit 7 is "l"; cleared otherwise.

	Addressing modes and CPU cycles						
Addressing		Operand	Instruction code			Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMPL	MUL		3D			1	7
<u></u>							
	L						

Category	Function
Arithmetic operation	ACCX (ACCX) = 00-(ACCX) or M (M) = 00-(M)
	Takes two's complement of the contents of ACCX
	or memory M, and stores the result into ACCX or
	memory M. No change is caused if the contents of
	ACCX or memory M is \$80(-128).

- H : Not affected.
- I : Not affected.
- N = R7: Set if the result's MSB is "1"; cleared otherwise.
- $z = \overline{R7 \cdot R6 \cdot R5 \cdot R4 \cdot R3 \cdot R2 \cdot R1 \cdot R0}$: Set if the result is zero; cleared otherwise.
- V = $R7 \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result overflows; cleared otherwise. The bit is set only when the contents of ACCX or M is \$80.
- C = R70R60R50R40R30R20R10R0: Set if a borrow is generated cleared otherwise. The bit is set only when the contents of ACCX or M is not zero.

Addressing modes and CPU cycles

	The second secon						
Addressing mode		Operand format	Instruction code			Bytes	CPU
	Mnemonic		lst byte	2nd byte	3rd byte	instr.	cycles
ACCX	NEG A		40			1	1
ACCX	NEG B		5.0			1	1
EXTND	NEG	М	70	МН	ML	3	6
INDEX	NEG	Disp,X	60	Disp		2	6
			l				

No OPeration							NOP
Category	ategory Function						
Uncondi- tional branch & jump	Updates the	e program egisters.	counte	r only	and h	nas no e	ffect
	Effects	on the co	nditio	n code	s		
H: Not af I: " N: " Z: " V: " C: "	fected.	ing modes					
	·						
Addressing mode	Mnemonic	Operand format	Instr lst byte	2nd byte	3rd byte	of instr.	CPU cycles
IMPL	NOP		01			. 1	1
<u> </u>							
	<u> </u>						



OIM

Category	Function
Logical operation	M → IM ⊙ (M)
	Ors the immediate data and the contents of
	memory M, and stores the result into the
	memory M.

Effects on the condition codes

H : Not affected.

I : Not affected.

N = R7" Set if the result's MSB is "l"; cleared otherwise.

 $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.

V = 0: Cleared.

C : Not affected.

	Address	ing modes	and CP	U cycl	es		
Addressing	Operand		Instr	ruction code		Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
DIRECT	OIM #	Imm,M	72	Imm	М	3	6
INDEX	OIM #	Imm,Disp,X	62	Imm	Disp	3	7
				ere of the			
							e gair
				e desta			

inclusive OR / ORA

Category	Function
Logical operation	ACCX - (ACCX) 0 (M) Performs logical OR between the contents of ACCX
	and the contents of memory M, and stores the
	result into the ACCX.
	Effects on the condition codes

H : Not affected.

I : Not affected.

N = R7: Set if the result's MSB is "1"; cleared if not.

 $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if all the bits of the result are zero's; cleared otherwise.

V = 0: Cleared.

C: Not affected.

Addressing modes and CPU cycles								
Addressing	٠.		Operand	Instruction code			Bytes of	CPU
mode	Mnemo	onic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMMED	ORA	A	#Imm	8A	Imm		2	2
DIRECT	ORA	A	М	9A	М		2	3
EXTND	ORA	A	М	BA	MH	ML	3	4
INDEX	ORA	A	Disp,X	AA	Disp		2	4
IMMED	ORA	В	#Imm	CA	Imm		2	2
DIRECT	ORA	В	М	DA	М		2	3
EXTND	ORA	В	М	FA	MH	ML	3	4
INDEX	ORA	В	Disp,X	EA	Disp		2	4

PSH

Category	Function
Transfer	(ACCX) SP (SP) - 0001
	Pushes the contents of ACCX onto the stack indicated by the SP. The SP is decremented by one.
	Effects on the condition codes

H : Not affected.

I: "

N: '

Z: "

, . '

: :

Addressing modes and CPU cycles							
Addressing		Operand	Instr	uction	code	Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
ACCX	PSH A		36			1	4
ACCX	PSH B		37	•		1	4
\							
	-						

Category	Function
Transfer	(IXL), SP — (SP) - 0001 (IXH), SP — (SP) - 0001
	Pushes the contents of the IX onto the stack indicated by the SP. The SP is decremented by two.

H: Not affected.

т. "

N : "

Z: "

...

C: "

Addressing modes and CPU cycles								
Addressing mode		Operand	Instr	uction	code	Bytes of	<u>C</u> PU	
	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles	
IMPL	PSHX		3C			1	5	
					-			

PUL

Category	Function
Transfer	SP — (SP) + 0001 ACCX
	Increments the SP by one, and pulls ACCX from the stack.
^	Effects on the condition codes

H: Not affected.

I: "

N :

Z: "

♥: "

2 :

	Address	ing modes	and CPI	j cycl	es		
Addressing		Operand	Instr	uction	code	Bytes	СРИ
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	of instr. code	cycles
ACCX	PUL A		32			1	3
ACCX	PUL B		33			1	3
		, \					
				l			

PULl	indeX	register	from	stack
------	-------	----------	------	-------

PULX

	/ 10	лци
Category	Function	
Transfer	SP — (SP) + 0001; IXH SP — (SP) + 0001; IXL Increments the SP by one, and pulls the IX from the stack. The SP is incremented by two in total.	
	Effects on the condition codes	eter a suite disease

H: Not affected.

I: "

N : "


Z :

V : "

c · '

Addressing modes and CPU cycles								
Addressing		Operand	Instr	uction	code	Bytes of	<u>C</u> PŲ	
mode	Mnemonic			2nd byte	3rd byte	instr. code	cycles	
IMPL	PULX		38			1	4	
						:		

Shift	&
rotati	lon



Shifts the contents of ACCX or memory M by one bit to the left. The original value of bit C is moved into b0, and the original value bit b7 to the bit C.

Effects on the condition codes

H : Not affected.

I : Not affected.

N : R7: Set if the MSB of the result is "1"; cleared otherwise.

 $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if all bits of the result are zero's; cleared otherwise.

V = N&C: Set if either N=1 and C=0 or N=0 and C=1 after the instruction is executed; cleared otherwise.

Note: The N and C are those obtained after operation.

C = M7: Set if the MSB of ACCX or M is "1" before the instruction
 is executed; cleared otherwise.

Addressing modes and CPU cycles							
Addressing mode		Operand			Bytes of		
	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
ACCX	ROL A		49			1	1
ACCX	ROL B		59		· .	1	1
EXTND	ROL	М	79	МН	ML	3	6
INDEX	ROL	Disp,X	69	Disp		2	6
			-				
,		,			.'		
	4.						

ROtate Right / ROR

Function

Shift & rotation		
rotation	$C \longrightarrow \boxed{}$	c
	b ₇ b ₀	

Shifts the contents of ACCX or memory M by one bit to the right. The original value of bit C is moved into bit 7 and the original value bit 0 to the bit C.

Effects on the condition codes

H : Not affected.

Category

I: Not affected.

N = R7: Set if the MSB of the result is "l"; cleared otherwise.

 $Z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.

V = N&C: Set if either N=1 and C=0 or N=0 and C=1 after the instruction is executed: cleared otherwise.

Note: The N and C are those obtained after operation.

C = M0: Set if the LSB of ACCX or M is "1" before the instruction
 is executed; cleared otherwise.

Addressing modes and CPU cycles								
Addressing mode		Operand format	Instruction code			Bytes of	CPU	
	Mnemonic		lst byte	2nd byte	3rd byte	instr. code	cycles	
ACCX	ROR A		46			1	1	
ACCX	ROR B		56			1	1	
EXTND	ROR	M	76	MH	ML	3	6	
INDEX	ROR	Disp,X	66	Disp		. 2	6	

Category	Function
Interrupt control	SP - (SP) + 0001, CC SP - (SP) + 0001, ACCB SP - (SP) + 0001, ACCA SP - (SP) + 0001, IXH
	SP - (SP) + 0001, IXL SP - (SP) + 0001, PCH
	SP — (SP) + 0001, PCL Pulls the CCR, ACCB, ACCA, IXH, IXL, PCH and from the
	stack sequentially with incrementing SP by one at
	a time. Note that I=O results if the interrupt
	mask bit I of CCR having been saved in the stack is zero.
	Effects on the condition codes

H : Set or cleared according to the bit pulled from the stack.

I: "

N :

Z: "

V: "C:"

Addressing modes and CPU cycles Instruction code Bytes CPU Addressing Operand οf cycles mode Mnemonic format lst 2nd 3rd instr. byte byte byte code 10 3B 1 IMPL RTI

Category	Function
Subroutine control	SP — (SP) + 0001 PCH SP — (SP) + 0001 PCL
	Increments the SP by one and pulls the upper byte of the PC from the stack. Again increments the SP by one, and pulls the lower byte of the SP from the stack.

I: "

N : "

37 . 11

C: "

Addressing modes and CPU cycles								
Addressing mode	Mnemonic	Operand format	Instr	uction	code	Bytes of	CPU cycles	
			lst byte	2nd byte	3rd byte	instr. code		
IMPL	RTS	39			1	5		

Category	Function
Arithmetic operation	ACCA — (ACCA) - (ACCB)
	Subtracts the contents of ACCB from those of ACCA, and stores the result into the ACCA. The contents of the ACCB remain unchanged.

- H : Not affected.
- I : Not affected.
- N = R7: Set if the result's MSB is "1"; cleared otherwise.
- $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.
- $V = A7 \cdot \overline{B7} \cdot \overline{R70} \overline{A7} \cdot B7 \cdot R7$: Set if the result overflows; cleared otherwise.
- $C = \overline{A7} \cdot B70B7 \cdot R70R7 \cdot \overline{A7}$: Set if the absolute value of ACCB is greater than that of ACCA; cleared otherwise.

Addressing modes and CPU cycles								
Addressing mode		Operand	Instr	uction	code	Bytes of instr. code	CPU cycles	
	Mnemonic	format	lst byte	2nd byte	3rd byte			
IMPL	SBA	10			1	1		

Category	Function							
Arithmetic operation	$ACCX \longrightarrow (ACCX) - (M) - (C)$							
	Subtracts the contents of memory M and the contents of bit C from those of ACCX, and stores the result into the ACCX.							
	Effects on the condition codes							

- H : Not affected.
- I : Not affected.
- N = R7: Set if the result's MSB is "l"; cleared otherwise.
- $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the result is zero; cleared otherwise.
- $V = X7 \cdot \overline{M7} \cdot \overline{R70} \overline{X7} \cdot M7 \cdot R7$: Set if the result overflows; cleared otherwise.
- $C = \overline{X7} \cdot M70M7 \cdot R70R7 \cdot \overline{X7}$: Set if the absolute value of M contents plus C is greater than that of ACCX contents; cleared otherwise.

Addressing modes and CPU cycles								
Addressing	- 1		Operand	Instruction code			Bytes of	CPU
mode			format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMMED	SBC	A	# Imm	82	Imm		2	2
DIRECT	SBC	A	М	92	M		2	3
EXTND	SBC	A	М	В2	МН	ML	3	4
INDEX	SBC	A	Disp,X	A2	Disp		2	4
IMMED	SBC	В	#Imm	C2	Imm		2	2
DIRECT	SBC	В	М	D2	М		2	3
EXTND	SBC	В	М	F2	MH	ML	3	4
INDEX	SBC	В	Disp,X	E2	Disp		2	4

SEt Carry							SEC
Category		Fu	nction	1			
Bit control	Bit C -	1					
	Sets the c	arry bit C	of the	e CCR.			
		,					
J							
	Effects	on the con	nditio	n code	S		
H: Not af	fected.						
N : "							
Z: "							
V: "							
C = 1 : Set							
	Address	ing modes	and CPI	J cycl	es		,
			I	uction		Bytes	CPU
Addressing mode	Mnemonic	Operand format	lst byte	2nd byte	3rd byte	of instr. code	cycles
IMPL	SEC		OD			1	1
							2

SEt	Inte	rrupt	mask
-----	------	-------	------

SEI

Category	Function
Bit control	Bit I - 1
	Sets the interrupt mask bit of the CCR.
	When the I bit is set, all maskable interrupts
	are inhibited and the MPU will recognize only a Non-
	Maskable Interrupt (NMI) request.
	755 - La caracter and the condens

Effects on the condition codes

H: Not affected.

I = 1 : Set

N: Not affected.

z : "

V: "

	Addressing modes and CPU cycles						
Addressing	ddrogging	Operand	Instruction code		Bytes of	CPU	
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMPL	SEI		OF			1	1

SEt two's	complement oVerflow bit / SEV
Category	Function
Bit control	Bit V — 1
	Sets the overflow bit V of the CCR.
	Effects on the condition codes
I: " N: " Z: " V = 1: Se	ffected. t ffected.

							
Addressing modes and CPU cycles							
Addressing		Operand	Instr	uction	code	Bytes of	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMPL	SEV		0B			1	1
	1.						

SLeeP /	SLP
---------	-----

Category	Function
Low power dissipation mode	Brings the CPU to a halt. All the internal register states are held as they are. The timer, serial communication interface and interrupt control are not affected by this instruction. If a CPU interrupt request occurs, the SLEEP mode is released. After releasing, following instructions are executed when bit I has been set by a maskable interrupt. When bit I has not been set by either maskable or non-maskable interrupt, the MCU sets bit I and loads the interrupt vectoring address into the program counter to start execution.
1	

H : Not affected.

I: "

N: "

Z : '

V • "

C: "

Addressing modes and CPU cycles							
Addressing	Operand		Instr	Instruction code			CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	of instr. code	cycles
IMPL	SLP		1A			1	4

Category	Function
Load & store	M — (ACCX)
	Stores the contents of ACCX into the memory M. The contents of the ACCX remains unchanged.
g en en en en en en en	

H : Not affected.

I : Not affected.

N = X7: Set if the MSB of ACCX is "1"; cleared otherwise.

 $z = \overline{x7 \cdot x6 \cdot x5 \cdot x4 \cdot x3 \cdot x2 \cdot x1 \cdot x0}$: Set if the contents of ACCX is zero; cleared otherwise.

V = 0: Cleared.

C: Not affected.

	Address	ing modes	and CP	U cycl	es		
Addressing		Operand	Instr	uction	code	Bytes	CPU
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr.	cycles
DIRECT	STA A	M	97	М		2	3
EXTND	STA A	M	В7	MH	ML	3	4
INDEX	STA A	Disp,X	A7	Disp		2	4
DIRECT	STA B	M	D7	M		2	3
EXTND	STA B	M	F7	МН	ML	3	4
INDEX	STA B	Disp,X	E7	Disp		2	4
							Enter the second
						en e	

Double Blo.	Te accumulator n.s
Category	Function
Load & store	M:M+1 — (ACCD)
	Stores the contents of ACCD into the memories M and M+1.
	The contents of the ACCD remains unchanged.
	Effects on the condition codes

I : Not affected.

N = ABl5: Set if the MSB of ACCD is "1"; cleared otherwise.

 $z = \overline{AB15} \cdot \overline{AB14} \cdot \overline{AB13} \cdot \dots \cdot \overline{AB0}$: Set if the contents of ACCD

is zero; cleared otherwise.

V = 0: Cleared.

C = Not affected.

	Address	ing modes	and CP	j cycl	es		
Addressing mode		Operand	Instruction code			Bytes of	CPU
		format	lst byte	2nd byte	3rd byte	instr. code	cycles
DIRECT	STD	M	DD	М		2	4
EXTND	STD	M	FD	МН	ML	3	5
INDEX	STD	Disp,X	ED	Disp		2	5

Category	Function
Stack pointer control	M (SPH) M+1 (SPL) Stores the upper byte of the SP into the memory M,
	and then the lower byte of the SP into the memory M+1.
e was a second	

I: Not affected.

N = SPH7: Set if the MSB of the stack pointer is "l"; cleared otherwise.

V = 0: Cleared.

C : Not affected.

	Address	ing modes	and CP	U cycl	es	44.0	
Addressing		Operand Instruction co		code	Bytes of	СРИ	
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
DIRECT	STS	М	9F	М		2	4
EXTND	STS	М	BF	МН	ML	3	5
INDEX	STS	Disp,X	AF	Disp		2	5
	es en la			1.2 1177		e week a comp	
			1				
	i prišenje i pri			·			
		en e					en e

Category	Function
Index register control	M (IXH) M+1 (IXL)
	Stores the upper byte of the IX into the memory M, then the lower byte of the IX into the memory M+1.
	Effects on the condition codes

I : Not affected.

N = IXH7: Set if the MSB of the index register is "1"; cleared otherwise.

z = (\overline{\text{IXH6} \cdot \overline{\text{IXH4} \cdot \overline{\text{IXH3} \cdot \overline{\text{IXH1} \cdot \overline{\text{IXH0}}) \cdot (\overline{\text{IXL7} \cdot \overline{\text{IXL6} \cdot \overline{\text{IXL5}} \cdot \overline{\text{IXL1} \cdot \overline{\text{IXL0}}): Set if the contents of the index register is zero; cleared otherwise.

V = 0: Cleared.

C : Not affected.

Addressing modes and CPU cycles							
Addressing mode	Mnemonic	Operand format	Instruction code			Bytes of	СРИ
			lst byte	2nd byte	3rd byte	instr. code	cycles
DIRECT	STX	М	DF	М		2	4
EXTND	STX	М	FF	MH	ML	3	5
INDEX	STX	Disp,X	EF	Disp		2	5
			ļ				

SUB

Category	Function
Arithmetic operation	ACCX — (ACCX) - (M)
	Subtracts the contents of memory M from those of
1 4	ACCX, and stores the result into the ACCX.

Effects on the condition code

H : Not affected.

I : Not affected.

N = R7: Set if the result's MSB is "l"; cleared otherwise.

 $z = \overline{R7 \cdot R6 \cdot R5 \cdot R4 \cdot R3 \cdot R2 \cdot R1 \cdot R0}$: Set if the result's contents is zero; cleared otherwise.

 $V = X7 \cdot \overline{M7} \cdot \overline{R70} \overline{X7} \cdot M7 \cdot R7$: Set if the result overflows; cleared otherwise.

C = $\overline{X7} \cdot M70M7 \cdot R70R7 \cdot \overline{X7}$: Set if the absolute value of memory contents is greater than that of ACCX contents; cleared otherwise.

	Addressing	modes	and	CPU	cycles
--	------------	-------	-----	-----	--------

Addressing		Operand	Instr	uction	code	Bytes of	СРИ
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMMED	SUB A	#Imm	80	Imm		2	2
DIRECT	SUB A	M	90	M		2	3 :
EXTND	SUB A	М	В0	MH	ML	3	4
INDEX	SUB A	Disp,X	A0	Disp	-	2	4
IMMED	SUB B	# Imm	C0	Imm	1	2	2
DIRECT	SUB B	M	D0	М		2	3
EXTND	SUB B	М	F0	MH	ML	3	4
INDEX	SUB B	Disp,X	E0	Disp		2	4

Category	Function
Arithmetic operation	ACCD - (M:M+1)
	Subtracts the contents of memories M: M+l from the
	contents of ACCD, and stores the result into the
	ACCD.
l	Effects on the condition codes

H : Not affected.

I : Not affected.

N = R15: Set if the Result's MSB is "1"; cleared otherwise.

 $Z = \overline{R15} \cdot \overline{R14} \cdot \overline{R13} \cdot \dots \cdot \overline{R0}$: Set if the result's contents is zero; cleared otherwise.

V = D15·M15·R15·D15·M15·R15: Set if the result overflows; cleared otherwise.

C = D15·M15·M15·R15·R15·D15: Set if the absolute value of memory contents is greater than that of ACCD contents; cleared otherwise.

Addressing modes and CPU cycles							
Addressing mode M	Operand - Mnemonic format	Operand	Instruction code			Bytes of	CPU
		lst byte	2nd byte	3rd byte	instr. code	cycles	
IMMED	SUBD	# Imm	83	ImmH	ImmL	3	3
DIRECT	SUBD	М	93	M		2	4
EXTND	SUBD	M	В3	MH	ML	3	5
INDEX	SUBD	Disp,X	A3	Disp		2	5

Category	Function	
Interrupt control	PC — (PC) + 0001 (PCL), SP — (SP)-0001 (PCH), SP — (SP)-0001 (IXL), SP — (SP)-0001 (IXH), SP — (SP)-0001 (ACCA), SP — (SP)-0001 (ACCB), SP — (SP)-0001 (CC), SP — (SP)-0001 I — 1 PCH — (Highest-order address)	dress - 0004)
	Effects on the condition	codes

I = 1 : Set

N : Not affected.

.

7 . 11

C . "

Addressing	dressing Operand		Instruction code			Bytes of	CPU	
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles	
IMPL	SWI		3F		- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	1	12	
		Name (1997)						
		ayaa Esta			1.5		A section	
	4.1.4							
	· ·							

Transfer from accumulator A to accumulator B

TAB

Category	Function
Transfer	ACCB — (ACCA)
	Transfers the contents of ACCA into ACCB. The contents of the ACCA remains unchanged.
	Effects on the condition codes

- H : Not affected.
- I : Not affected.
- N = R7: Set if the MSB of ACCA is "1"; cleared otherwise.
- $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$: Set if the contents of ACCA is zero; cleared otherwise.
- V = 0: Cleared.
- C : Not affected.

Addressing modes and CPU cycles									
Addressing mode		Operand format	Instr	uction	code	Bytes of	CPU cycles		
	Mnemonic		1st byte	2nd byte	3rd byte	instr. code			
IMPL	TAB		16			1	1		
							-		

Man	£	accumulator	70		D			
Transfer	TTUM	accumulator	А	TO	Processor	CODOLEION	CODES	register
		~~~~~						

TAP

Category	Function
Transfer	CC - (ACCA)  7 6 5 4 3 2 1 0
	Carry-Borrow Over flow Zero Negative Interrupt Mask Half Carry
	Transfers bits 0 through 5 of ACCA to the corresponding bits of the CCR. The contents of the ACCA remains unchanged.

Effects on the condition codes

H : Bit 5 of ACCA I : Bit 4 of ACCA

N : Bit 3 of ACCA

Z : Bit 2 of ACCA

V : Bit 1 of ACCA

C : Bit 0 of ACCA

	<del></del>	<del></del>							
	. \	Ado	dress	ing modes	and CP	U cycl	es		
Addressing			Operand	Instr	uction	code	Bytes of	CPU	
mode		Mnemo	nic	format	lst byte	2nd byte	3rd byte	instr. code	cycles
IMPL		TAP			06			1	1
				ſ					
						-			
				-					

Category	Function
Transfer	ACCA (ACCB)
	Transfers the contents of ACCB into ACCA.  The contents of the ACCB remains unchanged.
	Effects on the condition codes

I : Not affected.

N = R7: Set if the MSB of ACCB is "l"; cleared otherwise.

 $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$ : Set if the contents of ACCB is zero; cleared otherwise.

V = 0: Cleared.

C : Not affected.

Addressing modes and CPU cycles									
Addressing mode		Operand format	Instr	uction	code	Bytes of	CPU cycles		
	Mnemonic		lst byte	2nd byte	3rd byte	instr. code			
IMPL	TBA		17			1	1		
		<del></del>	ļ						

Function
IM •(M)
ANDs the immediate data and the contents of memory M to change the condition codes.  The contents of the CCR can be referenced by the following branch instruction. Both operands remain unchanged.

H : Not affected.

I : Not affected.


N = R7: Set if the result's MSB is "l"; cleared otherwise.

 $z = \overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$ : Set if the result is zero; cleared otherwise.

V = Cleared.

C : Not affected.

Addressing modes and CPU cycles									
Addressing mode		Operand	Instr	uction	code	Bytes of instr. code	CPU cycles		
	Mnemonic	format	lst byte	2nd byte	3rd byte				
DIRECT	TIM #Imm,M		7B	Imm	М	3	4		
INDEX	TIM #	TIM #Imm,Disp,X		Imm	Disp	3	5		
1		:							
				-		:			



I: '

N: "

z :

V : "

C: "

Addressing modes and CPU cycles									
Addressing mode		Operand	Instr	uction	code	Bytes of instr. code	CPU cycles		
	Mnemonic	format	lst byte	2nd byte	3rd byte				
IMPL	TPA		07			1	1		
		N			,	1			

Function
(ACCA) - 00 (M) - 00
Sets bits $\dot{N}$ and $\dot{Z}$ of the CCR according to the contents of ACCX or memory $\dot{M}$ .
-

H : Not affected.

I : Not affected.

N : M7: Set if the MSB of ACCX or M is "l"; cleared otherwise.

 $z = \overline{M7} \cdot \overline{M6} \cdot \overline{M5} \cdot \overline{M4} \cdot \overline{M3} \cdot \overline{M2} \cdot \overline{M1} \cdot \overline{M0}$ : Set if the contents of ACCX or M

is zero; cleared otherwise.

V = 0: Cleared.

C = 0: Cleared.

Addressing modes and CPU cycles									
Addressing mode		Operand	Instr	uction	code	Bytes of instr. code	CPU cycles		
		format	lst byte	2nd byte	3rd byte				
ACCX	TST A		4D			1	1		
ACCX	TST B		5D			1	1		
EXTND	TST	М	7D	MH	ML	3	4		
INDEX	TST -	Disp,X	6D	Disp		2	4		

TSX

Transfer from Stack pointer to indeX register	Transfer	from	Stack	pointer	to	indeX	register
-----------------------------------------------	----------	------	-------	---------	----	-------	----------

Category	Function
Transfer	IX (SP) + 0001
	Increments the contents of the SP by one, and loads it into the IX. The contents of the SP remain unchanged.

#### Effects on the condition codes

H: Not affected.

I: "

N: "

Z : "

V :

**C**:

Addressing modes and CPU cycles								
Addressing		Operand	Instr	uction	code	Bytes of	CPU	
mode	Mnemonic	format	lst byte	2nd byte	3rd byte	instr. code	cycles	
IMPL	TSX		30			1	1	
							-	

Transfer	from	indeX	register	to	Stack	pointer
					~ ~~~	P

TXS

Category	Function
Transfer	SP — (IX) - 0001
	Decrements the contents of the IX by one, and loads
	it into the SP. The contents of the IX remain
	unchanged.
,	
	Efforts on the condition codes

#### Effects on the condition codes

H: Not affected.

т. "

N : "

Z : "

V : / "

C: "

Addressing modes and CPU cycles Instruction code Bytes CPU Addressing Operand of cycles mode Mnemonic format lst 2nd 3rd instr. code byte byte byte 1 TXS 35 1 IMPL

Interrupt control  PC — (PC) + 0001 Increments PC by one and pushes it onto the stack in the order of PCL, PCH, IXL, IXH, ACCA, ACCB and CCR.  (PCH),SP — (SP)-0001 The SP is decremented by lafter each byte of data is pushed onto the stack.  (ACCA),SP — (SP)-0001 Concerning CCR, transfers bits 0 through 5 as they are and bits 6 and 7 as being set.  (ACCB),SP — (SP)-0001 The SP is decremented by lafter each byte of data is pushed onto the stack.  (ACCA),SP — (SP)-0001 Concerning CCR, transfers bits 0 through 5 as they are and bits 6 and 7 as being set.  The program execution stops temporarily until interrupt from a peripheral device occurs.  If bit I is a 0 before an interrupt occurs, the following processings takes place when the interrupt has occurred. That is: sets bit I; and loads the interrupt vectoring address to the PC.			
it onto the stack in the order of PCL, PCH, IXL, IXH, ACCA,  (PCH),SP — (SP)-0001 ACCB and CCR.  (IXL),SP — (SP)-0001 The SP is decremented by lafter each byte of data is pushed onto the stack.  (ACCA),SP — (SP)-0001 Concerning CCR, transfers bits 0 through 5 as they are and bits 6 and 7 as being set.  (CC),SP — (SP)-0001 The SP is decremented by lafter each byte of data is pushed onto the stack.  (ACCA),SP — (SP)-0001 Concerning CCR, transfers bits 0 through 5 as they are and bits 6 and 7 as being set.  The program execution stops temporarily until interrupt from a peripheral device occurs.  If bit I is a 0 before an interrupt occurs, the following processings takes place when the interrupt has occurred. That is: sets bit I; and loads the interrupt vectoring address to	Category	Functio	n
(IXH),SP - (SP)-0001   l after each byte of data is pushed onto the stack.     (ACCA),SP - (SP)-0001   Concerning CCR, transfers bits 0     (ACCB),SP - (SP)-0001   through 5 as they are and bits 6 and 7 as being set.     (CC),SP - (SP)-0001   The program execution stops temporarily until interrupt from a peripheral device occurs.     If bit I is a 0 before an interrupt occurs, the following processings takes place when the interrupt has occurred. That is: sets bit I; and loads the interrupt vectoring address to		(PCL),SP - (SP)-0001	it onto the stack in the order of PCL, PCH, IXL, IXH, ACCA,
		(IXH),SP (SP)-0001   (ACCA),SP (SP)-0001   (ACCB),SP (SP)-0001   (CC),SP (SP)-0001   (F bit I is a 0 before an interprocessings takes place when	l after each byte of data is pushed onto the stack.  Concerning CCR, transfers bits 0 through 5 as they are and bits 6 and 7 as being set.  The program execution stops temporarily until interrupt from a peripheral device occurs.  errupt occurs, the following the interrupt has occurred. That
		the PC.	

H : Not affected.

N : Not affected.

z: " v: "

c :

	Address	ing modes	and CP	U cycl	es		
Addressing		Operand	Instr	uction	code	Bytes of instr. code	CPU cycles
mode	Mnemonic	format	lst byte	2nd byte	3rd byte		
IMPL	WAI		3E			1	9
						·	

XGDX

Category		Fı	unction	1			
Exchange	IX = A	CCD					
	Exchanges	the contet	ns of	IX wit	h thos	e of ACC	CD.
	Effects	on the co	nditio	n code:	S		
H: Not a	ffected.						
I: "	rrectea.						
N: "							
Z: "							
v : "							
C: "							
	Address	ing modes	and CP	g cycl	es		
Addressiss		0000000	Instruction code			Bytes	CPU
Addressing mode	Mnemonic	Operand format	1st byte	2nd byte	3rd byte	of instr. code	cycles

Addressing modes and CPU Cycles							
Addressing		Operand	Instr	uction	code	of CPU instr. cyc	CPII
mode	Mnemonic	format	lst byte	2nd byte	3rd byte		cycles
IMPL	XGDX		18			1	2
		·					

# HD6301/HD6303 SERIES HANDBOOK

Section Three

# HD6301V1/HD6303R User's Manual

## Section 3 HD6301V1/HD6303R User's Manual Table of Contents

		Page
Notice	on HD6301V and HD6303R	126
1. OV	'ERVIEW	128
1.1	Features of HD6301V1	128
1.2	Block Diagram	128
1.3	Functional Pin Description	129
O 181	TERMAL ARQUITECTURE AND ORERATIONS	400
	TERNAL ARCHITECTURE AND OPERATIONS	130
2.1	Mode Selection	130
2.2	Memory Map	135
2.3	Registers	140
2.4	I/O Ports	142
2.5	Programmable Timer	146
2.6	Serial Communication Interface	150
2.7	Interrupts	157
2.8	Reset	159
2.9	Oscillator	161
2.10	Strobe Signals	161
2.11	RAM Control Register	162
2.12	Low Power Consumption Mode	163
2.13	TRAP Function	167
3. IN:	STRUCTIONS	168
3.1	Addressing Modes	168
3.2	Instruction Set	170
3.3	Instruction Execution Cycles	175
3.4	System Flowchart	181
/ DI	A ADDANGEMENT AND DACKAGE INFORMATION	100



5.	EL	ECTRICAL CHARACTERISTICS	186
6.	ΑP	PLICATIONS	191
6.	1	Use of External Expanded Mode	191
6.	2	Standby Mode	195
6.	3	Address Trap, OP-Code Trap Application	198
6.	4	Slow Memory Interface	199
6.	5	Interface to HN61256	200
6.	6	Interface to the Realtime Clock (HD146818)	205
6.	7	Reference Data of Battery Service Life	208
7.	PR	ECAUTIONS	209
7.	1	Write-Only Register	209
7.	2	Address Strobe (AS)	209
7.	3	Mode 0	209
7.	4	Trap Interrupt	209
7.	5	Power-on Reset	211
7.	6	Precaution to the Board Design of Oscillation Circuit	211
7.	7	Application Note for High Speed System Design Using the HD6301V1	212
ΑP	PEN	NDIX	
١.		EPROM on Package HD63P01M1	218
11.		Program Development Procedure and Support System	226
11		Q & A	233




### ''Notice on HD6301V1''


The HD6301V0 (including A and B version) was upgraded to the HD6301V1 series in early 1983.

The spec. deviation between the HD6301V0 series and the HD6301V1 series is as follows. Please refer to the data sheet for detailed spec. of the HD6301V1 series.

Table. Spec. Deviation between the HD6301V0 and the HD6301V1

Items	HD6301V0	HD6301V1
Operating Mode	Mode 2 : Not defined  Mode 3 : Not defined	Mode 2 ; Expanded Multi- plexed Mode (equivalent to Mode 4) Mode 3 ; Not defined
Electrical Characteristics	The electrical characteristics of 2MHz version (B version) are not specified.	The 2MHz version is guaranteed.
Timer	Has problem in output compare function. (Can be avoided by software.)	Fixed





#### "Notice on HD6303R"

The HD6303R is the same die as the HD6301V1. The on-chip Mask ROM is disabled by mask option; Therefore not all modes of operation are available on the HD6303R. Please note that wherever HD6301V1 is referenced, the information also applies to the HD6303R.

"Notice on HD6303R1"

The HD6303R has been upgraded to HD6303R1. Refer to the following figures for differences between the devices. All other characteristics remain the same.



#### OVERVIEW

#### 1.1 Features of HD6301Vl

The HD6301V1 provides the following features:

- Expanded instruction set of the HD6801 family
- Abundant on-chip functions compatible with the HD6801 family: 4k-byte of ROM, 128-byte of RAM, 29 parallel I/O Lines, 2 data strobe Lines, 16-bit timer, serial communication interface
- Low power consumption mode: sleep/standby mode
- Minimum instruction execution time:  $l\mu s$  (f = lMHz),  $0.67\mu s$  (f=1.5MHz),  $0.5\mu s$  (f=2MHz)
- Bit manipulation and bit test instruction
- Error detection: Address trap and operation code trap
- Address space up to 65k words
- Wide operation range:  $V_{CC}$  = 3 to 6V (f = 0.1  $\sim$  0.5MHz), f = 0.1 to 2.0MHz ( $V_{CC}$  = 5V  $\pm$  10%)
- TTL compatible input/output

### 1.2 Block Diagram

A block diagram of HD6301V1 is given in Fig. 1-2-1




Fig. 1-2-1 Block Diagram of HD6301V1



# 1.3 Functional Pin Description

Table 1-3-1 lists the pin functions. Refer to "2. INTERNAL ARCHITECTURE AND OPERATIONS" for more details.

Table 1-3-1 Pin Functions

Pin		Fui	nction						
V _{CC} , V _{SS}	Power supply an	d GND pins							
XTAL EXTAL	Crystal connect EXTAL, and XTAL			ck is used, inpu	ıt it to				
RES	Reset input pir reset state.	. When this p	oin is in "Low'	' state, MCU is	set to				
STBY	Standby input p to standby stat		s pin is in "Lo	ow" state, MCU :	is set				
NMI	Nonmaskable interrupt input pin for edge detection (Negative edge).								
ĪRQ ₁	Interrupt input	pin for leve	l detection (Ad	ctive Low)					
Е	System clock ou oscillator free		e frequency is	1/4 of the crys	stal				
P ₂₀ /TIN	5-bit I/O port	Timer input	t-capture input	pin					
P ₂₁ /TOUT		Timer outpo	ut-compare out	out pin					
P ₂₂ /SCLK		SCI clock	I/O port						
P ₂₃ /RX		SCI receiv	ing pin						
P ₂₄ /TX		SCI transm	itting pin						
Foll	owing pins funct	ion depending	on each opera	tion mode					
	Mode 0,2,4	Mode 1	Mode 5	Mode 6	Mode 7				
PORT 1	8-bit I/O port	Lower address $(A_0 \sim A_7)$	8-bit I/O port	<b>4</b> —	<b>←</b>				
PORT 3	Data (D ₀ ^D ₇ ) Lower address (A ₀ ^A ₇ ) Multiplexed Bus	Data Bus D ₀ ∿D ₇	<b>◄</b> ——	Data (D ₀ ∿D ₇ ) Lower address (A ₀ ∿A ₇ ) Multiplexed Bus	<b>↓</b>				
PORT 4	Upper address (A ₈ ∿A ₁₅ )	•	Lower address (A ₀ ^A ₇ ) or Input-only pin	Upper address $(A_8^{\circ}A_{15})$ or Input-only pin	8-bit I/o port				
sc ₁	Address strobe (AS) output pin		I/O strobe (TOS) output pin	Address strobe (AS) output pin	Input strobe (IS3) output pin				
sc ₂	Read/write signal $(R/\overline{W})$ output pin	<b>◄</b>	4		Output strobe (053) output pin				



#### 2. INTERNAL ARCHITECTURE AND OPERATIONS

This section describes the internal architecture of the HD630lVl and its operation.

#### 2.1 Mode Selection

After the MCU is reset, a user must determine the operation mode of the HD6301Vl by strapping three pins 8, 9 and 10 which are connected by hardware externally. These pins correspond to  $P_{20}$ ,  $P_{21}$  and  $P_{22}$  respectively.

Individual signals on the above three pins are latched and loaded into the program control bits PCO, PCl and PC2, the most significant three bits of I/O port 2 register, when the  $\overline{\text{RES}}$  signal goes "High". The bit assignment of the port 2 data register is shown below.


Port 2 Data Register

An example of an external hardware for mode selection is shown in Fig. 2-1-1. The HD14053B may be used to separate the MCU from its peripheral devices during reset (Data confliction should be avoided between the peripheral devices and mode generator circuit). Because bits 5, 6 and 7 of port 2 are for read only, so the operation mode cannot be altered by software. The mode selection in the HD6301V1 is summarized in Table 2-1-1.

The HD6301V1 has three basic operation modes:

- 1) Single chip mode
- 2) Expanded multiplexed mode
   (Compatible Bus with HMCS6800 peripheral LSIs)
- 3) Expanded non-multiplexed mode (Compatible Bus with HMCS6800 peripheral LSIs)





HD14053B Multiplexers/De-Multiplexers




Fig. 2-1-1 Recommended Circuit for Mode Selection



Table 2-1-1 Mode Selection Summary

Mode	P ₂₂ (PC2)	P ₂₁ (PC1)	P ₂₀ (PC0)	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7(4)	н	н	н	1	1.	1	ı	Single Chip
6(4)	Н	Н	L	1	1	1.	MUX ³⁾	Multiplexed/Partial Decode
5(4)	Н	. L	Н	ı	1	1	NMUX3)	Non-Multiplexed/Partial Decode
4	Н	L	L	E1)	ı	E	MUX	Multiplexed/RAM
3(4)	L	Н	Н	-	_	_	-	Not Used
2	L	Н	L	E1)	ı	E	MUX	Multiplexed/RAM
1	L	L	Н	E ¹⁾	1	E	NMUX	Non-Multiplexed
O(4)	L	L	L	ı	1.	l ²⁾	MUX	Multiplexed Test

LEGEND:

I - Internal

E - External

MUX - Multiplexed NMUX — Non-Multiplexed

L - Logic "0" H - Logic "1"

#### (NOTES)

- 1) Internal ROM is disabled.
- 2) Reset vector is external for 3 or 4 cycles after RES goes "high".
- 3) Idle lines of Port 4 address outputs can be assigned to Input Port.
- 4) Not available on HD6303R or HD6303R1

#### (1) Single Chip Mode

In the Single Chip Mode, all ports will become I/O. is shown in figure 2-1-2. In this mode, SC1, SC2 pins are configured for control lines of Port 3 and can be used as input strobe ( $\overline{IS3}$ ) and output strobe ( $\overline{OS3}$ ) for handshaking data.

### (2) Expanded Multiplexed Mode

In this mode, Port 4 is configured for I/O (inputs only) or address lines. The data bus and the lower order address bus are multiplexed in Port 3 and can be separated by an output called Address Strobe.

Port 2 is configured for 5 parallel I/O or Serial I/O, or Timer, or any combination thereof. Port 1 is configured for 8 parallel I/O. In this mode HD6301V1 is expandable to 65k words (See Fig. 2-1-3).

Since the data bus is multiplexed with the lower order address bus in Port 3 in the expanded multiplexed mode, address bits must be latched outside. 74LS373 (Octal-D type transparent latches) is required for address latch. Latch connection of the HD6301Vl is shown in Fig. 2-1-4.




Fig. 2-1-2 HD6301V1 MCU Single-Chip Mode




Fig. 2-1-3 HD6301V1 MCU Expanded Multiplexed Mode




Fig. 2-1-4 Latch Connection

### (3) Expanded Non Multiplexed Mode

In this mode, the HD6301V1 can directly address HMCS6800 peripherals with no address latch. In mode 5, Port 3 becomes a data bus. Port 4 becomes  $A_0$  to  $A_7$  address bus or partial address bus and I/O (inputs only). Port 2 is configured for a parallel I/O, Serial I/O, Timer or any combination. Port 1 is configured as a parallel I/O only.

In this mode, HD6301Vl is expandable to 256 locations. In the application system with fewer addresses, idle pins of Port 4 can be used as I/O lines (inputs only) (See Fig. 2-1-5).

In mode 1, Port 3 becomes a data bus and Port 1 becomes  $A_0$  to  $A_7$  address bus, and Port 4 becomes  $A_8$  to  $A_{15}$  address bus. Port 2 is configured for a parallel I/O, Serial I/O, Timer or any combination. In this mode, the HD6301V1 is expandable to 65k words with no address latch. (See Fig. 2-1-5).






Fig. 2-1-5 HD6301V1 MCU Expanded Non Multiplexed Mode

(4) Mode and Port Summary MCU Signal Description This section gives a description of the MCU signals for the various modes.  $SC_1$  and  $SC_2$  are signals which vary with the chip mode.

Table 2-1-2 Feature of each mode and Lines

MODE		PORT 1 Eight Lines	PORT 2 Five Lines	PORT 3 Eight Lines	PORT 4 Eight Lines	SC ₁	SC₂
SINGLE CHIP		1/0	1/0	1/0	1/0	īS3 (I)	ŌS3 (O)
EXPANDED MUX		1/0	ADDRESS BUS		ADDRESS BUS* (A ₈ ~A ₁₅ )	AS(O)	R/W(O)
EXPANDED	Mode 5	1/0	1/0	DATA BUS (D ₀ ~ D ₇ )	ADDRESS BUS* (A ₀ ~ A ₇ )	IOS(O)	R/W(O)
NON-MUX	Mode 1	ADDRESS BUS (A ₀ ~ A ₇ )	1/0	DATA BUS (D ₀ ~ D ₇ )	ADDRESS BUS (A ₈ ~ A ₁₅ )	Not Used	R/W(0)

^{*}These lines can be substituted for I/O (Input Only) starting with the MSB (except Mode 0, 2, 4). When they are not used as address lines.

I = Input O = Output IS3 = Input Strobe
OS3 = Output Strobe

SC = Strobe Control

 $R/\overline{W} = Read/\overline{Write}$ 

IOS = I/O Select

AS = Address Strobe

#### 2.2 Memory Map

The MCU can address up to 65k bytes depending on the operating mode. Fig. 2-2-1 shows a memory map for each operating mode. The first 32 locations of each map are for the MCU's internal register only, as shown in Table 2-2-1.

Table 2-2-1 Internal Register Area

	Table 2-2-1 Inter	nar negri								
			R/	W*4	/Ini	tial [.]	ize a	t RE	SET	
	Register	Address	7	6	5	4	3	2	1	0
	Port 1 Data Direction Register	\$00*1				W \$00				
	Port 2 Data Direction Register	\$01				W \$00				
		*1				R/W	*5			
	Port 1 Data Register	\$02*1			u Ui	ndef	ined			
	Port 2 Data Register/Mode Register	\$03	P ₂₂	R P ₂₁	*6 P ₂₀		l		*5	1
	Port 3 Data Direction Register	\$04*2				W \$00				
	Port 4 Data Direction Register	\$05 ^{*3}				W \$00				
	Port 3 Data Register	\$06* ²			Uı	R/W	*5			
	Port 4 Data Register	\$07 ^{*3}				R/W	*5			
	Timer Control and Status Register	\$08	R O	R	R		R/W	R/W O	R/W O	R/W O
	Counter (High Byte)	\$09				R/W		Ľ		
	Counter (Low Byte)	\$0A				\$00 R/W				
	Output Compare Register (High Byte)	\$0B				\$00 R/W				
	Output Compare Register (Low Byte)	\$0C				\$FF R/W				in.
ļ						\$FF				
	Input Capture Register (High Byte)	\$0D				R \$00				
	Input Capture Register (Low Byte)	\$0E				\$00				
	Port 3 Control and Status Register	\$0F*2	R 0	R/W 0	Un- used	R/W O	R/W 0	Ur 1	nused	1
	Rate and Mode Control Register	\$10	1	Unu 1	sed 1	1	W	W	W	W
	Transmit/Receive Control and Status Register	\$11	R	R	R 1	R/W	R/W 0	R/W 0	R/W 0	R/W
	Receive Data Register	\$12				R \$00	L			
-	Tunnerit Data Da ini					¥00				
	Transmit Data Register \$					\$00				
	RAM Control Register	\$14	R/W *7	R/W	1 1	1	Unu	sed 1	1	1
	Reserved	\$15~\$1F								<u> </u>

(*1 through 8 are shown in the next page.)



- *1 External address in mode 1.
- *2 External address in modes 0, 1, 2, 4, 5, 6; cannot be accessed in mode 5.
- *3 External address in modes 0, 1, 2, 4.
- *4 R : Read-only register, W : Write-only register, R/W : Read/Write register.
- *5 The pin state is read instead of the data of the register when reading Ports. (Refer to "2.4 I/O Ports" for I/O Port 3.)
- *6 The values of program control bit (PC $_0 \sim PC_2$ ) depend on  $P_{20} \sim P_{21}$  during reset.
- *7 Refer to "2.12 Low Power Consumption Mode" for standby mode.




Fig. 2-2-1 HD6301V1 Memory Maps






Fig. 2-2-1 HD6301V1 Memory Maps




Fig. 2-2-1 HD6301V1 Memory Maps

#### 2.3 Registers

The followings describe the HD6301V1 internal architectures and operations.




Fig. 2-3-1 Registers of HD6301V1

#### (1) Accumulators (A & B, or D)

Two 8-bit registers (ACCA and ACCB) that store the result of arithmetic/logical operation and data. When combined, they make up a 16-bit register (ACCD) used for 16-bit operations. Note that the contents of ACCA and ACCB are destroyed after an ACCD-based operation.

#### (2) Index Register (IX)

A 16-bit register that stores either 16-bit data intended for use in indexed addressing mode or ordinary 16-bit data.

#### (3) Stack Pointer (SP)

A 16-bit register whose contents indicate the address of a stack operation. This may be used also as a register for ordinary 16-bit data.

#### (4) Program Counter (PC)

A 16-bit register whose contents indicate the address of the program being currently executed. Note that software cannot access to this register.



### (5) Condition Code Register (CCR)

A register consisting of the following bits: carry (C), overflow (V), zero (Z), negative (N), interrupt mask (I), and half-carry (H). After an instruction is executed, these bits change its states depending on the result of operation and are tested by different conditional branch instructions. The upper 2 bits of this register cannot be used. Individual bits are detailed below. Refer to the following description of each instruction for more details.

## (a) Half-carry (H)

This bit is set to "1" if a carry from bit 3 to bit 4 occurs during execution of an ADD, ABA or ADC instruction; it is cleared if no carry takes place.

#### (b) Interrupt mask (I)

When set at "1", this bit disables any maskable interrupt  $(\overline{IRQ}_1, \overline{IRQ}_2)$ .

#### (c) Negative (N)

After an instruction is executed, this bit is set to "1" if the MSB as the result of operation is "1"; it is cleared if the MSB is "0".

#### (d) Zero (Z)

After an instruction is executed, this bit is set to "1" if the result of operation is "0"; otherwise, it is cleared.

#### (e) Overflow (V)

After an instruction is executed, this bit is set if the result of operation shows a 2's complement overflow; it is cleared if no overflow occurs.

#### (f) Carry (C)

After an instruction is executed, this bit is set to "1" if a carry or a borrow generates from MSB; it is cleared in any other case.



#### 2.4 I/O Ports

There are four I/O ports on HD6301V1 MCU (three 8-bit ports and one 5-bit port). 2 control pins are connected to one of the 8-bit port. Each port has an independent write-only data direction register to program individual I/O pins for input or output.*

When the bit of associated Data Direction Register is "1", I/O pin is programmed for output, if "0", then programmed for an input.

There are four ports; Port 1, Port 2, Port 3, and Port 4. Addresses of each port and associated Data Direction Register are shown in Table 2-4-1.

* Only one exception is bit 1 of Port 2 which becomes either a data input or a timer output. It cannot be used as an output port.

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001
I/O Port 3	\$0006	\$0004
I/O Port 4	\$0007	\$0005

Table 2-4-1 Port and Data Direction Register Addresses

### (1) I/O Port 1

This is an 8-bit port, each bit being defined individually as inputs or outputs by associated Data Direction Register. The 8-bit output buffers have three-state capability, maintaining in high impedance state when they are used for input. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0".

These are TTL compatible. After the MCU has been reset, all I/O lines are configured as inputs in all modes except mode 1. In all modes other than expanded non multiplexed mode 1, Port 1 is always parallel I/O. In mode 1, Port 1 will be output line for lower order address lines  $(A_0 \ to \ A_7)$ .



#### (2) I/O Port 2

This port has five lines, whose I/O direction depends on its data direction register. The 5-bit output buffers have three-state capability, going high impedance state when used as inputs. In order to be read accurately, the voltage on the input pins must be more than 2.0V for logic "1" and less than 0.8V for logic "0". After the MCU has been reset, I/O pins are configured as inputs. These pins on Port 2 (pins 10, 9, 8 of the chip) are used to program the operating mode during reset. The values of these three pins during reset are latched into the upper 3 bits (bit 7, 6 and 5). Refer to "2.1 Mode Selection" for more details.

In all modes, Port 2 can be configured as I/O lines. This port also provides access to the Serial I/O and the Timer. However, note that bit 1 ( $P_{21}$ ) is the only pin restricted to data input or Timer output.

#### (3) I/O Port 3

This is an 8-bit port which can be configured as I/O lines, a data bus, or an address bus multiplexed with data bus. Its function depends on hardware operation mode programmed by the user using 3 bits of Port 2 during Reset. Port 3 as a data bus is bi-directional. For an input from peripherals, regular TTL level must be supplied, that is greater than 2.0V for a logic "1" and less than 0.8V for a logic "0". This TTL compatible three-state buffer can drive one TTL load and 90pF capacitance. In the expanded Modes, data direction register will be inhibited after Reset and data flow will be dependent on the state of the R/W signal. Function of Port 3 for each mode is explained below.

Single Chip Mode (Mode 7): Parallel Inputs/Outputs as programmed by its corresponding Data Direction Register.

There are two control lines associated with this port in this mode, an input strobe  $(\overline{1S3})$  and an output strobe  $(\overline{0S3})$ , both being used for handshaking. They are



controlled by I/O Port 3 Control/Status Register.

Additional 3 characteristics of Port 3 are summarized as follows:

- (1) Port 3 input data can be latched using  $\overline{IS3}$  (SC₁) as a control signal.
- (2)  $\overline{\text{OS3}}$  (SC₂) can be generated by MPU read or write to Port 3's data register.
- (3)  $\overline{IRQ}_1$  interrupt can be generated by an  $\overline{IS3}$  falling edge.

Port 3 strobe and latch timings are shown in Figs. 5-5 and 5-6, respectively.

I/O Port 3 Control/Status Register

	7	6	5	4	3	2	1	0	
	iS3	is3	×	oss	LATCH	x	×	×	
\$000F		IRQ: ENABLE			ENABLE				

Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used.

Bit 3 LATCH ENABLE.

Bit 3 is used to control the input latch of Port 3. If the bit is set to "1", the input data on Port 3 is latched by the falling edge of  $\overline{1S3}$ . The latch is cleared by the MCU read to Port 3; it can be latched again. Bit 3 is cleared by a reset.

Bit 4 OSS (Output Strobe Select)

This bit identifies the cause of output strobe generation: a write operation or read operation to I/O Port 3. When the bit is cleared, the strobe will be generated by a read operation to Port 3. When the bit is not cleared, the strobe will be generated by a write operation. Bit 4 is cleared by reset.

Bit 5 Not used.

Bit 6 IS3 ENABLE.

If the  $\overline{\text{IS3}}$  flag (bit 7) is set with bit 6 set, an interrupt

is enabled. Clearing the flag causes the interrupt to be disabled. The bit is cleared by reset.

Bit 7 IS3 FLAG.

Bit 7 is a read-only bit which is set by the falling edge of  $\overline{\text{IS3}}$  (SC₁). It is cleared by a read of the Control/ Status Register followed by a read/write of I/O Port 3. The bit is cleared by reset.

Expanded Non Multiplexed Mode (mode 1, 5)

In this mode, Port 3 becomes the data bus. ( $D_0$  to  $D_7$ )

Expanded Multiplexed Mode (mode 0, 2, 4, 6) Port 3 becomes both the data bus ( $D_0 \sim D_7$ ) and lower 8 bits of the address bus ( $A_0 \sim A_7$ ). An address strobe output is "High" when the address is on the port.

### (4) I/O Port 4

This is an 8-bit port that becomes either I/O or address output depending on the operation mode selected. In order to be read accurately, the voltage at the input lines must be greater than 2.0V for a logic "1", and less than 0.8V for a logic "0". For outputs, each line is TTL compatible and can drive one TTL load and 90pF capacitance. After reset, this port becomes inputs. To use these pins as addresses, they should be programmed as outputs.

Function of Port 4 for each mode is explained below.

Single Chip Mode (Mode 7): Parallel Inputs/Outputs as programmed by its associated data direction register.

Expanded Non Multiplexed Mode (Mode 5): In this mode, Port 4 becomes the lower address lines ( $A_0$  to  $A_7$ ) by writing "l"s on the data direction register. When all of the eight bits are not required as addresses,

When all of the eight bits are not required as addresses, the remaining lines can be used as I/O lines (Inputs only).

Expanded Non Multiplexed Mode (Mode 1): In this mode, Port 4 becomes output for upper order address lines ( $A_8$  to  $A_{15}$ ).



Expanded Multiplexed Mode (Mode 0, 2, 4): In this mode, Port 4 becomes output for upper order address lines ( $A_8$  to  $A_{15}$ ) regardless of the value of data direction register.

The relation between each mode and I/O port 1 to 4 is summarized in Table 2-1-2.

#### 2.5 Programmable Timer

The HD6301V1 provides 16-bit programmable timer which can measure input waveform and generate an output waveform. The pulse width of both input/output may vary from microseconds to seconds.

microseconds to many seconds.

The timer hardware consists of

- an 8-bit control and status register
- · a 16-bit free running counter
- · a 16-bit output compare register, and
- a 16-bit input capture register

A block diagram of the timer is shown in Figure 2-5-1.




Fig. 2-5-1 Programmable Timer Block Diagram



### (1) Free Running Counter (\$0009:000A)

The key timer element is a 16-bit free running counter, that is driven by an E (Enable) clock to increment its values. The counter value is readable by the MPU software at any time with no effects on the counter. The counter is cleared during reset.

When writing to the upper byte (\$09), the CPU writes the preset value (\$FFF8) into the counter (address \$09, \$0A) regardless of the write data value. But when writing to the lower byte (\$0A) after the upper byte writing, the CPU writes not only the lower byte data into lower 8 bit, but also the upper byte data into higher 8 bit of the FRC. The counter value written to the counter using the double store instruction is shown in Figure 2-5-2.




Fig. 2-5-2 Counter Write Timing

* To write to the counter can disturb serial operations, so it should be inhibited during using the SCI.

### (2) Output Compare Register (\$000B:\$000C)

This is a 16-bit read/write register which is used to control an output waveform. The data of this register is constantly compared with the free running counter.

When the data matches, a flag (OCF) in the timer control/ status register (TCSR) is set and the current value of an output level Bit (OLVL) in the TCSR is transferred to Port 2 bit 1. When bit 1 of the Port 2 data direction register is "1" (output) the OLVL value will appear on the bit 1 of Port 2. Then, the value of Output Compare Register and Output level bit should be changed to control an output level again on the next compare values.



The output compare register is set to \$FFFF during reset. The compare function is inhibited at the cycle of writing to the upper bytes of the output compare register and at the cycle just after that. It is also inhibited in same manner at the cycle of writing to the free running counter.

- * For the data write to The OCR (Output Compare Register), 2-byte transfer instructions such as STD, STX are available.
- (3) Input Capture Register (\$000D:\$000E)

The input capture register is a 16-bit read-only register used to store the FRC's value obtained when the proper transition of an external input signal occurs.

The input transition change required to trigger the counter transfer is controlled by the input Edge bit (IEDG).

To allow the external input signal to gate in the edge detector, the bit of the Data Direction Register corresponding to bit 0 of Port 2 must have been cleared (to zero).

To insure input capture in all cases, the width of an input pulse requires at least 2 Enable cycles.

(4) Timer Control/Status Register (TCSR) (\$0008)

This is an 8-bit register. All 8 bits are readable and the lower 5 bits may be written. The upper 3 bits are read-only, indicating the timer status information below.

- (a) Defined transition of the timer input signal causes the counter to transfer its data to the ICR.
- (b) A match has been found between the value in the free running counter and the output compare register (OCF).
- (c) The counter value reached to \$0000 as a result of counting-up (TOF).

Each flag may contain an individual enable bit in TCSR which controls whether or not an interrupt request may be

output to internal interrupt signal  $(\overline{IRQ_2})$ . If the I-bit in Condition Code Register has been cleared, a priority vectored address occurs corresponding to each flag being set. Each bit is described as follows.

Timer Control/Status Register

7	6	5	4	3	2	1	0	
ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

- Bit 0 OLVL (Output Level); When a match is found in the value between the counter and the output compare register, this bit is transferred to the Port 2 bit 1.

  If the DDR corresponding to Port 2 bit 1 is set to "1", the value will appear on the output pin of Port 2 bit 1.
- Bit 1 IEDG (Input Edge); This bit control which transition of an input of Port 2 bit 0 will trigger the data transfer from the counter to the input capture register. The DDR corresponding to Port 2 bit 0 must be cleared in advance of using this function.

  When IEDG = 0, trigger takes place on a falling edge ("High"-to-"Low" transition). When IEDG = 1, trigger takes place on a rising edge ("Low"-to-"High" transition).
- Bit 2 ETOI (Enable Timer Overflow Interrupt); When set, this bit enables TOF interrupt to generate the interrupt request  $(\overline{IRQ_2})$  but when cleared, the interrupt is inhibited.
- Bit 3 EOCI (Enable Output Compare Interrupt); When set, this bit enables OCF interrupt to generate the interrupt request  $(\overline{IRQ}_2)$ , when cleared, the interrupt is inhibited.



- Bit 4 EICI (Enable Input Capture Interrupt); When set, this bit enables ICF interrupt to generate the interrupt reguest  $(\overline{IRQ_2})$  but when cleared, the interrupt is inhibited.
- Bit 5 TOF (Timer Overflow Flag); This read-only bit is set when the counter value is \$0000. It is cleared by CPU read of TCSR (with TOF set) followed by an CPU read of the counter (\$0009).
- Bit 6 OCF (Output Compare Flag); This read-only bit is set when a match is found in the value between the output compare register and the counter. It is cleared by a read of TCSR (with OCF set) followed by an CPU write to the output compare register (\$000B or \$000C).
- Bit 7 ICF (Input Capture Flag); The read-only bit is set when an input signal to edge detector makes a transition as defined by IEDG, and is cleared by a read of TCSR (with ICF set) followed by an CPU read of Input Capture Register (\$000D).

Each bit of Timer Control and Status Register is cleared during reset.

#### 2.6 Serial Communication Interface

The HD6301V1 contains a full-duplex asynchronous Serial Communication Interface (SCI). SCI may select the several kinds of the data transmit rate and comprises a transmitter and a receiver which operate independently on each other but at the same data transmit rate. Both of transmitter and receiver communicate with the CPU by the data bus, and with the outside through Port 2 bit 2, 3 and 4. Description of hardware, software register is as follows.

#### (1) Wake-Up Function

In typical multiprocessor applications the software protocol has the destination address at the initial byte of the message. The purpose of Wake-Up function is to have the non-selected MCU neglect the remainder of the message. Thus the non-selected MCU can inhibit

the all further interrupt process until the next message begins.

Wake-Up function is triggered by a ten consecutive "1"s which indicates an idle transmit line. Therefore software protocol needs an idle period between the messages.

With this hardware feature, the non-selected MPU is reenabled (or "wakes-up") for the appearing next message.

### (2) Programmable Option

The HD6301Vl has the following optional features provided for its Serial I/O. They are all programmable.

- . data format; standard mark/space (NRZ) start bit +
   8 bit data + 1 stop bit
- . Clock source; external or internal
- . baud rate; one of 4 rates per given MCU E clock frequency or 1/8 of external clock
- . wake-up function; enabled or disabled
- Interrupt requests; enabled or masked individually for transmitter and receive data registers
- Clock Output; internal clock enabled or disabled to Port 2 bit 2

#### (3) Serial Communication Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 2-6-1. The registers include:

- an 8-bit control/status register
- a 4-bit rate/mode control register (write-only)
- · an 8-bit read-only receive data register
- · an 8-bit write-only transmit data register

Besides these 4 registers, Serial I/O utilizes Port 2 bit 3 (input) and bit 4 (output). Port 2 bit 2 can be used when an option is selected for the internal-clock-out or the external-clock-in.

(4) Transmit/Receive Control Status Register (TRCSR)

TRCS Register consists of 8 bits which all may be read



while only bits 0 to 4 may be written. The register is initialized to \$20 on  $\overline{\text{RES}}$ . The bits of the TRCS register are defined as follows.

Transmit/Receive Control Status Register

7	6	5	4	3	2	1	0	
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	WU	ADDR:

- Bit 0 WU (Wake Up); Set by software and cleared by hardware on receipt of ten consecutive "l"s. It should be noted that RE flag has already set in advance of WU flag's set.
- Bit 1 TE (Transmit Enable); Set to produce preamble of ten consecutive "1"s and to enable the data of transmitter to output subsequently to the Port 2 bit 4 independently of its corresponding DDR value. When cleared, serial I/O affects nothing on Port 2 bit 4.
- Bit 2 TIE (Transmit Interrupt Enable); When this bit is set with TDRE (bit 5) set, it will permit an  $\overline{\text{IRQ}}_2$  interrupt. When cleared, TDRE interrupt is masked.
- Bit 3 RE (Receive Enable); When set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit. When cleared, the serial I/O affects nothing on Port 2 bit 3.
- Bit 4 RIE (Receive Interrupt Enable); When this bit is set with bit 7 (RDRF) or a bit 6 (ORFE) set, it will permit an  $\overline{IRQ}_2$ . When cleared,  $\overline{IRQ}_2$  interrupt is masked.
- Bit 5 TDRE (Transmit Data Register Empty); When the data transfer is made from the Transmit Data Register to Output Shift Register, it is set by hardware. The bit is cleared by reading the status register (with TDRE set) and followed by writing the next new data into the Transmit Data Register. TDRE is initialized to 1 by RES.
- Bit 6 ORFE (Over Run Framing Error); When overrun or framing error occurs (receive only), it is set by hardware. Over Run Error occurs if the attempt is made to transfer the new byte to the receive data

register with the RDRF set. Framing Error occurs when the bit counters are not synchronized with the boundary of the byte in the bit stream. The bit is cleared by reading the status register (with ORFE set) followed by reading the receive data register, or by  $\overline{\text{RES}}$ .

Bit 7 RDRF (Receive Data Register Full); It is set by hardware when the data transfer is made from the receive shift register to the receive data register. It is cleared by reading the status register (with RDRF set) and followed by reading the receive data register, or by  $\overline{\text{RES}}$ .




Fig. 2-6-1 SCI Register

7 6 5 4 3 2 1 0

X X X X CC1 CC0 SS1 SS0 ADDR \$0010

Rate / Mode Control Register

Table 2-6-1 SCI Bit Times and Transfer Rates

		XTAL	2.4576 MHz	4.0 MHz	4.9152MHz
SS1	: SSO	E	614.4 kHz	1.0 MHz	1.2288MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs / 76,800Baud
0	1	E ÷ 128	208µs/4,800 Baud	128 µs/7812.5 Baud	104.2μs / 9,600Baud
1	0	E ÷ 1024	1.67ms/600 Baud	1.024ms/976.6 Baud	833.3μs / 1,200Baud
1	1	E ÷ 4096	6.67ms/150 Baud	4.096ms/244.1 Baud	3.333ms / 300Baud



Table 2-6-2 SCI Format and Clock Source Control

CC1, CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
00			<del>-</del>		-
01	NRZ	Internal	Not Used ***	••	••
10	NRZ	Internal	Output*	••	••
11	NRZ	External	Input	. ••	••

^{*} Clock output is available regardless of values for bits RE and TE.

## (5) Transmit Rate/Mode Control Register (RMCR)

The register controls the following serial I/O variables:

·clock source

·Port 2, bit 2 function

It is 4-bit write-only register, cleared by RES. The 4 bits are considered as a pair of 2-bit fields. The lower 2 bits control the bit rate of internal clock while the upper 2 bits control the clock select logic.

These bits select the Baud rate for the internal clock. The selectable 4 rates are function of E clock frequency within the MCU. Table 2-6-1 lists the available Baud Rates.

Bit 2 CC0
Bit 3 CC1 Clock Control/Format Select

These bits control the clock select logic.

Table 2-6-2 defines the bit field.

## (6) Internally Generated Clock

When using the internal clock for the SCI externally, the followings should be noted.

- · The values of RE and TE have no effect.
- · CCl, CCO must be set to "10".
- The maximum clock rate is E/16.
- · The clock is once the bit rate.

### (7) Externally Generated Clock

When supplying an external clock for the SCI, the followings should be noted.



^{**} Bit 3 is used for serial input if RE = "1" in TRCS.

Bit 4 is used for serial output if TE = "1" in TRCS.

^{***} It can be used as I/O port.

- The CCl, CCO, in the Rate and Mode Control Register must be set to "ll" (See Table 2-6-2).
- The external clock frequency must be set to 8 times the desired baud rate.
- The maximum external clock frequency is half of E clock.

### (8) Serial Operations

The serial I/O hardware must be initialized by the  ${\tt HD6301V1}$  software prior to operation. The sequence is normally as follows.

- Writing the desired operation control bits to the Rate and Mode Control Register.
- Writing the desired operation control bits to the TRCS Register.

If using Port 2 bit 3, 4 for serial I/O exclusively, TE, RE bits may be preserved set. When TE, RE bit cleared during SCl operation, and subsequently set again, it should be noted that the setting of TE, RE must refrain for at least one bit time of the current baud rate. If set within one bit time, there may be the case where the initializing of internal function for transmit and receive does not take place.

#### (9) Transmit Operation

Data transmission is enabled by the TE bit in the TRCS register. When set, outputs the data of the serial transmit shift register to Port 2 bit 4 which is unconditionally configured as an output irrespectively of corresponding DDR value.

Following RES, the user should configure both the RMC register and the TRCS register for desired operation. Setting the TE bit during this procedure causes a transmission of ten-bit preamble of "l"s. Following the preamble, internal synchronization is established and the transmitter section is ready to operate. Then either of the followings operates.



- (a) If the transmit data register is empty (TDRE = 1), the consecutive "1"s are transmitted indicating an idle lines.
- (b) If the data has been loaded into the Transmit Data Register (TDRE = 0), it is transferred to the output shift register and data transmission begins.

During the data transfer, the "0" start bit is first transferred. Next the 8-bit data (beginning at bit 0) and the "1" stop bit. When the transmit data register has been empty, the hardware sets the TDRE flag bit: If the CPU fails to respond to the flag within the proper time, TDRE is preserved set and then a "1" will be sent (instead of a "0" at start bit time) and more "1"s will be set consecutively until the data is supplied to the data register. While the TDRE remains a "1", no "0" will be sent.

### (10) Receive Operation

The receive operation is enabled by the RE bit. The serial input is connected with Port 2 bit 3. The receive operation is determined by the contents of the TRCS and RMC register. The received bit stream is synchronized by the first "0" (space). During 10-bit time, the data is strobed approximately at the center of each bit. If the tenth bit is not "1" (stop bit), the system assumes a framing error and the ORFE is set. (RDRF is not set.)

If the tenth bit is "l", the data is transferred to the receive data register, with the interrupt flag set(RDRF). If the tenth bit of the next data is received, however, still RDRF is preserved set, then ORFE is set indicating that an overrun error has occurred.

After the CPU read of the status register as a response to RDRF flag or ORFE flag followed by the CPU read of the receive data register, RDRF or ORFE will be cleared.

#### (11) Timer, SCI Status Flag

The set and reset condition of each status flag of timer and SCI is shown in Table 2-7.



#### 2.7 Interrupts

The HD6301Vl has two external interrupt pins  $(\overline{\text{NMI}}, \overline{\text{IRQ}}_1)$  and 8 internal interrupt source (Soft-TRAP, SWI, Timer-ICF, OCF, TOF, SCI-RDRF, ORFE, TDRE). The features of these interrupt are detailed in the following paragraphs.

### (1) Non maskable Interrupt (NMI)

When the input signal of this pin is recognized to fall, NMI sequence starts. The current instruction is continued to the last if  $\overline{\text{NMI}}$  signal is detected as well as the following  $\overline{\text{TRQ}}_1$  interrupt. Interrupt mask bit in Condition Code Register has no effect on NMI interrupt. In response to NMI interrupt, the contents of Program Counter, Index Register Accumulators, and Condition Code Register are stored on the stack. On completion of this sequence, vectoring address \$FFFC and \$FFFD will occur to load the contents to the program counter and branch to a non maskable interrupt service routine. Inputs  $\overline{\text{TRQ}}_1$ , and  $\overline{\text{NMI}}$  are hardware interrupt lines sampled by internal clock. After the execution of instructions, start the interrupt routine in synchronization with E.

# (2) Interrupt Request (IRQ1)

This is the level-sensitive pin which requests an internal interrupt sequence to the CPU. At interrupt request, the CPU will complete the current instruction before the acceptance of the request. Unless the interrupt mask in the condition code register is set, the CPU starts an interrupt sequence; if set, the interrupt request will be ignored.

When the sequence starts, the contents of Program Counter, Index Register, Accumulator, Condition Code Register are stored on the stack. Then the CPU sets the interrupt mask bit and will not acknowledge the maskable request.

At the end of the cycle, the CPU generates 16 bit vectoring addresses indicating memory addresses \$FFF8 and \$FFF9, and locates the contents in Program Counter to branch to an interrupt service routine.



#### (3) Internal interrupts

For an internal interrupt requested from the timer or SCI, an internal interrupt signal  $\overline{IRQ_2}$  is activated. This interrupt is identical to  $\overline{IRQ_1}$  except that it uses vector addresses \$FFFO through \$FFF7. The  $\overline{IRQ_1}$  has the priority to the  $\overline{IRQ_2}$  when interrupt requests have taken place at the same time. When the interrupt mask bit in the condition code register is set, both interrupts are inhibited.

The SWI is an instruction which requests an interrupt by software. The state of CCR mask bit doesn't influence the SWI. If an address error or operation code error (see "2.13 Error Processing") occurs, TRAP takes place whose priority is next to the reset. In the case of TRAP, CPU starts the interrupt sequence regardless of the state of the mask bit. The vectors corresponding to this interrupt are \$FFEE and \$FFEF. The memory map for interrupt vectors is shown in Table 2-7-1 and the interrupt sequence are shown in Fig. 2-7-1. Fig. 2-7-2 shows the logic of the interrupt circuit.

Vector Interrupt MSB LSB Highest RES Priority FFFE FFFF FFEE FFEF TRAP  $\overline{NMI}$ FFFC FFFD FFFA FFFB Software Interrupt (SWI)  $\overline{IRQ_1}$  (or  $\overline{IS3}$ ) FFF8 FFF9 FFF6 FFF7 ICF (Timer Input Capture) FFF5 (Timer Output Compare) FFF4 OCF FFF2 FFF3 TOF (Timer Overflow) Lowest Priority FFF0 FFF1 SCI (RDRF+ORFE+TDRE)

Table 2-7-1 Interrupt Vectoring Memory Map




Fig. 2-7-1 Interrupt Sequence




Fig. 2-7-2 Logic of Interrupt Circuit

## 2.8 Reset (RES)

This input is used to reset the MCU and start it from a power-off condition. During Power-on,  $\overline{\text{RES}}$  pin must be held "Low" for at least 20ms. To reset the MCU during system operation, it must be held "Low" at least 3 system clock cycles. At the 3rd cycle during "Low" level, all address buses become "High impedance" while  $\overline{\text{RES}}$  is "Low". Detecting "High" level, MCU operates as followings.



- (1) Latch I/O Port 2 bits 2, 1, 0 into bits PC2, PC1, PC0 of mode register.
- (2) Put the contents (=start address) of the last two addresses (\$FFFE, \$FFFF) into the program counter and start the program from this address. (Refer to Table 2-7-1)
- (3) Set the interrupt mask bit. For the CPU to recognize the maskable interrupts  $\overline{\text{TRQ}}_1$  and  $\overline{\text{TRQ}}_2$ , this bit should be cleared in advance. Fig. 2-8-1 shows the reset timing, and Table 2-8-1 shows the pin condition during reset.




Fig. 2-8-1 Reset Timing

Table 2-8-1 Pin Condition during RESET

Mode Pin	0	1	2,4	5	6	7
Port 1 P ₁₀ ∿P ₁₇	High impedance (input)	-	<b>-</b>	4		
Port 2 P20 [∿] P24	High impedance (input)					
Port 3 P30 ⁰ P37	E:"1" output E:"1" output (High impedance)	High impedance	E:"1" output E:"1" output (High impedance)	High impedance	E:"1" output E:"1" output (High impedance)	High impedance (input)
Port 4 P40^P47	High impedance (input)			-		4
SC ₂	"1" output (READ)	-			4	"1" output
SC ₁	E:"1" output / E:High impedance			"1" output	E:"1" output E:High impedance	High impedance (input)

#### 2.9 Oscillator

XTAL, EXTAL pins interface with an AT-cut parallel resonant crystal. Divide-by-four circuit is on chip, so if 4 MHz crystal oscillator is used, the system clock is 1 MHz for example. EXTAL pin can be drived by the external clock with 45% to 55% duty. The system clock which is one fourth frequency of the external clock is generated in the LSI. When using the external clock, XTAL pin should be open. Fig. 2-9-1 shows examples of connection circuit.




Fig. 2-9-1 Crystal Interface

#### 2.10 Strobe Signals

Two pins,  $SC_1$  (39 pin) and  $SC_2$  (38 pin) are used as the strobe signals in each mode. Followings are applied only to Port 3 in single chip mode.

(1) Input Strobe (IS3) (SC1)

This signal controls  $\overline{1S3}$  interrupt and the latch of Port 3. When the falling edge of this signal is detected, the flag of Port 3 Control Status Register is set.

For respective bits of Port 3 Control Status Register, see the "2.4 I/O Ports" section.

(2) Output Strobe (OS3) (SC2)

This signal is used by the processor to strobe an external device, indicating effective data is on the I/O pins. The timing chart for Output Strobe are shown in figure 5-5.

The following pins are available for Expanded Modes.



## (3) Read/Write $(R/\overline{W})$ $(SC_2)$

This TTL compatible output signal indicates peripheral and memory devices whether the CPU is in Read ("High"), or in Write ("Low"). The normal stand-by state of this signal is Read ("High"). This output can drive one TTL load and 90pF capacitance.

## (4) I/O Strobe ( $\overline{IOS}$ ) ( $SC_1$ )

In expanded non multiplexed mode 5 of operation,  $\overline{\text{IOS}}$  becomes "Low" when A₉ through A₁₅ are "0"s and A₈ is "1". This allows external access of 256 addresses from \$0100 to \$01FF in memory. The timing chart is shown in Figure 5-2.

## (5) Address Strobe (AS) (SC₁)

In the expanded multiplexed mode of operation, address strobe is output to this pin. This signal is used to latch the Inlower 8 bits addresses multiplexed with data at Port 3 and to control the 8-bit latch by address strobe as shown in Figure 2-1-4. Thereby, I/O Port 3 can become data bus during E pulse. The timing chart of this signal is shown in Figure 5-1.

## 2.11 RAM Control Register

The register assigned to the address \$0014 gives a status information about standby RAM.

RAM Control Register

	7	6	5	4	3	2	1 1	0
\$0014	STBY PWR	RAME	×	×	×	×	×	×

Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used.

Bit 3 Not used.

Bit 4 Not used.

Bit 5 Not used.

Bit 6 RAM Enable.

Using this control bit, the user can disable the RAM. RAM Enable bit is set on the positive edge of  $\overline{\text{RES}}$  and RAM is enabled. With the program control, it is capable of writing "1" or "0". With the disabled RAM (logic "0"),



the RAM address becomes external address and the CPU may read the data from the outside memory.

Bit 7 Standby Bit

This bit is cleared when V_{CC} is not provided in standby mode. This bit is a read/write status flag that user can read. If this bit is preserved set, indicating that V_{CC} voltage is applied and the data in the RAM is valid.

# 2.12 Low Power Consumption Mode

The HD6301V1 has two low power consumption modes; sleep and standby.

## (1) Sleep Mode

On execution of SLP instruction, the CPU is brought to the sleep mode. In the sleep mode, the CPU stops its operation, but the contents of the register in the CPU are retained. In this mode, the peripherals of MPU will remain operational. So the operations such as transmit and receive of the SCI data and counter may keep on functioning. In this mode, the power consumption is one-sixth that of operating condition.

The MCU returns from this mode by interrupt, RES, STBY. The RES resets the MCU and the STBY brings it into the standby mode (This will be mentioned later). When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks the interrupt, it cancels the sleep mode and executes the next instruction. However, for example, if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.

This sleep mode is available to reduce the power consumption for a system with no need of the HD630lV1's consecutive operation.

Please refer to Table 2-12-1 for other pins except  $V_{\rm CC}$ , clock pin, input-only pin, E clock pin (their function are the same as operating condition).



# (2) Standby Mode

The HD6301V1 stops all the clocks and goes into the reset state with  $\overline{\text{STBY}}$  "Low". In this mode, the power consumption is reduced conspicuously.

In the standby mode, the power is supplied to the HD6301V1, so the contents of RAM are retained. The standby mode should escape by bringing STBY "High".

Transitions among the active mode, sleep mode, standby mode and reset are shown in Fig. 2-12-2.

Mode 2.4 7 Pin Lower Address I/O Port Function I/O Port Bus Port 1 Keep the con-P10~P17 Keep the con-Condition dition just Output "1" dition just before sleep before sleep Function I/O Port Port 2 Keep the con-P20^P24 Condition dition just before sleep E:Lower E:Lower E:Lower Function Address Bus Data Bus Address Bus Data Bus Address Bus I/O Port E:Data Bus E:Data Bus E:Data Bus Port 3 P30~P37 E:Output "1" E:Output "1" E:Output "1" Keep the con-Condition E: High impe-High impedance E:High impe-High impedance E: High impedition just before sleep dance dance dance Lower Address Upper Address I/O Port Function Upper Address Bus or Input Bus or Input Port Port Port 4 Address Bus: P40~P47 Output "1" Keep the con-Condition Output "1" Port: Keep the dition just condition before sleep just before sleep Output "1" (Read Con-Output "1"  $SC_2$ dition) Output Ad-Output Ad-Output "1" Input Pin  $sc_1$ dress Strobe dress Strobe

Table 2-12-1 Pin Condition in Sleep Mode




Fig. 2-12-1 Sleep Instruction Timing Chart




Fig. 2-12-2 Transitions among Active Mode, Standby Mode Sleep Mode, and Reset

### 2.13 TRAP Function

The CPU generates an interrupt with the highest priority (TRAP) when fetching an undefined instruction or an instruction from non-memory space. The TRAP prevents the systemburst caused by noise or a program error.

## (1) Op-Code Error

When fetching an undefined op-code, the CPU saves register as well as a normal interrupt and branches to the TRAP (\$FFEE, \$FFEF). This has the priority next to reset.

## (2) Address Error

When an instruction is fetched from excluding internal ROM, RAM, or an external memory area, the MCU generates the same interrupt as op-code error. If the instruction is fetched from external memory area without memory devices, this function is not applicable.

Table 2-13-1 shows addresses where an address error occurs to each mode. This function is available only for the instruction fetch, and is not applicable to the access of normal data read/write.

Table 2-13-1 Addresses Applicable to Address Errors

Mode	0	1	4	5	6	7
Address	\$0000	\$0000 } \$001F	\$0000	\$0000	\$0000	\$0000

#### 3. INSTRUCTIONS

The HD6301V1 Provides object code upward. Besides having object code compatible with the HD6801 series, the HD6301V1 the predecessor with additional instructions; enhances bit control instructions (AIM, EIM, OIM, TIM), index/accumulator exchange instruction (XGDX), and sleep instruction (SLP). These new instructions improve programming efficiency.

## 3.1 Addressing Modes

The HD6301Vl provides seven addressing modes. The adequate selection of these addressing mode will permit to implement an efficient and easy programming.

The addressing mode is determined by an instruction type and code. The addressing mode for each instruction is shown in Table 3-2-1 to 3-2-4 with execution time counted by the machine cycles. When the clock frequency is 4 MHz, the machine cycle time will be microseconds.

## Accumulator (ACCX) Addressing

Only an accumulator is addressed. Either accumulator A or B is selected. This is a one-byte instruction.

## Immediate Addressing

In this mode, the data is stored in the second byte of the instruction except that LDS and LDX, store a data in the second and the third byte exceptionally. These are two or three-byte instructions.

### Direct Addressing

In this mode, the second byte of an instruction indicates the address where the data is stored. 256 bytes (\$0 through \$255) can be addressed directly. Execution times can be reduced by storing data in these locations. In configurating system, it is recommended that these locations should be RAM for users' data area. These are two-byte instructions, while the AIM, OIM, EIM and TIM are three-byte.



### Extended Addressing

In this mode, the second byte indicates the upper 8 bits addresses where the data is stored, and the third byte indicates the lower 8 bits. These are three-byte instructions.

## Indexed Addressing

In this mode, the contents of the second byte and the lower 8 bits in the Index Register are added. As for AIM, OIM, EIM and TIM instructions, the contents of the third byte and the lower 8 bits in the Index Register are added. In addition, this carry is added to the upper 8 bits in the Index Register. The result is used for addressing memory. The modified address is held in the Temporary Address Register, so there is no change to the contents of the Index Register. These are two-byte instructions, while AIM, OIM, EIM and TIM are three-byte.

## Implied Addressing

In this mode, the instruction itself gives the address. That is, the instruction addresses an accumulator, stack pointer, index register, etc. This is a one-byte instruction.

### Relative Addressing

In this mode, the contents of the second byte and the lower 8 bits in the program counter are added. The carry or borrow is added to the upper 8 bits. So addressing from -126 to +129 bytes of the current instruction is enabled. These are two-byte instructions.



#### 3.2 Instruction Set

The HD6301V1 has an upward object code compatible with the HD6801 to utilize all instruction sets of the HMCS6800. The execution time of the key instruction is reduced to increase the system through-put. In addition, the bit manipulation instruction, the exchange instruction of the index and the accumulator, the sleep instruction are added. The followings are described here.

- Accumulator and memory manipulation instructions (See Table 3-2-1).
- · Additional instructions.
- Index register and stack manipulation instructions (See Table 3-2-2).
- Jump and branch instructions (See Table 3-2-3).
- Condition code register manipulation instructions (See Table 3-2-4).
- Op-code map (See Table 3-2-5).



Table 3-2-1 Accumulator, Memory Manipulation Instructions

Operations Add	Mnemonic						Adc	ressi	ng I	Mod	es								F	Reg	iste		e
Add		IMI	MEI		DIF	REC	т	IN	DE		EX	TEN	ID	IME	LIE	D	Boolean/	5	4		2		0
Add		OP	~	#	ОР	~	#	ОР	~	#	OP	~	#	OP	~	#	Arithmetic Operation	н	1	N	z	v	С
	ADDA	88	2	2	98	3	2	AB	4	2	ВВ	4	3	_	-	H	A + M→ A	1	•	1	1	:	:
			_	-	-	_	-		-	-	FB	-	_		-	-	B + M → B	:	•	÷	:	÷	:
	ADDB	СВ	2	2	DB	3	2	EB	4	2		4	3			<u> </u>		<u> </u>		-	-	⊢-	Η.
Add Double	ADDD	C3	3	3	D3	4	2	E3	5	2	F3	5	3	L		<u> </u>	A:B+M:M+1→A:B	•	•	1	:	:	1
Add Accumulators	ABA	<u> </u>	L	_			_	-		-		ļ	_	18	1	1	A + B → A	1	•	1	:	:	1
Add With Carry	ADCA	89	2	-	99	3		А9	4	2	В9	4	3	<u> </u>	_	<u> </u>	A + M + C → A	:	•	1:	1	1	Ŀ
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3		<u>_</u>	_	B + M + C → B	1	•	1	1	1	Ŀ
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3			L	A·M → A	•	•	1	1	R	Ŀ
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B·M → B	•	•	:	:	R	•
Bit Test	BITA	85	2	2	95	3	2	Α5	4	2	В5	4	3				A·M	•	•	1	1	R	•
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3		_	_	B·M	•	•	1	:	ħ	1
Clear	CLR	·	Г					6F	5	2	7F	5	3		$\vdash$		00 → M	•	•	R	s	R	F
}	CLRA	$\vdash$	$\vdash$	┢		-	1	-	Ť	-		Ť	ř	4F	1	1	00 → A			R	s	R	F
Ì	CLRB	-	┢╌		-	-		-	┢	-		┢	-	5F	1	1	00 → B	•		R	s	R	1
C		81	2	2	91	3	2	41	-	2	B1	4	3	3,	<del> </del> '	<del> </del> '	A - M	-		:	1	1	:
Compare	CMPA			-	_		2	A1 E1	4	2			-			-		•	•	_		-	-
	СМРВ	C1	2	2	D1	3	2	EI	4	2	F1	4	3			-	B - M	·	·	1	:	:	1
Compare Accumulators	CBA											L		11	1	1	A - B	•	•	;	:	:	ľ
Complement, 1's	COM							63	6	2	73	6	3				M → M	•	•	ı	1	R	1
	COMA													43	1	1	Ā→A	•	•	1	1	R	1
	COMB						П					Г		53	1	1	B → B	•	•	:	:	R	1
Complement, 2's	NEG	T	$\vdash$	$\vdash$		_		60	6	2	70	6	3			$\vdash$	00 - M → M	•	•	1	1	1	10
(Negate)	NEGA			Г								Г	Т	40	1	1	00 - A → A	•	•	1	1:	(1)	1
	NEGB	<u> </u>	$\vdash$	T			П			_		$\vdash$	_	50	1	1	00 - B → B	•		;	1	0	ć
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD characters into BCD format	•	•	:	;	1	(3
Decrement	DEC	<del>                                     </del>	┢╌	<del>                                     </del>	-	-		6A	6	2	7A	6	3	<del> </del>	1	-	M – 1 → M	•	•	1	1	(4)	1
Ducrement	DECA	├	⊢	-		-	$\vdash$	-	Ť	<del> </del> -	-	-	-	4A	1	1	A – 1 → A	•		:	1	(1)	+
	DECB	<del> </del>	╁	├-	├	-	-		┢	$\vdash$	-	╁	-	5A	1	<u>;</u>	B - 1 → B	•		÷	1	(4)	١,
5 4 1 00		-	-	-	-	-			-	2	88	4	3	34	<u>                                     </u>	Ľ	A ⊕ M → A	•	•	÷	:	R	1
Exclusive OR	EORA	88	2	2	98	3	2	A8	4		-	-	_		<u> </u>	┞		-	├	Ľ.		1	┺
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3		<u> </u>	L	B ⊕ M→ B	•	•	:	1	R	1
Increment	INC	<u> </u>	┞_	_		L		6C	6	2	7C	6	3		_	_	M + 1 → M	•	•	1	1	3	(
	INCA	<u> </u>	L	L	<u> </u>	L			L	_		<u> </u>	<u>_</u>	4C	1	1	A + 1 → A	•	•	:	1	(3)	Ľ
	INCB		L			L				L			L	5C	1	1	B + 1 → B	•	•	:	:	(3)	Ŀ
Load	LDAA	86	2	2	96	3	2	Α6	4	2	86	4	3				M → A	•	•	:	1	R	Ŀ
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3	ŀ			M→B	•	•	:	:	R	١
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3				M + 1 → B, M → A	•	•	;	:	R	•
Multiply Unsigned	MUL		Γ										_	3D	7	1	A x B → A : B	•	•	•	•	•	Q
OR, Inclusive	ORAA	8A	2	2	9A	3	2	АА	4	2	ВА	4	3				A + M → A	•	•	:	1	R	T
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	<b>-</b>	T		B + M → B	•	•	1	1	R	t
Push Data	PSHA	$\vdash$	$\vdash$	$\vdash$	<u> </u>	_	$\vdash$		_	<del>                                     </del>	<del> </del>	$\vdash$	-	36	4	1	A → Msp, SP – 1 → SP	•	•	•	•	•	1
	PSHB	$t^-$	$\vdash$	$\vdash$	_		Н		I	<u> </u>	_	$\vdash$		37	4	1	B → Msp, SP - 1 → SP	•	•	•	•	•	+
Pull Data	PULA	t	$\vdash$	1		<u> </u>			<del>i</del> —	<del> </del>	-	$\vdash$	$\vdash$	32	3	1	SP + 1 → SP, Msp → A		-	•	•		1
. u Data	PULB	┼	⊢	$\vdash$	$\vdash$	-	$\vdash$		-	1	<del> </del>	1	$\vdash$	33	3	1	SP + 1 → SP, Msp → B		•	•	•	•	1
Danna Lafa		├	-	$\vdash$			$\vdash$	60	-	1	70	-	3	33	٦	<del>'</del>	Ji · i → Jr , Hrap → U	•	-	:	-	(6)	1
Rotate Left	ROL	├	⊢	-		<u> </u>	$\vdash$	69	6	2	79	6	3	-	Ļ	ŀ	M) [C CTTTTTT]	<u> </u>	<b>.</b>		_	-	L
ļ	ROLA	<b>_</b>	_	<u> </u>	<u> </u>		1		<u> </u>	<u> </u>	L	_	<u> </u>	49	1	Z 12 10	•	:	1	(6)			
	ROLB	<u> </u>	<u> </u>	<u>L</u>	L_	L.			_	<u> </u>		$oxed{oxed}$	L	59	1	1	В	·	•	:	1	(0)	l
Rotate Right	ROR	ļ	_				$\sqcup$	66	6	2	76	6	3	_	L_	L	M) [	•	•	:	1	(6)	Ĺ
	RORA	I	l	1			ı		l	l	l	1		46	1	1	^} ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	•	•	:	:	(6)	l

Note) Condition Code Register will be explained in Note of Table 3-2-4.



Table 3-2-1 Accumulator, Memory Manipulation Instructions

	]						Add	ressi	ng N	۸od	es							C		ditio Reg			e
Operations	Mnemonic	IMI	ME	)	DIF	REC	T	IN	DE	<	EX1	EN	D	IMI	PLIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		ОР	~	#	OP	~	#	OP	~	#	OP	~	#	ОР	~	#		н	1	2	z	٧	c
Shift Left	ASL							68	6	2	78	6	3				M ₁	•	•	‡	:	6	:
Arithmetic	ASLA													48	1	1	A D	•	•	#	:	6	1
	ASLB													58	1	1	B C 67 60	•	•	:	\$	⑥	Ī
Double Shift Left, Arithmetic	ASLD													05	1	1	C A7 A0 87 80	•	•	:	:	6	:
Shift Right	ASR						Г	67	6	2	77	6	3			Г	M)	•	•	:	:	6	1
Arithmetic	ASRA		Γ	Γ	İ	Г	Γ					Г		47	1	1	^ \ <u></u>	•	•	1	:	6	T
	ASRB	1	Г			Г				Г		Г		57	1	1	8) b/ 60 C	•	•	1	:	6	Ī
Shift Right	LSR						Г	64	6	2	74	6	3			Γ	M)	•	•	R	1	6	Ī
Logical	LSRA	1										Г		44	1	1	A 0	•	•	R	1	6	1
	LSRB		Г											54	1	1	B) 67 60 C	•	•	R	1	6	Ī
Double Shift Right Logical	LSRD													04	1	1	0 → ACC A/ ACC B → C A7 A0 B7 B0 C	•	•	R	1	6	
Store	STAA		Г		97	3	2	Α7	4	2	В7	4	3			Γ	A → M	•	•	1	1	R	Ī
Accumulator	STAB	T	Г		D7	3	2	E7	4	2	F7	4	3				B → M	•	•	\$	:	R	Ī
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3				A → M B → M + 1	•	•	1	1	R	I
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	во	4	3			L	A - M → A	•	•	1	:	1	1
	SUBB	œ	2	2	D0	3	2	EO	4	2	FO	4	3				B - M → B	•	•	1	:	1	I
Double Subtract	SUBD	83	3	3	93	4	2	А3	5	2	ВЗ	5	3				A:B-M:M+1→A:B	•	•	1	:	1	l
Subtract Accumulators	SBA													10	1	1	A - B → A	•	•	1	:	:	I
Subtract	SBCA	82	2	2	92	3	2	A2	4	2	В2	4	3		L	L	A - M - C → A	•	•	:	1	1	l
With Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3		L	L	B - M - C → B	•	•	1	1	1	1
Transfer Accumulators	TAB	1	1	<u> </u>	L_	<u> </u>	1_	<u> </u>	<u> </u>	1_	L.	↓	1	16	11	1	A → B		•	1	1	R	1
Accumulators	TBA	ļ.,	1	_	<u> </u>	↓_	↓_	ļ	↓_	╄	<u> </u>	↓_	╀	17	1	1	B → A	•	•	1:	1	R	1
Test Zero or Minus	TST	<u> </u>	1	<u> </u>		L	1	6D	4	2	70	4	3	ļ	┖	L	M - 00	Ŀ	•	1	1	R	1
winus	TSTA	1	$\perp$	<u> </u>	<u> </u>	<u> </u>	L	<u> </u>	<u>_</u>	_	<u> </u>	L	1	4D	1	1	A - 00	<u> •</u>	•	1:	1	R	1
	TSTB	ــــ	$\perp$	<u> </u>	_	丄	Ļ	<u> </u>	1	_	_	L	L	5D	1	1	B - 00	•	•	1:	1:	R	1
And Immediate	AIM	1	L	L	71	6	3	61	7	3	_	L	$\perp$	_	L	L	M·IMM→M	•	•	1:	:	R	1
OR Immediate	OIM	1	L		72	6	3	62	7	3		L	L	L		L	M+IMM →M	•	•	:	1:	R	j
EOR Immediate	EIM		L		75	6	3	65	7	3			L				M∱IMM→M	•	•	:	:	R	
Test Immediate	TIM	_			7B	4	3	6B	5	3	_				Ι_	1	M-IMM	•	•	T:	1:	R	

Note) Condition Code Register will be explained in Note of Table 3-2-4.

## Additional Instructions

In addition to the  ${\tt HD6801}$  Instruction Set, the  ${\tt HD6301V1}$  has the following new instructions:

AIM --- 
$$(M) \cdot (IMM) \rightarrow (M)$$

Executes "AND" operation to the immediate data and the memory contents and stores the result in the memory.

OIM --- (M) + (IMM) 
$$\rightarrow$$
 (M)

Executes "OR" operation to the immediate data and the memory contents and stores the result in the memory.

$$EIM$$
 --- (M)  $\oplus$  (IMM)  $\rightarrow$  (M)

Executes "EOR" operation to the immediate data and the memory contents and stores the result in the memory.



## TIM --- (M) • (IMM)

Executes "AND" operation to the immediate data and the memory contents and changes the flag of associated condition code register.

Each instruction has three bytes; the first is op-code, the second is immediate data, the third is address modifier.

$$XGDX --- (ACCD) \leftrightarrow (IX)$$

Exchanges the contents of accumulator and the index register.

SLP --- The MCU goes to the sleep mode. Refer to "Low Power Dissipation Mode" for more details of the sleep mode.

Table 3-2-2 Index Register, Stack Manipulation Instructions

_							Add	dress	ing	Mo	des						Boolean/	C		ditio Reg			e
Pointer Operations	Mnemonic	IM	ME	D.	DI	REC	т	IN	DE:	×	EX.	ΓEΝ	D	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		н	1	N	z	٧	С
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	вс	5	3				X – M:M + 1	•	•	:	:	:	:
Decrement Index Reg	DEX	1	1	T -	Γ.	T-			Ť ¨		T	1		09	1	1	X – 1 → X	•	•	•	1	•	•
Decrement Stack Pntr	DES			Ť	-		T				1	Γ-		34	1	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX	Ī		1	1	Ī	T		T				Γ.	08	1	i	X + 1 → X	•	•	•	1	•	•
Increment Stack Pntr	INS	T	1	T		T	†		1					31	1	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3			Γ-	$M \rightarrow X_H$ , $(M + 1) \rightarrow X_L$	•	•	0	1	R	•
Load Stack Potr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3	<u> </u>			M → SPH, (M+1) → SPL	•	•	Ø	:	R	•
Store Index Reg	STX		T		DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	Ø	t	R	•
Store Stack Pntr	STS		Γ		9F	4	2	AF	5	2	BF	5	3				SPH → M, SPL → (M+1)	•	•	0	1	R	•
Index Reg → Stack Pntr	TXS		T	1	1	T -								35	1	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX	Ī	Ţ	-	1	1	1		Ţ		T	T		30	1	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX			ĺ									1	3A	1	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX					Γ	Г		Γ				Г	зс	5	1	X _L → M _{sp} , SP - 1 → SP	•	•	•	•	•	•
			ĺ		}	1									1		X _H → M _{sp} , SP - 1 → SP	Ì		1			1
Pull Data	PULX		Γ			T	Ī		Γ					38	4	1	SP + 1 → SP, M _{sp} → X _H	•	•	•	•	•	•
					1		ļ	l									SP + 1 → SP, M _{SP} → X _L						
Exchange	XGDX	T		Τ		Π						Γ		18	2	1	ACCD++IX	•	•	•	•	•	•

Note) Condition Code Register will be explained in Note of Table 3-2-4.



Table 3-2-3 Jump, Branch Instruction

							Ad	dress	ing	Мо	des							-			on i		je
Operations	Mnemonic	REL	ATI	VE	DII	_	T		DE	X	EX.	-	D	IMF	LIE	D	Branch Test	5	4	3	2	1	C
		OP	~	#	OP	~	#	OP	~	#	OP	~	Ħ	OP	~	#		н	1	N	Z	V	0
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2		Ĺ	Ĺ										None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2			ĺ	ĺ					Ì				C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2							i						C = 1	•	•	•		•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3	2	i												N + V = 0	•	•	•	•	•	١.
Branch If > Zero	BGT	2E	3	2													Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	вні	22	3	2													C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	3	2			П					T	1				Z + (N + V) = 1	•	•	•			•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	
Branch If < Zero	BLT	2D	3	2								Ī					N + V = 1		•	•	•	•	1
Branch If Minus	ВМІ	2B	3	2			١.			_		1					N = 1	•	•	•	•	•	1.
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•		
Branch If Overflow Clear	BVC	28	3	2													V = 0	•	•	•	•	•	1.
Branch If Overflow Set	BVS	29	3	2	<u> </u>	1		Γ			Γ-	T			Γ.		V = 1	•		•	•	•	
Branch If Plus	BPL	2A	3	2				T-					Γ	Ī	Ī		N = 0	•	•	•	•	•	
Branch To Subroutine	BSR	8D	5	2			Γ					T	T		T			•	•	•	•	•	
Jump	JMP	t		†	_	_	t	6E	3	2	7 E	3	3		t	-		•	•	•	•	•	١.
Jump To Subroutine	JSR	1		_	9D	5	2	AD	5	2	ВD	6	3	-				•	•	•	•		
No Operation	NOP						Г						Ī	01	1	1	Advances Prog. Cntr. Only	•	•	•	•	•	
Return From Interrupt	RTI		Г		1	T	Τ-	Τ-	-		T	1	T	3B	10	1		1.		1	<u> </u>		_
Return From Subroutine	RTS			T		-				ļ		T		39	5	,		•	•	•	•	•	Ţ
Software Interrupt	SWI	1			<b>†</b>	T	T-	T		T	1	1	T-	3F	12	1		•	s	•	•	•	Ť,
Wait for Interrupt*	WAI			Γ.	T		T	İ	1	Ť.,	T	Τ.	T	3E	9	1	1	•	9	•	•	•	Ť.
Sleep	SLP	-		1	$\vdash$	-	<del> </del>	$\vdash$	+	+	t	†	<del>                                     </del>	1A	4	1							t.

Note) *WAI puts  $R/\overline{W}$  high; Address Bus goes to FFFF; Data Bus goes to the three state level. Condition Register will be explained in Note of Table 3-2-4.

Table 3-2-4 Condition Code Register Manipulation Instructions

		Addre	ssingN	<b>Nodes</b>		C	ondit	ion C	ode F	Regist	ter
Operations	Mnemonic	1M	PLIE	D	Boolean Operation	5	4	3	2	1	0
		OP	~	#		н	1	N	Z	V	С
Clear Carry	CLC	ОС	1	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	1	1	0 - 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	1	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	1	1	1 1	•	S	•	•	•	•
Set Overflow	SEV	ОВ	1	1	1 → V	•	•	•	•	S	
Accumulator A → CCR	TAP	06	1	1	A→ CCR			- 6	<b>9</b> –		
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•	

[NOTE] Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- (Bit V) Test: Result = 10000000?
- (Bit C) Test: Result + 00000000?
- Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set) (Bit C)
- (Bit V) Test: Operand = 10000000 prior to execution?
- Test: Operand = 01111111 prior to execution? (Bit V)
- **6** (Bit V) Test: Set equal to N⊕C=1 after the execution of instructions
- Test: Result less than zero? (Bit 15=1) (Bit N)
- (AII) Load Condition Code Register from Stack.
- (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exist the wait state.
- (All Bit) Set according to the contents of Accumulator A.
- Result of Multiplication Bit 7=1? (ACCB) (Bit C)



Table 3-2-5 OP-Code Map ACC ACC ACCA or SP ACCB or X OP EXT/ IND CODE R DIR. IMM DIR IND EXT IMM DIR IND FXT Α 1100 1111 н 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1101 1110 LO 2 3 4 6 7 9 Α в С D Ε F 0000 0 SBA BRA TSX NEG SHR NOP CBA BRN INS AIM CMP 0010 2 BHI PULA OIM SBC BLS PULB COM SUBD ADDD 0011 3 0100 4 LSRD BCC DES LSR AND BCS TXS EIM BIT 0101 5 ASLD TAP

1 2 3 4 5 PSHA ROR LDA 0110 6 6 **PSHB** ASR STA STA 01!1 7 TPA TBA 7 XGDX BVC PULX EOR 1000 8 ASI 8 1001 9 DEX DAA RTS 9 ORA 1010 A CLV SLP RPI ABX Α 1011 B SEV ABA BMI RTI TIM ADD В 1100 C CLC BGE **PSHX** INC LDD С 1101 D SEC BLT MUL TST BSR JSR STD D 1110 E CLI BGT WAI JMP LDS LDX F 1111 F SEI BLE SWI CLR STS STX F

С

Ε

UNDEFINED OF CODE

2

#### 3.3 Instruction Execution Cycles

In the HMCS6800 series, the execution cycle of each instruction is counted from the start of the op-code fetch.

6

The HD6301V1 employs a mechanism of the pipeline control for the instruction fetch and the subsequent instruction fetch is performed during the current instruction being executed.

Therefore, the method to count instruction cycles used in the HMCS6800 series cannot be applied to the instruction cycles such as MULT, PULL, DAA and XGDX in the HD6301V1.

Table 3-3-1, provides the information about the relationship among each data on the Address Bus, Data Bus, and  $R/\overline{W}$ status in cycle by cycle basis during the execution of each instruction.

^{*} Only each instructions of AIM, OIM, EIM, TIM

Table 3-3-1 Cycle by Cycle Operation

naa v. 3	1			·	
Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
IMPLIED					
ADC ADD AND BIT CMP EOR LDA ORA SBC SUB	2	1 2	Op Code Address + 1 Op Code Address + 2	1	Operand Data Next Op Code
ADDD CPX LDD LDS LDX SUBD	3	1 2 3	Op Code Address + 1 Op Code Address + 2 Op Code Address + 3	1 1 1	Operand Data (MSB) Operand Data (LSB) Next Op Code
DIRECT	1			_	
ADC ADD AND BIT CMP EOR LDA ORA SBC SUB	3	1 2 3	Op Code Address + 1 Address of Operand Op Code Address + 2	1 1 1	Address of Operand (LSB) Operand Data Next Op Code
STA	3	1 2 3	Op Code Address + 1 Destination Address Op Code Address + 2	1 0 1	Destination Address Accumulator Data Next Op Code
ADDD CPX LDD LDS LDX SUBD	4	1 2 3 4	Op Code Address + 1 Address of Operand Address of Operand + 1 Op Code Address + 2	1 1 1	Address of Operand (LSB) Operand Data (MSB) Operand Data (LSB) Next Op Code
STD STS STX	4	1 2 3 4	Op Code Address + 1 Destination Address Destination Address + 1 Op Code Address + 2	1 0 0	Destination Address (LSB) Register Data (MSB) Register Data (LSB) Next Op Code
JSR	5	1 2 3 4 5	Op Code Address + 1 FFFF Stack Pointer Stack Pointer - 1 Jump Address	1 1 0 0	Jump Address (LSB) Restart Address (LSB) Return Address (LSB) Return Address (MSB) First Subroutine Op Code
TIM	4	1 2 3 4	Op Code Address + 1 Op Code Address + 2 Address of Operand Op Code Address + 3	1 1 1 1	Immediate Data Address of Operand (LSB) Operand Data Next Op Code
AIM EIM OIM	6	1 2 3 4 5	Op Code Address + 1 Op Code Address + 2 Address of Operand FFFF Address of Operand	1 1 1 0	Immediate Data Address of Operand (LSB) Operand Data Restart Address (LSB) New Operand Data
		6	Op Code Address + 3	1	Next Op Code (to be continued)



Address Mode	l	Cycle	- 11		
& Instructions	Cycles	#	Address Bus	R/W	Data Bus
INDEXED		l		L	
ЈМР	3	1 2 3	Op Code Address + 1 FFFF Jump Address	1 1 1	Offset Restart Address (LSB) First Op Code of Jump Routine
ADC ADD AND BIT CMP EOR LDA ORA SBC SUB TST'	4	1 2 3 4	Op Code Address + 1 FFFF IX + Offset Op Code Address + 2	1 1 1 1	Offset Restart Address (LSB) Operand Data Next Op Code
STA	4	1 2 3 4	Op Code Address + 1 FFFF IX + Offset Op Code Address + 2	1 1 0 1	Offset Restart Address (LSB) Accumulator Data Next Op Code
ADDD CPX LDD LDS LDX SUBD	5	1 2 3 4 5	Op Code Address + 1 FFFF IX + Offset IX + Offset + 1 Op Code Address + 2	1 1 1 1	Offset Restart Address (LSB) Operand Data (MSB) Operand Data (LSB) Next Op Code
STD STS STX	5	1 2 3 4 5	Op Code Address + 1 FFFF IX + Offset IX + Offset + 1 Op Code Address + 2	1 1 0 0	Offset Restart Address (LSB) Register Data (MSB) Register Data (LSB) Next Op Code
JSR	5	1 2 3 4 5	Op Code Address + 1 FFFF Stack Pointer Stack Pointer - 1 IX + Offset	1 1 0 0	Offset Restart Address (LSB) Return Address (LSB) Return Address (MSB) First Subroutine Op Code
ASL ASR COM DEC INC LSR NEG ROL ROR	6	1 2 3 4 5 6	Op Code Address + 1 FFFF IX + Offset FFFF IX + Offset Op Code Address + 2	1 1 1 0 1	Offset Restart Address (LSB) Operand Data Restart Address (LSB) New Operand Data Next Op Code
TIM	5	1 2 3 4 5	Op Code Address + 1 Op Code Address + 2 FFFF IX + Offset Op Code Address + 3	1 1 1 1	Immediate Data Offset Restart Address (LSB) Operand Data Next Op Code
CLR	5	1 2 3 4 5	Op Code Address + 1 FFFF IX + Offset IX + Offset Op Code Address + 2	1 1 0 1	Offset Restart Address (LSB) Operand Data 00 Next Op Code
AIM EIM OIM	7	1 2 3 4 5 6 7	Op Code Address + 1 Op Code Address + 2 FFFF IX + Offset FFFF IX + Offset Op Code Address + 3	1 1 1 1 0 1	Immediate Data Offset Restart Address (LSB) Operand Data Restart Address (LSB) New Operand Data next Op Code (to be continued)



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
EXTEND	<u> </u>	<u> </u>		İ	
JMP	3	1 2 3	Op Code Address + 1 Op Code Address + 2 Jump Address	1 1 1	Jump Address (MSB) Jump Address (LSB) Next Op Code
ADC ADD TST AND BIT CMP EOR LDA ORA SBC SUB	4	1 2 3 4	Op Code Address + 1 Op Code Address + 2 Address of Operand Op Code Address + 3	1 1 1	Address of Operand (MSB) Address of Operand (LSB) Operand Data Next Op Code
STA	4	1 2 3 4	Op Code Address + 1 Op Code Address + 2 Destination Address Op Code Address + 3	1 1 0 1	Destination Address (MSB) Destination Address (LSB) Accumulator Data Next Op Code
ADDD CPX LDD LDS LDX SUBD	5	1 2 3 4 5	Op Code Address + 1 Op Code Address + 2 Address of Operand Address of Operand + 1 Op Code Address + 3	1 1 1 1	Address of Operand (MSB) Address of Operand (LSB) Operand Data (MSB) Operand Data (LSB) Next Op Code
STD STS STX	5	1 2 3 4 5	Op Code Address + 1 Op Code Address + 2 Destination Address Destination Address + 1 Op Code Address + 3	1 1 0 0	Destination Address (MSB) Destination Address (LSB) Register Data (MSB) Register Data (LSB) Next Op Code
JSR	6	1 2 3 4 5 6	Op Code Address + 1 Op Code Address + 2 FFFF Stack Pointer Stack Pointer - 1 Jump Address	1 1 0 0	Jump Address (MSB) Jump Address (LSB) Restart Address (LSB) Return Address (LSB) Return Address (MSB) First Subroutine Op Code
ASL ASR COM DEC INC LSR NGE ROL ROR	6	1 2 3 4 5 6	Op Code Address + 1 Op Code Address + 2 Address of Operand FFFF Address of Operand Op Code Address + 3	1 1 1 0 1	Address of Operand (MSB) Address of Operand (LSB) Operand Data Restart Address (LSB) New Operand Data Next Op Code
CLR	5	1 2 3 4 5	Op Code Address + 1 Op Code Address + 2 Address of Operand Address of Operand Op Code Address + 3	1 1 1 0	Address of Operand (MSB) Address of Operand (LSB) Operand Data 00 Next Op Code



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
L	l	l		l	<u></u>
ABA ABX ASL ASLD ASR CBA CLC CLI CLR CLV COM DEC DES DEX INC INS INX LSR LSRD ROL ROR NOP SBA SEC SEI SEV TAB TAP TBA TPA TST TSX	1	1	Op Code Address + 1	1	Next Op Code
TXS DAA XGDX	2	1 2	Op Code Address + 1 FFFF	1 1	Next Op Code Restart Address (LSB)
PULA PULB	3	1 2 3	Op Code Address + 1 FFFF Stack Pointer + 1	1 1 1	Next Op Code Restart Address (LSB) Data from Stack
PSHA PSHB	4	1 2 3 4	Op Code Address + 1 FFFF Stack Pointer Op Code Address + 1	1 1 0 1	Next Op Code Restart Address (LSB) Accumulator Data Next Op Code
PULX	4	1 2 3 4	Op Code Address + 1 FFFF Stack Pointer + 1 Stack Pointer + 2	1 1 1	Next Op Code Restart Address (LSB) Data from Stack (MSB) Data from Stack (LSB)
PSHX	5	1 2 3 4 5	Op Code Address + 1 FFFF Stack Pointer Stack Pointer - 1 Op Code Address + 1	1 1 0 0	Next Op Code Restart Address (LSB) Index Register (LSB) Index Register (MSB) Next Op Code
RTS	5	1 2 3 4 5	Op Code Address + 1 FFFF Stack Pointer + 1 Stack Pointer + 2 Return Address	1 1 1 1	Next Op Code Restart Address (LSB) Return Address (MSB) Return Address (LSB) First Op Code of Return Routine
MUL	7	1 2 3 4 5 6 7	Op Code Address + 1 FFFF FFFF FFFF FFFF FFFF	1 1 1 1 1 1 1	Next Op Code Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB)



Instructions	Address Mode		G1			
Instructions	&	Cycles		Address Bus	R/W	Data Bus
WAI	Instructions		"			
WAI			L		L	
2   FFFF   3   Stack Pointer   0   Return Address (LSB)	IMPLIED					
3	WAI	9	1	Op Code Address + 1	1	Next Op Code
## Stack Pointer - 1			2	FFFF	1	Restart Address (LSB)
Stack Pointer - 2			3	Stack Pointer	0	Return Address (LSB)
6			4	Stack Pointer - 1	0	Return Address (MSB)
7			5	Stack Pointer - 2	0	Index Register (LSB)
8			6	Stack Pointer - 3	0	Index Register (MSB)
9   Stack Pointer - 6   0   Conditional Code Register			7	Stack Pointer - 4	0	Accumulator A
RTI			8	Stack Pointer - 5	0	Accumulator B
2   FFFF   1   1   Conditional Code Register   Stack Pointer + 1   1   Conditional Code Register   Stack Pointer + 2   1   Accumulator B   Accumulator A   Stack Pointer + 4   1   Index Register (MSB)   Today Register (MSB)   Return Address (MSB)   Return Address (MSB)   Return Address (MSB)   First Op Code of Return Routine   SWI			9	Stack Pointer - 6	0	Conditional Code Register
2   FFFF   1   1   Conditional Code Register   Stack Pointer + 1   1   Conditional Code Register   Accumulator B   Accumulator A   Accumulator A   Stack Pointer + 4   1   Index Register (MSB)   Return Address (MSB)   Return Address (MSB)   Return Address (MSB)   Return Address (MSB)   First Op Code of Return Routine   SWI	RTI	10	1	Op.Code Address + 1	1	Next Op Code
3			2	, <del>-</del>	1	·
4			1			
Stack Pointer + 3			4		1	
7			5	Stack Pointer + 3	1	i
7			6	Stack Pointer + 4	1	Index Register (MSB)
8			7	Stack Pointer + 5	1	_
9			8		1	
10   Return Address   1   First Op Code of Return Routine			9		1	
Next Op Code   Return Routine			10	Return Address	1	
2   FFFF   1   Restart Address (LSB)     3   Stack Pointer			-	# 14 1 4 1 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1		_
2   FFFF   1   Restart Address (LSB)     3   Stack Pointer	SWI	12	1	On Code Address + 1	1	Next On Code
3			1	_	-	_
4			_			
5	2		4	i	i - 1	
6 Stack Pointer - 3 0 Index Register (MSB) 7 Stack Pointer - 4 0 Accumulator A 8 Stack Pointer - 5 0 Accumulator B 9 Stack Pointer - 6 0 Conditional Code Register 10 Vector Address FFFA 1 Address of SWI Routine (MSB) 11 Vector Address FFFB 1 Address of SWI Routine (LSB) 12 Address of SWI Routine 1 First Op Code of SWI Routine  SLP 4 1 Op Code Address + 1 1 Next Op Code 2 FFFF 1 Restart Address (LSB)  FFFF 1 High Impedance - Non MPX Mode Address Bus - MPX Mode  Restart Address (LSB)	'		5	_		
7 Stack Pointer - 4 0 Accumulator A 8 Stack Pointer - 5 0 Accumulator B 9 Stack Pointer - 6 0 Conditional Code Register Address of SWI Routine (MSB)  11 Vector Address FFFB 1 Address of SWI Routine (LSB)  12 Address of SWI Routine 1 First Op Code of SWI Routine  SLP 4 1 Op Code Address + 1 1 Next Op Code  2 FFFF 1 Restart Address (LSB)  FFFF 1 Restart Address (LSB)  Address Bus - MPX Mode  Address Bus - MPX Mode  Address (LSB)			6			<del>-</del>
8 Stack Pointer - 5 0 Accumulator B 9 Stack Pointer - 6 0 Conditional Code Register 10 Vector Address FFFA 1 Address of SWI Routine (MSB) 11 Vector Address FFFB 1 Address of SWI Routine (LSB) 12 Address of SWI Routine 1 First Op Code of SWI Routine  SLP 4 1 Op Code Address + 1 1 Next Op Code 2 FFFFF 1 Restart Address (LSB)  FFFFF 1 High Impedance - Non MPX Mode Address Bus - MPX Mode  Restart Address (LSB)			7	_	i	_
9 Stack Pointer - 6 10 Conditional Code Register 10 Vector Address FFFA 1 Address of SWI Routine (MSB) 11 Vector Address FFFB 1 Address of SWI Routine (LSB) 12 Address of SWI Routine 1 First Op Code of SWI Routine  SLP 4 1 Op Code Address + 1 1 Next Op Code 2 FFFFF 1 Restart Address (LSB) 1 FFFFF 1 High Impedance - Non MPX Mode 3 FFFFF 1 Restart Address (LSB)  Restart Address Bus - MPX Mode	,	· '			1	
10   Vector Address FFFA   1   Address of SWI Routine (MSB)   11   Vector Address FFFB   1   Address of SWI Routine (LSB)   12   Address of SWI Routine   1   First Op Code of SWI Routine   1   Routine   1   Routine   1   Restart Address (LSB)   High Impedance - Non MPX Mode   Address Bus - MPX Mode   Address Bus - MPX Mode   Restart Address (LSB)				_	1 -	
11 Vector Address FFFB 1 Address of SWI Routine (LSB) 12 Address of SWI Routine 1 First Op Code of SWI Routine  SLP 4 1 Op Code Address + 1 1 Next Op Code 2 FFFFF 1 Restart Address (LSB) 4 High Impedance - Non MPX Mode 3 FFFF Restart Address (LSB)  Restart Address (LSB)			_		1 .	Address of SWI Routine
SLP 4 1 Op Code Address + 1 1 Next Op Code 2 FFFF 1 Restart Address (LSB)  High Impedance - Non MPX Mode Sleep 3 FFFF Restart Address (LSB)  Restart Address Bus - MPX Mode Restart Address (LSB)			11	Vector Address FFFB	1	Address of SWI Routine
SLP  4 1 Op Code Address + 1 1 Next Op Code 2 FFFF 1 Restart Address (LSB)			12	Address of SWI Routine	1	
2 FFFF						. –
2 FFFF	SLP	4	)	Op Code Address + 1	1	Next Op Code
FFFF  Sleep  3 FFFF  High Impedance - Non MPX Mode Address Bus - MPX Mode  Restart Address (LSB)		. •		— · — · · · · · · · · · · · · · · · · ·		
Sleep  3 FFFF  MPX Mode Address Bus - MPX Mode  Restart Address (LSB)			_ _		Ť.,	l in the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second
Sleep  Address Bus - MPX Mode  Restart Address (LSB)						
3 FFFF Restart Address (LSB)		4	Sleep			
			↓			
		1.0	3	FFFF		Restart Address (LSB)
				Op Code Address + 1		Next Op Code



8	& ICVCLEST -		Cycle #	Address Bus	R∕W	Data Bus
RELATI	[VE					
BCC BEQ BGT BLE BLT BNE BRA BVC	BCC BCS BEQ BGE 3 BGT BHI BLE BLS BLT BMT BNE BPL BRA BRN		1 2 3	Op Code Address + 1 FFFF  Branch Address Test = "1" Op Code Address Test = "0"	1 1 1	Branch Offset Restart Address (LSB) First Op Code of Branch Routine Next Op Code
BSR		5	1 2 3 4 5	Op Code Address + 1 FFFF Stack Pointer Stack Pointer - 1 Branch Address	1 1 0 0	Offset Restart Address (LSB) Return Address (LSB) Return Address (MSB) First Op Code of Subroutine

# 3.4 System Flowchart

A system flow of the HD6301Vl is given in Fig. 3-4-1.




Fig. 3-4-1 HD6301V1 System Flowchart

**@HITACHI** 





Fig. 4-1-1 Pin Arrangement (Top View)








Fig. 4-2 Package Information




Fig. 4-2 Package Information

## 5. ELECTRICAL CHARACTERISTICS

## ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	V
Input Voltage	V _{in}	$-0.3 \sim V_{CC} + 0.3$	V
Operating Temperature	Topr	0 ~ +70	°C
Storage Temperature	T _{stg}	-55 ∼+150	°C

(NOTE) This product has protection circuits in input pin from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend  $V_{in}, V_{out}: V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .



#### ■ ELECTRICAL CHARACTERISTICS (HD6301V1 and HD6303R)

• DC CHARACTERISTICS ( $V_{CC}$  = 5.0V  $\pm$  10%, f = 0.1  $\sim$  2.0 MHz,  $V_{SS}$  = 0V, Ta = 0  $\sim$  +70 $^{\circ}$ C, unless otherwise noted.)

. It	em	Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage	RES, STBY			V _{CC} -0.5		V _{cc}	
	EXTAL	V _{IH}		V _{cc} x0.7	-	+0.3	٧
	Other Inputs			2.0	_	. 0.0	
Input "Low" Voltage	All Inputs	VIL		-0.3	-	0.8	>
Input Leakage Current	NMI, IRO1, RES, STBY	I _{in}	$V_{in} = 0.5 \sim V_{CC} - 0.5$	_	_	1.0	μΑ
Three State (off-state) Leakage Current	$P_{10} \sim P_{17}, P_{20} \sim P_{24}, P_{30} \sim P_{37}, P_{40} \sim P_{47}, \overline{1S3}$	I _{TSI}	V _{in} = 0.5~V _{CC} -0.5	_	_	1.0	μΑ
Output "High" Voltage	All Outputs	W	$I_{OH} = -200 \mu A$	2.4	_		٧
Output High Voltage	All Outputs	V _{OH}	I _{OH} = -10μA	V _{CC} -0.7	-	-	٧
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	_	1	0.55	<b>V</b>
Input Capacitance	All Inputs	C _{in}	$V_{in} = 0V, f = 1.0MHz,$ $Ta = 25^{\circ}C$	_	-	12.5	pF
Standby Current	Non Operation	I _{CC}	$V_{IL}$ ( $\overline{STBY}$ ) = 0 ~ 0.6V $V_{IH}$ ( $\overline{RES}$ ) = $V_{CC-05}$ ~	_	2.0	15.0	μА
			$V_{CC} V$ $V_{IL} (\overline{RES}) = 0 \sim 0.6V$				
0			Operating (f = 1MHz * *)	_	6.0	10.0	
Current Dissipation*		lcc	Sleeping (f = 1MHz**)		1.0	2.0	mA
RAM Stand-By Voltage		V _{RAM}		2.0	-		٧

- * VIH min = VCC -1.0V, VIL max = 0.8V A11 output pins have no load.
- ** Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max, values about Current Dissipations at  $\chi$  MHz operation are decided according to the following formulas.

typ. value (f =  $\chi$  MHz) = typ. value (f = 1MHz)  $x\chi$  max. value (f =  $\chi$  MHz) = max, value (f = 1MHz)  $x\chi$  (both the sleeping and operating)

# PERIPHERAL PORT TIMING

Item			Symbol	Test Con-		D6301V D6303R			D63A01\ D63A03F		HI Hi	Unit		
			Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Oiiit
Peripheral Data. Set-up Time	Port 1, 2, 3, 4		t _{PDSU}	Fig. 5-3	200	-	_	200	_	_	200	-	-	ns
Peripheral Data Hold Time Port 1, 2, 3, 4		t _{PDH}	Fig. 5-3	200	-	_	200	_	-	200	-	1	ns	
Delay Time, Enable Positive Transition to OS3 Negative Transition		t _{OSD1}	Fig. 5-5	-	1	300	1	_	300	_	_	300	ns	
Delay Time, Enable Positive Transition to OS3 Positive Transition			t _{OSD2}	Fig. 5-5	-	_	300	-	_	300	_	-	300	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid		t _{PWD}	Fig. 5-4	-	_	300	-	_	300	-	-	300	ns	
Input Strobe Pulse Width			t _{PWIS}	Fig. 5-6	200	_	_	200	_	-	200	_	_	ns
Input Data Hold Time Port 3			t _{IH}	Fig. 5-6	150	-	_	150	_	_	150	_	_	ns
Input Data Setup	Time	Port 3	t _{IS}	Fig. 5-6	0	_	_	0	_	_	0		_	ns

^{*} Except P21



## **BUS TIMING**

Item			Symbol	Test Con-		HD6301V HD6303F			63A01V 63A03R	1/		D63B01\ D63B03I		Unit
			Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Unit
Cycle Time	Cycle Time		t _{cyc}		1	_	10	0.666	_	10	0.5	_	10	μs
Address Strobe P "High"	ulse Wi	dth	PWASH		220	_	_	150	-	_	110	_	-	ns
Address Strobe R	Rise Tim	ne	t _{ASr}		-	-	20	_	-	20	_	_	20	ns
Address Strobe F	all Tim	е	tasf		_	-	20	_	_	20	_	_	20	ns
Address Strobe D	elay Ti	me	t _{ASD}		60	-	-	40	_	_	20	_	_	ns
Enable Rise Time	)		t _{Er}		_	_	20	_	_	20	_	-	20	ns
Enable Fall Time			t _{Ef}		_	_	20	_	_	20	-	-	20	ns
Enable Pulse Wid	th "Hig	h" Level	PWEH		450	_	_	300	_	_	220	_	_	ns
Enable Pulse Wid	th "Lov	w" Level	PWEL	1	450	_	_	300	_	_	220	_	_	ns
Address Strobe to Time	Address Strobe to Enable Delay Time		tASED		60	_	-	40	_	_	20	-	-	ns
Address Delay Ti	me		t _{AD1}	Fig. 5-1, Fig.	_	_	250	_	_	190	-	-	160	ns
Address Delay 11	1110		t _{AD2}		-	-	250	-	_	190		_	160	ns
Address Delay Ti	me for	Latch	t _{ADL}		-	_	250	-	_	190	_	_	160	ns
Data Set-up Time		Write	t _{DSW}	5-2	230	-	-	150	-	-	100	-	-	ns
Data Set-up Time	•	Read	tosa	-	80	-	-	60	_	_	50	-	-	ns
Data Hold Time		Read	t _{HR}		0	-	-	0	ı	1	0	1	_	ns
Data Hold Tille		Write	t _{HW}		20	_	-	20	-	ı	20	1	ı	ns
Address Set-up T	ime for	Latch	tASL		60	-	-	40	-	-	20	-	_	ns
Address Hold Tin	ne for l	_atch	tAHL		20	_	_	20	-	-	20	-	-	ns
Address Hold Time		t _{AH}		20	-	-	20	_	-	20	-	_	ns	
A ₀ ~ A ₇ Set-up Time Before E		t _{ASM}		200	-		110	_	-	60	_	-	ns	
Peripheral Read   Non-Multiplexe		lultiplexed	(t _{ACCN} )		-	_	650	_	_	395	_	-	270	ns
Access Time	Multip	lexed Bus	(t _{ACCM} )		_	-	650	-	_	395	_	_	270	ns
Oscillator stabiliz	Oscillator stabilization Time		t _{RC}	Fig. 2-7-1,	20	_	_	20	_	_	20	_	_	ms
Processor Contro	l Set-up	Time	t _{PCS}	Fig. 2-8-1	200	_	_	200	-	_	200	_	_	ns

## TIMER, SCI TIMING

Item	Symbol	Test Con-	I HUESUSE			HD63A01V1/ HD63A03R			+	Unit		
i tem	Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Oilit
Timer Input Pulse Width	t _{PWT}		2.0	-	-	2.0	-	_	2.0	-	-	t _{cyc}
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 5–7	_ '	-	400	-	_	400	-	-	400	ns
SCI Input Clock Cycle	t _{Scyc}		2.0	_	_	2.0	_	_	2.0	_	_	t _{cyc}
SCI Input Clock Pulse Width	t _{PWSCK}		0.4	<b>-</b>	0.6	0.4	_	0.6	0.4	_	0.6	t _{Scyc}

#### MODE PROGRAMMING

Item	Symbol	Test		D6301V1 D6303R	/		D63A01 D63A03			D63B01\ D63B03I		Unit
rtem		dition	min	typ	max	min	typ	max	min	typ	max	
RES "Low" Pulse Width	PWRSTL		3		_	3	-	_	3	-	l –	t _{cyc}
Mode Programming Set-up Time	t _{MPS}	Fig. 5–8	2	_	_	2	_	_	2	_	_	t _{cyc}
Mode Programming Hold Time	t _{MPH}	5-8	150	-	_	150	_	-	150	_	_	ns




Fig. 5-1 Expanded Multiplexed Bus Timing




Fig. 5-2 Expanded Non-Multiplexed Bus Timing






Fig. 5-3 Port Data Set-up and Hold Times (MCU Read)




Fig. 5-4 Port Data Delay Times (MCU Write)




Fig. 5-5 Port 3 Output Strobe Timing (Single Chip Mode)




Fig. 5-6 Port 3 Latch Timing (Single Chip Mode)




Fig. 5-7 Timer Output Timing




Fig. 5-8 Mode Programming Timing




Fig. 5-9 Bus Timing Test Loads (TTL Load)



## 6. APPLICATIONS

## 6.1 Use of External Expanded Mode

The HD6301V1 supports five operation modes 1, 2, 4, 5 and 6 as external expanded modes. Usage of these modes is detailed in the following paragraphs.

## (1) Non-multiplexed modes

## (a) Mode 1 (New Mode)

In this mode, port 3 works as data bus, port 1 as lower address bus  $(A_0 - A_7)$ , and port 4 as upper address bus  $(A_8 - A_{15})$ . Since 16-bit addresses are sent out in parallel, the HD6301V1 can access to a 65k memory space with no address latch externally under this mode.




Fig. 6-1-1 HD6301V1, Mode 1



In the case when a write operation is performed to the internal memory including I/O and registers, the same data is also written into the external memory located by the same address if a memory exists.

In the case when a read operation is performed to the internal memory, however, only a data of the internal memory is read and no external data pointed by the same address is read. Read/write operation to the internal/external memory with the internal memory address range is also applied to the mode 2, 4, 5 and 6. Under this mode, the internal mask ROM of which location is \$F000 through \$FFFF to address is no more accessable and an external memory can be accessed with this address range.

After reset, Port 1 is a lower address bus  $(A_0 - A_7)$ , Port 4 is a upper address bus  $(A_8 - A_{15})$ .

(b) Mode 5 (Equivalent to Mode 5 of HD6801V)

Port 3 works as data bus; and port 4 as address bus  $(A_0 - A_7)$  or input pin by DDR. In this mode, pin 39 provides the result of the following decoding:

$$\overline{A_{15}} \cdot \overline{A_{14}} \cdot \overline{A_{13}} \cdot \overline{A_{12}} \cdot \overline{A_{11}} \cdot \overline{A_{10}} \cdot \overline{A_{9}} \cdot A_{8}$$

This output signal may be used as a chip select or chip enable signal permits to access an external memory up to 256 byte locations (\$0100 - \$01FF). The pin function of Port 4 can be changed from an address line to an input port in the case that the system does not need all of the 8 address lines by writing zero into the corresponding bit of Port 4 DDR.

An example of connection with PIA (HD6821, HD6321) is shown in Fig. 6-1-2.




Fig. 6-1-2 Connection of HD6301V1 with PIA

# (2) Multiplex Modes (Modes 2, 4 & 6)

Any multiplex mode provides a time multiplexed address and data on port 3. Therefore, an address latch is required externally. AS (Pin 39) signal is used for an address latch strobe. An example is illustrated in Fig. 6-1-3 to show how CMOS latch is used with the HD6301V1. It should be noted, however, that the output address from this latch is delayed.






Fig. 6-1-3 CMOS Latch

For high-speed operation, 74LS373 or high speed CMOS latch (74HC373) is desirable to minimize the delay time.

- (a) Mode 2, 4 (Equivalent to Mode 2 of HD6801V)
  In this mode, the internal mask ROM (\$F000 through \$FFFF) is disabled and external memory becomes valid instead. Port 4 works as the upper address bus.
- (b) Mode 6 (Equivalent to Mode 6 of HD6801V)
  In this mode, the internal mask ROM is enabled.
  Port 4 works as address bus (A₈ A₁₅) input.
  Since Port 4 becomes input mode after reset,
  "1" must be written into DDR by program if it is required to use the port as address buses.






Fig. 6-1-4 HD6301V1 MCU Expanded Multiplex Mode

#### 6.2 Standby Mode

Bringing  $\overline{\text{STBY}}$  "Low", the HD6301Vl goes into the Standby mode. In this mode, the CPU becomes reset and all clocks of the HD6301Vl become inactive.

The contents of the internal RAM is retained as long as  $V_{CC}$  is supplied ( $V_{CC} \geq 2V$ ). Under Standby Mode, memory back-up is possible with only a few  $\mu A$  of leakage current. With "l" level at  $\overline{STBY}$  pin, the MCU exits from Standby Mode. When "l" level is detected at  $\overline{STBY}$  pin, a clock generator begins to oscillate and the internal reset condition is released. At this time,  $\overline{RES}$  signal should be set at "0" level for at least OSC stabilization time ( $t_{RC}$ ) before the CPU operation restarts. Otherwise, the normal operation is not guaranteed.

A typical flowchart to use a Standby Mode is shown in Fig. 6-2-1.






Fig. 6-2-1 Flowchart of Standby Mode Application



The timing relationship shown in Fig. 6-2-2 must be satisfied.




Fig. 6-2-2 Timing Chart of Each Signal

* Either RES1 or STBY1 can become "0" level as long as the execution time of NMI routine is guaranteed.

Fig. 6-2-3 shows an example of a circuit to implement the timing sequence shown in the Fig. 6-2-2.




Fig. 6-2-3 Example of Circuit Diagram for a Standby Operation



<Precaution for using Standby Power bit>

The Standby power bit in the RAM control status register detects that VCC is supplied or not. When the VCC rise time is equal or less than  $100\,\mu\text{s}$ , the Standby power bit may not be cleared. To avoid this, the VCC rise time should be more than  $100\,\mu\text{s}$ , for example, by using the larger bypass capasitor.

# 6.3 Address Trap, OP-Code Trap Application

The HD6301V1 facilitates two trap functions, the operation code trap and the address trap, to protect the HD6301V1 to proceed an erroneous operation. The operation code trap is a trap when an operation code currently fetched is illegal or undefined. Therefore, when undefined codes listed below are fetched, a trap is caused and the HD6301V1 avoids further erroneous operation. The priority level of the interrupt caused by this operation code trap is next to the RESET. Undefined codes of the HD6301V1 are: \$00, \$02, \$03, \$12, \$13, \$14, \$15, \$1C, \$1D, \$1E, \$1F, \$41, \$42, \$45, \$4B, \$4E, \$51, \$52, \$55, \$5B, \$5E, \$87, \$8F, \$C7, \$CD and \$CF.

The address trap is a TRAP when an operation code is fetched from the memory area shown in Table 2-3-1. It should be noted, however, this function works only under op-code fetch (not for data access). Under the support of error processing program in trap service routine, the user can protect the system from further erroneous operation. If RTI instruction is executed at the end of the trap service routine, the program control returns to the location where the trap is caused previously and then another trap may be caused again. So, please take special care when a programmer uses this trap function.

#### 6.4 Slow Memory Interface

Here described is the example of clock width controll circuit and its timing chart, where E-clock high time is extended to assure enough access time.

The expanded enable high pulse width (PW' $_{\rm EH}$ ), which is implemented by using the circuit shown below, is calculated as follows:

$$PW'_{EH} = (n+1) \cdot t_{4\phi CVC} + PW_{EH} \leq 10 - PW_{EL}(\mu s)$$

where n : Integer part of  $[t_W/t_{4\phi cyc}]$ 

 $t_{4\phi {
m CYC}}$ : 4¢ clock cycle time (µs)

 $\text{PW}_{\text{EH}}$  : Enable High pulse width (µs)

 ${\tt PW}_{\tt ET.}$  : Enable Low pulse width (µs)

 $t_W$ : approx. 0.45 ·  $C_{ext}(pF)$  ·  $R_{ext}(k\Omega) \times 10^{-3}$  (µs)

The circuit shown is for a reference purpose. It is assumed that users will refine it for actual design.




Fig. 6-4-1 Clock Control Circuit






Fig. 6-4-2 Clock Timing

# 6.5 Interface to HN61256

The examples of the interface to a slow memory device,  ${\rm HN61256}$  (CMOS 256k bit Mask programmable ROM), is described here.

The AC characteristics and the access timing of the HN61256 is shown in Fig. 6-5-1.

Item	Symbol	min	max	Unit	
Read Cycle Time	t _{RC}	4.0	-	μs	
Address Access Time	t _{AACC}	-	3.5	μs	
Chip Enable Access Time	t _{EACC}	-	3.0	μs	
Data Hold Time from Address	t _{DF}	t _{DF} 0.05		μ <b>s</b>	
Address Set-up Time	t _{AS}	0.5	<u>-</u>	μs	
Address Hold Time	$t_{\mathtt{AH}}$	0	_	μs	
Chip Enable ON Time	t _Œ	3.0		μs	
Chip Enable OFF Time	t _{CE}	0.5	_	μs	




Fig. 6-5-1 AC Characteristics and Access Timing of HN61256



### 6.5.1 Use of Two Latches

The two HD14508B are used in order to latch 16 bit address. An example of the program and its access timing chart are shown in Table 6-5-1 and Fig. 6-5-3, respectively.




Fig. 6-5-2 Using Two Latches

Table 6-5-1 An Example of the Program

Mne	monic		Cycles	
L	DAA	#\$FF	2	
s	TAA	P4DDR	3	PORT 4 is the output port.
L	DD	#\$ADDRS1	3	Data that is the address's upper 8
				bits including CS signal and changes
				ST1 into high and ST2 into low.
s	TD	PORT3	4	Enables ST1, disables ST2, and
				moves the address's upper 8 bits
				into PORT 4.
L	DD	#\$ADDRS2	3	Data that is the address's lower
				8 bits and changes ST1 into low
				and ST2 into high.
s	TD	PORT3	4	Disables ST1, enables ST2, and
<u> </u>				stores the address's lower 8 bits
				into PORT 4.
L	DAA	#IMM1	2	Data that changes ST1 and ST2 into
				low and $\overline{\text{CE}}$ into active.
s	TAA	PORT3	3	Disables ST1 and ST2 and enables
		3		CE.
L	DAB	#\$00	2	
s	TAB	P4DDR	3	PORT 4 becomes the input port.
L	DAA	PORT4		Reads data.




Fig. 6-5-3 Access Timing Chart

#### 6.5.2 Stretch of E clock

Fig. 6-5-4 is an example circuitry to show how the E clock is stretched.

The operation Mode of the HD6301V1 is in Mode 6; and the clock frequency of  $4\varphi$  is 4~MHz.




Fig. 6-5-4




Fig. 6-5-5 HN61256 Read Timing



In this example,  $^{PW}_{\rm EH}$  of which timing is extended by using the clock control circuit (Fig. 6-4-1) must be at least 4  $\mu s$ . The LS173 is to assure enough address set up time (t_{AS}) of HN61256.

## 6.6 Interface to the Realtime Clock (HD146818)

The HD146818 (realtime clock + RAM : RTC) is a CMOS micro-computer peripheral LSI that incorporates the clock and calendar functions to compute year, month, day, day of week, and time. When this HD146818 is interfaced to the HD6301V1, this LSI provides a real time clock information to be displayed.

In addition to the real time clock function of the HD146818, this device also be utilized as a system interval timer and a square waves generator. An example of the interface between the HD146818 and the HD6301V1 is shown in Fig. 6-6-1. It can be interfaced under the expanded multiplexed mode (mode 4 or 6) of the HD6301V1.




Fig. 6-6-1 HD6301V1 MCU Expanded Multiplexed Mode Interface

The calendar and clock display functions of HD146818 are shown below.




Fig. 6-6-2 HD146818 Built-in RAM Address Map



Data range (Hexadecimal) Data range Address Function (Decimal) Binary data BCD data mode mode 0 SECONDS 0 to 59 00 to 3B 00 to 59 1 SECONDS ALARM 0 to 59 00 to 3B 00 to 59 2 MINUTES 0 to 59 00 to 3B 00 to 59 3 MINUTES ALARM 0 to 59 00 to 3B 00 to 59 4 12-hour HOURS 1 to 12 01 to 0C/ 01 to 12/ mode 81 to 8C* 81 to 92* 24-hour 0 to 23 00 to 17 00 to 23 mode 5 HOURS 12-hour 1 to 12 01 to 0C/ 01 to 12/ ALARM mode 81 to 8C* 81 to 92* 24-hour 0 to 23 00 to 17 00 to 23 mode 6 DAY OF THE WEEK 1 to 7** 01 to 07 01 to 07 7 DAY OF THE MONTH 1 to 31 01 to 1F 01 to 31 8 MONTH 1 to 12 01 to 0C 01 to 12 9 YEAR 0 to 99*** 00 to 99 00 to 63

Table 6-6-1. HD146818 Time, Calendar, & Alarm Data Display

### [Notes]

- *: The most significant bit differentiates between AM and PM. That is, 0 = AM and 1 = PM.
- **: 1 = Sunday, 2 = Monday, 3 = Tuesday, 4 = Wednesday, 5 = Thursday, 6 = Friday, and 7 = Saturday
- ***: This takes the lower two digits of the calendar year.

The information of the calendar and the time are stored on the built-in RAM and updated every second. The built-in RAM includes not only the display RAM but also 50-byte user RAM which stores data necessary for the system.

The HD6301V1 gets the calendar and time information by reading the built-in RAM of the HD146818. The HD146818 generates three different types of interrupts, update interrupt, alarm interrupt and periodic interrupt, to the HD6301V1. The HD6301V1 proceedes a service for each of these interrupt requests by a software control.



Such a combination of the HD6301V1 and the HD146818 easily implements a compact real time system with reduced power dissipation.

Note: For details of the HD146818, refer to "HD146818 Data Sheet".

### 6.7 Reference Data of Battery Service Life

Fig. 6-7-1 shows the battery service life taken from a silver oxide battery: SR44W (by Hitachi Maxell).




Fig. 6-7-1 Battery Service Life (Maxell SR44W)



#### 7. PRECAUTIONS

#### 7.1 Write-Only Register

When a write-only register such as the DDR of the port is read by the MPU, "\$FF" always appears on the data bus. Note that when an instruction which reads the memory contents and does some arithmetic operation on the contents of the write-only register, it always gets \$FF as the arithmetic and logical results. AIM, OIM and EIM instructions are unable to apply especially for the bit manipulation of the DDR of the I/O port.

#### 7.2 Address Strobe (AS)

The AS signal is used as an address latch strobe and is always accompanied with the E-clock. This means the AS is available in both Operation and Sleep Mode whenever the E-clock is generated. The AS signal is disabled in Mode 5, 7 or under Standby Mode and the Pin 39 is used for other purposes in these cases.

#### 7.3 Mode 0

This mode is used for the test purpose only. It is not recommended to use this mode for the other purposes.

### 7.4 Trap Interrupt

When executing an RTI instruction at the end of the interrupt routine, trap interrupt different from other interrupts returns to the address where the trap interrupt was generated. Attention is necessary when using several trap interrupts in the program. See Fig. 7-4-1 and 7-4-2 for details.






Fig. 7-4-1 Fetching an Undefined Op-code

After executing OPn instruction, the HD6301V1 fetches and decodes an undefined op-code inside to generate a trap interrupt. When RTI instruction is executed in this trap interrupt servicing routine, the HD6301V1 will set \$FF03 in PC, fetch the undefined code again, generate a trap interrupt and repeat ABC endless-loop.




Fig. 7-4-2 Fetching Erroneously

After performing BSR instruction, the branch destination address is output on an address bus to fetch the first op-code of a subroutine. If \$0001 is output as an address by some mistake the HD6301Vl decodes it inside and generates a trap interrupt. When RTI instruction is performed in this trap interrupt servicing routine, the HD6301Vl will set \$0001 in PC and start from this address, which causes a trap interrupt again and repeat this endless-loop.



#### 7.5 Power-on Reset

At power-on it is necessary to hold  $\overline{\text{RES}}$  "low" to reset the internal state of the device and to provide sufficient time for the oscillator to stabilize. Pay attention to the following.

* Just after power-on, the MPU doesn't enter reset state until the oscillation starts. This is because the reset signal is input internally, with the clocked synchronization as shown below.




Fig. 7-5-1 Reset Circuit

Thus, just after power-on the LSI state (I/O port, mode condition etc.) is unstable until the oscillation starts. If it is necessary to inform the LSI state to the external devices during this period, it needs to be done by the external circuits.

## 7.6 Precaution to the Board Design of Oscillation Circuit

As shown in Fig. 7-6-1 there is a case that the crosstalk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this. Crystal and  $C_{\rm L}$  must be put as near the HD6301Vl as possible.




Fig. 7-6-1 Precaution to the Board
Design of Oscillation Circuit




Fig. 7-6-2 Example of Oscillation Circuits in Board Design

7.7 Application Note for High Speed System Design Using the HD6301V1

This note describes the solutions of the potential problem caused by noise generation in the system using the HD6301V1.

The CMOS ICs and LSIs featured by low power consumption and high noise immunity are generally considered to be enough with simply designed power source and the GND line.

But this does not apply to the applications configured of high speed system or of high speed parts. Such high speed system may have a chance to work incorrectly because of the noise by the transient current generated during switching. The noise generation owing to the over current (Sometimes it may be several hundreds mA for peak level.) during switching may cause data write error.

This noise problem may be observed only at the Expanded Mode (Mode 1, 2, 4, 5 and 6) of the HD6301V1. The Single Chip Mode (Mode 7) of the HD6301V1 has no such a problem.

Assuming the HD6301Vl is used as CPU in a system.

#### 7.7.1 Noise Occurrence

If the HD6301Vl is connected to high speed RAM, a write error



may occur. As shown in Fig. 7-7-1 the noise is generated in address bus during write cycle and data is written into an unexpected address from the HD6301V1. This phenomenon causes random failures in systems whose data bus load capacitance exceeds the specification value (90 pF max.) and/or the impedance of the GND line is high.




Fig. 7-7-1 Noise Occurrence in Address Bus During Write Cycle

If the data bus  $D_0 \sim D_7$  changes from "FF" to "00", extremely large transient current flows through the GND line. Then the noise is generated on the LSI's  $V_{SS}$  pins proportioning to the transient current and to the impedance (Zg) of the GND line.




Fig. 7-7-2 Noise Source

This noise level,  $V_{\text{n}}$ , appears on all output pins on the LSI including the address bus.

Fig. 7-7-3 shows the dependency of the noise voltage on the each parameter.






Fig. 7-7-3 Dependency of the Noise Voltage on each Parameter


#### 7.7.2 Noise Protection

To avoid the noise on the address bus during the system operation mentioned before, there are two solutions as follows:

The one method is to isolate the HD6301Vl from peripheral devices so that peripherals are not affected by the noise. The other is to reduce noise level to the extent of not affecting peripherals using analog method.

#### (1) Noise Isolation

Addresses should be latched at the negative edge of the AS signal or at the positive edge of the E signal. The 74LS373 is often used in this case.



#### 2. Noise Reduction

As the noise level depends on each parameter such Cd,  $V_{\rm CC}$ , Zg, the noise level can be reduced to the allowable level by controlling those analog parameters.

- (a) Transient Current Reduction
  - (i) Reduce the data bus load capacitance. If large load capacitance is expected, a bus buffer should be inserted.
  - (ii) Lower the power supply voltage  $V_{\mbox{\footnotesize{CC}}}$  within specification.
  - (iii) Increase a time constant at transient state by inserting a resistor (100  $\sim$  200 $\Omega$ ) to Data Buses in series to keep noise level down.

Table 8-1 shows the relationship between a series resistors and noise level or a resistor and DC/AC characteristics.




Table 7-1

Item		Resistor	No	100Ω	200Ω		
	Noise Voltage Leve	I .		See Fig. 36			
DC Character	istics	loL	1.6 mA	1.6 mA	1.0 mA		
AC Charac- teristics	f = 1 MHz	No change					
		t _{ADL}	190 ns	190 ns	210 ns		
	f = 1.5 MHz	^t ACCM	395 ns	395 ns	375 ns		
		^t ADL	160 ns	180 ns	200 ns		
	f = 2 MHz	^t ASL	20 ns	20 ns	0 ns		
		t _{ACCM}	270 ns	250 ns	230 ns		

Fig. 7-7-4 shows an example of the dependency of the noise voltage on the load capacitance of the data bus.*




Fig. 7-7-4

*Note: The value of series resistor should be carefully selected because it heavily depends on each parameter of actual application system.

Fig. 7-7-5 shows the typical wave form of the noise.




Fig. 7-7-5



- (b) Reduction of GND line impedance
  - (i) Widen the GND line width on the PC board.
  - (ii) Place the HD6301V1 close by power source.
  - (iii) Insert a bypass capacitor between the  $V_{\rm CC}$  line and the GND of the HD630lVl. A tantalum capacitor (about 0.1 $\mu F$ ) is effective on the reduction.




Fig. 7-7-6 Layout of the HD6301V1 on the PC Board

#### I. EPROM ON PACKAGE HD63P01M1

1. Overview

The HD63P01M1 is an 8-bit CMOS single-chip microcomputer unit, which can use 4k bytes or 8k bytes of EPROM on the package instead of internal ROM. The HD63P01M1 can be used to debug or emulate the HD63O1V1 for software development. And also it can be used in low-volume production.

#### (1) Features

- Pin Compatible with HD6301V1
- On Chip Function Compatible with HD6301V1
  - · 128 Bytes of RAM
  - 29 Parallel I/O
  - · 2 Lines of Data Strobe
  - 16 Bit Programmable Timer
  - · Serial Communiction Interface
  - 2 Interrupt Pins
- Low Power Consumption Mode
   Sleep Mode, Standby Mode
- Minimum Instruction cycle Time
   lμs (f=1MHz)
- Bit Manipulation, Bit Test Instruction
- Protection from System Upset

Address Trap, Op-Code Trap

• Applicable to 4k or 8k Bytes of EPROM

4096 Bytes: HN482732A

8192 Bytes: HN482764, HN27C64

### II. 1.5 MHz & 2 MHz Operation in Single Chip Mode of HD63P01M1

 $\mbox{HD63P01M1}$  now in mass production is guaranteed to be operated in 1 MHz. But if it satisfies the conditions below, it can be operated in up to 2 MHz.

- Note (1) Only single chip mode (mode 7) is available.
- Note (2) The access time is limited when the operating frequency is more than 1  $\,$  MHz. So, use the EPROM which satisfies the condition below.


While operating in 1.5 MHz, the access time must be less than or equal to  $400~\mathrm{ns}$ .

While operating in 2 MHz, the access time must be less than or equal to 250 ns.


- Note (3) Temperature Range :  $Ta=0^{\circ}C-70^{\circ}C$ Operating Voltage :  $V_{CC}=5V\pm10\%$
- Note (4) This data is only for reference, and does not guarantee this characteristic.



# (2) Pin Arrangement




#### (3) Dimensional Outline




Note) Inch value indicated for your reference

# (4) Block Diagram




## (5) Memory Map and Operation Mode


The operation mode of the HD63P01Ml is similar to the HD6301Vl. As for the memory map, EPROM address space is 8k Bytes (\$E000 to \$FFFF) in the HD63P01Ml, while ROM address space is 4k Bytes (\$F000 to \$FFFF) in the HD6301Vl.



(to be continued)



(to be continued)




- 2. Precautions to Use the HD63P0lMl
- (1) Precaution to Emulate the HD6301V1 by HD63P01M1

Please use 4k bytes of EPROM address space located from \$F000 through \$FFFF. But do not use 4k bytes from \$E000 through \$EFFF because these addresses are internal for the HD63P01M1, while these are external for the HD630lV1.

(2) Precaution to Use the EPROM On-Package 8-bit Single Chip Microcomputer

Please pay attention to the followings, since this MCU has special structure with pin socket on the package.

- (a) Don't apply high static voltage or surge voltage over MAXIMUM RATINGS to the socket pins as well as the LSI pins. If not, that may cause permanent damage to the device.
- (b) When using 32k EPROM (24 pin), insert it on the mark side and let the four above pins open.



- (C) When using this in production like mask ROM type single chip microcomputer, pay attention to the followings to keep the good contact between the EPROM pins and socket pins.
  - (i) When soldering the LSI on a print circuit board, the recommended condition is

Temperature : lower than 250°C

Time : within 10 sec.

(ii) Note that the detergent or coating will not get in the socket during flux washing or board coating after soldering, because that may cause bad effect on socket contact.



- (iii) Avoid permanent application of this under the condition of vibratory place and system.
  - (iv) The socket, inserted and pulled repeatedly loses its contactability. It is recommended to use new one when applied in production.

Ask our sales agent about anything unclear.



#### 1. Overview

The cross assembler and the hardware emulator using various types of computer are prepared by the company as supporting systems to develop user's programs. User's programs are mask programmed into the ROM and delivered as the LSI by the company.

Fig. II-1 shows the typical program design procedure and Table II-1 shows the system development support tool for the HD6301Vl which are used in these processes.




Fig. II-l Program Design Procedure

#### (Explanation)

- ① When the user programs the system using the HD6301V1 series, a functional assignment of each I/O pin and an allocation of RAM area should be specified adjusting to designed system before actual programming.
- 2 A flowchart is designed to implement the functions and it is coded by using the HD6301V1 mnemonic code.




- 3 Write the software coded according to the flowchart on a floppy disk to make a source program.
- 4 Assemble the source program to generate an object program using a computer. Assembly errors are also detected.
- (5) Verify the program through hardware emulation with an emulator, EPROM on-chip or EPROM on-package type microcomputer.
- 6 Send the completed program to the company in the form of EPROM. Send "Single-chip microcomputer order specification" and "Mask option list" at that time.
- 7 ROM and mask option are masked by the company. LSI is testatively produced and the sample is handed in to the user. If a user doesn't see any problem in programming, mass production can be started.



Table II-1 Support Tools

Part No.	Emulator	EPROM on- chip LSI	EPROM on-chip LSI Program- ming Socket Adapter	EPROM on- package LSI	IBM PC cross assembler	IBM PC C Compiler
HD6301V1, HD6303R, HD6303R1	H31MIX4 (HS31VEML04H)	HD63701VOC	H31VSA01A	HD63P01M1	S31IBMPC	US31PCLI1SF




HD6301V1 and HD6303R Development Tools



### 2. Single Chip Microcomputer ROM Ordering Procedure

### (1) Development Flowchart

Single chip microcomputer device is developed according to the following flowchart after program development.



(Note) Please send in 1, 2, and 3 at ROM ordering, and send back 4, 5 after approving.

Device Development Flowchart



- (2) Data you send and precautions
  - (a) Ordering specifications ---- Common style for all Hitachi single chip microcomputer devices. Please enter as for the followings. The format is shown in the next page.
    - Basic ITEM
    - Environmenť Check List
    - · Check List of attached data
    - Customer
  - (b) ROM code ---- Please send in the ordering ROM code by 2
    sets of EPROM the same contents are written.
    Enter ROM code No. in them. It is desirable to send in program list for easy confirmation of the program contents.
- (3) Change of ROM code

Note that if you change the ROM code once sended in or other specification, the ROM must be developed from the beginning. The cost of mask charge should be provided again in this case.

(4) Samples and Mass production

(Working Sample) ------ Sample for confirmation of the contents of ROM code and that of mask option. Normally 3 samples are sent, but not guaranteed as for reliability. Please evaluate and approve immediately because the following sample making and mass production are set about after obtaining your evaluation.

(Engineering Sample) ----- Sample for evaluating also reliability. 10 pcs are included in mask charge.



maybe purchased separately.

(Mass Product) ------ Products for actual mass production. Please enter the plan of mass production in full.


(Commercial Sample) ----- Samples for pre-production which

# HD6301V1 ORDERING SPECIFICATIONS

(1) GENERAL CHARACTERISTICS (Fill in blank space or check appropriate box x.)

				_ (		ik space (		11 1	
Customer						ge Outline	е	□ DP-40 □ CP-44	
Device Type					(See	page 183.)		FP-54 CP-52	
Application (be specific)								CG-40	
Customer ROM Code ID					Options/Remarks:				
ZTAT TM Conversion	Yes No								
ROM Code Media		☐ EPROM☐ ZTAT [™]	Minct	Spec	fy: Customer Programmed Start Address Customer Programmed Stop Address				
Operating Temperature		Standa	rd 🔲	J (-40	)° C to +	°C to +85°C) version if offered			
Remask		Yes		No	Previ	ous Hitac	hi	P/N	
(2) OPERATIN	١G	CHARAC	TERIST	ICS	(Fill in t	lank spac	e (	or appropriate box x.)	
LSI Ambient		Typical		.C	Target Of Reli			1000 Fit ()	
Temperature		Range	°C-	°C		500 Fit			
LSI Ambient		Typical		%	Accept Quality	L		ical 0.25% ()	
Humidity		Range	%-	%	Level	Vis	3112	0.0370	
Power On Duration		Typical	Hours	/Day	LSI Operating Speed (Specify MHz or KHz) Remarks:				
	Maximum Applied Power Supply Max. V		Kelliali	<b></b>					
Voltage To LSI JO Max. V		V							
(3) ELECTRIC	CAI	L CHARA	CTERIS	TICS	(Fill i	n blank sp	ac	e or check appropriate box x.)	
Purchasir	ıg S	pecification	ns		Hitachi's Standard Specifications				
						Refer T	o.	Data Sheet:	
					For Hitachi Use Only				
(4) CUSTOMER APPROVAL (5) ROM CODE VERIFICATION									
Customer Name								LSI Type No.	
PO#								Shipping Date of	
Approved By (print)								ROM To Customer	
Approved By (signature)								Approved Date of ROM From Customer	
Date ROM From Customer									

Theme	Question	Answer
Process to Use a Port as an Outputs	When using an I/O port as an output, is the data stored to the Data Register or is the Data Direction Register (DDR) set at first?	Store the data to the Data Register at first and then set DDR (DDR=1); if not, unknown data is output from the port.
Relation between Writing into the FRC and SCI Operation	How are writing into the timer Free Running Counter(FRC) and the Serial Communication Interface(SCI) related?	The source of the clock input to the SCI Shift Registers is the timer FRC.  Therefore, if new data is written into the FRC, SCI operations are disturbed.  See the following diagram.  \$09,\$0A
		Receive Shift Register  FRC  Generator  Transmit Shift Register  * A write into the FRC is prohibited during SCI operations
Writing into the FRC during Serial Receive/Transmit	Is it prohibited to write data into the Free Running Counter(FRC) during serial receive/transmit?	Yes. If data is written into the FRC during serial receive/transmit, the FRC stops counting up and the baud rate changes.  In condition other than serial receive/transmit, it's possible to write.




Theme	Question	Answer
Serial I/O Operation	The serial I/O does not operate satisfactorily. Initialization does not seem to be wrong, but the data is not transmitted. What is wrong?  Initialize by User Program (1) Set the Rate/Mode Control Register (RMCR) to the desired operation. (2) Set the Transmit/Receive Control Status Register (TRCSR) to the desired operation.	Just after the initialization of serial I/O, the data transmit is not operative during 10 cycles of Baud Rate after setting the TE. The reason is as follows. Setting the transmit enable bit (TE bit) causes ten consecutive "1" of preamble and makes the transmitter section operative. In other words, the transmitter section gets ready after one frame (10 bits) transmitting time according to the Baud rate.  (ex.) When the Baud rate is set to 9600 Baud (104.2µs at 1 bit),  Set the Baud rate Set TE Transmit OK
Serial I/O Register Read	When transmitting the data, is reading the Transmit/Receive Control Register (TRCSR) required? When the transfer interval is long enough compared with the Baud rate, Transmit Data Register Empty (TDRE) will be set. In that case, are there any problems when transmitting data without checking the TDRE flag in the TRCSR?	The TDRE flag shows if the TDRE register is empty or not. When writing a data to the TDR with TDRE=1, it's not necessary to check the TDRE. But reading the TDRE flag tells us the contents of TDR. For example, when new data is written to the TDR with TDRE "O"(TDR already has a data); the old data will be erased. When the transfer interval is long enough compared with the Baud rate, there's no problem. However, check TRCSR if possible.


	Theme	Question	Answer
-	Detection of the HD6301V1 Serial Start Bit	<ul><li>(1) What is the relation between the HD6301V1 serial sampling clock frequency and the baud rate ?</li><li>(2) What does "Sampling error" mean ?</li></ul>	<ul><li>(1) The serial sampling clock frequency is eight times the baud rate.</li><li>(2) "Sampling error" means receive margin at the serial operation time.</li></ul>
			Receive margin:  The HD6301Vl detects the start bit and samples the data bit using the falling edge of the sampling clock.  The general equation is shown as follows.
			<pre>1.) General equation     M = [(0.5-1/N) - (D-0.5)/N - (L-0.5)F] × 100 (%)     M: Receive margin     N: Ratio of baud rate to sampling clock (0 to 0.5)     D: Duty of the longer sampling clock of "H", and "L"     L: Frame length (7 to 12 bits)     F: Absolute value of deviation of sampling clock frequency</pre>
?			2.) Abbreviated equation     M = (0.5-1/N) × 100 (%)     Conditions: D = 0.5, F = 0      N   8   16   32   64   Note
			M 37.5 43.75 46.875 48.4375 In the HD6301V1, N=8.
			Figure 1 Clock
			Start bit  1/N Start bit sampling Triger

0.5

Theme	Question	Answer
Free Running Counter Read	When the FRC of the HD6301V1/HD6303R is read with the double byte load instructions (2 cycle execution for FRC reading), is it read correctly?  Double byte load instructions require two cycles to be executed and the cycle to read the low byte of FRC becomes the next cycle of the high byte.  Is it OK?  (EX)  High Read Low Read  FRC (1 cycle) (2 cycle)  (\$09,\$0A)  \$F7FF \$F800  F7 00  (When reading \$F7FF from the counter)	The FRC of the HD6301V1/HD6303R contains a parallel temporary register. When the high byte of the FRC is read, the low byte is set in the temporary register. The Low byte data in the temporary register is set to the AccD at the next cycle. Therefore, it is possible to read the FRC correctly.  High Read Low Read  FRC \$FF FF \$FB 00  Temporaly Register  Read Data \$F7 FF \$FF  AccD F7 FF  (When reading \$F7FF from the counter)
Preset Method of the Free Running Counter	What is the difference between the HD6801V and HD6301Vl in writing data into the free running counter ?	The FRC preset method of the HD6801V is different from the HD6301V1.  Type Preset Method  HD6801V The FRC is always preset to "\$FFF8".  HD6301V1 1. Writing to the high byte presets the FRC to \$FFF8.  2. The FRC is set to desirable data by a double byte store instruction.



Theme	Question	Answer
IRQ ₁ Acceptance	(1) Is $\overline{\text{IRQ}}_1$ ignored when the Condition Code Register I mask is set?	(1) If the Condition Code Register I mask is set, $\overline{\text{IRQ}}_1$ is completely ignored.
	(2) After the I mask is reset, will the interrupt sequence start by the interrupt request flag having been latched?	(2) With the I mask set, the interrupt request flag will not be latched.  (1)  Reset starts  Reset starts  CLI  IRQ1 is ignored.  IRQ1 is ignored.
Timer Interrupt and External Interrupt	In the routine below, when is the next timer interrupt accepted?  Main Timer (OCI) External Interrupt  (Execution time (IRQ) Routine = 1.5ms) (Execution time=3ms)  Read the TCSR Store 2.6ms at timer period to the OCR Next Timer Interrupt Request RTI  RTI  ECCI=1 RTI  RTI	The next timer interrupt is accepted in the main routine just after RTI instruction execution.  Main Timer(OCI) External Interrupt Routine Routine (IRQ) Routine  Next Timer OInterrupt Request  Next Timer (OCI) Routine



<u></u>	<del></del>	
Theme	Question	Answer
CLI Instruction and Interrupt Operation	In the HD6301V1, a timer interrupt is not accepted in the following program. Is there any problem?  Main Routine	To accept an interrupt, two machine cycles are necessary between CLI and SEI. That is, in this program, two NOP instructions are necessary. The same thing can be said when using TAP for CLI and SEI.
	LO1 CLI NOP SEI : : BRA LO1	LO1 CLI
Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)	With which edges of the EXTAL clock does the E clock change synchronously, rising edge (†) or falling edge (↓)?	It changes synchronously with the falling edge (  ) of the EXTAL clock.
Constants of the Reset Circuit	Does the capacitor of the recommended reset circuit in the HD6303R (HD6301V1) have an upper limit?	Capacitor Cr does not have upper limit because of the Schmitt trigger circuit provided with the RES.  Available if Rr.Cr>>20ms To the system power supply
		R ₁ V _{CC} NMI V _{CC} NMI STBY ₁ RES ₁ RES ₁
		To peripherals /// HD6301V R1 < R2, Rr · Cr » 20ms

Theme	Question	Answer
Port Output After Resetting	What data does a port output when the Data Direction Register(DDR)=1 after resetting?	After resetting, since the Data Register of a port is undefined, undefined data is output when the DDR=1. Input definite data by programming in the Data Register before setting the DDR=1.
· · · · · · · · · · · · · · · · · · ·		
Schmitt Trigger Circuit of STBY	Is the Schmitt trigger circuit provided with the HD6301V1 STBY?	Yes.
Return from Standby Mode	What occurs when returning from the standby mode without using RES?	The CPU does not operate normally because the contents of each register are not definite. Therefore, always use the $\overline{\text{RES}}$ when returning from the standby mode.
Going into the Standby Mode	Does the CPU go into the standby mode after current instruction execution is completed?	No. Because there is no connection between the instruction execution sequence and the standby mode. That is, when the $\overline{\text{STBY}}$ pin goes into "Low", the state is latched at the next rising edge of E clock. Then the internal registers are reset at the next falling edge.
		Internal registers are reset.



Theme	Question	Answer
Timing for the Standby Mode	The timing for the standby mode is shown in the HD6301V user's manual.  T1 is not defined. How long is T1?  NMI  RES  RAM Control Register Set  Reset Start  T2: Oscillation Stabilization Time	After the RAM Control Register is set in the NMI routine, either STBY or RES can be in the low state with no priority.
Usage of EPROM Socket Pins for the HD63P01M (No.1)	Are the data buses of the EPROM socket pins for the HD63P01M bi-directional in order to access not only the EPROM but the RAM?	The data bus output from EPROM socket pins for the HD63P01M is Read only.
Usage of EPROM Socket Pins for the HD63P01M (No.2)	In EPROM socket pins for the HD63P0lM, what is CE composed of?	$\overline{\text{CE}}$ is a NAND circuit of the address bus (A ₁₃ to A ₁₅ ) and the MCU internal R/ $\overline{\text{W}}$ signal. (Refer below.) Therefore, $\overline{\text{CE}}$ does not output in the dummy cycle. (When not accessing EPROM of HD63P01M)

	Theme	Question				Ans	swer
	Usage of EPROM Socket Pins for the HD63P01M (No.3)	With EPROM socket pins for the HD63P01M,  (1) Can pins drive one TTL load or more?  (2) If not, what can pins drive?		TTL	load.	_	in is too little to drive one
	Usage of Bit Manipulator	How the bit manipulation instructions of the HD6301V should be written?	Th€	ey ar	e writte	n as follow	vs;
	Instructions		OIM	1 #		\$ 1 0 \$ 1 0 , X Address	(Direct Addressing) (Index Addressing) Index Register
			and The ins	the HD6: struc OII AII EII	memory a 301V has tions. M M M	and storing the follow  (IMM) • (N  (IMM) + (N  (IMM) + (N  (IMM) + (N  (IMM) • (N	M) → (M) M) → (M)
					lowing ba		ations have different mnumonics
						Bit Manipu	lation Instruction
		· ·	OP	code	Mnumo	onics	Function
~			71	61	AIM	BCLR	0 →Mi The memory bit i(i=0 to 7) is cleared and the other bits don't change.
			72	62	ОІМ	BSET	1 → Mi The memory bit i(i=0 to 7) is set and the other bits don't

change.

	Theme	Question				Ans	swer
			75	65	EIM	BTGL	Mi → Mi  The memory bit i(i=0 to 7) is inverted and the other bits don't change.
			7в	6В	тім	втѕт	1 · Mi AND operation test of the memory bit i(i=0 to 7) and "1" is executed and its corresponding condition code is changed.
	·		Dire Addr	ct essin	Inde g Addr	ex essing	
.			The :	nnumo	nics mer	tioned abo	ove can be written as follows.
						IM #\$F7, IM #\$F7,	<pre>\$10 (Direct Addressing) \$10,X (Index Addressing)</pre>
				3,\$	10,x <b>←</b> C	IM #\$08, IM #\$08,	\$10,X (Index Addressing)

	Theme	Question	Answer
	Usage of Bit Manipulation Instructions to the Port	Are the bit manipulation instructions (AIM, OIM, EIM, TIM) executable when a port is in the output state (DDR=1)?	It can be used if the port is in the output state (DDR=1). However, the bit manipulation instruction is executed as follows;  1 Reads specified address. 2 Executes logical operation. 3 Writes the result into the specified address.
			Since the specified address(1) reads the pin state of the port, the data is influenced by the pins even if any data is output from the port.
<b>₩НТАСН</b>	RAM Access Disable during Program Execution	When executing a program with the RAME bit of the RAM Control Register disabled,  (1) What occurs if the internal RAM address is accessed?  (2) What occurs if the interrupt requests are generated?	<ul><li>(1) The external RAM can be accessed; the internal RAM is neither readable nor writable when the RAME bit is disabled.</li><li>(2) If there is no stacking area other than the internal RAM, the MPU will burst when returning from the interrupt sequence.</li></ul>



# HD6301/HD6303 SERIES HANDBOOK

Section Four

# HD63701V User's Manual

# Section 4 HD63701V User's Manual Table of Contents

		Page
1. OV	/ERVIEW	251
1.1	Features of HD63701V0	251
1.2	Block Diagram	251
1.3	Functional Pin Description	252
2. IN	TERNAL ARCHITECTURE	253
2.1	Mode Selection	253
2.2	Memory Map	258
2.3	CPU Registers	263
2.4	Ports	265
2.5	Timer	269
2.6	Serial Communication Interface	273
2.7	Interrupts	281
2.8	Reset	283
2.9	Oscillator	285
2.10	Strobe Signals	286
2.11	RAM Control Register	287
2.12	Low Power Consumption Mode	287
2.13	TRAP Function	292
3. EP	ROM (PROM) PROGRAMMING AND TECHNICAL SPECIFICATIONS	293
3.1	PROM Mode	293
3.2	Programming/Verification	294
3.3	Erasure	295
3.4	On-Chip PROM Characteristics and Application	296
3.5	Instruction Set Overview	300
3.6	Addressing Modes	300
3.7	Instruction Set	302
3.8	Instruction Execution Cycles	307
3.9	System Flowchart	313
3.10	Pin Arrangement and Package Information	315
3.11	Electrical Characteristics	316



4.	APPLICATIONS	322
4.1	Use of External Expanded Mode	322
4.2	Standby Mode	327
4.3		330
4.4	Slow Memory Interface	331
4.5	Interface to HN61256	332
4.6	Interface to the Realtime Clock (HD146818)	337
4.7	Reference Data of Battery Service Life	340
5. I	PRECAUTIONS	341
5.1	Write Only Register	341
5.2	Address Strobe (AS)	341
5.3	Mode 0	341
5.4	Trap Interrupt	341
5.5	Precaution to the Board Design of Oscillation Circuit	343
5.6	Application Note for High Speed System Design Using the HD63701V0.	343
5.7	Differences between HD6301V and HD63701V	347
APP	ENDIX	
Ι.	Support Tools	353
II.	Q & A	355



#### OVERVIEW

### 1.1 Features of HD63701V0

The HD63701V0 provides the following features:

- Compatible with the HD6301V
- Expanded instruction set of the HD6801 family
- Abundant on-chip functions compatible with the HD6801/ HD6301 family: 4k-byte of EPROM, 192-byte of RAM, 29 parallel I/O Lines, 2 data strobe Lines, 16-bit timer, serial communciation interface
- Low power consumption mode: sleep/standby mode
- Minimum instruction execution time: lµs (f = lMHz), 0.67µs (f=1.5MHz), 0.5µs (f=2MHz)
- Bit manipulation and bit test instruction
- Error detection: Address trap and op-code trap
- Address space up to 65k words
- Wide operation range:  $f = 0.1 \text{ to } 2.0 \text{MHz} \text{ (V}_{CC} = 5 \text{V } \pm 10 \text{\%)}$
- TTL compatible input/output

#### 1.2 Block Diagram

A block diagram of HD63701VO is given in Fig. 1-2-1.




Fig. 1-2-1 HD63701V0 Block Diagram



## 1.3 Functional Pin Description

Table 1-3-1 lists the pin functions. Refer to "2. INTERNAL ARCHITECTURE" for more details.

Table 1-3-1 Pin Functions

Pin	Function									
v _{cc} , v _{ss}	Power supply and GND pins									
XTAL EXTAL	Crystal connection pin. When external clock is used, input it to EXTAL, and XTAL should be open.									
RES	Reset input pin. When this pin is asserted "Low", MCU is set to reset state.									
STBY	Standby input pin. When this pin is asserted "Low", MCU is set to standby state.									
NMI	Edge sensitive (negative edge) non-maskable interrupt input pin.									
ĪRQ ₁	Level sensitive	maskable int	errupt input p	in (active Low).						
Е	System clock output pin. The frequency is 1/4 of the crystal oscillator frequency.									
P ₂₀ /TIN	5-bit I/O port	5-bit I/O port Timer input-capture input pin								
P ₂₁ /TOUT	Timer output-compare output pin									
P ₂₂ /SCLK	SCI clock I/O port									
P ₂₃ /RX	SCI receiving pin									
P ₂₄ /TX	SCI transmitting pin									
Follo	owing pins funct	ion depending	on each opera	tion mode						
	Mode 0,2	Mode 1	. Mode 5	Mode 6	Mode 7					
PORT 1	8-bit I/O port	Lower address $(A_0 \sim A_7)$	8-bit I/O port	4	<b>4</b>					
PORT 3	Data (D₀∿D₁) Lower address (A₀∿A₁) Multiplexed Bus	Data Bus D ₀ ∿D ₇		Data (D ₀ ∿D ₇ ) Lower address (A ₀ ∿A ₇ ) Multiplexed Bus	-					
PORT 4	Upper address (A ₈ ∿A ₁₅ )		Lower address (A ₀ ^A ₇ ) or Input-only pin	Upper address $(A_8^{\wedge}A_{15})$ or Input-only pin	8-bit I/o port					
sc ₁	Address strobe (AS) output pin		I/O strobe (TOS) output pin	Address strobe (AS) output pin	Input strobe (IS3) output pin					
sc ₂	Read/write signal $(R/\overline{W})$ output pin				Output strobe (OS3) output pin					

#### INTERNAL ARCHITECTURE

This section describes the HD63701V0 internal architecture.

#### 2.1 Mode Selection

After the MCU is reset, a user must determine the operation mode of the HD63701V0 by strapping three pins and which are connected by hardware externally.

Individual signals on the above three pins are latched into the program control bits PC2, PCl and PC0 of I/O port 2 Data register, when the  $\overline{\text{RES}}$  signal goes "High". The bit assignment of the Port 2 Data Register is shown below.


Port 2 Data Register

\$0003	7	6	5	4		3		2		1		0	
φυσσσ	PC2	PC1	PC0	1/0	4	1/0	3	1/0	2	1/0	1	1/0	0

An example of an external circuit for mode selection is shown in Fig. 2-1-1. The HD14053B may be used to separate the MCU from its peripheral devices during reset (Data confliction should be avoided between the peripheral devices and mode selection circuit). Because bits 5, 6 and 7 of port 2 are for read only, so the operation mode cannot be altered by software. The mode selection in the HD63701VO is summarized in Table 2-1-1.

The HD63701V0 has three basic operation modes:

- 1) Single chip mode
- 2) Expanded multiplexed mode (Bus Compatible with HMCS6800 peripheral LSIs)
- 3) Expanded non-multiplexed mode (Bus Compatible with HMCS6800 peripheral LSIs)



HD14053B Multiplexers/De-Multiplexers




Fig. 2-1-1 Recommended Circuit for Mode Selection

Table 2-1-1 Mode Selection Summary

Mode	P ₂₂ (PC2)	P ₂₁ (PC1)	P ₂₀ (PC0)	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	н	н	н	1	ŀ	ı	1	Single Chip
6	н	Н	L	ı	ı	1	MUX ³⁾	Multiplexed/Partial Decode
5	н	L	н	1	ı	ı	NMUX3)	Non-Multiplexed/Partial Decode
4	н	L	L	-	_	-	-	Not Used
3	L	н	Н	-	_	_	-	Not Used
2	L	н	L	E1)	1	E	MUX	Multiplexed/RAM
1	L	L	н	E ¹⁾	1	E	NMUX	Non-Multiplexed
0	L	٦	L	ı	1	l ²⁾	MUX	Multiplexed Test

#### LEGEND:

I - Internal E - External

MUX — Multiplexed NMUX — Non-Multiplexed

L - Logic "0" H - Logic "1"

#### (NOTES)

- 1) Internal ROM is disabled.
- 2) Reset vector is external for 3 or 4 cycles after
- RES goes "high". 3) Idle lines of Port 4 address outputs can be assigned to Input Port.

#### (1) Single Chip Mode

In the Single Chip Mode, all ports will function as I/O. is shown in figure 2-1-2. In this mode, SC1, SC2 pins are configured as Port 3 control lines and functions as input strobe (IS3) and output strobe (OS3) for handshaking data respectively.

#### (2) Expanded Multiplexed Mode

In this mode, Port 4 is configured as I/O (inputs only) Port or address lines. Port 3 functions as multiplexed lower address/data bus and Address Strobe (AS) selects the function of Port 3.

Port 2 is configured as a 5-bit parallel I/O port or Serial I/O, or Timer, or any combination thereof. Port 1 is configured as an 8-bit parallel I/O port. In this mode HD63701V0 is expandable to 65k words (See Fig. 2-1-3).

Since the data bus is multiplexed with the lower address bus in Port 3 in the expanded multiplexed mode, address bits must be latched outside. 74LS373 (Octal-D type transparent latches) is required for address latch.

Latch connection to the HD63701V0 is shown in Fig. 2-1-4.






Fig. 2-1-2 HD63701V0 MCU Single-Chip Mode




Fig. 2-1-3 HD63701V0 MCU Expanded Multiplexed Mode




Fig. 2-1-4 Latch Connection

#### (3) Expanded Non Multiplexed Mode

In this mode, the HD63701V0 can directly address HMCS6800 peripherals with no address latch. In mode 5, Port 3 functions as a data bus. Port 4 is configured as  $A_0$  to  $A_7$  address bus or partial address bus and I/O (inputs only) port. Port 2 is configured as a parallel I/O port, Serial I/O port, Timer or any combination. Port 1 is configured as a parallel I/O port only.

In this mode, the HD63701V0 can access up to 256 bytes of external address space. In the application system with fewer addresses, idle pins of Port 4 can be used as I/O lines (inputs only) (See Fig. 2-1-5).

In mode 1, Port 3 functions as a data bus, Port 1 functions as  $A_0$  to  $A_7$  address bus, and Port 4 is configured as  $A_8$  to  $A_{15}$  address bus. Port 2 is configured as a parallel I/O port, Serial I/O port, Timer or any combination. In this mode, the HD63701VO is expandable up to 65k words with no address latch. (See Fig. 2-1-5).






Fig. 2-1-5 HD63701V0 MCU Expanded Non Multiplexed Mode

#### (4) Mode and Port Summary MCU Signal Description

This section gives a description of the MCU signals for the various modes. SC1 and SC2 function depending on the operating mode.

Table 2-1-2 Feature of each mode and Lines

MODE		MODE		PORT 2 Five Lines	PORT 3 Eight Lines	PORT 4 Eight Lines	SCı	SC₂
SINGLE CHIP			1/0	1/0	1/0	1/0 1/0		OS3 (O)
EXPANDED	MUX		1/0	1/0	ADDRESS BUS (A ₀ – A ₇ ) DATA BUS (D ₀ – D ₇ )	ADDRESS BUS* (A ₈ ~A ₁₅ )	AS(O)	R/W(0)
EXPANDED	Mode	5	1/0	1/0	DATA BUS (D ₀ ~D ₇ )	ADDRESS BUS* (A ₀ - A ₇ )	IOS(O)	R/ <b>W</b> (O)
NON-MUX	Mode	1	ADDRESS BUS (A ₀ ~ A ₇ )	1/0	DATA BUS (D ₀ ~ D ₇ )	ADDRESS BUS (A ₈ ~ A ₁₅ )	Not Used	R/W(O)

^{*}These lines can be substituted for I/O (Input Only) starting with the MSB (except Mode 0, 2, 4). When they are not used as address lines.

= Input = Output IS3 = Input Strobe

sc = Strobe Control

= Address Strobe

R/W = Read/Write

OS3 = Output Strobe IOS = I/O Select

#### 2.2 Memory Map

The MCU can address up to 65k bytes depending on the operating mode. Fig. 2-2-1 shows a memory map for each operating mode. The first 32 locations of each map are reserved for the MCU's internal register as shown in Table 2-2-1.

AS



Table 2-2-1 Internal Register Area

P///#4/Initialize at DECET										
Register	Address	R/W*4/Initialize at RESET 7 6 5 4 3 2 1 0								
		_′_	O	٥	W W	<u> </u>	<u></u>	<u> </u>	L u	
Port 1 Data Direction Register	\$00 ^{*1}	\$00"   \$00								
Port 2 Data Direction Desister	\$01	M 200								
Port 2 Data Direction Register	φUI				\$00					
	****				R/W	*5				
Port 1 Data Register	\$02 ^{*1}				ndef	ined				
Port 2 Data Register/Mode Register	\$03		R	*6				√ *5		
		P ₂₂	P ₂₁	$P_{20}$	<u> </u>		Jnde	fined	i	
Port 3 Data Direction Register	\$04*2				W W					
					\$00 W					
Port 4 Data Direction Register	\$05 ^{*3}				\$00					
	AD -*2				R/W	*5				
Port 3 Data Register	\$06* ²			Ur	ndef					
Port 4 Data Register	\$07 ^{*3}				R/W	*5				
FUIL 4 Data Neglistel	φυ <i>/</i>			Ur	ndef	ined	,	,		
Timer Control and Status Register	\$08	R	R	R		R/W	R/W	R/W	R/W	
- Time Control and Coded Register	450	0	0	0	0	0	0	0	0	
Counter (High Byte)	\$09	R/W								
. 3		\$00								
Counter (Low Byte)	\$0A	R/W								
·		\$00 P/W								
Output Compare Register (High Byte)	\$0B	B R/W \$FF								
	400				R/W					
Output Compare Register (Low Byte)	\$UC	\$0C \$FF								
Input Capture Register (High Byte)	\$0D	R								
Input Superior Register (High byte)	400	\$00								
Input Capture Register (Low Byte)	\$0E	R								
				lln-	\$00					
Port 3 Control and Status Register	\$0F*2	R		Un- used				nuse		
	-	0	0 Unu	l sed	0	0 W	N W	1   W	W	
Rate and Mode Control Register	\$10	1	1	1	1	0	0	0	0	
Transmit/Receive Control and	617	R	R	R	R/W		R/W		R/W	
Status Register	\$11	0	0	1	0	0	0	0	0	
Receive Data Register	\$12				R					
	*	\$00								
Transmit Data Register	\$13				W					
		_		1	\$00					
RAM Control Register	\$14	R/W	<del></del>			Unu			,	
		*7		1	] ]	1	<u> </u>	1		
Reserved	\$15∿\$1F									
(*1 +buo	L									

(*1 through 8 are shown in the next page.)



- *1 External address in mode 1.
- *2 External address in modes 0, 1, 2, 5, 6; cannot be accessed in mode 5.
- *3 External address in modes 0, 1, 2,
- *4 R : Read-only register, W : Write-only register, R/W : Read/Write register.
- *5 The pin state is read instead of the data of the register when reading Ports. (Refer to "2.4 I/O Ports" for I/O Port 3.)
- *6 The values of program control bit (PC0  $^{\circ}$  PC2) depend on P20  $^{\circ}$  P21 during reset.
- *7 Refer to "2.12 Low Power Consumption Mode" for standby mode.





Fig. 2-2-1 HD63701V0 Memory Maps





(to be continued)

Fig. 2-2-1 HD63701V0 Memory Maps




Fig. 2-2-1 HD63701V0 Memory Maps

#### 2.3 CPU Registers

The followings describe the  ${\rm HD63701V0}$  internal architectures and operations.




Fig. 2-3-1 HD63701V0 CPU Registers

#### (1) Accumulators (A & B, or D)

Two 8-bit registers (ACCA and ACCB) store the result of arithmetic/logical operation and data. When combined, they make up a 16-bit register (ACCD) used for 16-bit operations. Note that the contents of ACCA and ACCB are modified after an ACCD-based operation.

#### (2) Index Register (IX)

The 16-bit register IX stores a 16-bit data for use in indexed addressing mode or for general purpose.

#### (3) Stack Pointer (SP)

The 16-bit register SP indicates the address of the next available location in the stack. This can also be used as a general purpose register.

#### (4) Program Counter (PC)

The 16-bit register PC indicates the address of the instruction being currently executed. Note that the PC cannot be accessed by software.



#### (5) Condition Code Register (CCR)

The CCR consists of the following bits: carry (C), overflow (V), zero (Z), negative (N), interrupt mask (I), and half-carry (H). After an instruction is executed, these bits reflect the result of operation. They can be tested by different conditional branch instructions. The upper 2 bits of this register cannot be used. Individual bits are detailed below. Refer to the following description of each instruction for more details.

#### (a) Half-carry (H)

This bit is set to "1" if a carry occurs between bit 3 and bit 4 during execution of an ADD, ABA or ADC instruction; cleared otherwise.

#### (b) Interrupt mask (I)

When set to "1", this bit disables any maskable interrupt  $(\overline{IRQ}_1, \overline{IRQ}_2)$ .

#### (c) Negative (N)

After an instruction is executed, this bit is set to "l" if the MSB of the result is "l"; cleared otherwise.

#### (d) Zero (Z)

After an instruction is executed, this bit is set to "1" if the result is "0"; cleared otherwise.

#### (e) Overflow (V)

After an instruction is executed, this bit is set if the result of operation shows a 2's complement overflow; cleared otherwise.

#### (f) Carry (C)

After an instruction is executed, this bit is set to "1" if a carry or a borrow generates from MSB; it is cleared cleared otherwise.



#### 2.4 Ports

The HD63701V0 has four I/O ports (three 8-bit ports and one 5-bit port). 2 control pins are connected to one of the 8-bit port. Each port has an independent write-only Data Direction Register to program individual I/O pins for input or output.*

When the bit of associated Data Direction Register is "1", I/O pin is programmed for output, if "0", then programmed for an input.

Addresses of each port and associated Data Direction Register are shown in Table 2-4-1.

* Only one exception is bit 1 of Port 2 which becomes either a data input or a timer output. It cannot be used as an output.

Ports	Port Address	Data Direction Register Address					
Port 1	\$0002	\$0000					
Port 2	\$0003	\$0001					
Port 3	\$0006	\$0004					
Port 4	\$0007	\$0005					

Table 2-4-1 Port and Data Direction Register Addresses

#### (1) Port 1

Port 1 is an 8-bit I/O port, each bit being individually defined as inputs or outputs by the Port 1 Data Direction Register. The 8-bit output buffers have three-state capability, maintaining in high impedance state when they are used for input.

These are TTL compatible and can drive one TTL load and 90pF capacitance. After the MCU has been reset, all I/O pins are configured as inputs in all modes except mode 1. In all modes other than expanded non multiplexed mode 1, Port 1 is always parallel I/O. In mode 1, Port 1 is configured as output lines for lower order address lines  $(A_0 \text{ to } A_7)$ .



#### (2) Port 2

Port 2 has five lines, whose I/O direction depend on its Data Direction Register. The 5-bit output buffers have three-state capability, going high impedance state when used as inputs. After the MCU has been reset, Port 2 I/O pins are configured as inputs.  $P_{20} - P_{22}$  (pins 10 - 8) are used to program the operating mode during reset. The values of  $P_{20} - P_{22}$  during reset are latched into the upper 3 bits (bit 7, 6 and 5) of Port 2 Data Direction Register. Refer to "2.1 Mode Selection" for more details.

In all modes, Port 2 can be configured as I/O lines. This port can also function as I/O pins for the SCI and the Timer. However, note that bit 1  $(P_{21})$  is the only pin restricted to data input or Timer output.

#### (3) Port 3

Port is an 8-bit port which can be configured as I/O Port, a data bus, or an address bus multiplexed with data bus. Its function depends on operation mode, determined by user using 3 bits of Port 2 during Reset. (Refer to 2.1 Mode Selection.) Port 3 as a data bus is bi-directional. This TTL compatible three-state buffer can drive one TTL load and 90pF capacitance. In the expanded Modes, Data Direction Register is inhibited after Reset and data flow is controlled by the state of the R/W signal. Function of Port 3 for each mode is explained below.

(a) Single Chip Mode (Mode 7): Parallel I/O Port, whose I/O direction are programmed by the Port 3 Data Direction Register.

There are two control lines associated with this port in this mode, an input strobe  $(\overline{IS3})$  and an output strobe  $(\overline{OS3})$ , both being used for handshaking. They are



controlled by I/O Port 3 Control/Status Register.

Additional 3 characteristics of Port 3 are summarized as follows:

- (1) Port 3 input data can be latched using  $\overline{IS3}$  (SC₁) as a control signal.
- (2)  $\overline{\text{OS3}}$  (SC₂) can be generated by MPU read or write to Port 3's data register.
- (3)  $\overline{IRQ}_1$  interrupt can be generated by an  $\overline{IS3}$  falling edge.

Port 3 strobe and latch timings are shown in Figs. 5-5 and 5-6, respectively.

I/O Port 3 Control/Status Register

	7	6	5	4	3	2	1	0
	iS3	153	x	oss	LATCH	×	×	×
		IRQ ₁					1	
\$000F	FLAG	ENABLE			ENABLE			

Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used.

#### Bit 3 LATCH ENABLE.

Controls the input latch of Port 3. If the bit is set, the input data on Port 3 is latched by the falling edge of  $\overline{\text{IS3}}$ . The latch is cleared by the MCU read to Port 3; it can be latched again. Bit 3 is cleared by a reset.

#### Bit 4 OSS (Output Strobe Select)

Determines the cause of output strobe generation: a write operation or read operation to I/O Port 3. When the bit is cleared, the strobe will be generated by a read operation to Port 3. When the bit is set, the strobe will be generated by a write operation. Bit 4 is cleared by reset.

Bit 5 Not used.



Bit 6 IS3 ENABLE.

If the  $\overline{183}$  flag (bit 7) is set with bit 6 set, an interrupt is enabled. Clearing the flag causes the interrupt to be disabled. The bit is cleared by reset.

Bit  $7 \overline{1S3}$  FLAG.

Bit 7 is a read-only bit which is set by the falling edge of  $\overline{IS3}$  (SC₁). It is cleared by a read of the Control/Status Register followed by a read/write of I/O Port 3. The bit is cleared by reset.

- (b) Expanded Non Multiplexed Mode (mode 1, 5)

  In this mode, Port 3 is configured as data bus. ( $D_0$  to  $D_7$ )
- (c) Expanded Multiplexed Mode (mode 0, 2, 6)
  Port 3 is configured as either data bus (D₀ to D₇) or lower
  8 bits of the address bus (A₀ to A₇). An address strobe output is "High" when the address is on the port.

#### (4) Port 4

Port 4 is an 8-bit port that becomes either I/O Port or address bus depending on the operation mode selected. Each line is TTL compatible and can drive one TTL load and 90pF capacitance. After reset, this port becomes inputs. To use Port 4 as address bus, Port 4 pins should be programmed as outputs.

Function of Port 4 for each mode is explained below.

- (a) Single Chip Mode (Mode 7): Parallel I/O Port, whose I/O direction is programmed by the Port 4 Data Direction Register.
- (b) Expanded Non Multiplexed Mode (Mode 5): In this mode, Port 4 becomes the lower address lines (A₀ to A₁) by writing "l"s on the Data Direction Register. When all of the eight bits are not required as addresses,

the remaining lines can be used as I/O lines (Inputs only).

- (c) Expanded Non Multiplexed Mode (Mode 1): In this mode, Port 4 becomes output for upper address lines (A₈ to A₁₅).
- (d) Expanded Multiplexed Mode (Mode 0, 2): In this mode, Port 4 becomes output for upper address lines ( $A_8$  to  $A_{15}$ ) regardless of the value of Data Direction Register.

The relation between each mode and ports 1 to 4 is summarized in Table 2-1-2.

#### 2.5 Timer

The HD63701V0 provides 16-bit programmable timer which can measure input waveform and generate an output waveform. The pulse widths of both input/output can vary from microseconds to seconds.

microseconds to many seconds.

The timer hardware consists of

- an 8-bit Control and Status Register
- · a 16-bit Free Running Counter
- · a 16-bit Output Compare Register, and
- a 16-bit Input Capture Register

A block diagram of the timer is shown in Figure 2-5-1.




Fig. 2-5-1 Programmable Timer Block Diagram



# (1) Free Running Counter (FRC) (\$0009:\$000A)

The key timer element is a 16-bit Free Running Counter (FRC), that is driven by E (Enable) clock to increment its values. The FRC value is readable by software at any time with no effects on the FRC. The FRC is cleared during reset.

When writing to the upper byte of the FRC (\$09), the CPU writes the preset value (\$FFF8) into the FRC (address \$09, \$0A) regardless of the write data. But when writing to the lower byte (\$0A) after the upper byte writing, the CPU writes not only the lower byte data into lower byte of the FRC, but also the upper byte data into upper byte of the FRC.

The FRC value written by the double store instruction is shown in Figure 2-5-2.




Fig. 2-5-2 Counter Write Timing

* A write to the counter can disturb serial operations, so it should be inhibited during the SCI operation.

# (2) Output Compare Register (OCR) (\$000B:\$000C)

The Output Compare Register (OCR) is a 16-bit read/write register which is used to control an output waveform. The data of the OCR is constantly compared with the FRC.

When the data matches, a flag (OCF) in the Timer Control/ Status Register (TCSR) is set and the current value of an output level Bit (OLVL) in the TCSR is transferred to Port 2 bit 1. When bit 1 of the Port 2 Data Direction Register is "1" (output) the OLVL value will appear on the bit 1 of Port 2. Then, the value of the OCR and Output level bit should be changed to control an output level again on the next compare values.



The OCR is initialized to \$FFFF during reset. The compare function is inhibited at the cycle of writing to the upper bytes of the OCR and at the cycle just after that. It is also inhibited at the cycle of writing to the Free Running Counter.

- * For the data write to the OCR, 2-byte transfer instructions such as STD, STX should be used.
- (3) Input Capture Register (\$000D:\$000E)

(IEDG).

The Input Capture Register (ICR) is a 16-bit read-only register used to store the FRC's value when the proper transition of an external input signal occurs as defined by the input edge bit (IED1) in the TCSR.

The input transition change required to trigger the counter transfer is controlled by the input Edge bit

To allow the external input signal to gate in the edge detector, the bit of the Port 2 Data Direction Register corresponding to bit 0 of Port 2 must have been cleared (to zero).

To insure input capture in all cases, the width of an input pulse requires at least 2 E clock cycles.

- (4) Timer Control/Status Register (TCSR) (\$0008)
  - This is an 8-bit register. All 8 bits are readable and the lower 5 bits can be written. The upper 3 bits are read-only, indicating the timer status information below.
  - (a) Defined transition of the timer input signal causes the counter to transfer its data to the ICR.
  - (b) A match has occurred between the value in the FRC and the OCF.
  - (c) The counter value reached to \$0000 by counting-up (TOF).



Each of the upper three flags can generate an  $\overline{IRQ_2}$  interrupt and is controlled by an corresponding enable bit in the TCSR. If the I-bit in the CCR has been cleared, a prioritized vectored address occurs corresponding to each flag being set. Each bit is described as follows.

Timer Control/Status Register (TCSR)

7	6	5	4	3	2	1	0	
ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

- Bit 0 OLVL (Output Level): When a match occurs between the FRC and the OCR, this bit is transferred to the Port 2 bit 1. If the DDR corresponding to Port 2 bit 1 is set to "1", the value will appear on the output pin of Port 2 bit 1.
- Bit 1 IEDG (Input Edge): This bit control which transition of Port 2 bit 0 input (P₂₀) will trigger the data transfer from the FRC to the ICR. The DDR corresponding to Port 2 bit 0 must be cleared in advance of using this function. When IEDG = 0, data transfer is triggered on a falling edge ("High"-to-"Low" transition) of P₂₀. When IEDG = 1, data transfer is triggered on a rising edge ("Low"-to-"High" transition) of P₂₀.
- Bit 2 ETOI (Enable Timer Overflow Interrupt): When set, this bit enables TOF interrupt to generate the interrupt request  $(\overline{IRQ}_2)$ ; when cleared, the interrupt is inhibited.
- Bit 3 EOCI (Enable Output Compare Interrupt): When set, this bit enables OCF interrupt to generate the interrupt request  $(\overline{IRQ}_2)$ ; when cleared, the interrupt is inhibited.



- Bit 4 EICI (Enable Input Capture Interrupt): When set, this bit enables ICF interrupt to generate the interrupt reguest  $(\overline{IRQ_2})$ ; when cleared, the interrupt is inhibited.
- Bit 5 TOF (Timer Overflow Flag): This read-only bit is set when the counter value is \$0000. It is cleared by CPU read of TCSR (with TOF set) followed by CPU read of the counter (\$0009).
- Bit 6 OCF (Output Compare Flag): This read-only bit is set when a match occurs between the OCR and the FRC.

  It is cleared by read of TCSR (with OCF set) followed by CPU write to the OCR (\$000B or \$000C).
- Bit 7 ICF (Input Capture Flag): The read-only bit is set when an input signal to edge detector makes a transition as defined by IEDG. It is cleared by read of TCSR (with ICF set) followed by CPU read of the ICR (\$000D).

Each bit of TCSR is cleared during reset.

### 2.6 Serial Communication Interface (SCI)

The HD63701VO contains a full-duplex asynchronous Serial Communication Interface (SCI). The SCI can select the several kinds of the data transmit rate and comprises a transmitter and a receiver which operate independently on each other but at the same data transmit rate. Both of transmitter and receiver communicate with the CPU by the data bus, and with the outside through Port 2 bit 2, 3 and 4. Descriptions of hardware, software, and the SCI registers are as follows.

# (1) Wake-Up Function

In typical multiprocessor applications the software protocol has the destination address at the initial byte of the message. The purpose of Wake-Up function is to have the non-selected MCU ignore the remainder of the message. Thus the non-selected MCU can inhibit



the all further interrupt process until the next message begins.

Wake-Up function is triggered by a ten consecutive "1"s which indicates an idle transmit line. Therefore software protocol needs an idle period between the messages.

With this hardware feature, the non-selected MPU is reenabled (or "wakes-up") for the appearing next message.

## (2) Programmable Options

The HD63701V0 SCI has the following programmable features.

- . data format; standard mark/space (NRZ) start bit +
  8 bit data + 1 stop bit
- . Clock source; external or internal
- . baud rate; one of 4 rates per given MCU E clock frequency or 1/8 of external clock
- . wake-up function; enabled or disabled
- Interrupt requests; enabled or masked individually for transmitter and receive data registers
- Clock Output; internal clock enabled or disabled to Port 2 bit 2
- Port 2 (bits 3,4); dedicated or not dedicated to serial
   I/O individually for receiver and
   transmitter

#### (3) SCI Hardware

The SCI hardware is controlled by 4 registers as shown in Figure 2-6-1. The registers include:

- an 8-bit Transmit/Receive Control Status Register (TRCSR)
- a 4-bit write-only Transmit Rate/Mode Control Register (RMCR)
- an 8-bit read-only Receive Data Register (RDR)
- an 8-bit write-only Transmit Data Register (TDR)

Besides these 4 registers, the SCI utilizes Port 2 bit 3 (input) and bit 4 (output). Port 2 bit 2 can be used when an option is selected for the internal-clock-out or the external-clock-in.

(4) Transmit/Receive Control Status Register (TRCSR)
TRCSR consists of 8 bits which all may be read



while only bits 0 to 4 may be written. The register is initialized to \$20 during RES. The bits of the TRCSR are defined as follows.

Transmit/Receive Control Status Register (TRCSR)

	7	6	5	4	3	2	1	0	
R	DRF	ORFE	TDRE	RIE	RE	TIE	TE	พบ	ADDR: \$0011

- Bit 0 WU (Wake Up): Set by software and cleared by hardware on receipt of ten consecutive "1"s. It should be noted that RE flag has already set in advance of WU flag's set.
- Bit 1 TE (Transmit Enable): Set to produce preamble of ten consecutive "l"s and to enable the data of transmitter to output subsequently to the Port 2 bit 4 independently of its corresponding DDR value. When cleared, the SCI affects nothing on Port 2 bit 4.
- Bit 2 TIE (Transmit Interrupt Enable): When set with TDRE (bit 5) set, an  $\overline{IRQ_2}$  interrupt is enabled. When cleared,  $\overline{IRQ_2}$  interrupt is masked.
- Bit 3 RE (Receive Enable); When set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit. When cleared, the SCI affects nothing on Port 2 bit 3.
- Bit 4 RIE (Receive Interrupt Enable): When set with bit 7 (RDRF) or bit 6 (ORFE) set,  $\overline{\text{IRQ}_2}$  interrupt is enabled. When cleared,  $\overline{\text{IRQ}_2}$  interrupt is masked.
- Bit 5 TDRE (Transmit Data Register Empty): When the data is transmitted from the Transmit Data Register to Output Shift Register, it is set by hardware. The bit is cleared by reading the TRCSR (with TDRE set) and followed by writing the next new data into the Transmit Data Register. TDRE is initialized to 1 during RES.
- Bit 6 ORFE (Over Run Framing Error): When overrun or framing error occurs (receive only), it is set by hardware. Over Run Error occurs if the attempt is made to transmit the new byte to the receive data

register with the RDRF still set. Framing Error occurs when the bit counters are not synchronized to the byte boundaries of the bit stream. The bit is cleared by reading the TRCSR (with ORFE set) followed by reading the RDR, or by  $\overline{\text{RES}}$ .

Bit 7 RDRF (Receive Data Register Full): It is set by hardware when the data is transmitted from the RSR to the RDR. It is cleared by reading the TRCSR (with RDRF set) and followed by reading the RDR, or by RES.




Fig. 2-6-1 SCI Register

7	6	5	4 .	. 3	2	1	0	
×	×	×	×	CC1	CC0	SS1	SSO .	ADDR : \$0010

Rate / Mode Control Register

Table 2-6-1 SCI Bit Times and Transfer Rates

	XTAL	2.4576 MHz	4.0 MHz	4.9152MHz
SS1 : SS0	E	614.4 kHz	1.0 MHz	1.2288MHz
0 0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs / 76,800Baud
0 1	E ÷ 128	208µs/4,800 Baud	128 μs/7812.5 Baud	104.2μs / 9,600Baud
1 0	E ÷ 1024	1.67ms/600 Baud	1.024ms/976.6 Baud	833.3μs / 1,200Baud
1 1	E ÷ 4096	6.67ms/150 Baud	4.096ms/244.1 Baud	3.333ms / 300Baud

Table 2-6-2 SCI Format and Clock Source Control

CC1, CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
00	_	_	_	-	_
01	NRZ	Internal	Not Used ***	••	••
10	NRZ	Internal	Output*	••	••
11	NRZ	External	Input	••	••

- * Clock output is available regardless of values for bits RE and TE.
- ** Bit 3 is used for serial input if RE = "1" in TRCS.

  Bit 4 is used for serial output if TE = "1" in TRCS.
- *** It can be used as I/O port.
  - (5) Transmit Rate/Mode Control Register (RMCR)

Transmit Rate/Mode Control Register (RMCR) controls the

following SCI variables:

·Baud rate

- •clock source
- ·Port 2 bit 2 function

The RMCR is a 4-bit write-only register, cleared by RES. The 4 bits are considered as a pair of 2-bit fields. The lower 2 bits control the bit rate of internal clock while the upper 2 bits control the clock select logic.

These bits select the Baud rate for the internal clock. The selectable 4 rates are function of E clock frequency within the MCU. Table 2-6-1 lists the available Baud Rates.

Bit 2 CC0
Bit 3 CC1 Clock Control/Format Select

These bits control the clock select logic.

Table 2-6-2 defines the bit field.

(6) Internally Generated Clock

When using the SCI internal clock for external devices, the followings should be noted.

- · The values of RE and TE have no effect.
- · CCl, CCO must be set to "10".
- · The maximum clock rate is E/16.
- · The clock is equal to the bit rate.
- (7) Externally Generated Clock

When supplying an external clock for the SCI, the followings should be noted.



- The CCl, and CCO in the RMCR must be set to "11" (See Table 2-6-2).
- The external clock frequency must be set to 8 times the desired baud rate.
- The maximum external clock frequency is half of E clock.

## (8) Serial Operations

The SCI hardware must be initialized by the HD63701V0 software prior to operation. The sequence is normally as follows.

- · Writing the desired operation control bits to the RMCR.
- · Writing the desired operation control bits to the TRCSR.

If using Port 2 bits 3 and 4 for the SCI exclusively, TE and RE bits may be preserved set. When TE and RE bits are cleared during the SCI operation, and subsequently set again, it should be noted that the setting of TE, RE must refrain for at least one bit time of the current baud rate. If set within one bit time, internal function for transmit and receive may not occur.

#### (9) Transmit Operation

Data transmission is enabled by the TE bit in the TRCSR. When TE is set, outputs the data of the SCI Transmit Shift Register to Port 2 bit 4 which is unconditionally configured as an output irrespectively of the corresponding DDR value.

Following  $\overline{\text{RES}}$ , the user should program both the RMCR and the TRCSR for desired operation. Setting the TE bit during this procedure causes a trans-

Setting the TE bit during this procedure causes a transmission of ten-bit preamble of "l"s. Following the preamble, internal synchronization is established and the transmitter section is ready to operate. Then either of the followings operates.



- (a) If the TDR is empty (TDRE = 1), the consecutive "1"s are transmitted indicating an idle lines.
- (b) If the data has been loaded into the TDR (TDRE = 0), it is transferred to the Transmit Shift Register and data transmission begins.

During the data transfer, the "0" start bit is first transferred. Next the 8-bit data (beginning at bit 0) and the "1" stop bit. When the TDR has been empty, the TDRE flag bit is set.

If the CPU fails to respond to the flag within the proper time, TDRE is preserved set and then a "l" will be sent (instead of a "0" at start bit time) consecutively until the data is supplied to the Transmit Data Register. While the TDRE remains a "l", no "0" will be sent.

## (10) Receive Operation

The receive operation is enabled by the RE bit. The serial input is connected with Port 2 bit 3. The receive operation is determined by the contents of the TRCSR RMCR. The received bit stream is synchronized by the first "0" (space). During 10-bit time, the data is strobed approximately at the center of each bit. If the tenth bit is not "1" (stop bit), the system assumes a framing error and the ORFE is set. (RDRF is not set.)

If the tenth bit is "1", the data is transferred to the RDR, with the interrupt flag set (RDRF). If the tenth bit of the next data is received, however, still RDRF is preserved set, then ORFE is set indicating that an overrun error has occurred.

After the CPU read of the TRCSR as a response to RDRF flag or ORFE flag followed by the CPU read of the RDR, RDRF or ORFE will be cleared.

#### (11) Timer, SCI Status Flag


The set and reset condition of each status flag of timer and SCI is shown in Table 2-6-3.



Table 2-6-3 Timer and SCI Status Flag

Status	Flag	Set Condition	Reset Condition
	ICF	FRC $\rightarrow$ ICR by edge input to P ₂₀ .	1. Read the TCSR then ICRH, when ICF=1 2. RES=0
Timer	OCF	OCR=FRC	1. Read the TCSR then write to the OCRH or OCRL, when OCF=1
1			2. RES=0
	TOF	FRC=\$FFFF+1 cycle	1. Read the TCSR then FRCH, when TOF=1
			2. RES=0
	RDRF	Receive Shift Register → RDR	1. Read the TRCSR then RDR, when RDRF=1
			2. RES=0
	ORFE	<ol> <li>Framing Error (Asynchronous Mode)</li> </ol>	<ol> <li>Read the TRCSR then RDR, when ORFE=1</li> </ol>
SCI		Stop Bit = 0 2. Overrun Error (Asynchronous	2. RES=0
		Mode) Receive Shift Register → RDR when RDRF=1	
	TDRE	<pre>1. TDR → Transmit Shift     Register</pre>	Read the TRCSR then write to the TDR, when TDRE=1
		2. RES=0	

The receive margin of the HD63701VO SCI is shown below.



Bit distortion tolerance (t-t0)/t0	Character distortion tolerance $(T-T_0)/T_0$
±37.5%	+3.75% -2.5%



# 2.7 Interrupts

The HD63701V0 has two external interrupt terminals  $(\overline{NMI}, \overline{IRQ_1})$  and 8 internal interrupt sources (Soft-TRAP, SWI, Timer-ICF, OCF, TOF, SCI-RDRF, ORFE, TDRE). The features of these interrupt are detailed in the following paragraphs.

# (1) Non maskable Interrupt (NMI)

When the high-to low transition of NMI is detected, NMI acknowledge sequence starts. The current instruction is completed if NMI signal is detected as well as the following TRQ1 interrupt. Interrupt mask bit in the Condition Code Register has no effect on NMI interrupt. In response to NMI interrupt, the contents of Program Counter, Index Register Accumulators, and Condition Code Register are pushed onto the stack. On completion of this sequence, the CPU generates vecotr addresses \$FFFC and \$FFFD, and loads the contents into the Program Counter and branch to a non maskable interrupt service routine.

# (2) Interrupt Request (IRQ1)

 $IRQ_1$  is the level-sensitive pin which requests an  $IRQ_1$  interrupt to the CPU. When  $IRQ_1$  interrupt request occurs, the CPU will complete the current instruction before the acceptance of the request. If the I bit of the Condition Code Register is cleared, the CPU starts an interrupt acknowledge sequence; if set, the interrupt request will be ignored.

When the  $\overline{IRQ}_1$  acknowledge sequence starts, the contents of Program Counter, Index Register, Accumulator, and Condition Code Register are pushed onto the stack. Then the CPU sets the I bit to ignore another  $\overline{IRQ}_1$  or  $\overline{IRQ}_2$  interrupt request.

At the end of the cycle, the CPU generates 16-bit vector addresses \$FFF8 and \$FFF9, and loads the contents into the Program Counter to branch to an interrupt service routine.



# (3) Internal interrupts (IRQ2)

When an internal interrupt is requested from the timer or SCI, an internal interrupt signal  $\overline{IRQ_2}$  is activated. This interrupt is identical to  $\overline{IRQ_1}$  except that it uses vector addresses \$FFF0 through \$FFF7. The  $\overline{IRQ_1}$  has the priority to the  $\overline{IRQ_2}$  when interrupt requests occurs at the same time. When the interrupt mask bit in the condition code register is set, both interrupts are inhibited.

The SWI is an instruction which requests an interrupt by software. The state of CCR mask bit doesn't influence the SWI. If an address error or op-code error (see "2.13 Error Processing") occurs, TRAP occurs whose priority is next to the reset. In the case of TRAP, CPU starts the interrupt sequence regardless of the state of the mask bit. The vector for the TRAP interrupt are \$FFFE and \$FFEF. The interrupt sources and their corresponding vector are listed in Table 2-7-1 and the interrupt sequence are shown in Fig. 2-7-1. Fig. 2-7-2 shows the interrupt generation circuit.

Vector Interrupt Source Upper Lower Byte Byte Highest Priority FFFE FFFF RES TRAP FFEE FFEF NMI FFFC **FFFD FFFA** FFFB Software Interrupt (SWI)  $\overline{IRQ_1}$  (or  $\overline{IS3}$ ) FFF8 FFF9 (Timer Input Capture) FFF6 FFF7 ICF FFF4 FFF5 OCF (Timer Output Compare) FFF2 FFF3 TOF (Timer Overflow) Lowest FFF1 SCI (RDRF+ORFE+TDRE) Priority FFF0

Table 2-7-1 Interrupt Vector




Fig. 2-7-1 Interrupt Sequence




Fig. 2-7-2 Interrupt Generation Circuit

# 2.8 Reset (RES)

This input is used to reset the MCU and start it from a power-off condition. During Power-on,  $\overline{\text{RES}}$  pin must be held "Low" for at least 20ms. To reset the MCU during system operation,  $\overline{\text{RES}}$  must be held "Low" for at least 3 system clock cycles. All address buses become "High impedance" state while  $\overline{\text{RES}}$  is "Low". When  $\overline{\text{RES}}$  is brought "high" again, the MCU operates as followings.



- (1) Latch I/O Port 2 bits 2, 1, and 0 into bits PC2, PC1, and PC0 of the Port 2 Data Register.
- (2) Load the contents (=start address) of the last two addresses (\$FFFE, \$FFFF) into the program counter and start the program from this address. (Refer to Table 2-7-1)
- (3) Set the interrupt mask bit. For the CPU to recognize the maskable interrupts TRQ1 and TRQ2, this bit should be cleared in advance. Fig. 2-8-1 shows the reset timing, and Table 2-8-1 shows the pin condition during reset.

When  $\overline{\text{RES}}$  is asserted "Low", all I/O pins enters into reset mode (high impedance state) asynchronously to the E clock while the MCU enters into the reset mode synchronously to the E clock.

Both the MCU and I/O pins recover from reset mode synchronously to the E clock.




Fig. 2-8-1 Reset Timing

Mode n 1 2 5 6 7 Pin Port 1 High impedance P10^P17 (input) Port 2 High impedance P20^P24 (input) E:"1" output E:"1" output E:"1" output
E:"1" output E:"1" output E:"1" output Port 3 High impedance High impedance High impedance P30^P37 (input) (High impedance) (High impedance) (High impedance) Port 4 High impedance P40~P47 (input) "1" output (READ) SC₂ "1" output E:"1" output / E:"1" output High impedance "1" output SC1 E:High impedance E:High impedance (input)

Table 2-8-1 Pin Condition during RESET

#### 2.9 Oscillator

XTAL and EXTAL pins interface with either an AT-cut parallel resonant crystal or external clock. The on-chip divide-by-four circuit internally divides the input frequency by four to produce the system clock. For example, 4MHz of a crystal or external clock input corresponds to 1MHz of system clock.

When using a crystal, a 10-22 pF  $\pm$  20% capacitor should be tied from each crystal pin to ground. Alternately, EXTAL can be driven by external clock with 45% to 55% duty cycle. When external clock is input to EXTAL, XTAL should be left open.

Fig. 2-9-1 shows an example of crystal interface and crystal specification.




Fig. 2-9-1 Crystal Interface

# 2.10 Strobe Signals

Two pins,  $SC_1$  (39 pin) and  $SC_2$  (38 pin) are used as the strobe signals in each mode. Followings are applied only to Port 3 in single chip mode.

(1) Input Strobe (IS3) (SC1)

This signal controls  $\overline{IS3}$  interrupt and the latch of Port 3. When the falling edge of this signal is detected, the  $\overline{IS3}$  flag of Port 3 Control Status Register is set.

For respective bits of Port 3 Control Status Register, see the "2.4 Ports" section.

(2) Output Strobe (OS3) (SC₂)

This signal is used by the processor to strobe an external device, indicating effective data is on the I/O pins.

The timing chart for Output Strobe are shown in figure 6-5.

The following pins are available for Expanded Modes.

(3) Read/Write  $(R/\overline{W})$  (SC₂)

This TTL compatible output signal indicates peripheral and memory devices whether the CPU is in Read ("High"), or in Write ("Low"). The normal stand-by state of this signal is Read ("High"). This output can drive one TTL load and 90pF capacitance.

(4) I/O Strobe ( $\overline{\text{IOS}}$ ) (SC₁)

In expanded non multiplexed mode 5  $\overline{\text{IOS}}$  becomes "Low" when A₉ through A₁₅ are "0"s and A₈ is "1". This allows external device access located in \$0100 through \$01FF in memory. The timing chart is shown in Figure 6-2.



# (5) Address Strobe (AS) (SC₁)

In the expanded multiplexed mode, address strobe is output to this pin. This signal is used to latch the Lower 8 bits addresses multiplexed with data at Port 3. The 8-bit latch is controlled by address strobe as shown in Figure 2-1-4. Thereby, I/O Port 3 can functions as data bus while E is "high". The timing chart of this signal is shown in Figure 6-1.

## 2.11 RAM Control Register

The register located in the memory address \$0014 gives a status information about standby RAM.

RAM Control Register

	7	6	5	4	3	2	1	0
\$0014	STBY PWR	RAME	×	×	×	×	×	×

Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used.

Bit 3 Not used.

Bit 4 Not used.

Bit 5 Not used.

Bit 6 RAM Enable.

Using this control bit, the user can disable the RAM. RAME bit is set on the positive edge of RES and RAM is enabled. RAME can be program to "1" or "0". If RAME is cleared (logic "0"), any access to a RAM address is external.

# Bit 7 Standby Bit

This bit is cleared when  $V_{CC}$  is not provided in standby mode. This bit is a read/write status flag that user can read. If this bit is preserved set, indicating that  $V_{CC}$  voltage is applied and the data in the standby RAM is valid.

#### 2.12 Low Power Consumption Mode

The HD63701V0 has two low power consumption modes; sleep and standby.



#### (1) Sleep Mode

On execution of SLP instruction, the CPU is brought to the sleep mode. In the sleep mode, the CPU stops its operation, but the contents of the register in the CPU are retained. In this mode, on-chip peripherals such as the SCI and Timer continue their operations. In this mode, the power consumption is one-sixth that of normal operation mode.

The MCU returns from this mode by interrupt, RES, or STBY. The RES resets the MCU and the STBY brings it into the standby mode (This will be mentioned later). When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks the interrupt, it cancels the sleep mode and executes the next instruction. However, for example, if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.

The sleep mode is available to reduce the power consumption for a system with no need of the HD63701V0's consecutive operation.

Please refer to Table 2-12-1 for other pins except  $V_{\rm CC}$ , clock pin, input-only pin, E clock pin (their function are the same as normal operating condition).

#### (2) Standby Mode

The HD63701V0 stops all the clocks and goes into the reset state with  $\overline{\text{STBY}}$  "Low". In this mode, the power consumption is reduced conspicuously.

In the standby mode, the power is supplied to the HD63701VO, so the contents of RAM are retained. The MCU returns from the standby mode by bringing STBY "High" and restarts execution at the same restart address as reset.

If external clock is used during standby mode, EXTAL must be brought "High" not increase standby current by  $5-10\mu A$ . If the increase of standby current does not



affect the MCU, EXTAL can be held either "Low" or "High". Transitions among the active mode, sleep mode, standby mode and reset are shown in Fig. 2-12-2.

Table 2-12-1 Pin Condition in Sleep Mode

Pin	Mode	0	1	2	5	6	7
Port 1	Function	I/O Port	Lower Address Bus	I/O Port	<b>4</b>	4	4
P ₁₀ ~P ₁₇	Condition	Keep the con- dition just before sleep	Output "1"	Keep the con- dition just before sleep	-	4	
	Function	I/O Port	-	4	<b>—</b>	-	<del></del>
Port 2 P20^P24	Condition	Keep the con- dition just before sleep	4	-	4	4	4
Port 3	Function	E:Lower Address Bus E:Data Bus	Data Bus	E:Lower Address Bus E:Data Bus	Data Bus	E:Lower Address Bus E:Data Bus	I/O Port
P ₃₀ ~P ₃₇	Condition	E:Output "1" E:High impe- dance	High impedance	E:Output "1" E:High impe- dance	High impedance	E:Output "1" E:High impe- dance	Keep the con- dition just before sleep
	Function	Upper Address	4	<b>—</b>	Lower Address Bus or Input Port	Upper Address Bus or Input Port	I/O Port
Port 4 P ₄₀ ∿P ₄₇	Condition	Output "1"		4	Address Bus: Output "1" Port:Keep the condition just before sleep	4	Keep the con- dition just before sleep
sc ₂		Output "1" (Read Con- dition)	-	-	-		Output "1"
$sc_1$		Output Ad- dress Strobe	4	-	Output "1"	Output Ad- dress Strobe	Input Pin




Fig. 2-12-1 Sleep Instruction Timing Chart




Fig. 2-12-2 Transitions among Active Mode, Standby Mode Sleep Mode, and Reset

#### 2.13 TRAP Function

The CPU generates a TRAP interrupt with the highest priority when fetching an undefined op-code or an instruction from non-memory space. The TRAP prevents the systemburst caused by noise or a program error.

# (1) Op-Code Error

When fetching an undefined op-code, the CPU saves register as well as a normal interrupt and branches to the TRAP service routine (vector address=\$FFEE, \$FFEF). This has the priority next to reset.

# (2) Address Error

When an instruction is fetched from excluding internal ROM, RAM, or an external memory area, the MCU generates a TRAP interrupt as op-code error. If the instruction is fetched from external memory area without memory devices, this function is not applicable.

Table 2-13-1 shows addresses where an address error occurs to each mode. This function is available only for the instruction fetch, and is not applicable to the normal data read/write.

Mode 0 1 2 5 6 7 \$0000 \$0000 \$0000 \$0000 \$0000 \$0000 \$001F Address \$001F \$001F \$007F \$001F \$007F \$0200 \$0100 \$EFFF \$EFFF

Table 2-13-1 Address Applicable to Address Errors


# 3. EPROM (PROM) PROGRAMMING AND TECHNICAL SPECIFICATIONS

#### 3.1 PROM Mode

In PROM mode, on-chip EPROM can be programmed while other MCU functions stop operating.

The HD63701V0 can be configured in the PROM mode by connecting  $P_{20}$  to  $V_{CC}$ ,  $P_{21}$  to  $V_{SS}$ ,  $P_{22}$  to GND, XTAL, STBY and  $\overline{NMI}$  to GND, and EXTAL to  $V_{CC}$  respectively. See Figure 3-2.

The on-chip EPROM can be programmed and read in the same way as the 27256. Therefore, general purpose PROM programmer can perform programming the on-chip PROM. At this time, a socket adaptor which changes the number of pins from 40-pin to 28-pin is necessary. Note that the address range must be \$0000 through \$00FF because the on-chip EPROM is 4k bytes. Fill remainder of EPROM area with FFFF for PROM programmer to correctly verify. The Memory map in PROM mode is shown in Figure 3-3.



Vcc Vcc EXTAL P20 Pol Port 3 PROM IRQ/A9 0 Data 0₀ ∿ 0₇ HD63701V0 XTAT. As/Pun MCU A10/P42 STBY A11/P43 PROM INM Address A12/P44 RES/V_{PP}o A13/P45 A14/P41 Port 1 OE/P46 PROM < CE/P₄₇ Address Control Line  $(A_0 \circ A_7)$ (OE, CE) זאז

Fig. 3-1 HD63701V0 Pin Assignment in PROM Mode

Fig. 3-2 Symbolical Pin Configuration in PROM Mode






Fig. 3-3 Memory Map in PROM Mode

# 3.2 Programming/Verification

The on-chip EPROM can be programmed in high speed programming scheme, which allows the on-chip EPROM to be programmed effectively without damaging the device by voltage and provides high reliability.

The basic programming flow is shown in Figure 3-4.






Fig. 3-4 Programming Flow

CE OE O₀ ∿ O₇ Pin  $v_{PP}$ Mode D out L L  $v_{cc}$ Read High Z Output Disable L Vcc D in High performance Program  $V_{PP}$ Н D out Verify  $V_{PP}$ High Z Н Program Inhibit H  $V_{PP}$ 

Table 3-1 Mode Selection

# 3.3 Erasure (with window package type)

The EPROM is erased by exposing an LSI to ultraviolet light. All erased bits are in the "l" state.

(2) HITACHI

The conditions for erasing are: ultraviolet light with wavelength of 2573Å, and a minimum irradiation of 15W·sec/cm². These conditions are satisfied by exposing the LSI to an ultraviolet lamp rated at  $12,000\mu\text{W/cm}^2$  for 20 minutes, at a distance of about one

inch. Dust of the cap must be removed by a solvent which does not damage the package, because the dust reduces the transmittance of the ultraviolet light.

# 3.4 On-chip PROM Characteristics and Application

(1) Principles of programming/erasure

The HD63701VO's memory cells are the same as the EPROM's. Therefore, they are programmed by applying high voltage to control gates and drains, which injects hot electrons into the floating gate. The condensed electrons in the floating gate are stable, surrounded by an energy barrier of SiO₂ film, and the proper bit becomes "O" due to the memory threshold voltage change.

Electrons in memory devices decrease as time goes by. This is caused by the following:

- ① Ultraviolet light, discharged by photo emitting electrons (erasure principle);
- ② Heat, discharged by thermal emitting electrons;
- ③ High voltage; discharged by a high electric field, control gate or drain.

If the oxide film covering a floating gate is defective, the erasure becomes great. Normally electron erasing does not occur because defective devices are removed.

The proper bit for a memory device whose floating gate does not condense electrons is "l".






Fig. 3-5 Cross Section of EPROM Memory Cell

# (2) Precautions on programming

The higher the program voltage  $V_{\rm PP}$  or the longer program pulse width  $(t_{\rm PW})$ , better the programming because many electrons flow. However, data should be programmed under specific voltage and timing conditions. If overvoltage is applied to  $V_{\rm PP}$ , the p-n junction may be damaged and permanent damage may occur. Pay particularly attention to PROM programmer overshoot. Minus voltage noise causes a parasitic transistor effect, which may cause apparent breakdown voltage.

The HD63701V0 is connected electrically to the PROM programmer through a socket adapter, so also pay attention to the followings:

- ① Confirm before programming that the socket adapter is firmly fixed on the PROM writer.
- ② Do not touch the socket adapter or the LSI during programming because writing malfunction may occur from bad contacts.



(3) Precautions for using the window package type after programming

(NOTES)

- Transient current may cause permanent damage to the device if the socket adaptor and the device are not installed in the PROM programmer correctly.
  Care must be taken to install the socket adaptor and the device in the PROM programmer correctly before programming the PROM.
- ② Note that the HD63701V0 programming voltage  $V_{\rm PP}$  must be 12.5V, not 21V. If the  $V_{\rm PP}$  is set to 21V, it may cause permanent damage to the device. Select the Intel 27256 mode in the PROM programmer to apply 12.5V to the  $V_{\rm PP}$ .
- (a) Glass window for erasure

If the glass window comes in contact with plastic or something else with a statick charge, the LSI may malfunction due to electrostatic charge on the surface of the window.

If this occurs, exposing the LSI to ultraviolet light for a few minutes neutralizes the charge and restores it to normal function. However, charge weight stored in the floating gate decreases at the same time, so re-programming is recommended.

Electrostatic charge buildup on the window is a fundamental cause of malfunction. Measurement for its prevention are the same as those for preventing electrostatic break-down:

- ① Operators should be grounded when handling equipment.
- 2 Do not rub the glass window with plastics.
- 3 Be careful of coolant sprays, which may include a few ions.
- 4 The ultraviolet shading label (which includes conductive material) is effective for neutralizing the charge.



# (b) Precautions after programming the EPROM

If the device is exposed to fluorescent light or sun light, its memory contents may be reversed because they include a small quantity of ultraviolet light. In strong light the MCU may malfunction under the influence of photo-current. To prevent these problems, it is recommended that the device be used with the glass window for erasure covered with the ultraviolet shading label after programming. A special label is on the market for this purpose. Labels made with metal are effective because they absorb ultraviolet light.

Note the following when selecting a shading label.

- (1) Adhesion (mechanical intensity) ---- Adhesion is reduced with re-use or dust. When peeling the label, static electricity may occur. As a result, erasure and rewriting by ultraviolet light are recommended after peeling. (Sticking a new label above the old one can be done to change labels.)
- 2 Allowable temperature range ---- The allowable temperature range and environment temperature of the shading label should be noted. If it is used under conditions exceeding this range, the paste may stiffen or adhere to the label, causing paste to remain on the window after peeling.
- Moisture resistance ---- The allowable moisture range and environment conditions of the label should be noted. It is difficult to find a shade label applicable to all allowable environmental conditions of the MCU. The proper label should be selected depending on use.



#### 3.5 INSTRUCTION SET OVERVIEW

Besides having object code compatible with the HD6801 series, the HD63701V0 adds 6 new instructions; enhances bit control instructions (AIM, EIM, OIM, TIM), index/accumulator exchange instruction (XGDX), and sleep instruction (SLP). These new instructions improve programming efficiency.

# 3.6 Addressing Modes

The HD63701V0 provides seven addressing modes. The adequate selection of these addressing mode will permit to implement an efficient and easy programming.

The addressing mode is determined by an instruction type and code. The addressing mode for each instruction is shown in Table 3-7 to 3-7-4 with execution time counted by the machine cycles. When the clock frequency is 4 MHz, the machine cycle time will be microseconds.

# Accumulator (ACCX) Addressing Operand is contained in either accumulator A or B.

# (2) Immediate Addressing Operand is contained in the second byte of the instruction except LDS and LDX which contain operand in the second and the third bytes. These are two or three-byte instructions.

# (3) Direct Addressing

The second byte of an instruction contains an effective address of operand. 256 byte area \$0 through \$255 can be addressed directly. Execution times can be reduced by storing operand in these locations. In configurating system, it is recommended that these locations should be RAM for users' data area. These are two-byte instructions, while the AIM, OIM, EIM and TIM are three-byte instructions.

# (4) Extended Addressing

The second and third bytes of the instruction contain the effective address of the operand. These are three-byte instructions.

# (5) Indexed Addressing

The effective address of the operand is the sum of the contents of the second byte and the lower byte of the Index Register. As for AIM, OIM, EIM and TIM instructions, the effective address is calculated by adding the contents of the third byte and the lower byte of the Index Register. The effective address is held in the Temporary Address Register, so the contents of the Index Register is not changed. These are two-byte instructions, while AIM, OIM, EIM and TIM are three-byte.

# (6) Implied Addressing The instruction itself gives the address. That is, the instruction addresses an Accumulator, Stack Pointer, Index Register, etc. This is a one-byte instruction.

# (7) Relative Addressing

Relative addressing mode is only used in branch instructions. The branch address is calculated by adding the contents of the second byte and the lower byte of the Program Counter. At this time, a carry or borrow is added to the upper byte of the Program Counter. The span of relative addressing is from -126 to +129 from the op-code address. These are two-byte instructions.



# 3.7 Instruction Set

The HD63701VO has an upward object code compatible with the HD6801 to utilize all instruction sets of the HMCS6800. The execution time of the key instruction is reduced to increase the system through-put. In addition, the bit manipulation instruction, the exchange instruction of the index and the accumulator, the sleep instruction are added. The followings are described here.

- Accumulator and memory manipulation instructions (See Table 3-7).
- · Additional instructions.
- Index register and stack manipulation instructions (See Table 3-7-2).
- Jump and branch instructions (See Table 3-7-3).
- Condition code register manipulation instructions (See Table 3-7-4).
- Op-code map (See Table 3-7-5).

Table 3-7 Accumulator, Memory Manipulation Instructions

							Add	dressi	ing I	Mod	ies							٩			on ( jiste		Je
Operations	Mnemonic	IMI	ME		DIF	REC	T	LIN	DE	<u>_</u>	EX	TEN	1D	IMI	PLIE	D	Boolean/ Arithmetic Operation	5	4	3	2		To
		ОР	~	*	ОР	~	#	ОР	~	#	ОР	~	#	ОР	~	#	Arithmetic Operation	н	,	N	z	v	0
Add	ADDA	88	2	2	9В	3	2	АВ	4	2	вв	4	3		Г	Г	A + M→ A	1	•	1	1	1	1
	ADDB	СВ	2	2	DB	3	2	EВ	4	2	FB	4	3			Г	B + M → B	1	•	1	:	1	1
Add Double	ADDD	СЗ	3	3	D3	4	2	E3	5	2	F3	5	3			T	A:B+M:M+1 - A:B	•	•	1	:	1	1
Add Accumulators	ABA	1	Т	1	$\vdash$		Т	<u> </u>		Т	一	1	Г	1B	1	1	A + B → A	1	•	:	1	1	1
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3				A + M + C - A	:	•	:	:	1:	T
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B + M + C → B	1	•	:	:	1	T
AND	ANDA	84	2	2	94	3	2	A4	4	2	84	4	3			Γ	A·M → A	•	•	:	:	R	1
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3			1	B·M → B	•	•	:	1	R	1
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	85	4	3			Γ	A·M	•	•	1	:	R	1.
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3			1-	B·M	•	•	:	:	ĥ	1
Clear	CLR		Τ	1	$\vdash$		T	6F	5	2	7F	5	3			Γ	00 → M	•	•	R	s	R	F
	CLRA	T	Т	Г			Т		$\vdash$	T			Г	4F	1	1	00 → A	•	•	R	s	R	F
	CLRB		T	Т	1		T					Π	Г	5F	1	1	00 → B	•	•	R	s	R	F
Compare	CMPA	81	2	2	91	3	2	A1	4	2	В1	4	3	<u> </u>	Ė		A - M	•	•	:	1	1	1
•	СМРВ	C1	2	2	D1		2	Ε1	4	2	F1	4	3		Γ	Г	B - M	•	•	:	:	1	1
Compare Accumulators	CBA		T	Γ.		Γ	T					Г	Г	11	1	1	A - B	•	•	:	:	:	1
Complement, 1's	сом			Г				63	6	2	73	6	3				M→M	•	•	:	1	R	15
	COMA	<del>                                     </del>	$\vdash$	H	_		T	_		$\vdash$	$\vdash$		$\vdash$	43	1	1	Ā→A	•	•	1	1	R	15
	COMB	Ι		Г	1	Г				Г		Г		53	1	1	8 →8	•	•	:	1	R	15
Complement, 2's	NEG	$t^{-}$	T	$\vdash$			T	60	6	2	70	6	3	_	T	T	00 - M → M	•	•	1	:	0	13
(Negate)	NEGA		T	Г	Г					Г	i	Г	Г	40	1	1	00 - A → A	•	•	1	:	(1)	G
	NEGB		Г	Г		Г						Т	Г	50	1	1	00 - B → B	•	•	:	:	(1)	13
Decimal Adjust, A	DAA		Γ	Γ								Γ	Γ	19	2	1	Converts binary add of BCD characters into BCD format	•	•	:	:	:	d
Decrement	DEC							6A	6	2	7A	6	3				M - 1 → M	•	•	:	:	(4)	•
	DECA	T	T	t⊤	T	Г	T					T	T	4A	1	1	A - 1 → A	•	•	:	1	(4)	,
	DECB			T			Т					1	1	5A	1	1	8 - 1 → 8	•	•	:	1	(4)	•
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	88	4	3	m	-	$\vdash$	A ⊕ M → A	•	•	:	:	R	1
	EORB	CR	2	2	08	3	2	E8	4	2	F8	4	3	$\vdash$	┢	t	B ⊕ M→ B	•	•	1	1:	R	†•
Increment	INC	1	t	F	1	-	Ť	6C	6	2	7C	6	3	<b>-</b>	H	+	M + 1 → M	•	•	:	:	3	1.
	INCA		<del>                                     </del>	t	t	H	T	<u> </u>	-	Ī	$\vdash$	t	Ħ	4C	1	1	A+1 → A	•	•	:	1	3	-
	INCB	<del>                                     </del>	T	┢	$\vdash$		$^{-}$	-	$\vdash$	1	_	$\vdash$	t-	5C	1	1	B + 1 → B	•	•	:	1	(3)	١,
Load	LDAA	86	2	2	96	3	2	A6	4	2	86	4	3	-	Ė	Ė	M → A	•		:	:	R	١.
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3	_		Ι-	M → B	•		:	1	R	١.
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3			Γ	M + 1 → B, M → A	•	•	1	;	R	•
Multiply Unsigned	MUL		T				Γ		Г	Γ	$\overline{}$	Γ		3D	7	1	A×B→A:B	•	•	•	•	•	Q
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3		Г	Г	A+M → A	•	•	:	1	R	t
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	_	$\vdash$	Г	B + M → B	•	•	:	1	R	t
Push Data	PSHA	$t^{}$	$t^-$	T	m	$\vdash$	$\vdash$	-	$\vdash$	H		T		36	4	1	A → Msp, SP – 1 → SP	•	•	•	•	•	t
	PSHB	1	T	T	$\vdash$	Г	Γ		$\vdash$	Г	$\vdash$	T	Г	37	4	1	B → Msp, SP – 1 → SP	•	•	•	•	•	ţ٠
Pull Data	PULA		Π	Г	Г		T		Г		$\Box$	Г		32	3	1	SP + 1 → SP, Msp → A	•	•	•	•	•	1
•	PULB		Г	Γ			Γ		Γ	Г		Г	Г	33	3	1	SP + 1 → SP, Msp → B	•	•	•	•	•	١٠
Rotate Left	ROL	Г	Г	Γ			Γ	69	6	2	79	6	3		Г		w	•	•	:	:	(6)	i
	ROLA		$\vdash$	Τ		_			_	_	$\vdash$	T	1	49	1	1	1 <u>*</u> ) <del>(</del> 0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-	•	•	1	1	(1)	1
	ROLB	$\vdash$	П	$\vdash$		_	T	Н	Ι	1	$\vdash$	$\vdash$	$\vdash$	59	1	1	B) C 67 60	•	•	1	1	0	1.
Rotate Right	ROR	<b>†</b>	Н	T		_	T	66	6	2	76	6	3	$\vdash$	$\vdash$	Ι-	M,	•	•	1	1	(6)	t
-	RORA						Γ							46	1	1	v   - Ö-ÜTTTTTÖ-	•	•	1	1	(0)	1
	RORB	1	1	Г	1	$\vdash$	T	$\vdash$	$\vdash$	$\vdash$	$\vdash$	$\vdash$	$\vdash$	56	1	1	8 6 67 60	•	•	1	1	8,	_

Note) Condition Code Register will be explained in Note of Table 3-7-4.

(to be continued)



Table 3-7-1 Accumulator, Memory Manipulation Instructions

	[					_	Add	ressi	ng N	/lod	es							C			on ( iste	Cod r	
Operations	Mnemonic	IMI	MEI	2	DIF	EC	Т	IN	DE)	( )	EXT	ΓEN	D	IMI	PLIE	D	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	*	OP	~	#		н	1	N	z	v	c
Shift Left	ASL		Г					68	6	2	78	6	3		Г		M)	•	•	:	1	6	1
Arithmetic	ASLA	T											Γ	48	1	1	A D-(1111111-0	•	•	:	1	6	
	ASLB	T										Π	Π	58	1	1	B C 67 60	•	•	:	\$	6	1
Double Shift Left, Arithmetic	ASLD													05	1	1	C A7 A0 87 80	•	•	1	:	6	1
Shift Right	ASR	1	Г					67	6	2	77	6	3		Γ		M	•	•	1	1	6	1
Arithmetic	ASRA					-						Г		47	1	1	^ \ <u>`</u> \ <u>`</u>	•	•	1	:	6	1
	ASRB	T					Г							57	1	1	8) 67 , 60 C	•	•	1	1	Õ	t
Shift Right	LSR		Г					64	6	2	74	6	3		Γ	Γ	M1	•	•	R	:	6	T
Logical	LSRA			Π			Γ					Γ	Г	44	1	1	<b>^</b>   0 - CTTTTTTT - C	•	•	R	:	6	T
	LSRB		Γ	Γ		Г	Γ					Г	Г	54	1	1	8 67 80 0	•	•	R	:	6	Ť
Double Shift Right Logical	LSRD													04	1	,	0→ ACC A/ ACC B → C A7 A0 B7 B0 C	•	•	R	:	6	
Store	STAA				97	3	2	A7	4	2	87	4	3		Г	Г	A → M	•	•	:	:	R	T
Accumulator	STAB	1	Γ		D7	3	2	E7	4	2	F7	4	3			Γ	B → M	•	•	1	1	R	T
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3				A → M B → M + 1	•	•	:	:	R	1
Subtract	SUBA	80	2	2	90	3	2	AO	4	2	во	4	3	<u>L</u>	L.	L	A - M → A	•	•	:	1	1	L
	SUBB	α	2	2	DO	3	2	EO	4	2	FO	4	3			L	B - M → B	•	•	1	:	:	Ι
Double Subtract	SUBD	83	3	3	93	4	2	A3	5	2	В3	5	3			<u> </u>	A:B-M:M+1→A:B	•	•	1	:	1	l
Subtract Accumulators	SBA											L	L	10	1	1	A - B → A	•	•	:	:	1	
Subtract	SBCA	82	2	2	92	3	2	A2	4	2	82	4	3	_		L	A - M - C → A	•	•	1	1	1	l
With Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3	L	L	L	B - M - C → B	•	•	1	1	1	1
Transfer	TAB	1_	L		_	<u></u>	1_	<u> </u>	L	L	L_	1	L	16	11	11	A → B	•	•	1	1:	R	1
Accumulators	TBA	1_	<u> </u>	L		L	L	L_	L_	1_	_	1	1	17	11	11	B → A		•	13	1	R	1
Test Zero or	TST	1_	L	_	<u>_</u>	1_	L	6D	4	2	70	4	3	_	1	L	M - 00	•	•	1	1	R	1
Minus	TSTA	1	L	_	_	1	L	_	_	L	_	$\perp$	1	4D	1	1	A - 00	1.	•	1	1	R	1
	TSTB	ــــ	L	_	L	L	L	_	L	1	_	L	L	50	1	11	B - 00		•	:	1	R	1
And Immediate	AIM		L		71	6	3	61	7	3				L		L	M-IMM→M	•	•	:	:	R	1
OR Immediate	OIM	L	L	L	72	6	3	62	7	3			L		L	L	M+IMM-M	•	•	:	<u>:</u>	R	j
EOR Immediate	EIM				75	6	3	65	7	3			L		Γ		M⊕IMM→M	•	•	:	:	R	1
Test Immediate	TIM		Γ		7B	4	3	6B	5	3	Γ	Г	Т		Г	Т	M-IMM			1:	1:	R	1

Note) Condition Code Register will be explained in Note of Table 3-7-4.

# Additional Instructions

In addition to the HD6801 Instruction Set, the HD63701V0 has the following new instructions:

AIM 
$$---$$
 (M) • (IMM)  $\rightarrow$  (M)

Executes "AND" operation between the immediate data and the memory contents, and stores the result in the memory.

$$OIM$$
 ---  $(M)$  +  $(IMM)$   $\rightarrow$   $(M)$ 

Executes "OR" operation between the immediate data and the memory contents, and stores the result in the memory.

$$EIM$$
 --- (M)  $\oplus$  (IMM)  $\rightarrow$  (M)

Executes "EOR" operation between the immediate data and the memory contents, and stores the result in the memory.



# TIM --- (M) · (IMM)

Executes "AND" operation between the immediate data and the memory contents, and changes the flag of associated condition code register.

AIM, OIM, EIM and TIM are three bytes instructions; the first byte is op-code, the second is immediate data, and the third is address modifier.

 $XGDX --- (ACCD) \leftrightarrow (IX)$ 

Exchanges the contents of accumulator and the index register.

SLP --- The MCU goes to the sleep mode. Refer to "Low Power Dissipation Mode" for more details of the sleep mode.

Table 3-7-2 Index Register, Stack Manipulation Instructions

							Ad	iress	ing	Мос	des						Boolean/	(			on ( iste		ie
Pointer Operations	Mnemonic	IM	MEI	D.	οï	REC	:T	IN	DE	×	EX.	ren	D	IMF	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	*	OP	~	*		Н	1	N	Z	v	C
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	вс	5	3				X-M:M+1	•	•	:	1	:	1
Decrement Index Reg	DEX	1	Γ-	Γ		Ī			T				Π	09	Īī	1	X – 1 → X	•	•	•	1	•	•
Decrement Stack Pntr	DES	1				Γ			Γ	Ī		Γ-	Γ	34	1	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX	1	Ī			T	Γ		Γ	Ī			Γ.	08	1	1	X + 1 → X	•	•	•	1	•	1
Increment Stack Potr	INS	T		Г		Г	1		Г			Γ		31	1	1	SP + 1 → SP	•	•	•	•	•	1
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$ , $(M + 1) \rightarrow X_L$	•	•	0	1	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				M → SPH, (M+1) → SPL	•	•	0	1	R	ŀ
Store Index Reg	STX	Г		Г	DF	4	2	EF	5	2	FF	5	3		Π		$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	Ø	:	R	1
Store Stack Potr	STS	Τ-			9F	4	2	AF	5	2	BF	5	3				SPH → M, SPL → (M+1)	•	•	0	:	R	1
Index Reg → Stack Pntr	TXS	T	Γ-	-	_	T	1		1	T		Γ-		35	1	1	X - 1 → SP	•	•	•	•	•	1
Stack Pntr → Index Reg	TSX	1	Γ.			T			1			T	1	30	1	1	SP + 1 → X	•	•	•	•	•	1
Add	ABX					T								ЗА	1	1	8 + X → X	•	•	•	•	•	•
Push Data	PSHX		T	Г					1			Г	Π	3C	5	1	X _L → M _{sp} , SP - 1 → SP	•	•	•	•	•	1
						ļ			1				İ				X _H → M _{sp} , SP ~ 1 → SP			l			1
Pull Data	PULX	T		Γ		T	1		Γ				T	38	4	1	SP + 1 → SP, M _{SP} → X _H	•	•	•	•	•	1
							ļ					-	l		l		SP + 1 → SP, Map → XL						
Exchange	XGDX	Ī		Г		Т			1			Γ	1	18	2	1	ACCDIX	•	•	•	•	•	T

Note) Condition Code Register will be explained in Note of Table 3-7-4.



Table 3-7-3 Jump, Branch Instruction

	774	Π				1.0	Ad	dress	ing	Мо	des							1			on (		ie
Operations	Mnemonic	REI	AT.	VE	DII	REC	CT.	IN	DE	X	EX	ren	D	IM	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		н	1	N	Z	٧	С
Branch Always	BRA	20	3	2										Г	Г		None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2											I .		C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2		Г	Ī					_	Ī		Г		C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2												4.	Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3	2									Γ				N ⊕ V = O	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2		1							Г				Z + (N + V) = 0	•	•	•	•	•	•
Branch If Higher	ВНІ	22	3	2											1		C + Z = 0	•	•	•	•	•	•
Branch If < Zero	BLE	2F	3	2			Γ						Γ				Z + (N ( V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2								T	T				N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	ВМІ	28	3	2		T											N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2													V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2													V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2		П				Г		Ι	Γ				N = 0		•	•	•	•	•
Branch To Subroutine	BSR	8D	5	2		1							Π					•	•	•	•	•	•
Jump	JMP	1		$\vdash$				6E	3	2	7E	3	3	T-				•	•	•	•	•	•
Jump To Subroutine	JSR	Ī	Г		9D	5	2	AD	5	2	BD	6	3	1	1	Ī		•	•	•	•	•	•
No Operation	NOP						Γ							01	1	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI			Γ		Γ		Г			Ī		Π	3В	10	1	1	Ι-		- (	3	_	
Return From Subroutine	RTS												Γ	39	5	1		•	•	•	•	•	•
Software Interrupt	SWI				1							Γ	T.	3F	12	1		•	s	•	•	•	•
Wait for Interrupt*	WAI			Γ	Γ	Γ			1	I		Γ	T	3E	9	1	]	•	9	•	•	•	•
Sleep	SLP	1	1	1		T	1	1	1	T	1	1	1	1A	4	1					•	•	

Note) *WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state level. Condition Code Register will be explained in Note of Table 3-7-4.

Table 3-7-4 Condition Code Register Manipulation Instructions

		Addre	ssingN	Aodes		C	Condition Code Register							
Operations	Mnemonic	1M	PLIE	D	Boolean Operation	5	4	3	2	1.	0			
	and the second	OP	~	#		Н	1	N	Z	V	C			
Clear Carry	CLC	OC.	1	1	0 → C	•	•	•	•	•	R			
Clear Interrupt Mask	CLI	0E	1	1	0 → 1	•	R	•	•	•	•			
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	R	•			
Set Carry	SEC	OD	1	1	1 → C	•	•	•	•	•	S			
Set Interrupt Mask	SEI	0F	1	1	1 → 1	•	S	•	•	•	•			
Set Overflow	SEV	ОВ	1	1	1 → V	•	•	•	•	S	•			
Accumulator A → CCR	TAP	06	1	1	A→ CCR	_		_ 6	<b>0</b> –		_			
CCR → Accumulator A	TPA	07	1	1	CCR - A	•		•	•	•				

[NOTE] Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- (Bit V) Test: Result = 10000000?
- (Bit C) Test: Result \ 00000000? (Bit C) Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set)
- Test: Operand = 10000000 prior to execution? (Bit V)
- 3 4 5 6 7 Test: Operand = 01111111 prior to execution? (Bit V)
- Test: Set equal to NeC=1 after the execution of instructions (Bit V)
- (Bit N) Test: Result less than zero? (Bit 15=1)
- (AII) Load Condition Code Register from Stack.
- Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exist the wait (Bit I) state.
- Set according to the contents of Accumulator A. (All Bit)
- Result of Multiplication Bit 7=1? (ACCB) (Bit C)



Table 3-7-5 OP-Code Map

OP	,					ACC	ACC	IND	EXT	i	ACCA	or SP			ACCB	or X		1
COL	E	i				A	В	IND	DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	1
\ H	li	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
LO,		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	
0000	0		SBA	BRA	TSX		NI	EG					SI	JB				0
0001	1	NOP	CBA	BRN	INS			A	IM				CI	MP				1
0010	2			ВНІ	PULA			0	IM				SI	вс				2
0011	3			BLS	PULB		CC	M			SU	BD			AD	DD		3
0100	4	LSRD		BCC	DES		L	SR					Al	ND				4
0101	5	ASLD		BCS	TXS			E	IM				В	IT				5
0110	6	TAP	TAB	BNE	PSHA		R	OR					L	DA				6
0111	7	TPA	TBA	BEQ	PSHB		A	SR				STA				STA		7
1000	8	INX	XGDX	BVC	PULX		Α	SL					E	OR				8
1001	9	DEX	DAA	BVS	RTS		R	OL					Al	DC				9
1010	A	CLV	SLP	BPL	ABX		D	EC					Q	RA				A
1011	В	SEV	ABA	ВМІ	RTI				IM.				Al	OD				В
1100	С	CLC		BGE	PSHX		11	ic			C	PX			L	OD		С
1101	D	SEC		BLT	MUL		T	ST		BSR		JSR			L	STD		D
1110	Е	CLI		BGT	WAI			JI	MP		LI	DS			LI	ЭX		E
1111	F	SEI		BLE	SWI		CLR					STS				STX		F
		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	

UNDEFINED OF CODE

# 3.8 Instruction Execution Cycles

In the HMCS6800 series, the execution cycle of each instruction is counted from the start of the op-code fetch.

The HD63701VO employs a mechanism of the pipeline control for the instruction fetch, so the subsequent instruction is prefetched during the current instruction being executed.

Therefore, the method to count instruction cycles used in the HMCS6800 series cannot be applied to the instruction cycles such as MULT, PULL, DAA and XGDX in the HD63701VO.

Table 3-7-6, provides the information about the Address Bus, Data Bus, and  $R/\overline{W}$  status in cycle by cycle basis during each instruction execution.

^{*} Only each instructions of AIM, OIM, EIM, TIM

Table 3-7-6 Cycle by Cycle Operation

Address h	Mode		Cycle			
& Instructi	ions	Cycles	#	Address Bus	R/W	Data Bus
IMMEDIA	ATE					
AND BI CMP EC LDA OF	DD IT OR RA UB	2	1 2	Op Code Address + 1 Op Code Address + 2	1	Operand Data Next Op Code
LDD LI	PX DS UBD	3	1 2 3	Op Code Address + 1 Op Code Address + 2 Op Code Address + 3	1 1 1	Operand Data (MSB) Operand Data (LSB) Next Op Code
AND BI CMP EC LDA OF	DD IT OR RA UB	3	1 2 3	Op Code Address + 1 Address of Operand Op Code Address + 2	1 1 1	Address of Operand (LSB) Operand Data Next Op Code
STA		3	1 2 3	Op Code Address + 1 Destination Address Op Code Address + 2	1 0 1	Destination Address Accumulator Data Next Op Code
LDD LI	PX DS UBD	4	1 2 3 4	Op Code Address + 1 Address of Operand Address of Operand + 1 Op Code Address + 2	1 1 1	Address of Operand (LSB) Operand Data (MSB) Operand Data (LSB) Next Op Code
STD ST STX	TS	4	1 2 3 4	Op Code Address + 1 Destination Address Destination Address + 1 Op Code Address + 2	1 0 0	Destination Address (LSB) Register Data (MSB) Register Data (LSB) Next Op Code
JSR		5	1 2 3 4 5	Op Code Address + 1 FFFF Stack Pointer Stack Pointer - 1 Jump Address	1 0 0	Jump Address (LSB) Restart Address (LSB) Return Address (LSB) Return Address (MSB) First Subroutine Op Code
TIM		4	1 2 3 4	Op Code Address + 1 Op Code Address + 2 Address of Operand Op Code Address + 3	1 1 1	Immediate Data Address of Operand (LSB) Operand Data Next Op Code
AIM EI OIM	IM	6	1 2 3 4 5 6	Op Code Address + 1 Op Code Address + 2 Address of Operand FFFF Address of Operand Op Code Address + 3	1 1 1 0 1	Immediate Data Address of Operand (LSB) Operand Data Restart Address (LSB) New Operand Data Next Op Code  (to be continued)



Address M	1ode		Cyala			
& Instructi	ons	Cycles	Cycle #	Address Bus	R/W	Data Bus
INDEXED			L		L	
ЈМР		3	1 2 3	Op Code Address + 1 FFFF Jump Address	1 1 1	Offset Restart Address (LSB) First Op Code of Jump Routine
ADC AD AND BI CMP EC LDA OF SBC SU	IT OR RA	4	1 2 3 4	Op Code Address + 1 FFFF IX + Offset Op Code Address + 2	1 1 1	Offset Restart Address (LSB) Operand Data Next Op Code
STA		4	1 2 3 4	Op Code Address + 1 FFFF IX + Offset Op Code Address + 2	1 1 0 1	Offset Restart Address (LSB) Accumulator Data Next Op Code
ADDD CPX LD LDS LD SUBD		5	1 2 3 4 5	Op Code Address + 1 FFFF IX + Offset IX + Offset + 1 Op Code Address + 2	1 1 1 1	Offset Restart Address (LSB) Operand Data (MSB) Operand Data (LSB) Next Op Code
STD ST	S	5	1 2 3 4 5	Op Code Address + 1 FFFF IX + Offset IX + Offset + 1 Op Code Address + 2	1 1 0 0	Offset Restart Address (LSB) Register Data (MSB) Register Data (LSB) Next Op Code
JSR		5	1 2 3 4 5	Op Code Address + 1 FFFF Stack Pointer Stack Pointer - 1 IX + Offset	1 1 0 0	Offset Restart Address (LSB) Return Address (LSB) Return Address (MSB) First Subroutine Op Code
ASL AS COM DE INC LS NEG RO ROR	C R	6	1 2 3 4 5 6	Op Code Address + 1 FFFF IX + Offset FFFF IX + Offset Op Code Address + 2	1 1 1 0	Offset Restart Address (LSB) Operand Data Restart Address (LSB) New Operand Data Next Op Code
TIM		5	1 2 3 4 5	Op Code Address + 1 Op Code Address + 2 FFFF IX + Offset Op Code Address + 3	1 1 1 1	Immediate Data Offset Restart Address (LSB) Operand Data Next Op Code
CLR		5	1 2 3 4 5	Op Code Address + 1 FFFF IX + Offset IX + Offset Op Code Address + 2	1 1 0 1	Offset Restart Address (LSB) Operand Data 00 Next Op Code
AIM EI OIM	м	7	1 2 3 4 5 6 7	Op Code Address + 1 Op Code Address + 2 FFFF IX + Offset FFFF IX + Offset Op Code Address + 3	1 1 1 1 0 1	Immediate Data Offset Restart Address (LSB) Operand Data Restart Address (LSB) New Operand Data next Op Code (to be continued)



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
EXTEND					
JMP	3	1 2 3	Op Code Address + 1 Op Code Address + 2 Jump Address	1 1 1	Jump Address (MSB) Jump Address (LSB) Next Op Code
ADC ADD TST AND BIT CMP EOR LDA ORA SBC SUB	4	1 2 3 4	Op Code Address + 1 Op Code Address + 2 Address of Operand Op Code Address + 3	1 1 1	Address of Operand (MSB) Address of Operand (LSB) Operand Data Next Op Code
STA	4	1 2 3 4	Op Code Address + 1 Op Code Address + 2 Destination Address Op Code Address + 3	1 1 0 1	Destination Address (MSB) Destination Address (LSB) Accumulator Data Next Op Code
ADDD CPX LDD LDS LDX SUBD	5	1 2 3 4 5	Op Code Address + 1 Op Code Address + 2 Address of Operand Address of Operand + 1 Op Code Address + 3	1 1 1 1	Address of Operand (MSB) Address of Operand (LSB) Operand Data (MSB) Operand Data (LSB) Next Op Code
STD STS STX	5	1 2 3 4 5	Op Code Address + 1 Op Code Address + 2 Destination Address Destination Address + 1 Op Code Address + 3	1 1 0 0	Destination Address (MSB) Destination Address (LSB) Register Data (MSB) Register Data (LSB) Next Op Code
JSR	6	1 2 3 4 5	Op Code Address + 1 Op Code Address + 2 FFFF Stack Pointer Stack Pointer - 1 Jump Address	1 1 0 0	Jump Address (MSB) Jump Address (LSB) Restart Address (LSB) Return Address (LSB) Return Address (MSB) First Subroutine Op Code
ASL ASR COM DEC INC LSR NGE ROL ROR	6	1 2 3 4 5 6	Op Code Address + 1 Op Code Address + 2 Address of Operand FFFF Address of Operand Op Code Address + 3	1 1 1 0 1	Address of Operand (MSB) Address of Operand (LSB) Operand Data Restart Address (LSB) New Operand Data Next Op Code
CLR	5	1 2 3 4	Op Code Address + 1 Op Code Address + 2 Address of Operand Address of Operand	1 1 0 1	Address of Operand (MSB) Address of Operand (LSB) Operand Data 00



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
IMPLIED					
ABA ABX ASL ASLD ASR CBA CLC CLI CLR CLV COM DEC DES DEX INC INS INX LSR LSRD ROL ROR NOP SBA SEC SEI SEV TAB TAP TBA TPA TST TSX TXS	1	1	Op Code Address + 1	1	Next Op Code
DAA XGDX	2	1 2	Op Code Address + 1 FFFF	1	Next Op Code Restart Address (LSB)
PULA PULB	3	1 2 3	Op Code Address + 1 FFFF Stack Pointer + 1	1 1 1	Next Op Code Restart Address (LSB) Data from Stack
PSHA PSHB	4	1 2 3 4	Op Code Address + 1 FFFF Stack Pointer Op Code Address + 1	1 1 0 1	Next Op Code Restart Address (LSB) Accumulator Data Next Op Code
PULX	4	1 2 3 4	Op Code Address + 1 FFFF Stack Pointer + 1 Stack Pointer + 2	1 1 1	Next Op Code Restart Address (LSB) Data from Stack (MSB) Data from Stack (LSB)
PSHX	5	1 2 3 4 5	Op Code Address + 1 FFFF Stack Pointer Stack Pointer - 1 Op Code Address + 1	1 1 0 0	Next Op Code Restart Address (LSB) Index Register (LSB) Index Register (MSB) Next Op Code
RTS	5	1 2 3 4 5	Op Code Address + 1 FFFF Stack Pointer + 1 Stack Pointer + 2 Return Address	1 1 1 1	Next Op Code Restart Address (LSB) Return Address (MSB) Return Address (LSB) First Op Code of Return Routine
MUL	7	1 2 3 4 5 6 7	Op Code Address + 1 FFFF FFFF FFFF FFFF FFFF FFFF FFFF	1 1 1 1 1 1	Next Op Code Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB)



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
IMPLIED					
WAI	9	1 2 3 4 5 6 7 8	Op Code Address + 1 FFFF Stack Pointer Stack Pointer - 1 Stack Pointer - 2 Stack Pointer - 3 Stack Pointer - 4 Stack Pointer - 5 Stack Pointer - 6	1 0 0 0 0 0	Next Op Code Restart Address (LSB) Return Address (LSB) Return Address (MSB) Index Register (LSB) Index Register (MSB) Accumulator A Accumulator B Conditional Code Register
RTI	10	1 2 3 4 5 6 7 8 9	Op Code Address + 1 FFFF Stack Pointer + 1 Stack Pointer + 2 Stack Pointer + 3 Stack Pointer + 4 Stack Pointer + 5 Stack Pointer + 6 Stack Pointer + 7 Return Address	1 1 1 1 1 1	Next Op Code Restart Address (LSB) Conditional Code Register Accumulator B Accumulator A Index Register (MSB) Index Register (LSB) Return Address (MSB) Return Address (LSB) First Op Code of Return Routine
SWI	12	1 2 3 4 5 6 7 8 9 10	Op Code Address + 1 FFFF Stack Pointer Stack Pointer - 1 Stack Pointer - 2 Stack Pointer - 3 Stack Pointer - 4 Stack Pointer - 5 Stack Pointer - 6 Vector Address FFFA Vector Address FFFB Address of SWI Routine	1 0 0 0 0 0 0 0 0 1	Next Op Code Restart Address (LSB) Return Address (LSB) Return Address (MSB) Index Register (LSB) Index Register (MSB) Accumulator A Accumulator B Conditional Code Register Address of SWI Routine (MSB) Address of SWI Routine (LSB) First Op Code of SWI Routine
SLP	4	1 2 1 Sleep 3 4	Op Code Address + 1 FFFF FFFF Op Code Address + 1	1	Next Op Code Restart Address (LSB) High Impedance - Non MPX Mode Address Bus - MPX Mode  Restart Address (LSB) Next Op Code



	ss Mode & uctions	Cycles	Cycle #	Address Bus	R/W	Data Bus							
RELAT	RELATIVE												
BCC BEQ BGT BLE BLT BNE BRA BVC	BEQ BGE 3 2 BGT BHI 3 BLE BLS BLT BMT BNE BPL BRA BRN		2	Op Code Address + 1 FFFF  Branch Address Test = "1" Op Code Address Test = "0"	1 1 1	Branch Offset Restart Address (LSB) First Op Code of Branch Routine Next Op Code							
BSR			2 3 4	Op Code Address + 1 FFFF Stack Pointer Stack Pointer - 1 Branch Address	1 1 0 0	Offset Restart Address (LSB) Return Address (LSB) Return Address (MSB) First Op Code of Subroutine							

# 3.9 System Flowchart

A system flow of the HD63701VO is given in Fig. 3-7-7.






Fig. 3-7-7 HD63701V0 System Flowchart

■ HD63701VOC, HD637A01VOC, HD637B01VOC (DC-40)




Fig. 3-10-1 Pin Arrangement




Fig. 3-10-2 Package Information

#### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	V
Input Voltage	V _{in}	-0.3 ~ V _{cc} +0.3	V
Operating Temperature	Topr	0 ~ +70	°C
Storage Temperature	T _{stg}	<b>−55 ~ +125</b>	°C

(NOTE) This product has protection circuits in input pin from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}: V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

#### ■ MCU ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC}= 5.0V ± 10%, ··· f = 0.1 ~ 2.0 MHz, V_{SS} = 0V, Ta = 0 ~ +70°C, unless otherwise noted.)

ltem		Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	_	Vcc	v
Input "High" Voltage	EXTAL	ViH		V _{CC} ×0.7	_	+0.3	V
	Other Inputs			2.0	_		
Input "Low" Voltage	All inputs	VIL		-0.3	_	0.8	V
	RES	I _{in}	V _{in} = 0.5~V _{CC} -0.5V	_		10.0	μА
Input Leakage Current	NMI, IRQ, STBY	1	· III	-	_	1.0	μ.,
Three State (off-state)	P ₁₀ ~P ₁₇ , P ₂₀ ~P ₂₄ ,						
Leakage Current	$\frac{P_{30}}{IS3}$ $\sim P_{37}$ , $P_{40}$ $\sim P_{47}$ ,	ITSI	$V_{in} = 0.5 \sim V_{CC} - 0.5 V$	- 1	-	1.0	μΑ
Output "High" Voltage	All Outputs	Voн	I _{OH} = -200μA	2.4		_	V
Output High Voltage	All Outputs	VOH	I _{OH} = -10μA	V _{CC} -0.7	_	_	٧
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6 mA	-	_	0.55	٧
Input Capacitance	All Inputs	C _{in}	V _{in} = 0V, f=1.0 MHz Ta = 25°C	_	_	12.5	pF
Standby Current	Non Operation	Icc		_	2.0	15.0	μΑ
Current Dissipation*		1	Operating (f=1MHz**)	_	5.0	10.0	mA
Current Dissipation		lcc l	Sleeping (f=1MHz**)	_	1.0	2.0	IIIA
RAM Stand-by Voltage		V _{RAM}		2.0	_	_	V

VIH min = VCC -0.8V, VIL max = 0.8V A11 output pins have no load.

typ. value (f =  $\chi$  MHz) = typ. value (f = 1MHz)  $\times \chi$  max. value (f =  $\chi$  MHz) = max. value (f = 1MHz)  $\times \chi$  (both the sleeping and operating)



Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at χ MHz operation are decided according to the following formulas.

# • AC CHARACTERISTICS ( $V_{CC}$ = 5.0V $\pm$ 10% ... f=0.1 $\sim$ 2.0 MHz, $V_{SS}$ = 0V, Ta = 0 $\sim$ +70 $^{\circ}$ C, unless otherwise noted.) BUS TIMING

				Test	HD63	701V0	HD637	A01V0	HD63	7B01V0	Unit
	Item		Symbol	Con- dition	min	max	min	max	min	max	Unit
Cycle Time			t _{cyc}		1	10	0.666	10	0.5	10	μs
Address Strobe	Pulse	Width "High"	PWASH .	1	220	_	150		110	_	ns
Address Strobe	Rise T	ime	tASr	1	_	25	_	25	_	25	ns
Address Strobe F	all Ti	me	tasf	1	_	25	_	25	-	25	ns
Address Strobe [	Delay	Time	t _{ASD} •	1	60	_	40		20	_	ns
Enable Rise Tim	е		t _{Er}			20	_	20		20	ns
Enable Fall Time	•		t _{Ef}			20	_	20		20	ns
Enable Pulse Wid	Ith "F	ligh" Level	PW _{EH} •	1	450	_	300		220	_	ns
Enable Pulse Wid	ith "L	ow" Level	PW _{EL} .		450	_	300	_	220	-	ns
Address Strobe t	o Ena	ble Delay Time	taseD*	]	60	_	40	_	20	_	ns
Address Delay T	!		t _{AD1} •	1	_	250	_	190	_	160	ns
Address Delay 1	те		t _{AD2} •	Fig. 6-1,		250		190	_	160	ns
Address Delay T	ime fo	or Latch	tADL*	Fig. 6-2	_	250	_	190	_	160	ns
Data Set-up Tim	•	Write	t _{DSW} *	1	230	_	150	-	100	-	ns
Data Set-up Tilli	6	Read	t _{DSR}		80	-	60	_	50	-	ns
Data Hold Time		Read	tHR		0	_	0	_	0	-	ns
Data Hold Time		Write	thw.		60	_	40	_	30	-	ns
Address Set-up 7	ime f	or Latch	tASL*	]	60	-	40	-	20	-	ns
Address Hold Tir	me fo	r Latch	tAHL	]	30	_	20	_	20		ns
Address Hold Ti	me		t _{AH} •	i	60	_	40	_	30	_	ns
A ₀ ~ A ₇ Set-up	Time	Before E	t _{ASM} •		200	_	110	_	60		ns
Peripheral Read	Non Bus	-Multiplexed	(tacen)*			650	-	395	-	270	ns
Access Time	Mult	tiplexed Bus	(t _{ACCM} )*		-	650	_	395	_	270	ns
Oscillator Stabili	zation	n Time	tRC	Fig. 2-7-1,	20	_	20		20	_	ms
Processor Contro	I Set-	up Time	tPCS	Fig. 2-8-1	200	_	200		200	-	ns

^{*}These timings change depending on the tcyc. The values in the table are those when the tcyc is minimum.

#### PERIPHERAL PORT TIMING

Item			C	Test	HD63	701V0	HD637	A01V0	HD637	7B01V0	Unit
11	em		Symbol	Con- dition	min max min max min		max				
Peripheral Data Set-up Time	Port 1,	2, 3, 4	tpdsu	Fig. 6-3	200		200	-	200	-	ns
Peripheral Data Hold Time			ФDH	Fig. 6-3	200	-	200	-	200	_	ns
	Delay Time, Enable Positive Transition to OS3 Negative Transition		t _{OSD} 1	Fig. 6-5	-	300	-	300	-	300	ns
	Delay Time, Enable Positive Transition to OS3 Positive Transition		[†] OSD2	Fig. 6-5	1	300	-	300	1	300	ns
	Delay Time, Enable Negative Transition to Peripheral Data Valid Port 1, 2*, 3, 4		tpwD	Fig. 6-4	-	300	_	300	-	300	ns
Input Strobe Pulse	Width		tpwis	Fig. 6-6	200	_	200	_	200	_	ns
Input Strobe Rise Time		tisr	Fig. 6-6	_	50	_	50	_	50	ns	
Input Strobe Fall Time		tisf	Fig. 6-6	_	50	_	50	_	50	ns	
Input Data Hold T	ime	Port 3	t _{IH}	Fig. 6-6	150		150	_	150	-	ns
Input Data Setup	Time	Port 3	t _{IS}	Fig. 6-6	0		0	_	0	_	ns

^{*} Except P21



#### TIMER, SCI TIMING

Item	Symbol	Test Con-	HD63701V0			HD637A01V0			HD637B01V0			Unit
item	Symbol	dition	min	typ	max	min	typ	max	min	typ	max	
Timer Input Pulse Width	t _{PWT}		2.0	-	-	2.0	-	_	2.0	-	-	t _{cyc}
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 6 - 7	-	_	400	_	-	400	_	_	400	ns
SCI Input Clock Cycle	t _{Scyc}		2.0	_	-	2.0	_	_	2.0	_	_	t _{cyc}
SCI Input Clock Pulse Width	tpwsck		0.4	-	0.6	0.4	_	0.6	0.4	_	0.6	t _{Scyc}

### **MODE PROGRAMMING**

Item	Cumbal	Test	HD63701V0			HD637A01V0			HD637B01V0			Unit
item	Symbol	dition	min	typ	max	min	typ	max	min	typ	max	
RES "Low" Pulse Width	PWRSTL	Fig.	3	_	_	3	_	-	3	_	_	t _{cyc}
Mode Programming Set-up Time			2		-	2	_		2	ı	1	t _{cyc}
Mode Programming Hold Time t _{MPH}		6 - 8	150	-	-	150		_	150	-	_	ns




Fig. 3-11-1 Expanded Multiplexed Bus Timing






Fig. 3-11-2 Expanded Non-Multiplexed Bus Timing




Fig. 3-11-3 Port Data Set-up and Hold Times Fig. 3-11-4 Port Data Delay Times (MCU Read) (MCU Write)




Fig. 3-11-5 Port 3 Output Strobe Timing (Single Chip Mode)




Fig. 3-11-6 Port 3 Latch Timing (Single Chip Mode)




Fig. 3-11-7 Timer Output Timing




Fig. 3-11-8 Mode Programming Timing




Fig. 3-11-9 Bus Timing Test Loads (TTL Load)

#### ■ PROGRAMMING ELECTRICAL CHARACTERISTICS

# DC CHARACTERISTICS (V_{CC} = 6.0V ± 0.25V, V_{PP} = 12.5V ± 0.3V, V_{SS} = 0V, Ta = 25°C ± 5°C unless otherwise noted.)

	Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	$O_0 \sim O_7$ , $A_0 \sim A_{14}$ , $\overline{OE}$ , $\overline{CE}$	V _{IH}		2.2	-	V _{cc} +0.3	V
Input "Low" Voltage	O ₀ ~O ₇ , A ₀ ~A ₁₄ , OE, CE	V _{IL}		-0.3	_	0.8	٧
Output "High" Voltage	00~07	V _{OH}	$I_{OH} = -200\mu A$	2.4	-	-	V.
Output "Low" Voltage	00~07	V _{OL}	I _{OL} = 1.6mA	-	-	0.45	V
Input Leakage Current	0 ₀ ~0 ₇ , A ₀ ~A ₁₄ , <del>OE</del> , <del>CE</del>	l _{LI}	V _{IN.} = 5.25V/0.5V	_	-	2	μΑ
V _{CC} Current		Icc			-	30	mA
V _{PP} Current		I _{PP}		T -	_	30	mA

# $\bullet \ \ \text{AC CHARACTERISTICS (V}_{CC} = 6.0 \text{V} \pm 0.25 \text{V}, \ V_{PP} = 12.5 \text{V} \pm 0.3 \text{V}, \ V_{SS} = 0 \text{V}, \ Ta = 25 ^{\circ}\text{C} \pm 5 ^{\circ}\text{C} \ \text{unless otherwise noted.} )$

item	Symbol	Test condition	min	ty	max	Unit
Address Set-up Time	t _{AS}		2	-	_	μs
CE Set-up Time	t _{OES}	1	2	_	-	μs
Data Set-up Time	t _{DS}	7	2	_	-	μs
Address Hold Time	t _{AH}	t _{AH}			_	μs
Data Hold Time	t _{DH}	†	2	_	-	μs
Data Output Disable Time	t _{DF}	Fig.6-10*1	_	_	130	ns
V _{PP} Set-up Time	t _{VPS}	7	2		T -	μs
Program Pulse Width (High Speed Writing)	t _{PW}	7	0.95	1.0	1.05	ms
Program Pulse Width	t _{OPW}	7	2.85	_	78.75	ms
V _{CC} Set-up Time	t _{vcs}		2	_		μs
Data Output Delay Time	t _{OE}	7	0	_	150	ns




Fig. 3-11-10 PROM Program/Verify Timing

#### 4. APPLICATIONS

# 4.1 Use of External Expanded Mode

The HD63701V0 supports four operation modes 1, 2, 5 and 6 as external expanded modes. Usage of these modes is detailed in the following paragraphs.

## (1) Non-multiplexed modes

#### (a) Mode 1 (New Mode)

In this mode, Port 3 functions as data bus, Port 1 as lower address bus  $(A_0 - A_7)$ , and Port 4 as upper address bus  $(A_8 - A_{15})$ . Since 16-bit addresses are sent out in parallel, the HD63701V0 can access up to 65k memory space with no address latch externally in this mode.




Fig. 4-1-1 HD63701V0, Mode 1

If an internal memory address and an external memory address are overlapped, the memory address can be accessed as follows. When writing, the same data can be written into both internal and external memories simultaneously.

When reading, only internal memory can be read while the external memory can not be read.

The same operations can be applied to modes 2, 5, and 6.

In mode 1, external memory addresses range from \$00FF to \$FFFF and so internal mask ROM located in \$F000 through \$FFFF can not be accessed.

After reset, Port 1 functions as lower address bus  $(A_0 - A_7)$ , Port 4 is a upper address bus  $(A_8 - A_{15})$ .

(b) Mode 5 (Equivalent to Mode 5 of HD6801V)

Port 3 works as data bus; and Port 4 as address bus  $(A_0 - A_7)$  or input pin by programming the DDR. In this mode, pin 39 provides the result of the following decoding:

$$\overline{\mathbf{A}_{15}} \cdot \overline{\mathbf{A}_{14}} \cdot \overline{\mathbf{A}_{13}} \cdot \overline{\mathbf{A}_{12}} \cdot \overline{\mathbf{A}_{11}} \cdot \overline{\mathbf{A}_{10}} \cdot \overline{\mathbf{A}_{9}} \cdot \mathbf{A_{8}}$$

This output signal may be used as a chip select or chip enable signal permitting to access an external memory up to 256 byte locations (\$0100 - \$01FF).

The pin function of Port 4 can be changed from an address line to an input port if the system does not need all of the 8 address lines by writing zero into the corresponding bit of Port 4 DDR.

An example of connection with PIA (HD6821, HD6321) is shown in Fig. 4-1-2.






Fig. 4-1-2 Connection of HD63701VO with PIA

### (2) Multiplex Modes (Modes 2 & 6)

Any multiplex mode provides a time multiplexed address and data on port 3. Therefore, an address latch is required externally to access external devices. As (Pin 39) signal is used for an address latch strobe. An example of HD63701VO and CMOS latch interface is shown in Fig. 4-1-3.

It should be noted, however, that the HD63701V0 can not operate at more than 500 kHz when interfaced with the latch.




Fig. 4-1-3 CMOS Latch

For high-speed operation, 74LS373 or high speed CMOS latch (74HC373) is desirable to minimize the delay time.

- (a) Mode 2 (Equivalent to HD6801V Mode 2)
  In this mode, the internal mask ROM (\$F000 through \$FFFF) is disabled and external memory becomes valid instead. Port 4 functions as the upper address bus.
- (b) Mode 6 (Equivalent to HD6801V Mode 6)

  In this mode, the internal mask ROM is enabled.

  Port 4 functions as address bus  $(A_8 A_{1\,5})$ .

  Since Port 4 becomes input mode after reset, the DDR must be programmed to "1" to use the port as address bus.






Fig. 4-1-4 HD63701VO MCU Expanded Multiplexed Mode

# 4.2 Standby Mode

Bringing  $\overline{\text{STBY}}$  "Low", the HD63701V0 goes into the Standby mode. In this mode, the CPU becomes reset and all clocks of the HD63701V0 become inactive.

The contents of the internal RAM is retained as long as  $\rm V_{CC}$  is supplied ( $\rm V_{CC} \ge 2V$ ). Under Standby Mode, memory back-up is possible with only a few  $\rm \mu A$  of leakage current. When  $\rm \overline{STBY}$  is brought "High", the MCU exits from Standby Mode. When "1" level is detected at  $\rm \overline{STBY}$  pin, a clock generator begins to oscillate and the internal reset condition is released. At this time,  $\rm \overline{RES}$  signal must be held "Low" for at least OSC stabilization time ( $\rm t_{RC}$ ) before the CPU operation restarts. Otherwise, the normal operation is not guaranteed.

Fig. 4-2-1.






Fig. 4-2-1 Flowchart of Standby Mode Application

The timing relationship shown in Fig. 4-2-2 must be satisfied.




Fig. 4-2-2 Timing Chart of Each Signal

* Either RES1 or STBY1 can become "0" level as long as the execution time of NMI routine is quaranteed.

Fig. 4-2-3 shows an example of a circuit to implement the timing sequence shown in the Fig. 4-2-2.




Fig. 4-2-3 Example of Circuit Diagram for a Standby Operation



<Precaution for using Standby Power bit>

The Standby power bit in the RAM control status register detects that  $V_{CC}$  is supplied or not. When the  $V_{CC}$  rise time is equal or less than  $100\,\mu s$ , the Standby power bit may not be cleared. To avoid this, the  $V_{CC}$  rise time should be more than  $100\,\mu s$ , for example, by using the larger bypass capasitor.

# 4.3 Address Trap, OP-Code Trap Application

The HD63701VO facilitates two trap functions, the op-code trap and the address trap, to protect the HD63701VO to proceed an erroneous operation. The op-code trap is generated when an illegal or undefined op-code is fetched. Therefore, when undefined codes listed below are fetched, a trap is caused and the HD63701VO avoids further erroneous operation. The priority level of the op-code trap interrupt is next to the RESET. Undefined codes of the HD63701VO are: \$00, \$02, \$03, \$12, \$13, \$14, \$15, \$1C, \$1D, \$1E, \$1F, \$41, \$42, \$45, \$4B, \$4E, \$51, \$52, \$55, \$5B, \$5E, \$87, \$8F, \$C7, \$CD and \$CF.

The address trap is generated when an op-code is fetched from the memory area shown in Table 2-3-1. It should be noted, however, this function works only under op-code fetch (not for data access). Under the support of error processing program in trap service routine, the user can realize the proper error processing for the application system. An example of restarting from the trap service routine is shown below. If RTI instruction is executed at the end of the trap service routine, the program is restarted at the location where the trap interrupt is generated and then another trap may occur again.

So, special care must be taken when a programmer uses trap function.

Main Routine

TRAP Service Routine

START LDS STACK

JMP START



# 4.4 Slow Memory Interface

Here described is the example of clock width controll circuit and its timing chart, where E-clock high time is extended to assure enough access time.

The expanded enable high pulse width (PW $^{\text{L}}_{\mathrm{EH}}$ ), which is implemented by using the circuit shown below, is calculated as follows:

$$PW'_{EH} = (n+1) \cdot t_{4\phi cyc} + PW_{EH} \leq 10 - PW_{EL}(\mu s)$$

where n : Integer part of  $[t_W/t_{4\phi cyc}]$ 

 $t_{4\phi {
m cyc}}$ :  $4\phi$  clock cycle time (µs)

 $\text{PW}_{\rm EH}$  : Enable High pulse width (µs)

 ${\tt PW}_{\tt ET.}$  : Enable Low pulse width (µs)

 $t_W$ : approx. 0.45 ·  $C_{ext}(pF)$  ·  $R_{ext}(k\Omega) \times 10^{-3}$  (µs)

The circuit shown is for a reference purpose. It is assumed that users will refine it for actual design.




Fig. 4-4-1 Clock Control Circuit




Fig. 4-4-2 Clock Timing

## 4.5 Interface to HN61256

An examples of the interface to a slow memory device,  ${\tt HN61256}$  (CMOS 256k bit Mask programmable ROM), is described here.

The AC characteristics and the access timing of the  ${\tt HN61256}$  is shown in Fig. 3-5-1.

Item	Symbol	min	max	Unit
Read Cycle Time	t _{RC}	4.0	-	μs
Address Access Time	t AACC	-	3.5	μs
Chip Enable Access Time	t _{EACC}	-	3.0	μs
Data Hold Time from Address	t _{DF}	0.05	0.5	μs
Address Set-up Time	t _{AS}	0.5	-	μs
Address Hold Time	t _{AH}	0	_	μs
Chip Enable ON Time	t _{CE}	3.0	-	μs
Chip Enable OFF Time	t _{CE}	0.5	-	μs
Address CS (tAS) to	RC LAH		×.	

Fig. 4-5-1 AC Characteristics and Access Timing of HN61256



# 4.5.1 Use of Two Latches

Two HD14508Bs are used in order to latch 16 bit address. An example of the program and its access timing are shown in Table 4-5-1 and Fig. 4-5-3, respectively.




Fig. 4-5-2 HD63701VO and HN61256 Interface by Two Latches

Table 4-5-1 An Example of the Program

	Mnemonic		Cycles	
	LDAA	#\$FF	2	
1	STAA	P4DDR	3	Port 4 is the output port.
	LDD	#\$ADDRS1	3	Data that is the address's upper 8
	поо	# \$ADDKSI	3	**
				bits including CS signal and changes
Ì	a mp	D0D#3		ST1 into high and ST2 into low.
	STD	PORT3	4	Enables ST1, disables ST2, and
				moves the address's upper 8 bits
				into Port 4.
	LDD	#\$ADDRS2	3	Data that is the address's lower
				8 bits and changes ST1 into low
:				and ST2 into high.
	STD	PORT3	4	Disables ST1, enables ST2, and
				stores the address's lower 8 bits
				into Port 4.
	LDAA	#IMMl	2	Data that changes ST1 and ST2 into
				low and $\overline{\text{CE}}$ into active.
	STAA	PORT3	3	Disables ST1 and ST2 and enables
				CE.
	LDAB	#\$00	2	
	STAB	P4DDR	3	Port 4 becomes the input port.
	LDAA	PORT4	5	Reads data.
	LUAA	FUR14		reaus uata.
	· · · · · · · · · · · · · · · · · · ·			




Fig. 4-5-3 Access Timing

# 4.5.2 Extending E clock

Fig. 4-5-4 is an example circuitry to extend the E clock.

The operation mode of the HD63701V0 is in mode 6; and the clock frequency of  $4\phi$  is 4 MHz.




Fig. 4-5-4 HD63701VO and HN61256 Interface by extending E clock cycle




Fig. 4-5-5 HN61256 Read Timing



In this example,  $^{PW}_{EH}$  of which timing is extended by using the clock control circuit (Fig. 4-4-1) must be at least 4  $\mu s$ . The LS173 is to assure enough address set up time (t_{AS}) of HN61256.

### 4.6 Interface to the Realtime Clock (HD146818)

The HD146818 (realtime clock + RAM : RTC) is a CMOS micro-computer peripheral LSI that incorporates the clock and calendar functions to compute year, month, day, day of week, and time. When this HD146818 is interfaced to the HD63701VO, this LSI provides a real time clock information to be displayed.

In addition, the HD146818 can be also utilized as a system interval timer and a square waves generator. An example of the HD146818 and the HD63701VO interface is shown in Fig 4-6-1. It can be interfaced under the expanded multiplexed mode (mode 6) of the HD63701VO.






Fig. 4-6-1 HD63701VO and HD146818P Interface (MCU Expanded Multiplexed Mode)

The calendar and clock display functions of HD146818 are shown below.




Fig. 4-6-2 HD146818 On-chip RAM Address Map

Table 4-6-1 HD146818 Time, Calendar, & Alarm Data Display

Address		nction	Da	ta :	range	Data	rai	nge (He	exade	ecir	nal)
Address	runction		(Decimal)			Bina mo	BCD data mode				
0	SECOND	S	0	to	59	00	to	3B	00	to	59
1	SECOND	S ALARM	0	to	59	00	to	3B	00	to	59
2	MINUTE	s	0	to	59	00	to	3B	00	to	59
3	MINUTES ALARM		0	to	59	00	to	3B	00	to	59
4	HOURS	12-hour mode	1	to	12			0C/ 8C*	01 81		12/ 92*
		24-hour mode	0	to	23	00	to	17	00	to	23
5	HOURS ALARM	12-hour mode	1	to	12			0C/ 8C*	01 81		12/ 92*
		24-hour mode	0	to	23	00	to	17	00	to	23
6	DAY OF THE WEEK		1	to	7**	01	to	07	01	to	07
7	DAY OF THE MONTH		1	to	31	01	to	1F	01	to	31
8	MONTH		1	to	12	01	to	0C	01	to	12
9	YEAR		0	to	99***	00	to	63	00	to	99

#### [Notes]

- *: The most significant bit differentiates between AM and PM. That is, 0 = AM and 1 = PM.
- **: 1 = Sunday, 2 = Monday, 3 = Tuesday, 4 = Wednesday, 5 = Thursday, 6 = Friday, and 7 = Saturday
- ***: This takes the lower two digits of the calendar year.

The information of the calendar and the time are stored on the on-chip RAM and updated every second. The on-chip RAM includes not only the display RAM but also 50-byte user RAM which stores data necessary for the system.

The HD63701V0 gets the calendar and time information by reading the on-chip RAM of the HD146818. The HD146818 generates three interrupts, update interrupt, alarm interrupt, and periodic interrupt, to the HD63701V0. The HD63701V0 can service proper routine for the application system by accepting the HD146818 three interrupts.



Such a combination of the  ${\rm HD63701V0}$  and the  ${\rm HD146818}$  easily implements a compact real time system with reduced power dissipation.

Note: Refer to "HD146818 Data Sheet" for details.

# 4.7 Reference Data of Battery Service Life

Fig. 4-7-1 shows the battery service life taken from a silver oxide battery: SR44W (by Hitachi Maxell).




Fig. 4-7-1 Battery Service Life (Maxell SR44W)

### 5. PRECAUTIONS

### 5.1 Write-Only Register

When a write-only register such as the DDR of the port is read by the MPU, "\$FF" always appears on the data bus. Note that when an instruction which reads the memory contents and does some arithmetic operation on the contents of the write-only register, it always gets \$FF as the arithmetic and logical results. AIM, OIM and EIM instructions can not be used for the bit manipulation of the DDR of the I/O port.

### 5.2 Address Strobe (AS)

The AS signal is used as an address latch strobe and is always accompanied with the E-clock. This means the AS is available in both Normal Operation Mode and Sleep Mode whenever the E clock is generated.

# 5.3 Mode 0

This mode is used for the test purpose only. It is not recommended to use this mode for the other purposes.

# 5.4 Trap Interrupt

When executing an RTI instruction at the end of the interrupt routine, trap interrupt different from other interrupts returns to the address where the trap interrupt was generated. Care must be taken when using trap interrupts in the program. See Fig. 5-4-1 and 5-4-2 for details.






Fig. 5-4-1 Undefined Op-code Trap

After executing OPn instruction, the HD63701V0 fetches and decodes an undefined op-code to generate a trap interrupt. When RTI instruction is executed at the end of the trap interrupt service routine, the HD63701V0 will set \$FF03 in PC, fetch the undefined code again, generate a trap interrupt and repeat ABC endless-loop.




Fig. 5-4-2 Address Trap

After performing BSR instruction, the branch destination address is output on an address bus to fetch the first op-code of a subroutine. If \$0001 is output as an address by some mistake, the HD63701VO internally decodes it executed at the end of this trap interrupt servicing routine, the HD63701VO will set \$0001 in PC and restart from this address, which causes a trap interrupt again and repeat this endless-loop.



5.5 Precaution on the Board Design of Oscillation Circuit

As shown in Fig. 5-5-1, the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention not to do that. In addition, crystal and  $C_{\rm L}$  must be put as close to the HD63701VO as possible.




Fig. 5-5-1 Precaution to the Board Design of Oscillation Circuit

5.6 Application Note for High Speed System Design Using the HD63701V0

When interfacing the HD63701V0 to the high speed memory (ex. HM6264) in expanded multiplexed mode, noise may appear on the address bus. Therefore, the following countermeasure must be taken to prevent this noise from occurring. However, when using the HD63701V0 in single chip mode, no problem of this sort occur in the bus.

#### 5.6.1 Problem

If load capacitance of the data bus exceeds the specification



and the GND impedance is high in HD63701V0 application system, noise may appear on the address bus during the write cycle and a write error may occur. The timing is shown in Fig. 5-6-1.




Fig. 5-6-1 Noise Occurrence in Address Bus During Write Cycle

#### 5.6.2 Cause

If the data bus changes from "High" to "Low" (from FFH to 00H), extremely large transient current flows through the GND and noise may appear on the GND because of the GND impedance. This noise level appears on all outputs including address bus. (See Fig. 5-6-2.)

Fig. 5-6-3 shows the dependency of the noise level on each parameter.




Fig. 5-6-2 Noise Source




Fig. 5-6-3 Dependency of the Noise Voltage on each Parameter



#### 5.6.3 Countermeasure

One of the following three countermeasures must be taken to prevent noise from occurring on the bus.

#### (1) Noise Isolation

The address must be latched at the falling edge of AS (E clock). An example circuit for this countermeasure is shown in Fig. 5-6-4.




Fig. 5-6-4 Circuit for Countermeasure

#### (2) Transient Current Reduction

The transient current must be reduced by reducing a load capacitance of the data bus. If data bus load capacitance becomes large, a bus buffer must be connected to the data bus.

#### (3) GND Impedance Reduction

Since the noise level in the LSI is max.  $V_{\rm OL}$  (0.55V max.) or less, GND impedance must be reduced as much as possible to lower the noise level to where it will not cause any problems.



### 5.6.4 Notes on Printed Circuit Board Design

Generally, PC boards based on low speed COMS LSIs can be designed without  $V_{\rm CC}$  or GND impedance problem. However, when designing PC boards based on high speed CMOS LSIs such as the HD63701V0,  $V_{\rm CC}$  and GND lines must be carefully distributed because large transient current flows through the LSI on switching.

When designing PC boards, the following countermeasures must be taken against this large current:

- (1) Widen the GND line width on the PC board.
- (2) Place the HD63701VO as close to the power source as possible.
- (3) Connect the bypass capacitor between GND and  $V_{CC}$ . (An electrolytic capacitor (0.1 $\mu$ F) and a tantalum capacitor (about 10 $\mu$ F) are connected in parallel in the bypass capacitor.)





Fig. 5-6-5 Layout of the HD63701VO on the PC Board




#### 5.7 Differences between HD6301V Series and HD63701V0



	Item	HD6301V		HD63701V0
		HD 6301V1 HD6303R HD63P01M1	HD6303R1	Receive data is transferred from Receive Shift Register to RDR even if framing
	SCI	When framing error occurs, receive data is not transferred from the Receive Shift Register to Receive Data Register (RDR).  RDR  RDR  Receive Shift Register	Receive data is transferred from Receive Shift Register to RDR even if framing error occurs.	error occurs.
Function	Port Reset	The DDR of port is reset syn with E clock. I/O state is providing power supply till (max. 20ms).  DR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal DDR MCU internal MCU internal MCU internal DDR MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU internal MCU	undefined from oscillation start	The DDR of port is reset asynchronously with E clock. CPU enters into high impedance state (input state) by bringing RES Low.  Reset release and MCU internal reset is performed synchronously with E clock.
	Standby Mode	STBY signal is latched synch clock.	ronously with E	STBY signal is latched asynchronously with E clock. CPU enters into standby state by bringing STBY Low.  STBY STBY





	Item	HD6301V		HD63701V0
		HD6301V1 HD6303R HD6303R1	HD63P01M1	The SCI receive margin is shown below.
		The SCI receive margin is shown below.	The SCI receive margin is shown below.	START 1 2 3 4 5 6 7 8 STOP
		Bit distortion tolerance ±37.5% (t-t ₀ )/t ₀	Bit distortion tolerance (t-t ₀ )/t ₀ ±25%	Ideal Waveform To
	SCI Receive Margin	Character distortion +3.75% tolerance -2.5% (T-T ₀ )/T ₀	1+3 /5%	Real Waveform
Function				Bit distortion tolerance
Func				$\frac{(t-t_0)/t_0}{(t-T_0)/T_0}$ $\pm 37.5\%$ Character distortion tolerance $(T-T_0)/T_0$ $\pm 3.75\%$
		HD6301V1 HD6303R HD6303R1	HD63P01M1	
	Supply Voltage	$V_{CC}=5V\pm10\% (f=0.1\sim2MHz)$ =3\cdot6V (f=0.1\cdot0.5MHz)	V _{CC} =5V±10%(f=0.1∿1MHz)	V _{CC} =5V±10% (f=0.1∿2MHz)
	Address/Data Hold Time (t _{AH} ,t _{HW} )	$t_{AH}$ = 20 ns min $t_{HW}$ = 20 ns min $t_{AH}$ and $t_{HW}$ are constant operating frequency.	nt independently of	t _{AH} , t _{HW} = 60 ns (f=lMHz) = 40 ns (=1.5MHz) = 30 ns (=2MHz) t _{AH} and t _{HW} are proportion to 1/f. (f= operating frequency)

	Item	HD6301 <b>V</b>	HD63701V0
	Address Delay Time	<ul> <li>(1) t_{AD1} and t_{AD2} are constant independently of operating frequency. In HD63B01V         (B version of HD6301V), t_{AD1} and t_{AD2} are 160 ns max. at 0.1MHz through 2MHz operation.</li> <li>(2) t_{ADL} is related to operating frequency. (t_{ADL} is in proportion to 1/f. f: operating frequency)</li> </ul>	$t_{AD1}$ , $t_{AD2}$ and $t_{ADL}$ are related to operating frequency (They are in proportion to 1/f. f: operating frequency). Therefore, if HD637B01V operates at lower operating frequency, $t_{AD1}$ , $t_{AD2}$ and $t_{ADL}$ will become 160 ns or more. $t_{AD1}$ , $t_{AD2}$ and $t_{ADL}$ are calculated as follows. $t_{AD} \text{ (f MHz)} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
	I _{in} and C _{in} of RES	I _{in} = 1.0μA max. C _{in} = 12.5pF max.	$I_{in}$ = 10 $\mu$ A max. $C_{in}$ = 50 $p$ F max. Since $\overline{RES}$ is multiplexed with Vpp, $C_{in}$ and $I_{in}$ are larger than those of HD6301V.
Spec.	Load Capacitance of E	2 - LSTTL + 40pF I _{OL} = 0.8 mA	1 - TTL + 90pF I _{OL} = 1.6mA
	Load Capacitance of Port l	1 - TTL + 30pF	1 - TTL + 90pF
	Spec. of Crystal Oscillator	Spec. Rs = $60\Omega$ max.	Spec .   Clock frequency (MHz)   2.5   4.0   6.0   8.0
	Storage Temperature	T _{stg} = -55 - +150°C	T _{stg} = -55 - +125°C

	Item	HD6301V		HD63701v0
	GND Noise	HD6301V1 HD6303R	HD6303Rl HD63P01M1	
		E	ı	
		AS		
		R/W Noise		
lon		Ai	Noise is reduced by 33%.	Noise is reduced by 50%.
Function		If load capacitance in each data line and GND impedance are large, noise may appear on address bus during MCU write cycle and data won't be written		
		into RAM correctly. The noise is caused by GND impedance which becomes large when large transient current flows into GND at High to Low transition of data line.		
	Miscellaneous	Therefore, actual spec. and margin	are differen	6301V differ from those of the HD63701VO. t between the HD6301V and the HD63701VO. lying HD6301V or HD63701VO to your system.

# **APPENDIX**

<PROM Programmer and Socket Adaptor>


General purpose PROM programmer corresponding to the 27256 can perform programming to the HD63701V0. When programming, a socket adaptor which changes the number of pins, 40 pins to 28 pins, is necessary.



PROM Programmer and Socket Adaptor		
Products name	PROM Programmer	Socket Adaptor
HD63701V0	PROM Programmers for 27256	H31VSA01A


II Q & A


Category	Question	Answer
Process to Use a Port as an Outputs	When using an I/O port as an output, is the data stored to the Data Register or is the Data Direction Register (DDR) set at first?	Store the data to the Data Register at first and then set DDR (DDR=1); if not, unknown data is output from the port.
Relation between Writing into the FRC and SCI Operation	How are writing into the timer Free Running Counter(FRC) and the Serial Communication Interface(SCI) related?	The source of the clock input to the SCI Shift Registers is the timer FRC.  Therefore, if new data is written into the FRC, SCI operations are disturbed.  See the following diagram.
		\$09,\$0A  Receive Shift Register  Baud Rate Generator  Transmit Shift Register  * A write into the FRC is prohibited during SCI operations.
Writing into the FRC during Serial Receive/Transmit	Is it prohibited to write data into the Free Running Counter(FRC) during serial receive/transmit?	Yes. If data is written into the FRC during serial receive/transmit, the FRC stops counting up and the baud rate changes.  In condition other than serial receive/transmit, it's possible to write.




Category	Question	Answer
Serial I/O Operation	The serial I/O does not operate satisfactorily. Initialization does not seem to be wrong, but the data is not transmitted. What is wrong?  Initialize by User Program  (1) Set the Rate/Mode Control Register (RMCR) to the desired operation.  (2) Set the Transmit/Receive Control Status Register (TRCSR) to the desired operation.	Just after the initialization of serial I/O, the data transmit is not operative during 10 cycles of Baud Rate after setting the TE. The reason is as follows. Setting the transmit enable bit (TE bit) causes ten consecutive "1" of preamble and makes the transmitter section operative. In other words, the transmitter section gets ready after one frame (10 bits) transmitting time according to the Baud rate.  (ex.) When the Baud rate is set to 9600 Baud (104.2µs at 1 bit),  Set the Baud rate Set TE Transmit OK  Transmit Inoperative Period  Preamble Causing Period  1.042ms after setting the TE, the transmitter section is operative.
Serial I/O Register Read	When transmitting the data, is reading the Transmit/Receive Control Register (TRCSR) required? When the transfer interval is long enough compared with the Baud rate, Transmit Data Register Empty (TDRE) will be set. In that case, are there any problems when transmitting data without checking the TDRE flag in the TRCSR?	The TDRE flag shows if the TDRE register is empty or not. When writing a data to the TDR with TDRE=1, it's not necessary to check the TDRE. But reading the TDRE flag tells us the contents of TDR. For example, when new data is written to the TDR with TDRE "O"(TDR already has a data), the old data will be erased. When the transfer interval is long enough compared with the Baud rate, there's no problem. However, check TRCSR if possible.

Category	Question	Answer
Detection of the HD63701VO Serial Start Bit	<ul><li>(1) What is the relation between the HD63701VO serial sampling clock frequency and the baud rate ?</li><li>(2) What does "Sampling error" mean ?</li></ul>	<ul><li>(1) The serial sampling clock frequency is eight times the baud rate.</li><li>(2) "Sampling error" means receive margin at the serial operation time.</li></ul>
		Receive margin:  The HD63701VO detects the start bit and samples the data bit using the falling edge of the sampling clock.  The general equation is shown as follows.
		1.) General equation  M = [(0.5-1/N) - (D-0.5)/N - (L-0.5)F] × 100 (%)  M: Receive margin  N: Ratio of baud rate to sampling clock (0 to 0.5)  D: Duty of the longer sampling clock of "H", and "L"  L: Frame length (7 to 12 bits)  F: Absolute value of deviation of sampling clock frequency
		2.) Abbreviated equation  M = (0.5-1/N) × 100 (%)  Conditions: D = 0.5, F = 0
		N 8 16 32 64 Note  M 37.5 43.75 46.875 48.4375 In the HD63701YO, N=8.  Figure 1  O 1 2 3 4 5 6 7 8
		Clock
		1/N Start bit sampling Triger 0.5





Category	Question	Answer
IRQ ₁ Acceptance	(1) Is $\overline{\text{IRQ}_1}$ ignored when the Condition Code Register I mask is set?	(1) If the Condition Code Register I mask is set, $\overline{\text{IRQ}}_1$ is completely ignored.
	(2) After the I mask is reset, will the interrupt sequence start by the interrupt request flag having been latched?	(2) With the I mask set, the interrupt request flag will not be latched.  (1)  Reset starts  Reset starts
		$\overline{IRQ_1}$ is ignored. $\overline{IRQ_1}$ is ignored.
Timer Interrupt and External Interrupt	In the routine below, when is the next timer interrupt accepted?  Main Timer(OCI) External Interrupt  (Execution time (IRQ) Routine =1.5ms) (Execution time=3ms)  Read the TCSR Store 2.6ms at timer period to the OCR	The next timer interrupt is accepted in the main routine just after RTI instruction execution.  Main Timer(OCI) External Interrupt Routine Routine (IRQ) Routine  Next Timer Interrupt Request  Next Timer (OCI) Routine





Category	Question	Answer
CLI Instruction and Interrupt Operation	In the HD63701VO, a timer interrupt is not accepted in the following program. Is there any problem?    Main Routine	To accept an interrupt, two machine cycles are necessary between CLI and SEI. That is, in this program, two NOP instructions are necessary. The same thing can be said when using TAP for CLI and SEI.  Using CLI Using TAP  LO1 CLI TAP (Clears the I mask) NOP NOP NOP NOP NOP SEI TAP (Sets the I mask) : : : : : : : : : : : : : : : : : : :
Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)	With which edges of the EXTAL clock does the E clock change synchronously, rising edge (↑) or falling edge (↓)?	It changes synchronously with the falling edge (1) of the EXTAL clock.
Constants of the Reset Circuit	Does the capacitor of the recommended reset circuit in the HD63701V0 have an upper limit?	Capacitor Cr does not have upper limit because of the Schmitt trigger circuit provided with the RES.  Available if Rr·Cr>>20ms  To the system power supply  R1  R2  RES  RES  HD63701V0

Category	Question	Answer
Port Output After Resetting	What data does a port output when the Data Direction Register(DDR)=1 after resetting?	After resetting, since the Data Register of a port is undefined, undefined data is output when the DDR=1.  Input definite data by programming in the Data Register before setting the DDR=1.
Schmitt Trigger Circuit of STBY	Is the Schmitt trigger circuit provided with the HD63701V0 STBY?	Yes.
Return from Standby Mode	What occurs when returning from the standby mode without using RES?	The CPU does not operate normally because the contents of each register are not definite.  Therefore, always use the RES when returning from the standby mode.
Going into the Standby Mode	Does the CPU go into the standby mode after current instruction execution is completed?	No. Because there is no connection between the instruction execution sequence and the standby mode. That is, when the STBY pin goes into "Low", the state is latched at the next rising edge of E clock. Then the internal registers are reset at the next falling edge.  Internal registers are reset.
		STBY



Category	Question	Answer
Timing for the Standby Mode	The timing for the standby mode is shown in the HD63701V0 user's manual.  T1 is not defined. How long is T1?  NMI  RES  RAM Control Register Set  Reset Start  T2: Oscillation Stabilization Time	After the RAM Control Register is set in the NMI routine, either STBY or RES can be in the low state with no priority.
Usage of Bit Manipulator Instructions	How the bit manipulation instructions of the HD63701VO should be written?	They are written as follows;  OIM # \$ 0 4 , \$ 1 0 (Direct Addressing) OIM # \$ 0 4 , \$ 1 0 , X (Index Addressing)  Immediate Data Address Index Register  This is an example of OR operation of the immediate data and the memory and storing the result in the memory. The HD63701V0 has the following bit manipulation instructions.  OIM (IMM) • (M) — (M)  AIM (IMM) + (M) — (M)  EIM (IMM) • (M) — (M)  TIM (IMM) • (M)  These instructions are written in the same way.  The following bit manipulations have different mnumonics in the same OP code.

Category	Question				Aı	nswer
				Bit Manipulation Instruction		
		OP	code	Mnumonics		Function
		71	61	AIM	BCLR	0 →Mi The memory bit i(i=0 to 7) is cleared and the other bits don't change.
		72	62	оім	BSET	1 → Mi The memory bit i(i=0 to 7) is set and the other bits don't change.
		75	65	EIM	BTGL	Mi → Mi  The memory bit i(i=0 to 7) is inverted and the other bits don't change.
		7в	6в	тім	втѕт	1 · Mi AND operation test of the memory bit i(i=0 to 7) and "l" is executed and its corresponding condition code is changed.
		Direct Addre		Inde:	k essing	
		The n	numor	nics men	tioned abov	ve can be written as follows.
					IM #\$F7, IM #\$F7,	\$10 (Direct Addressing) \$10,X (Index Addressing)
			$\frac{3}{\sqrt{3}}$	<u>LO</u> , <u>x</u> ◆ OI	IM #\$08, IM #\$08,	\$10,X (Index Addressing)

Category	Question	Answer
Usage of Bit Manipulation Instructions to the Port	Are the bit manipulation instructions (AIM, OIM, EIM, TIM) executable when a port is in the output state (DDR=1)?	It can be used if the port is in the output state (DDR=1). However, the bit manipulation instruction is executed as follows;  ① Reads specified address. ② Executes logical operation. ③ Writes the result into the specified address.  Since the specified address(1) reads the pin state of the port, the data is influenced by the pins even if any data is output from the port.
RAM Access Disable during Program Execution	When executing a program with the RAME bit of the RAM Control Register disabled,  (1) What occurs if the internal RAM address is accessed?  (2) What occurs if the interrupt requests are generated?	<ul><li>(1) The external RAM can be accessed; the internal RAM is neither readable nor writable when the RAME bit is disabled.</li><li>(2) If there is no stacking area other than the internal RAM, the MPU will burst when returning from the interrupt sequence.</li></ul>

# HD6301/HD6303 SERIES HANDBOOK

Section Five

HD6301X0/ HD6303X/ HD63701X0 User's Manual

# Section 5 HD6301X0/HD6303X/HD63701X0 User's Manual Table of Contents

		Page
1. O\	VERVIEW	375
1.1	Features	375
1.2	Block Diagrams	377
1.3	Pin Description	380
2. IN	TERNAL ARCHITECTURE AND OPERATION	383
2.1	Operation Modes	383
2.2	Memory Map	386
2.3	Function Pin Description	388
2.4	Ports	393
2.5	RAM/Port 5 Control Register	397
3. CF	PU FUNCTION	399
3.1	CPU Registers	399
3.2	Addressing Modes	400
3.3	Instruction Set	402
3.4	CPU Instruction Flow	408
3.5	Low Power Dissipation Modes	410
3.6	Trap Function	413
3.7	Reset	414
3.8	Interrupts	415
4. TII	MER 1	418
4.1	Free-Running Counter (FRC)	419
4.2	Output Compare Registers (OCR)	419
4.3	Input Compare Register (ICR)	420
4.4	Timer Control/Status Register 1 (TCSR1)	420
4.5	Timer Control/Status Register 2 (TCSR2)	421
4.6	Timer Status Flags	423
4.7	Precautions on Cleaning the OCF	423
5. TII	MER 2	425
5.1	Timer 2 Upcounter (T2CNT)	425
5.2	Timer Constant Register (TCONR)	426
5.3	Timer Control/Status Register 3 (TCSR3)	426
5.4	Timer Status Flags	428
	<u> </u>	

6. SE	RIAL COMMUNICATIONS INTERFACE	429
6.1	Initialization	429
6.2	Asynchronous Mode	430
6.3	Clock Synchronous Mode	431
6.4	Transmit/Receive Control Status Register (TRCSR)	433
6.5	Transmit Rate/Mode Control Register (RMCR)	434
6.6	SCI Receiving Margin	438
6.7	Timer, SCI Status Flags	438
6.8	Precaution for Clock-Synchronous Serial Communication Interface	439
7. HE	063701X0 PROGRAMMABLE ROM (EPROM)	441
7.1	Programming and Verification	443
7.2	Erasing (Window Package)	444
7.3	Characteristics and Applications	444
8. AF	PPLICATIONS	447
8.1	HD6301X0 or HD63701X0 in Expanded Mode	447
8.2	HD6301X0 or HD63701X0 in Single-Chip Mode	448
8.3	Timer Applications	448
8.4	SCI Applications	452
8.5	Lowering Operating Current	454
8.6	Memory Ready Application	457
8.7	Halt Application	458
8.8	RD, WR Application	459
8.9	LCD-II Interface Application	460
8.10	Oscillation Board Design	461
APPE	NDIX I. ELECTRICAL CHARACTERISTICS	463
ADDEN	NDIX II INSTRUCTION EXECUTION CYCLES	485



APPEN	IDIX III. QUESTIONS AND ANSWERS	491
III.1	Parallel Ports	491
III.2	Serial Ports	492
III.3	Timer/Counter	493
III.4	Bus Interface	497
111.5	Interrupt Control	500
III.6	Oscillation Circuit	502
111.7	Reset	502
III.8	Low Power Dissipation Mode	505
III.9	Software	507
III.10	Others	508
APPEN	NDIX IV. THE DIFFERENCES BETWEEN HD63701X0 and HD6301X0	509
APPEN	IDIX V. PROGRAM DEVELOPMENT PROCEDURE AND SUPPORT SYSTEM	510



## Section 1. Overview

The HD6301X0, HD6303X, and the HD63701X0 are high-performance CMOS, 8-bit, single-chip microcomputer units (MCUs) which are object-code compatible with the HD6301V.

In addition to the CPU, these MPUs contain 192 bytes of RAM, a 16-bit 4-function timer, an 8-bit reloadable timer, a serial communications interface (SCI), and 53 parallel lines. The HD6301X0 has 4k bytes of masked ROM. The HD63701X0 has 4k bytes of EPROM sometimes referred to as programmable ROM or PROM in this handbook. The HD6303X has no ROM. The MPUs' halt and memory ready functions enable them to release external buses and perform low-speed external memory access.

The HD63701X0's programmable ROM is programmed by the same method as the standard 2732A EPROM. It is available in ceramic packages. The ceramic package with window is erasable for use in the debugging development stage.

#### 1.1 Features

The HD6301X0, HD6303X, and HD63701X0 provide the following features.

- Instruction set compatible with the HD6301V1
- On-board ROM
  - 4k bytes programmable (HD63701X0)
  - 4k bytes masked (HD6301X0)
- 192 bytes RAM
- 53 parallel I/O lines
  - 24 common I/O lines (ports 2, 3, and 6)
  - 21 output only lines (ports 1, 4, and 7)
  - 8 input only lines (port 5)
- Darlington transistor direct drive lines (ports 2 and 6)
- 16-bit programmable timer
  - 1 input capture register
  - 1 free-running counter
  - 2 output compare registers
- 8-bit reloadable counter
  - External event counter
  - Square-wave generator



- Serial communications interface (SCI)
  - Asynchronous mode/clocked synchronous mode
  - 3 transmit formats (asynchronous mode)
  - 6 clock sources
- · Memory-ready function for low-speed memory access
- Halt function
- Error detection function (address trap, opcode trap)
- Interrupts
  - 3 external
  - 7 internal
- MCU operation modes
  - Mode 1: expanded mode (internal ROM inhibited)
  - Mode 2: expanded mode (internal ROM valid)
  - Mode 3: single chip mode
- PROM mode (HD63701X0)
- Address space up to 65k bytes
- Low power modes
  - Sleep mode
  - Standby mode
- Minimum instruction time 0.5 μs (f = 2.0 MHz)



## 1.2 Block Diagrams

Figures 1-1, 1-2, and 1-3 are block diagrams for HD6301X0, HD6303X, and HD63701X0 respectively.




Figure 1-1. HD6301X0 Block Diagram




Figure 1-2. HD6303X Block Diagram




Figure 1-3. HD63701X0 Block Diagram

## 1.3 Pin Description

Figure 1-4 shows the pin arrangements for the various packages.

Table 1-1 lists pin functions for the HD6301X0, HD6303X, and the HD63701X0 in modes 1, 2, and 3,

Table 1-2 lists pin functions for the HD63701X0 in PROM mode. For further pin description, see 2.3 Functional Pin Description, and 2.4 Ports.




Figure 1-4. Pin Arrangement



Table 1-1. Pin Functions

Number					
DP-64S	FP-80	CP-68	Name	Function	
1	73	2	V _{SS}	Ground	
2, 3	74,75	3,4	XTAL, EXTAL	Crystal connections. Connect exte	ernal clock to EXTAL
4, 5	77,78	5,6	MP ₀ , MP ₁	Operation mode	
6	79	7	RES	Reset input	. —
7	80	8	STBY	Standby input	
8	1	9	NMI	Nonmaskable interrupt	
9	5	10	Tin/P2 ₀ *	Timer 1 capture input	Port 2
10	6	11	Tout1/P2 ₁ *	Timer 1 OCR1 output	_
11	7	12	SCLK/P2 ₂ *	SCI clock input or output	_
12	8	13	Rx/P23*	SCI receive input	_
13	9	14	Tx/P2 ₄ *	SCI transmit input	<del>_</del>
14	10	15	Tout2/P25*	Timer 1 OCR2 output	_
15	11	16	Tout3/P26 *	Timer 2 output	_
16	12	17	TCLK/P27*	Timer 2 external clock input	<b></b>
17,18	14,15	19,20	IRQ ₁ /P5 ₀ ,* IRQ ₂ /P5 ₁	Level-detect interrupt inputs	Port 5
19	16	21	MR/P5 ₂ *	Memory ready input	
20	17	22	HALT/P53*	Halt request input	<u>-</u>
21-24	18-21	23-26	P5 ₄ -P5 ₇		_
25-32	25-32	27-34	P6 ₀ -P6 ₇	Port 6	
33	33	36	VCC	Power supply	
34-41	34-40, 43	37-44	A ₁₅ /P4 ₇ - * A ₈ /P4 ₀ *	Address bus, bits15-8	Port 4
42	44	45	<u>V</u> ss*	Ground	

^{*}Mode 1 or Mode 2/Mode 3



Table 1-1. Pin Functions (continued)

Number					
DP-64S	FP-80	CP-68	Name	Function	
43-50	45-52	46-53	A ₇ /P1 ₇ - * A ₀ /P1 ₀ *	Address bus, bits 7-0	Port 1
51-58	55-59 62,64, 65	, 55-62	D ₇ /P3 ₇ - * D ₀ /P3 ₀ *	Data bus	Port 3
59	66	63	BA/P7 ₄ *	Bus available output	Port 7
60	67	64	LIR/P7 ₃ *	Opcode fetch cycle output	_
61	69	65	R/W/P72 *	Read/write output	<del></del>
62	70	66	WR/P7 ₁ *	Write cycle output	<del></del>
63	71	67	RD/P7 ₀ *	Read cycle output	<del></del>
64	72	68	E	External clock output	

^{*}Mode 1 or Mode 2/Mode 3

Table 1-2. Pin Functions for HD63701X0 PROM Mode

Number			
DP-64S	Name	Function	
7	STBY	PROM mode input	
38-41	EA ₁₁ -EA ₈	Address input bus, bits 11-8	
42	V _{PP} /OE	Programming power supply	
43-50	EA ₇ -EA ₀	Address input bus, bits 7-0	
51-58	EO ₇ -EO ₀	Data input bus	

Note: Ground all other HD63701X0 pins in PROM mode.

Table 1-3. Relationship of HD6301X0, HD6303X, and HD63701X0 Operating Modes

		Mo	ode	
Device Type	1	2	3	<b>EPROM</b>
HD6301X0	Х	Х	Х	.,,
HD6303X	Χ			
HD63701X0	Х	X	Х	X



# **Section 2. Internal Architecture and Operation**

# 2.1 Operation Modes

The HD6301X0 and HD63701X0 operate in three MCU modes. The HD63701X0 also operates in PROM mode. The HD6303X only operates in MCU mode 1. The mode program pins  $MP_0$  and  $MP_1$ , and the  $\overline{STBY}$  pin select the mode (table 2-1).

- MCU 1 (expanded): external memory access enabled, internal ROM disabled
- MCU 2 (expanded): external memory access enabled, internal ROM enabled
- MCU 3 (single-chip): external memory access disabled
- · PROM prgramming: MCU disabled, PROM programming enabled

Table 2-1. Mode Selection

MP ₁	MP ₀	STBY	ROM	RAM	Interrupt Vector	Operation Mode
Low	High	X	External	Internal	External	MCU 1 (expanded)
High	Low	Х	Internal	Internal	Internal	MCU 2 (expanded)
High	High	Х	Internal	Internal	Internal	MCU 3 (single-chip)
Low	Low	Low	Internal	X	X	PROM programming

Note: X = Don't care



#### 2.1.1 MCU Mode 1 (Expanded)

In MCU mode 1, port 3 is the data bus, port 1 is the lower address bus, and port 4 is the upper address bus. They can directly interface with HD6800 buses. Port 7 supplies signals such as R/W. See table 2-2. In mode 1, the ROM is disabled and the external address space is 65k bytes (figure 2-1). Since the HD6303X has no internal ROM, it only operates in mode 1.




Figure 2-1. MCU Mode 1

## 2.1.2 MCU Mode 2 (Expanded)

MCU mode 2 is the same as mode 1, except that the ROM is enabled. The external address space is 61k bytes (figure 2-2).




Figure 2-2. MCU Mode 2



In MCU mode 3, all ports are I/O ports. There is no interface to external buses (figure 2-3).




Figure 2-3. MCU Mode 3

## 2.1.4 PROM Mode

In PROM mode, the HD63701X0's EPROM can be programmed (figure 2-4, table 2-2). Refer to Section 7, Programmable ROM, for details.




Figure 2-4. PROM Programming Mode



Table 2-2. Port Signals

Port	MCU Mode 1	MCU Mode 2	MCU Mode 3	PROM Mode
1	Address bus (A ₀ -A ₇ )	Address bus ( A ₀ -A ₇ )	Output port	Address bus (EA ₀ -EA ₇ )
2	I/O port	I/O port	I/O port	Connect to ground
3	Data bus (D ₇ -D ₀ ).	Data bus (D ₇ -D ₀ )	I/O port	Data bus (EO7-EO0)
4	Address bus (A ₈ -A ₁₅ )	Address bus ( A ₈ -A ₁₅ )	Output port	Address bus (EA ₈ -EA ₁₁ , pins P4 ₀ -P4 ₃ only)
5	Input port	Input port	Input port	CE (P57 only)
6	I/O port	I/O port	I/O port	Connect to ground
7	RD, WR, R/W, LIR, BA	RD, WR, R/W, LIR, BA	Output port	Connect to ground

# 2.2 Memory Map

The HD6301X0, HD6303X, and HD63701X0 can access up to 65k bytes of external memory, depending on the operating mode. Figure 2-5 shows a memory map for each mode. The first 32 locations of each map, from \$00 to \$1F, are reserved for the MCU's internal register area (table 2-3).




Figure 2-5. Memory Maps



Table 2-3. Internal Register Area

Address	Register	R/W	State at RESE
00			
01	Port 2 data direction register	W	\$FC
02	Port 1	R/W	Undefined
03	Port 2	R/W	Undefined
04	Port 3 data direction register	W	\$FE
05			
06	Port 3	R/W	Undefined
07	Port 4	R/W	Undefined
08	Timing control/status register 1	R/W	\$00
09	Free-running counter (upper byte)	R/W	\$00
0A	Free-running counter (lower byte)	R/W	\$00
0B	Output compare register 1 (upper byte)	R/W	\$FF
0C	Output compare register 1 (lower byte)	R/W	\$FF
0D	Input capture register (upper byte)	R	\$00
0E	Input capture register (lower byte)	R	\$00
0F	Timer control/status register 2	R/W	\$10
10	Rate, mode control register	R/W	\$00
11	Tx/Rx control status register	R/W	\$20
12	Receive data register	R	\$00
13	Transmit data register	W	\$00
14	RAM/port 5 control register	R/W	\$7C or \$FC
15	Port 5	R	
16	Port 6 data direction register	W	\$00



Table 2-3. Internal Register Area (continued)

Register	R/W	State at RESET
Port 6	R/W	Undefined
Port 7	R/W	Undefined
Output capture register 2 (upper byte)	R/W	\$FF
Output capture register 2 (lower byte)	R/W	\$FF
Timer control/status register 3	R/W	\$20
Timer constant register	W	\$FF
Timer 2 upcounter	R/W	\$00
Reserved		
Reserved		
	Port 6  Port 7  Output capture register 2 (upper byte)  Output capture register 2 (lower byte)  Timer control/status register 3  Timer constant register  Timer 2 upcounter  Reserved	Port 6 R/W  Port 7 R/W  Output capture register 2 (upper byte) R/W  Output capture register 2 (lower byte) R/W  Timer control/status register 3 R/W  Timer constant register W  Timer 2 upcounter R/W

# 2.3 Functional Pin Description

# 2.3.1 Power (V_{CC}, V_{SS})

 $V_{\hbox{CC}}$  and  $V_{\hbox{SS}}$  are the power supply pins. Apply +5 V  $\pm$  10% to  $V_{\hbox{CC}}.\,$  Tie  $V_{\hbox{SS}}$  to ground.

## 2.3.2 Clock (XTAL, EXTAL)

XTAL and EXTAL connect to an AT-cut parallel resonant crystal. The chip has a divide-by-four circuit. For example, if a 4 MHz crystal is used, the system clock will be 1 MHz.

Figure 2-6 is an example of the crystal oscillator connection. The crystal and  $C_{L1}$  and  $C_{L2}$  should be located as close as possible to the XTAL and EXTAL pins. No line must cross the lines between the crystal oscillator and the XTAL and EXTAL pins.

The EXTAL pin can be driven by an external clock with a 45% to 55% duty cycle. The LSI divides the external clock frequency by four. The external clock should therefore be less than four times the maximum clock frequency. When using an external clock, the XTAL pin should be left open.






Figure 2-6. Recommended Crystal Oscillator Connection

## 2.3.3 Standby (STBY)

The STBY pin puts the MCU in standby mode. When STBY is low, the oscillation stops, and the internal clock is stabilized to put the MCU in a reset condition. To retain the contents of RAM during standby, write 0 to the RAM enable bit (RAME). RAME is bit 6 of the RAM/port 5 control register at address \$0014. RAM is disabled, and its contents are sustained. Refer to 3.5 Low Power Dissipation Mode for details on the standby mode.

When STBY, MP₀, and MP₁ are low, the MCU is in PROM mode. Refer to Section 7, Programmable ROM for details.

#### 2.3.4 Reset (RES)

This pin resets the MCU's internal state and provides a startup procedure. The  $\overline{RES}$  input must be held low for at least 20 ms during power-on.

The CPU registers accumulator, index register, stack pointer, condition code register except for mask bit, RAM, and the data registers of the ports are not initialized during reset, so their contents are undefined.

#### 2.3.5 External Clock (E)

E provides a TTL-compatible system clock to external circuits. Its frequency is one-fourth that of the crystal oscillator or external clock. E can drive one TTL load and 90 pF.



## 2.3.6 Nonmaskable Interrupt (NMI)

When CPU detects a falling edge at the  $\overline{\text{NMI}}$  input, it begins the internal nonmaskable interrupt sequence. The instruction being executed when the  $\overline{\text{NMI}}$  is detected will proceed to completion. The interrupt mask bit of the condition code register does not affect the nonmaskable interrupt.

In response to an NMI interrupt, the contents of the program counter, index register, accumulators, and condition code register will be saved onto the stack. After they are saved, a vector is fetched from \$FFFC and \$FFFD to the program counter, and the nonmaskable interrupt service routine starts.

Note: After reset, the stack pointer should be initialized to an appropriate memory location before any  $\overline{\text{NMI}}$  input.

# 2.3.7 Interrupt Requests (IRQ₁, IRQ₂)

The interrupt requests are level-sensitive inputs which request an internal interrupt sequence from the CPU.

# 2.3.8 Mode Program (MP₀, MP₁)

These pins determine the operation mode. Refer to 2.1 Operation Mode for details.

Note: The following signals, RD, WR, R/W, LIR, MR, HALT, and BA, are only used in modes 1 and 2.

## 2.3.9 Read/Write (R/W; P7₂)

The read/write signal shows whether the MCU is in read ( $R/\overline{W}$  high) or write ( $R/\overline{W}$  low) state to the peripheral or memory devices. It is usually high, in read state.  $R/\overline{W}$  can drive one TTL load and 30 pF.

# 2.3.10 Read and Write (RD; P70, WR; P71)

The read and write outputs show active low outputs to peripherals or memories when the CPU is reading or writing. This enables the CPU to access LSI peripherals with  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  inputs easily. These pins can drive one TTL load and 30 pF.

# 2.3.11 Load Instruction Register (LIR; P73)

The LIR output low shows that the instruction opcode is on the data bus. LIR can drive one TTL load and 30 pF.



The memory ready control input lengthens the system clock's high period to allow access to low-speed memory. When MR is high , the system clock operates normally . But when MR is low, the high period will be lengthened depending on its low time in integral multiples of its cycle time. It can be lengthened up to  $9 \, \mu s$ .

During internal address or invalid memory access, MR is prohibited internally from decreasing operation speed. Even in the halt state, MR can lengthen the high period of the system clock to allow peripheral devices to access low-speed memories. MR is also used as P5₂. The function is chosen by the enable bit in the RAM/port 5 control register (bit 2) at \$0014. See 2.5 RAM/Port 5 Control Register for details.

# 2.3.13 Halt (HALT; P53)

The halt control input stops instruction execution and releases the buses. When  $\overline{HALT}$  switches low, the CPU finishes the current instruction, then stops and enters the halt state. When entering the halt state, the CPU sets BA (P7₄) high, and sets the address bus, data bus,  $\overline{RD}$ ,  $\overline{WR}$ , and  $R/\overline{W}$  to high impedance. When an interrupt occurs in the halt state, the CPU cancels the halt, and executes the interrupt service routine.

Note: When the CPU is in the interrupt wait state, executing the WAI instruction, HALT should be held high. If halt turns low, the CPU may fetch the incorrect vector after releasing the halt state (figure 2-7). If a halt is expected, a loop should be used instead of WAI (figure 2-8).




Figure 2-7. HALT After WAI






Figure 2-8. Branch Replacement for WAI

## 2.3.14 Bus Available (BA; P74)

The bus available output control signal goes high when the CPU accepts HALT and releases the buses. It is normally low. The HD6800and HD6802 bring BA high and release the buses at WAI execution, but the HD6301X0 and HD63701X0 don't. But if HALT goes low when the CPU is in the interrupt wait state after having executed a WAI, the CPU sets BA high and releases the buses. When HALT goes high, the CPU returns to the interrupt wait state.

The following signals,  $\overline{CE}$  and  $V_{PP}/\overline{OE}$ , are only used in the HD63701X0 PROM programming mode.

## 2.3.15 Chip Enable (CE; P5₇)

The chip enable input enables PROM programming and verifying. When this signal is low, the PROM is enabled. The PROM cannot be programmed or verified with  $\overline{CE}$  high.

# 2.3.16 Program Voltage/Output Enable (Vpp/OE)

The program voltage/output enable pin is the input for the program voltage for programming the PROM, and the control for data verification output.

To program data from port 3 (EO₀-EO₇) into the PROM, apply 21 V  $\pm$  0.5 V to V_{PP} while holding  $\overline{\text{CE}}$  low. Set the PROM address on port 1 and 4 (EA₀-EA₁₁). To verify, bring the  $\overline{\text{OE}}$  pin low. The data addressed by EA₀-EA₁₁ will be output at EO₀-EO₇. When  $\overline{\text{OE}}$  is high, port 3 will be high impedance. In the MCU modes, connect this pin to V_{SS}.



## 2.4 Ports

The HD63701X0 provides seven ports (six 8-bit ports and a 5-bit port). Some pins have other uses, as shown in table 2-2. Table 2-5 shows the addresses of the ports and their data direction registers. Figure 2-9 shows block diagrams of each port. Table 2-6 shows the state of each port at reset.

Table 2-5. Port and Data Direction Register Address

Port	Port Address	<b>Data Direction Register</b>
1	\$0002	
2	\$0003	\$0001
3	\$0006	\$0004
4	\$0007	
5	\$0015	
6	\$0017	\$0016
7	\$0018	






Figure 2-9. Port Block Diagrams



Table 2-6. Port at Reset (Modes 1 and 2)

Port	State at Reset
1 (A ₀ -A ₇ )	High
2	High impedance
3 (D ₀ -D ₇ )	High impedance
4 (A ₈ -A ₁₅ )	High
5	High impedance
6	High impedance
7	$\overline{\text{RD}}, \overline{\text{WR}}, \overline{\text{R/W}}, \overline{\text{LIR}} = \text{High}$ $\text{BA} = \text{Low}$

Note: All ports are high impedance after reset in mode 3.

#### 2.4.1 Port 1

In the MCU modes, port 1 is an 8-bit output port. In mode 3 (single-chip), port 1 is high impedance during reset, and stays high impedance after reset is released. When the CPU writes to the port 1 data register, the data written will appear at port 1. Once port 1 is in the output state, it operates as an output until reset. The CPU can read the port 1 data register for bit manipulation instructions.

In modes 1 and 2, port 1 is used for the lower byte of the address bus. Port 1 can drive 1 TTL load and 30 pF.

In the PROM mode, port 1 is the lower byte of the PROM address (EA₀-EA₇).

#### 2.4.2 Port 2

Port 2 is an 8-bit input/output port. The port 2 data direction register (DDR) controls the I/O state (figure 2-10). Bit 0 controls the I/O direction of P2₀, and bit 1 controls the direction of P2₁-P2₇. A 1 specifies input, 0 specifies output.




Figure 2-10. Port 2 Data Direction Register

Port 2 is also used as I/O pins for the timers and SCI. In this case, port 2 pins except P2₀ automatically become inputs or outputs regardless of the data direction register's value.



A reset clears the port 2 DDR and configures port 2 as an input port. Port 2 can drive 1 TTL load and 30 pF. In addition, it can produce 1 mA at  $V_{OUT} = 1.5 \text{ V}$  to directly drive the base of Darlington transistors.

When a write-only register like a DDR is read by the MCU, \$FF always appears on the internal data bus. Whenever the MCU performs an arithmetic or logic operation between memory, and a write-only register, the result will be \$FF. AIM, OIM, and EIM instructions cannot be applied to the DDR.

## 2.4.3 Port 3

Port 3 is an 8-bit I/O port. The port 3 DDR controls its direction. If bit 0 of the DDR is 1, port 3 is an input port. If it is 0, port 3 is an output (figure 2-11). The DDR is cleared during reset. In modes 1 and 2, port 3 is the data bus (D₀-D₇). In the HD63701X0 PROM mode, port 3 is the PROM data bus (EO₀-EO₇). In the PROM mode, port 3's direction is controlled by  $\overline{OE}$ , not the DDR. Port 3 can drive 1 TTL load and 90 pF.




Figure 2-11. Port 3 Data Direction Register

#### 2.4.4 Port 4

Port 4 is an 8-bit output-only port like port 1. In modes 1 and 2, it outputs the upper byte of the address (A₈-A₁₅). In the HD63701X0 PROM mode, P4₀-P4₃ are used as the upper PROM address bits (EA₈-EA₁₁).

## 2.4.5 Port 5

Port 5 is an 8-bit input-only port. The lower four bits (P5₀-P5₃) are also used for interrupt, MR and HALT input. In the HD63701X0 PROM mode, P5₇ is used as CE to control the PROM.

#### 2.4.6 Port 6

Port 6 is an 8-bit I/O port. Each bit in the port 6 data direction register controls the direction of the corresponding bit of port 6. A 1 specifies input, 0 specifies output. Port 6 can drive 1 TTL load and 30 pF. In addition, it can produce 1 mA at V_{OUT} = 1.5 V to directly drive the base of Darlington transistors. A reset clears the port 6 DDR.



Port 7 is a 5-bit output port. In mode 3, port 7 is high impedance during and after reset. When the CPU writes to the port 7 register, the data will appear at port 7. Once port 7 is in the output state, it will be an output until reset. The CPU can read the port 7 data register for bit manipulation instructions. Bits 5-7 will be read as 1.

In modes 1 and 2, port 7 is used for control signals ( $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{RW}$ ,  $\overline{LIR}$ , and BA). Port 7 can drive 1 TTL load and 30 pF.

## 2.5 RAM/Port 5 Control Register

The control register (figure 2-15) located at \$0014 controls on-chip RAM and port 5.




Figure 2-15. RAM/Port 5 Control Register

# 2.5.1 IRQ Enable (IRQ1E, IRQ2E)

When IRQ₁E and IRQ₂E are 1, P5₀ and P5₁ are interrupt pins  $\overline{\text{IRQ}}_1$  and  $\overline{\text{IRQ}}_2$ . When these bits are 0, the CPU doesn't accept external interrupts. External interrupts won't cancel the sleep state. These bits are 0 after reset. Bits 0, 1.

#### 2.5.2 Memory Read Enable (MRE)

When MRE is 1, P5₂ is used as the memory ready (MR) signal. When it is 0, the MR signal is inhibited. In mode 3, the MR signal is inhibited regardless of MRE. MRE becomes 1 after reset. Bit 2.

#### 2.5.3 Halt Enable (HLTE)

When HLTE is 1, P5₃ is used as the HALT input. When 0, the halt function is inhibited. In mode 3, the HALT signal is inhibited regardless of the value of HLTE. HLTE becomes 1 after reset.

Note: When using P5₂ and P5₃ for port bits in modes 1 and 2, clear MRE and HLTE after reset. If P5₂ or P5₃ is brought low before MRE or HLTE are cleared, a memory ready or halt will be accepted. Bit 3.



## 2.5.4 RAM Enable (RAME)

RAME controls on-chip RAM. When RAME is 0, on-chip RAM is disabled, and the CPU can read from external memory at addresses \$0040-\$00FF in modes 1 and 2. RAME is 1 after reset and on-chip RAM is enabled. RAME should be set to 0 at the beginning of standby mode to protect on-chip RAM. Bit 6.

## 2.5.5 Standby Power (STBY PWR)

When  $V_{CC}$  is not provided in standby mode, STBY PWR is cleared. The STBY PWR flag can be read and written by software. If it is set to 1 before standby mode and remains set after returning from standby mode,  $V_{CC}$  has been provided during standby, and on-chip data is valid. Refer to 3.5 Low Power Dissipation Mode. Bit 7.

# Section 3. CPU Function

# 3.1 CPU Registers

The CPU has three 16-bit registers and three 8-bit registers (figure 3-1).




Figure 3-1. CPU Registers

# 3.1.1 Accumulators (ACCA, ACCB, ACCD)

Two 8-bit accumulators, ACCA and ACCB, store the result of arithmetic/logic operations and data. When combined, these make up the 16-bit accumulator ACCD used for 16-bit operations. Note that the contents of ACCA and ACCB are destroyed by an ACCD operation.

#### 3.1.2 Index Register (IX)

The 16-bit register IX stores 16-bit data for use in indexed addressing or for general purposes.

## 3.1.3 Stack Pointer (SP)

The contents of the 16-bit register SP indicate the address of a stack. SP can also be used as a general-purpose register.

#### 3.1.4 Program Counter (PC)

The contents of the 16-bit PC indicate the address of the instruction being executed. Note that software cannot access this register.



# 3.1.5 Condition Code Register (CCR)

The CCR register consists of the carry (C), overflow (V), zero (Z), negative (N), interrupt mask (I), and half-carry (H) bits. After an instruction is executed, the CCR bits change state depending on the result of the operation. They can be tested by conditional branch instructions. The upper two bits of this register are not used.

Half-Carry (H):H is set to 1 if a carry at bit 3 or bit 4 occurs during an ADD, ABA, or ADC instruction. It is cleared if no carry occurs.

Interrupt Mask (I): When I is set to 1, it disables all maskable interrupts (IRQ₁, IRQ₂, and IRQ₃).

Negative (N): N is set to 1 if the MSB of the result of an operation is 1. N is cleared if it is 0.

**Zero** (**Z**): Z is set to 1 if the result of an operation is zero. Z is cleared if it is not zero.

**Overflow (V):** V is set to 1 if the result of an operation shows a two's complement overflow. It is cleared if there is no overflow.

Carry (C): C is set to 1 if a carry or borrow is generated from the MSB. If there is no carry or borrow, it is cleared.

# 3.2 Addressing Modes

The HD6301X0, HD6303X, and HD63701X0 instructions have seven addressing modes.

#### 3.2.1 Accumulator Addressing (ACCX)

The instruction addresses an accumulator and ACCA or ACCB is selected. Accumulator addressing instructions take one byte.

#### 3.2.2 Immediate Addressing

Immediate addressing places the data in the second byte of an instruction, except LDS and LDX, which use the second and third bytes. An immediate instruction causes the CPU to address this operand. Immediate instructions take 2 or 3 bytes.

## 3.2.3 Direct Addressing

In direct addressing, the second byte of an instruction holds the address where the data is stored. 256

bytes (\$00-\$FF) can be addressed directly. Storing data in this area reduces instruction time, so configuring \$00-\$FF as user's RAM is recommended. Direct addressing instructions take 2 bytes, or 3 bytes for AIM, OIM, EIM, or TIM.

#### 3.2.4 Extended Addressing

In extended addressing, the second byte of an instruction holds the upper eight bits of the absolute address of the stored data, and the third byte holds the lower eight bits. Extended addressing instructions take 3 bytes.

## 3.2.5 Indexed Addressing

In indexed addressing, the second byte of the instruction (third byte for AIM, OIM, EIM, or TIM instructions) is added to the lower eight bits of the index register. The carry is added to the upper eight bits of the index register, and the 16-bit sum is the memory location of the data. The modified address is held in the temporary address register, so the index register doesn't change. Indexed addressing instructions take 2 bytes, or 3 bytes for AIM, OIM, EIM, or TIM.

#### 3.2.6 Implied Addressing

In implied addressing, the instruction itself specifies the address. For example, the instruction addresses the stack pointer or index register. Implied addressing instructions take 1 byte.

## 3.2.7 Relative Addressing

In relative addressing, the second byte of the instruction and the lower eight bits of the program counter are added. The carry or borrow is added to the upper eight bits of the program counter. Locations from -126 to +129 bytes from the current location can be addressed. Relative addressing instructions take 2 bytes.



## 3.3 Instruction Set

The HD6301X0, HD6303X, and HD63701X0 are object-code upwardly compatible with the HD6801 to use all instructions of the HMCS6800. The instruction time of key instructions has been reduced, improving throughput.

#### 3.3.1 Additional Instructions

Bit manipulation, index register and accumulator exchange, and sleep instructions have also been added to the HD6801 instruction set. AIM, OIM, EOM, and TIM are 3 byte instructions. The first byte is the opcode, second byte is the immediate data, and the third byte is the address modifier.

AIM: ANDs the immediate data with the memory contents and stores the result in memory. (M) AND (IMM) - (M).

OIM: ORs the immediate data with the memory contents and stores the result in memory. (M) OR (IMM) -> (M).

**EIM:** EORs the immediate data with the memory contents and stores the result in memory. (M) EOR (IMM) -- (M).

TIM: ANDs the immediate data with the memory contents and changes the related flag in the condition code register. (M) AND (IMM).

**XGDX:** Exchanges the contents of the accumulator with the contents of the index register. (ACCD) (IX).

SLP: Puts the MCU into sleep mode. Refer to 3.5 Low Power Dissipation Mode for details.

#### 3.3.2 Instruction Set Summary

Tables 3-1 to 3-5 summarize the instruction set.

- Accumulator and memory manipulation instructions: table 3-1
- Index register and stack manipulation instructions: table 3-2
- Jump and branch instructions: table 3-3
- Condition code register manipulation: table 3-4
- Opcode map: table 3-5



Table 3-1. Accumulator and Memory Manipulation Instructions

							Ad	dres	sing	Mod	des								Cor		on C ister	ode	
		II	MME	D	D	IREC	CT.	11	NDE	X	E>	(TEN	1D	IM	IPLII	ΕD	Boolean/	5	4	3	2	1	0
Operations	Mnemonic	ОР	~	#	ОР	~	#	ОР	~	#	ОР	~	#	ОР	~	#	Arithmetic Operation	Н	1	N	z	٧	С
Add	ADDA	8B	2	2	9В	3	2	АВ	4	2	ВВ	4	3				A+M→A	1	•	1	1	1	1
	ADDB	СВ	2	2	DB	3	2	ЕВ	4	2	FB	4	3				B+M→B	I	•	I	I	1	1
Add Double	ADDD	СЗ	3	3	DЗ	4	2	E3	5	2	F3	5	3				A : B+M : M+1 → A : B	•	•	1	1	1	1
Add Accumulators	ABA													1B	1	1	A+B→A	1	•	I	1	1	1
Add With Carry	ADCA	89	2	2	99	3	2	А9	4	2	В9	4	3				A+M+C→A	1	•	1	1	1	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B+M+C→B	1	•	1	1	1	1
AND	ANDA	84	2	2	94	3	2	A4	4	2	В4	4	3				A • M-+B	•	•	1	1	R	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B⋅M→B	•	•	1	1	R	•
Bit Test	BIT A	85	2	2	95	3	2	А5	4	2	В5	4	3				A · M	•	•	ī	1	R	•
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3				в•м	•	•	1	1	R	•
Clear	CLR							6F	5	2	7F	5	3				00→M	•	•	R	S	R	R
	CLRA													4F	1	1	00→A	•	0	R	S	R	R
	CLRB													5F	1	1	00→B	•	•	R	S	R	R
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3				A-M	•	•	1	1	1	1
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3				В-М	0	•	1	1	1	I
Compare Accumulators	СВА													11	1	1	A-B	•	•	1	I	1	ī
Complement, 1's	сом							63	6	2	73	6	3				M→M	•	•	1	1	R	S
	COMA								_					43	1	1	Ā→A	•	•	I	1	R	s
	COMB													53	1	1	B→B	•	•	I	1	R	S
Complement, 2's	NEG							60	6	2	70	6	3				00-M→M	•	•	1	i	1	(2)
(Negate)	NEGA													40	1	1	00-A→A	•	•	1	1	1	2
	NEGB													50	1	1	00-B→B	•	•	1	1	(1)	2
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD char- acters into BCD format	•	•	ī	1	Ţ	(3)
Decrement	DEC							6A	6	2	7A	6	3				M-1→M	•	•	1	1	4	•
	DECA													4A	1	1	A-1→A	•	•	1	1	4)	•
	DECB													5A	1	1	B-1→B	•	•	ī	1	4	•
Exclusive OR	EORA	88	2	2	98	3	2	А8	4	2	В8	4	3				A⊕M→A	•	•	I	I	R	•
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3				B⊕M→B	•	•	ī	1	R	•
Increment	INC							6C	6	2	7C	6	3				M+1→M	•	•	I	1	⑤	•
	INCA													4C	1	1	A+1→A	•	•	1	1	(5)	•
	INCB													5C	1	1	B+1→B	•	•	1	1	⑤	•
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3				M→A	•	•	1	1	R	•
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3				м→в	•	•	I	1	R	•
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3				M+1→B, M→A	•	•	1	1.	R	•
Multiply Unsigned	MUL													3D	7	1	A×B→A : B	•	•	•	•	•	(l)
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3				A <b>+</b> M→A	•	•	1	. 1	R	•
	ORAB	CA	2	2	DA	3	2	EΑ	4	2	FA	4	3				B <b>+</b> M→B	•	•	1	1	R	•
Push Data	PSHA													36	4	1	A→Msp, SP-1→SP	•	•	•	•	•	•
	PSHB						-			_			_	37	4	1	B→Msp, SP-1→SP		•				

Note: Condition Code Register will be explained in Note of table 3-4.



Table 3-1. Accumulator and Memory Manipulation Instructions (Cont.)

			Addressing Modes														Condition Code Register								
		11	ММЕ	D	D	IREC	T.	- 11	NDE	X	E	(TEN	1D	IN	1PLII	ED	Boolean/	5	4	3	2	1	0		
Operations	Mnemonic	OР	~	#	ОР	~	#	OP	~	#	ОР	~	#	ОР	~	#	Arithmetic Operation	н	ı	N	z	v	С		
Pull Data	PULA													32	3	1	SP+1→SP, Msp→A	•	•	•	•	•	•		
	PULB										_			33	3	1	SP+1→SP, Msp→B	•	•	•	•	•	•		
Rotate Left	ROL							69	6	2	79	6	3				·	•	•	1	1	6	1		
	ROLA													49	1	1	*1	•	•	1	1	6	I		
	ROLB													59	1	1.		•	•	1	1	6	1		
Rotate Right	ROR							66	6	2	76	6	3					•	•	1	1	6	ı		
	RORA													46	1	1	*2 .	•	•	1	1	6	i		
	RORB													56	1	1		•	•	1	1	6	1		
Shift Left Arithmetic	ASL							68	6	2	78	6	3					•	•	1	I	6	1		
Antimetic	ASLA													48	1	1	*3	•	•	1	1	6	1		
	ASLB													58	1	1		•	•	1	1	6	I		
Double Shift Left, Arithmetic	ASLD													05	1	1	*4	•	•	1	1	6	ı		
Shift Right	ASR							67	6	2	77	6	3					•	•	1	1	6	1		
Arithmetic	ASRA													47	1	1	*5	•	•	1	1	6	1		
	ASRB													57	1	1		•	•	1	1	6	1		
Shift Right	LSR							64	6	2	74	6	3					•	•	R	1	6	ī		
Logical	LSRA													44	1	1	*6	•	•	R	1	6	ī		
	LSRB													54	1	1		•	•	R	1	6	1		
Double Shift Right Logical	LSRD													04	1	1	*7	•	•	R	1	6	I		
Store	STAA			Π	97	3	2	Α7	4	2	В7	4	3				A→M	•	•	1	1	R	•		
Accumulator	STAB				D7	3	2	E7	4	2	F7	4	3				В→М	•	•	ī	1	R	•		
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3				A→M B→M+1	•	•	1	1	R	•		
Subtract	SUBA	80	2	2	90	3	2	ΑO	4	2	во	4	3				A-M-A	•	•	I	1	ī	1		
	SUBB	CO	2	2	D0	3	2	EO	4	2	F0	4	3				B−M→B	•	•	1	1	1	1		
Double Subtract	SUBD	83	3	3	93	4	2	АЗ	5	2	вз	5	3				A : B−M : M+1→ A : B	•	•	1	1	1	I		
Subtract Accumulators	SBA													10	1	1	A-B→A	•	•	1	1	ı	1		
Sabtract	SBCA	82	2	2	92	3	2	A2	4	2	В2	4	3				A-M-C→A	•	•	I	1	1	1		
With Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3				В-М-С→В	•	•	I	1	1	1		
Transfer	TAB			Г										16	1	1	A→B	•	•	1	1	R	•		
Accumulators	ТВА			Г										17	1	1	B→A	•	•	1	1	R	•		
Test Zero or	TST							6D	4	2	7D	4	3				M-00	•	•	1	1	R	R		
Minus	TSTA													4D	1	1	A-00	•	•	1	1	R	R		
	TSTB			П										5D	1	1	B-00	•	•	1	1	R	R		
And Immediate	AIM				71	6	3	61	7	3							M • IMM→M	•	•	1	1	R	•		
OR Immediate	OIM				72	6	3	62	7	3							м∔імм→м	•	•	1	1	R	•		
EOR Immediate	EIM				75	6	3	65	7	3							M⊕IMM→M	•	•	1	1	R	•		
Test Immediate	TIM				7B	4	3	6В	5	3							M · IMM	•	•	1	1	R	•		
1 M A B C 67		1	ij,	]		*2	M A B	}-{	<b>-</b>	- - - - -	I	П	1	IJ	 □•	]	*3 M A B	Ţ	Ī	Ι		L	<b> </b> -(		
'4	C A / ACC AO B7	В	<b>]-</b>	— о		*5	M A B	}_	<del>ل</del>	Ī	П	İ	- П	<b>□</b> •	-Ċ		*6 M A B	Ţ	П	Τ	Ī	ьс	<b></b> [		
*7 0————————————————————————————————————	A / ACC AO .B7	В	<b>]-</b> (	ļ			(	<b>(</b>	Н	17	<b>-</b>	C	Н	ı											

Table 3-2. Index Register and Stack Manipulation Instructions

			Addressing Modes										Cor	-	on C ister								
Pointer		18	ИМЕ	D	D	IREC	) T	11	NDE	X	E)	(TEN	ID	IM	IPLII	ED	Boolean/	5	4	3	2	1	0
Operations	Mnemonic	ОР	~	#	ОР	~	#	OP	~	#	ОР	~	#	OР	~	#	Arithmetic Operation	Н	1	N	z	٧	С
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	вс	5	3				X-M:M+1	•	•	1	ı	1	1
Decrement Index Reg	DEX													09	1	1	X – 1 → X	•	•	•	1	•	•
Decrement Stack Pntr	DES													34	1	1	SP-1-SP	•	•	•	•	•	•
Increment Index Reg	INX													08	1	1	X+1-→X	•	•	•	1	•	•
Increment Stack Pntr	INS													31	1	1	SP+1SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				М⊶Х _Н , (M+1) →ХL	•	•	Ø	1	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				M·SPн, (M+1)→SPL	•	•	7	1	R	•
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3				X _H → M, X _L → (M+1)	•	•	7	ī	R	•
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3				SPH→M, SPL→(M+1)	•	•	7	1	R	•
Index Reg → Stack Pntr	TXS													35	1	1	X-1-SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX													30	1	1	SP+1→X	•	•	•	•	•	•
Add	ABX													ЗА	1	1	B+X→X	•	•	•	•	•	•
Push Data	PSHX													зс	5	1	X _L ·· Msp, SP − 1 ·· SP X _H ·· Msp, SP − 1 ·· SP	•	•	•	•	•	•
Pull Data	PULX													38	4	1	SP+1 →SP, Msp →XH SP+1 →SP, Msp →XL	0	•	•	•	•	0
Exchange	XGDX													18	2	1	ACCD-IX	•	•	•	•	•	

Note: Condition Code Register will be explained in Note of table 3-4.

Table 3-3. Jump and Branch Instructions

			Addressing Modes						ddressing Modes							·		Co	nditio Reg	on C	ode		
		RE	LAT	IVE	D	IRE	т	H	NDE	X	E)	KTEN	۱D	IN	IPLII	ED	•	5	4	3	2	1	0
Operations	Mnemonic	ОР	~	#	ОР	~	#	OP	~	#	OP	~	#	OP	~	#	Branch Test	н	1	N	z	v	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch if Carry Clear	всс	24	3	2													C=0	•	•	•	•	•	•
Branch if Carry Set	BCS	25	3	2													C=1	•	•	•	•	•	•
Branch if=Zero	BEQ	27	3	2													Z=1	•	•	•	•	•	•
Branch if≧Zero	BGE	2C	3	2													N⊕V=0	•	•	•	•	•	•
Branch if > Zero	BGT	2E	3	2													Z+ (N⊕V) =0	•	•	•	•	•	•
Branch if Higher	вні	22	3	2													C+Z=0	•	•	•	•	•	•
Branch if≦Zero	BLE	2F	3	2													Z+ (N⊕V) =1	•	•	•	•	•	•
Branch if Lower Or Same	BLS	23	3	2													C+Z=1	•	•	•	•	•	•
Branch if < Zero	BLT	2D	3	2													N⊕V=1	•	•	•	•		•
Branch if Minus	вмі	2B	3	2													N=1	•	•	•	•	•	•
Branch if Not Equal Zero	BNE	26	3	2													Z=0	•	•	•	•	•	•
Branch if Overflow Clear	BVC	28	3	2													V=0	•	•	•	•	•	•
Branch if Overflow Set	BVS	29	3	2													V=1	•	•	•	•	•	•
Branch if Plus	BPL	2A	3	2													N=0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	5	2														•	•	•	•	•	•
Jump	JMP							6E	3	2	7E	3	3					•	•	•	•	•	•
Jump To Subroutine	JSR				9D	5	2	ΑD	5	2	BD	6	3					•	•	•	•	•	•
No Operation	NOP													01	1	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI													3В	10	1				— (£	j)		
Return From Subroutine	RTS													39	5	1		•	•	•	•	•	•
Software Interrupt	SWI													3F	12	1		•	S	•	•	•	•
Wait for Interrupt*	WAI													3E	9	1		•	(9)	•	•	•	•
Sleep	SLP		- 1											1 A	4	1	:	•	•	•	•	•	•

Note: *WAI puts  $R/\overline{W}$  high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of table 3-4.

Table 3-4. Condition Code Register Manipulation Instructions

		Addre	essing l	Modes		Condition Code Register								
			Implied	1		5	4	3	2	1	0			
Operations	Mnemonic	OP	~	#	Boolean Operation	Н	ı	N	Z	٧	С			
Clear Carry	CLC	oc	1	1	0 ·C	•	•	•	•	•	R			
Clear Interrupt Mask	CLI	0E	1	1	0 →1	•	R	•	•	•	•			
Clear Overflow	CLV	OA	1	1	0 <b>→</b> V	•	•	•	•	R	•			
Sat Carry	SEC	OD	1	1	1 ·C	•	•	•	•	•	S			
Set Interrupt Mask	SEI	OF	1	1	1 1	•	S	•	•	•	•			
Set Overflow	SEV	ОВ	1	1	1 ·V	•	•	•	•	S	•			
Accumulator A→CCR	TAP	06	1	1	A ·CCR			(į	0					
CCR → Accumulator A	TPA	07	1	1	CCR ·A	•	•	•	•	•	•			

#### Legend

- OP Operation Code (Hexadecimal)
- ~ Number of MCU Cycles
- MSP Contents of memory location pointed to by Stack Pointer
- Number of Program Bytes
- Arithmetic Plus
- Arithmetic Minus
- Boolean AND
- Boolean Inclusive OR
- Boolean Exclusive OR
- М Complement of M
- Transfer into
- 0 Bit = Zero
- 00 Byte = Zero

#### Condition Code Symbols

- Half-carry from bit 3 to bit 4
- Interrupt mask
- Negative (sign bit)
- Zero (byte)
- Overflow, 2's complement
- Carry/Borrow from/to bit 7
- Reset Always
- Set Always
- Set if true after test or clear
- Not Affected

Note: Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- (Bit V) Test: Result = 10000000?
- (Bit C) Test: Result = 00000000?
- Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set) (Bit C)
- (Bit V) Test: Operand = 10000000 prior to execution?
- (Bit V) Test: Operand = 01111111 prior to execution?
- Test: Set equal to N + C = 1 after the execution of instructions (Bit V)
- Q3456789D (Bit N) Test: Result less than zero? (Bit 15=1) (All Bit) Load condition code register from stack.
- (Bit I) Set when interrupt occurs. If previous set, a non-maskable interrupt is required to exist the wait state.
- (Al Bit) Set according to the contents of accumulator A.
- (Bit C) Result of multiplication bit 7=1? (ACCB)

Table 3-5. Memory Map

OP						ACC	ACC	IND EXT			ACCA	or SP						
CODE	E					Α	В	IND	DIR.	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	
	н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
LO		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
0000	0		SBA	BRA	TSX		N	EG					SI	JB				0
0001	1	NOP	СВА	BRN	INS			Α	IM				CI	MP				1
0010	2			вні	PULA			0	IM				SI	вс				2
0011	3			BLS	PULB		C	M			SU	BD			AD	DD		3
0100	4	LSRD		всс	DES		LS	LSR AND								4		
0101	5	ASLD		BCS	TXS			E	IM	ВІТ								5
0110	6	TAP	TAB	BNE	PSHA		R	OR					L	DA				6
0111	7	TPA	ТВА	BEQ	PSHB		ASR					STA				STA		7
1000	8	INX	XGDX	BVC	PULX		A	SL		EOR								8
1001	9	DEX	DAA	BVS	RTS		R	OL		ADC								9
1010	Α	CLV	SLP	BPL	ABX		D	EC		ORA								Α
1011	В	SEV	ABA	ВМІ	RTI			Т	IM	ADD								В
1100	С	CLC		BGE	PSHX		11	IC.			CI	PX			LI	D		С
1101	D	SEC		BLT	MUL		T:	ST		BSR		JSR				STD		D
1110	E	CLI		BGT	WAI			JI	ИP		LDS			LDX				E
1111	F	SEI		BLE	SWI		С	LR			STS				STX			F
		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	

☑ UNDEFINED OP CODE

^{*} Only AIM, OIM, EIM, TIM instructions



## 3.4 CPU Instruction Flow

When operating, the CPU fetches an instruction from memory and executes the required function. This sequence starts from  $\overline{\text{RES}}$  high, and repeats itself continuously if not affected by a special instruction or control signal. SWI, RTI, WAI, and SLP instructions change this operation, and  $\overline{\text{NMI}}$ ,  $\overline{\text{IRQ}}_1$ ,  $\overline{\text{IRQ}}_2$ ,  $\overline{\text{IRQ}}_3$ ,  $\overline{\text{HALT}}$ , and  $\overline{\text{STBY}}$  control it. Figure 3-2 shows the CPU mode transitions, and figure 3-3 is the CPU system flowchart. Table 3-6 shows the CPU operating states and port states.




Figure 3-2. CPU Operation Mode Transitions




Figure 3-3. System Flowchart

Table 3-6. CPU Operating States and Port States

Mode	Reset	Standby ³	Halt ⁴	Sleep
1, 2	High	High impedance	High impedance	High
3	High impedance	High impedance		Keep
1, 2	High impedance	High impedance	Keep	Кеер
3	High impedance	High impedance		Кеер
1, 2	High impedance	High impedance	High impedance	High impedance
3	High impedance	High impedance		Keep
1, 2	High	High impedance	High impedance	High
3	High impedance	High impedance		Keep
1, 2	High impedance	High impedance	High impedance	High impedance
3	High impedance	High impedance		High impedance
1, 2	High impedance	High impedance	Кеер	Keep
3	High impedance	High impedance		Keep
1, 2	Note 1	High impedance	Note 2	Note 1
3	High impedance	High impedance		Кеер
	1, 2 3 1, 2 3 1, 2 3 1, 2 3 1, 2 3 1, 2 3	1, 2 High  High impedance  High impedance  High impedance  High impedance  High impedance  High impedance  High impedance  High impedance  High impedance  High impedance  High impedance  High impedance  Note 1	1, 2 High High impedance  3 High impedance High impedance  1, 2 High impedance High impedance  3 High impedance High impedance  1, 2 High impedance High impedance  3 High impedance High impedance  4 High impedance High impedance  5 High impedance High impedance  6 High impedance High impedance  7 High impedance High impedance  8 High impedance High impedance  9 High impedance High impedance  1, 2 High impedance High impedance  1, 2 High impedance High impedance  1, 2 High impedance High impedance  1, 2 High impedance High impedance  1, 2 Note 1 High impedance	1, 2 High High impedance High impedance  1, 2 High impedance High impedance Keep  3 High impedance High impedance Keep  3 High impedance High impedance  1, 2 High impedance High impedance High impedance  3 High impedance High impedance  1, 2 High High impedance High impedance  3 High impedance High impedance  1, 2 High impedance High impedance  1, 2 High impedance High impedance  1, 2 High impedance High impedance  1, 2 High impedance High impedance  1, 2 High impedance High impedance  1, 2 High impedance High impedance Keep  3 High impedance High impedance Note 2

## Notes:

- 1.  $\overline{RD}$ ,  $\overline{WR}$ ,  $R/\overline{W}$ ,  $\overline{LIR}$  = high; BA = low
- 2.  $\overline{RD}$ ,  $\overline{WR}$ ,  $R/\overline{W}$  = high impedance;  $\overline{LIR}$ , BA = high
- 3. E is high impedance in standby state.
- 4. HALT cannot be accepted in mode 3.

# 3.5 Low Power Dissipation Modes

The MCU has two low power dissipation modes, sleep and standby. Table 3-7 shows the MCU state in sleep and standby modes.

Table 3-7. Sleep and Standby Modes

	Sleep Mode	Standby Mode
Oscillation circuits	Continue operation	Stop
CPU	Stop	Stop
CPU registers	Hold	Undefined
RAM	Hold	Hold
I/O pins	Hold	High impedance
Timers	Continue operation	Stop
SCI	Continue operation	Stop
Internal Registers	Hold	Reset
How to release	Interrupt STBY = low Reset start	STBY = high before reset start (Hold RES low after STBY high until oscillator stabilizes, 20 ms min)

#### 3.5.1 Sleep Mode

The MCU goes into sleep mode when the SLP instruction is executed. In the sleep mode, the CPU stops operation while maintaining the registers' contents. Peripherals such as the timers and the SCI continue their functions. One-fifth as much power is dissipated in sleep mode as in the operating mode.

The sleep mode is terminated by an interrupt, or a  $\overline{RES}$  or  $\overline{STBY}$  signal.  $\overline{RES}$  causes the MCU to reset,  $\overline{STBY}$  causes it to go into standby mode. When the CPU receives an interrupt request, it returns to operating mode. If the interrupts are enabled, it branches to the interrupt service routine. If they are masked, it executes the next instruction. However, if timer 1 or 2 prohibits a timer interrupt, the CPU won't cancel the sleep mode because there is no interrupt request to the CPU.

The sleep mode reduces power dissipation for a system that doesn't need the CPU's continuous operation. Figure 3-4 is the sleep instruction timing chart.




Figure 3-4. Sleep Instruction Timing



#### 3.5.2 Standby Mode

When the STBY input goes low, the MPU stops all clocks and goes to the reset state. In this mode, power dissipation is greatly reduced. All pins except V_{CC}, V_{SS}, STBY, and XTAL (outputs 0) are detached from the MCU internally, and go to high impedance.

In standby mode, power is supplied to the MCU, so that the contents of RAM are retained. The MCU returns from this mode with a reset.

An example of the use of this mode follows. First, save the CPU state and SP contents in RAM by an NMI routine. Then disable the RAME bit in the RAM control register and set the STBY PWR bit to go to standby mode. If the STBY PWR bit is still set after reset start, power has been supplied to the MCU and the RAM contents have been retained properly. The system can restore itself by returning the pre-standby information to the SP and registers. Figure 3-5 shows the timing at the NMI, RES and STBY pins.

Note: In standby mode, the mode program pins, MP₀ and MP₁, should be held according to the operation mode. If they are opened, the standby current will increase over the specified value.




Figure 3-5. Standby Mode Timing



## 3.6 Trap Function

The CPU generates an interrupt with the highest priority (TRAP) when it fetches an undefined instruction or an instruction from outside of memory space. The trap function prevents system malfunctions caused by noise or program error.

#### 3.6.1 Opcode Error

When the CPU fetches an undefined opcode, it saves the CPU registers as well as performing the normal interrupt procedure and branches to TRAP (\$FFEE, \$FFEF). This has the highest priority next to reset.

#### 3.6.2 Address Error

When an instruction is fetched from outside the internal ROM, RAM, and external memory area, the MCU generates an address interrupt as well as an opcode error. But on a system with no external memory, a trap is not generated if an instruction is fetched from the external memory area. Table 3-8 shows the addresses where an address error occurs in each mode. This function is available only for an instruction fetch, and does not apply to data read/write.

Table 3-8. Address Error Addresses

Mode	Address
1	\$0000-\$001F
2	\$0000-\$001F
3	\$0000-\$003F, \$0100-\$EFFF

#### 3.6.3 Caution

The trap function has a retry function other interrupts do not have. The program flow returns to the address where the trap occured when RTI returns the CPU to the main routine from the TRAP routine. The retry can prevent problems caused by noise, etc. However, if another trap occurs, the program can repeat the retry/TRAP cycle forever. Consideration is necessary in programming.

In figure 3-6, after executing instruction OPn, the MPU fetches and decodes an undefined opcode and generates a trap interrupt. When the RTI is executed in the trap interrupt servicing routine, the MPU will put \$FF03 in the PC, fetch the same opcode, and generate the trap again. The MPU will endlessly repeat loop ABC.



In figure 3-7, after executing the BSR, the branch destination address is output to the address bus to fetch the first instruction of the subroutine. If \$0001 is erroneously output as the address, the MPU will decode it and generate a trap interrupt. When the RTI is executed in the trap interrupt servicing routine, the MPU will put \$0001 in the PC, and start from this address. This will generate another trap, in an endless loop.




Figure 3-6. Executing an Undefined Opcode

Figure 3-7. Erroneous Fetch

#### 3.7 Reset

To reset the MCU during operation, hold  $\overline{RES}$  low for at least 3 system-clock cycles. At the third cycle, when the clock signal is low, all the address buses become high. While  $\overline{RES}$  is low, the buses remain high. When  $\overline{RES}$  goes high, the MCU starts the following operations.

- 1. Latches the value of the mode program pins, MP₁ and MP₀.
- 2. Initializes the internal registers (see table 2-3).
- Sets the interrupt mask bit. For the CPU to recognize the maskable interrupts IRQ₁, IRQ₂, and IRQ₃, this bit should be cleared in advance.
- 4. Puts the contents (= start address) of the last two addresses (\$FFFE, \$FFFF) into the program counter and starts the program from this address. See table 2-4.

The MCU cannot accept a reset input until the clock oscillation is stable after power-on (20 ms maximum). This is because the reset signal is internally synchronized to the clock as shown in figure 3-8. Until oscillation starts, the MCU and I/O pins are undefined. External devices that need to know the MPU's state during this period must be informed by external circuits. Refer to 2.4 Ports for the state of the ports during reset. Figure 3-9 shows reset timing.




Figure 3-8 Reset Circuit






Figure 3-9 Reset Timing

# 3.8 Interrupts

The CPU will complete the current instruction before accepting the request. If the interrupt mask bit in the condition code register is set, the request will be ignored. When the interrupt sequence starts, the contents of the program counter, index register, accumulators, and condition code register will be saved onto the stack. Then the CPU sets the interrupt mask bit and will not respond to further maskable interrupt requests. In the last cycle of the interrupt, the CPU fetches the vectors shown in table 3-9, transfers their contents to the program counter and branches to the interrupt service routine.

The external interrupt pins  $\overline{\text{IRQ}}_1$  and  $\overline{\text{IRQ}}_2$  are also used as P5₀ and P5₁. The function is chosen by the enable bits in the RAM/port 5 control register (bits 0 and 1) at \$0014. See 2.5 RAM/Port 5 Control Register for details.

When one of the internal interrupts, ICI, OCI, TOI, CMI, or SIO is generated, the CPU produces the internal interrupt signal, IRQ $_3$ . IRQ $_3$  functions just the same as  $\overline{\text{IRQ}}_1$  or  $\overline{\text{IRQ}}_2$ , except for its vector address. Table 3-9 is an interrupt vector map, figure 3-10 is the interrupt sequence, and figure 3-11 is the interrupt circuit block diagram.



Table 3-9. Interrupt Vector Memory Map

Priority	Vector I MSB	ocation LSB	Interrupt	
Highest	FFFE	FFFF	RES	
Ī	FFEE	FFEF	TRAP	
	FFFC	FFFD	NMI	
	FFFA	FFFB	SWI (Software interrupt)	-
	FFF8	FFF9	ĪRQ ₁	
	FFF6	FFF7	ICI (Timer 1 input capture)	
	FFF4	FFF5	OCI (Timer 1 output compare 1, 2)	
	FFF2	FFF3	TOI (Timer 1 overflow)	
	FFEC	FFED	CMI (Timer 2 counter match)	
	FFEA	FFEB	ĪRQ ₂	
Lowest	FFF0	FFF1	SIO (RDRF + ORFE + TDRE)	




Figure 3-10. Interrupt Sequence




Figure 3-11. Interrupt Circuit Block Diagram

The SEI instruction sets the interrupt mask bit, inhibiting interrupts. The CLI instruction clears the interrupt mask bit, allowing interrupts. The TAP instruction can set and clear the interrupt mask bit also. There must be at least two cycles between clearing the interrupt mask bit and setting it again, or an interrupt which occurs between setting and clearing the bit cannot be accepted (figure 3-12).




Figure 3-12. CLI and SEI Timing



# Section 4. Timer 1

The 16-bit programmable timer, timer 1, can measure an input waveform and independently generate two independent waveforms. The pulse widths of the input and output waveforms can vary from microseconds to seconds.

Timer 1 has the following components (figure 4-1).

- Control/status register 1 (8 bits)
- · Control/status register 2 (7 bits)
- · Free-running counter (16 bits)
- Output compare register 1 (16 bits)
- Output compare register 2 (16 bits)
- · Input capture register (16 bits)




Figure 4-1. Timer 1 Block Diagram



# 4.1 Free-Running Counter (FRC)

The key element of timer 1 is the 16-bit free-running counter. It is incremented by the system clock. The counter value can be read by software without affecting the counter. Reset clears the counter.

The free-running counter is located at addresses \$0009 and \$000A. When the CPU writes to the high byte of the FRC (\$0009), a preset value (\$FFF8) is actually written to both bytes of the counter, regardless of the write data value. When the CPU writes to the low byte (\$000A) after the high byte, both the low and high byte of the write data value are written to the FRC. See figure 4-2. The counter operates this way when written to by double-byte store instructions (STD, STX, etc).




Figure 4-2. Counter Write Timing

# 4.2 Output Compare Registers (OCR)

The output compare registers are 16-bit read/write registers that control the output waveforms. They are located at \$000B, \$000C (OCR1) and \$0019, \$001A (OCR2).

The OCR's are constantly compared to the FRC. When the data matches, the output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in TCSR2 is set to 1, an output level bit (OLVL) will be output to bit 1 (Tout1) and bit 5 (Tout2) of port 2. To determine the output level for the next compare match, change OCR and OLVL.

The OCR is set to \$FFFF after reset. The compare function is inhibited for a cycle just after a write to the OCR or the upper byte of the FRC. This is so that the 16-bit value will be valid in the OCR, and because \$FFF8 is set after the FRC's upper byte is written.

To write to the OCR, use a 2-byte transfer instruction, such as STX.



# 4.3 Input Capture Register (ICR)

The input capture register is a 16-bit read-only register located at \$000D, \$000E. It stores the FRC's value when an external input signal transition at P2₀ generates an input capture pulse. Which transition generates the pulse is defined by the input edge bit (IEDG) in TCSR1.

To input an edge bit to the edge detector, clear bit 0 of port 2's DDR. When an input transition occurs at the next cycle of the CPU's ICR upper-byte read, the input capture pulse will be delayed one cycle. To ensure input capture, the CPU must read the ICR with a 2-byte transfer instruction. The ICR is cleared to all zeros during reset.

# 4.4 Timer Control/Status Register 1 (TCSR1)

The timer control/status register 1 is an 8-bit register located at \$0008 (figure 4-3). All of the bits can be read and the lower 5 can be written to. The 3 upper read-only bits indicate the timer status.




Figure 4-3. Timer Control/Status Register 1

#### 4.4.1 Output Level 1 (OLVL1)

OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and OCR1. If OE1, bit 0 of TCSR2 is set to 1, OLVL1 will be output at port 2 bit 1. Bit 0.

#### 4.4.2 Input Edge (IEDG)

IEDG determines whether the rising edge or the falling edge of P2₀ will trigger data transfer from the counter to the ICR. IEDG = 0 specifies a falling edge (high to low); IEDG = 1 specifies a rising edge (low to high). Bit 0 of port 2's DDR must be cleared for this function to operate. Bit 1.

#### 4.4.3 Enable Timer Overflow Interrupt (ETOI)

Setting ETOI to 1 enables timer overflow interrupt (TOI) to trigger an internal interrupt (IRQ₃). When ETOI is cleared, the interrupt is inhibited. Bit 2.

# 4.4.4 Enable Output Compare Interrupt 1 (EOCI1)

Setting EOCI1 to 1 enables output compare interrupt 1 (OCI1) to trigger an internal interrupt (IRQ₃). When EOCI1 is cleared, the interrupt is inhibited. Bit 3.



#### 4.4.5 Enable Input Capture Interrupt (EICI)

Setting EICI to 1 enables input capture interrupt (ICI) to trigger an internal interrupt (IRQ₃). When EICI is cleared, the interrupt is inhibited. Bit 4.

# 4.4.6 Timer Overflow Flag (TOF)

TOF is set when the counter value increments from \$FFF to \$0000. TOF is cleared when CPU reads the TCSR1, then the counter's upper byte (at \$0009). Bit 5, read only.

# 4.4.7 Output Compare Flag 1 (OCF1)

OCF1 is set when a match has occurred between the FCR and OCR1. Writing to OCR1 (\$000B or \$000C) after reading the TCSR1 or TCSR2 clears OCF1. Bit 6, read only.

# 4.4.8 Input Capture Flag (ICF)

ICF is set when the transition of the P2₀ input signal selected by IEDG causes the counter to transfer its data to the ICR. Reading the high byte of the ICR (\$000D) after reading TCSR1 or TCSR2 clears ICF. Bit 7, read only.

# 4.5 Timer Control/Status Register 2 (TCSR2)

The timer control/status register 2 is a 7-bit register located at \$000F (figure 4-4). All of the bits can be read and the lower 4 can be written to. The 3 upper read-only bits indicate the timer status.

Both TCSR1 and TCSR2 are cleared during reset.




Figure 4-4. Timer Control/Status Register 2

#### 4.5.1 Output Enable 1 (OE1)

Setting OE1 to 1 enables OLVL1 to appear at P2₁ when a match has occurred between the counter and the output compare register 1 (OCR1). Clearing OE1 makes P2₁ an I/O port. Bit 0.



#### 4.5.2 Output Enable 2 (OE2)

Setting OE2 to 1 enables OLVL2 to appear at P2₅ when a match occurs between the counter and the output compare register 2 (OCR2). Clearing OE2 makes P2₅ an I/O port. Bit 1.

Note: If OE1 or OE2 is set to 1 before the first output compare match after reset, P2₁ or P2₅ will output 0.

#### 4.5.3 Output Level 2 (OLVL2)

OLVL2 is transferred to P2₅ when a match occurs between the counter and OCR2. If OE2 (bit 1 of TCSR2) is set to 1, OVLV2 will be output at P2₅. Bit 2.

# 4.5.4 Enable Output Compare Interrupt 2 (EOCI2)

Setting EOCI2 to 1 enables output compare interrupt 2 (OCI2) to trigger an internal interrupt (IRQ₃). When EOCI2 is cleared, the interrupt is inhibited. Bit 3.

#### 4.5.5 Output Compare Flag 2 (OCF2)

OCF2 is set when a match has occurred between the FCR and OCR2. Writing to OCR2 (\$0019 or \$001A) after reading TCSR2 clears OCF1. Bit 6, read only.

# 4.5.6 Output Compare Flag 1 (OCF1) and Input Capture Flag (ICF)

The OCF1 and ICF addresses are partially decoded. The CPU reading TCSR1/TCSR2 makes it possible to read OCF1 and ICF into bits 6 and 7.



# 4.6 Timer Status Flags

Table 4-1 shows set and clear conditions of each status flag in timer 1.

If flag set and clear conditions occur at the same time, timer 1 flags will be set.

Table 4-1 Timer 1 Status Flags

Flag		Set Condition	Clear Condition
Timer 1	ICF	· FRC → ICR at edge of P2 ₀	· Read TRCSR1 or TRCSR2, then ICR _H · RES = 0
	OCF1	· OCR1 = FRC	· Read TRCSR1 or TRCSR2, then write  OCR1H or OCR1L · RES = 0
	OCF2	· OCR2 = FRC	· Read TRCSR2, then write OCR2 _H or OCR2 _L · RES = 0
<u></u>	TOF	· FRC=\$FFFF+1 cycle	· Read TRCSR, then FRC _H · RES = 0

# 4.7 Precautions on Clearing OCF

Writing to the OCR after reading the TCSR when the OCF is 1 clears the OCF. However, the OCF is not cleared under the following conditions.

- 1. A compare match is found before the CPU writes to the OCR after reading the TCSR with OCF = 0.
- 2. A compare match is found at the same time as the CPU writes to the OCR after reading the TCSR with OCF = 1.

#### See figure 4-5.

The OCF will always be cleared if you assure that a compare match does not occur between the TCSR read and the OCR write. In example 1, figure 4-6, the OCR is loaded with the contents of the free-running counter (FRC) before the TCSR is read. A compare match will not occur until the FRC is counted up. In example 2, an OCR write cycle is executed immediately before and after TCSR read. A compare match will not occur until a match occurs between the contents of the FRC and the OCR write data.






Figure 4-5. OCF Clearing Problems




Figure 4-6 Clearing the OCF

# Section 5. Timer 2

In addition to timer 1, the HD6301X0, HD6303X, and HD63701X0 have an 8-bit reloadable timer for counting external events, timer 2. Timer 2 has a timer output, so the MCU can generate three independent waveforms.

Timer 2 has the following components (figure 5-1).

- Control/status register 3 (7 bits)
- Upcounter (8 bits)
- · Time constant register (8 bits)




Figure 5-1. Timer 2 Block Diagram

# 5.1 Timer 2 Upcounter (T2CNT)

The 8-bit upcounter is located at \$001D. It operates from the clock input selected by CKS0 and CKS1 of TCSR3. The counter can always be read without being affected. In addition, it can be written to at any time, even during counting.

The counter is cleared when the counter value matches the time constant register (TCONR) value, or during reset.



If the CPU writes to the counter during a cycle when it is being cleared, it will not be cleared, but will take the value written by the CPU.

# 5.2 Time Constant Register (TCONR)

The 8-bit write-only time constant register is located at \$001C. It is always being compared to the upcounter.

When it matches, the counter match flag (CMF) of the timer control/status register 3 (TCSR3) is set. P26 will then output the value selected by TOS0 and TOS1 of the TCSR3. When the CMF is set, the counter will be cleared simultaneously and start counting from \$00. This enables regular interrupts and waveform output without any software attention. TCONR is set to \$FF during reset.

When a write-only register like TCONR is read by the MCU, \$FF always appears on the data bus. Whenever the MCU performs an arithmetic or logic operation between memory, and a write-only register, the result will be \$FF.

# 5.3 Timer Control/Status Register 3 (TCSR3)

The 7-bit timer control/status register is located at \$001B (figure 5-2). All bits can be read and all bits can be written except CMF (bit 7). TCSR3 is cleared at reset.




Figure 5-2. Timer Control/Status Register 3

#### 5.3.1 Input Clock Select 0 and 1 (CKS0, CKS1)

CKS0 and CKS1 select the counter clock as shown in table 5-1. When the external clock is selected, the rising edge of P27 increments the counter. The external clock's frequency can be up to one-half the system clock frequency. If the E clock divided by 8 or 128 is selected, the clock comes from timer 1, so do not write to the FRC. Bits 0 and 1.



Table 5-1. Input Clock Select

CKS1	CKS0	Input Clock
0	0	E clock
0	1	E/8
1	0	E/128
1	1	External clock (P27)

# 5.3.2 Timer Output Select 0 and 1 (TOS0, TOS1)

When the upcounter matches TCONR, timer 2 will output to P2 $_6$  as selected by TOS0 and TOS1 (table 5-2). When TOS0 and TOS1 are 0, P2 $_6$  will be an I/O port. When toggle output is selected, the P2 $_6$  output level reverses each time the upcounter and TCONR match. This produces a 50% duty cycle square wave at P2 $_6$  without software support. Bits 2 and 3.

Table 5-2. Timer 2 Output Select

TOS1	TOS0	Timer Output
0	0	Timer output inhibited
0	1	Toggle output
1	0	Output 0
1	1	Output 1

# 5.3.3 Timer 2 Enable (T2E)

When T2E is cleared to 0, the clock input to the upcounter is inhibited, and the upcounter stops. When T2E is set, the clock selected by CKS0 and CKS1 is input to the upcounter. Bit 4.

Note: P26 outputs 0 when T2E bit is 0 and timer 2 is enabled by TOS0 and TOS1. It also outputs 0 when T2E is 1 and timer 2 is output enabled before the first match occurs.

# 5.3.4 Enable Counter Match Interrupt (ECMI)

Setting ECMI to 1 enables CMI to trigger an internal interrupt (IRQ₃). When ECMI is cleared, the interrupt is inhibited. Bit 6.



# 5.3.5 Counter Match Flag (CMF)

The read-only CMF bit is set when the upcounter matches the TCONR. It is cleared by writing a zero to it. Bit 7.

# 5.4 Timer Status Flag

Table 5-1 shows set and clear condition of each status flag in timer 2. If flag set and clear condition occurs at the same time, timer 2 flag will be set.

Table 5-1. Timer 2 Status Flag

Flag	Set Condition	Clear Condition	
CMF	· T2CNT = TCONR	· Write 0 to CMF · RES = 0	

# Section 6. Serial Communications Interface

The serial communications interface (SCI) has two operating modes: asynchronous with NRZ format, and clock synchronous. The synchronous mode transfers data synchronized with the serial clock.

The SCI has the following components (figure 6-1).

- Transmit/receive control/status register (TRCSR)
- Rate/mode control register (RMCR)
- · Receive data register (RDR)
- · Receive data shift register (RDSR)
- · Transmit data register (TDR)
- Transmit data shift register (TDSR)




Figure 6-1. SCI Block Diagram

# 6.1 Initialization

The serial I/O hardware must be initialized by the software for operation. The usual procedure follows.

- 1. Write the desired operating mode to the RMCR.
- 2. Write the desired operating mode to the TRCSR.



The TE and RE bits may only be set when P2₃ and P2₄ are used for serial I/O only. But TE and RE should be 0 when you set the baud rate and operating mode. Clearing and setting TE and RE again must take more than one cycle at the current baud rate. If they are set within less than 1 cycle, transmit/receive initialization may fail.

# 6.2 Asynchronous Mode

The asynchronous mode has two data formats:

- 1 start bit + 8 data bits + 1 stop bit
- 1 start bit + 9 data bits + 1 stop bit

In addition, the ninth bit can be set to 1 in the 9-bit format to form a third format:

• 1 start bit + 8 data bits + 2 stop bits

# 6.2.1 Asynchronous Transmission

Setting TE in the TRCSR enables transmission. P2₄ becomes the serial output port regardless of the state of bit 4 of the DDR.

Both RMCR and TRCSR should be set to the desired operating conditions. When TE is set, a 10-bit preamble (8-bit format) or 11-bit preamble (9-bit format) will be sent. When it is being sent, internal synchronization will stabilize, and the transmitter will become ready to send.

At this point, if the TDR is empty (TDRE = 1), all 1's will be output, to indicate the idle state. If the TDR contains data (TDRE = 0), the data is sent to the transmit data shift register, and transmission begins.

During transmission, first a 0 start bit is sent. Then 8 or 9 bits of data, starting at bit 0, are transmitted, followed by a stop bit of 1.

When the TDR is empty, hardware sets the TDRE flag bit. If the CPU doesn't respond to the TDRE flag before the next normal transfer should start, the transmitter sends 1's (instead of the 0 start bit) until data is provided to the data register. While the TDRE is set, the transmitter will not send a 0.

#### 6.2.2 Asynchronous Reception

Setting the RE bit enables reception. P2₃ becomes the serial input port, regardless of the state of bit 3 of the DDR. The contents of TRCSR and RMCR select the data receive operating mode. The first 0 (space) synchronizes the receive bit flow. Each bit of the following data will be strobed in the middle.



If the stop bit is not 1, the receiver assumes a framing error, and sets ORFE. When a framing error occurs, the receiver transfers the data to the receive data register and the CPU can read the data that caused the error. This makes it possible to detect line breaks.

If the stop bit is 1, the data is transferred to the receive data register and the interrupt flag RDRF is set. If the RDRF is still set when the stop bit of the next data is received, the receiver sets ORFE to indicate an overrun.

When the CPU reads the RDR in response to the RDRF or ORFE in the TRCSR, the RDRF or ORFE bit is cleared to 0.

# 6.2.3 Asynchronous Clock Source

When using an internal clock for asynchronous serial I/O, keep the following in mind:

- Set CC1 and CC0 to 1 and 0, respectively (table 6-3).
- · A clock will be generated regardless of the value of TE and RE.
- The maximum clock rate is E/16.
- · The output clock rate is the same as the bit rate.

When using an external clock, keep the following in mind:

- Set CC1 and CC0 to 1 and 1, respectively.
- The external clock frequency should be set to 16 times the baud rate.
- Maximum clock frequency is that of the system clock

# 6.3 Clock Synchronous Mode

In the clock synchronous mode, data transmission is synchronized with a clock pulse. The SCI has a fully independent transmitter and receiver, which make full duplex asynchronous operation possible. Therefore, in synchronous mode, the only clock I/O pin is P2₂, so simultaneous transmit and receive is not available. In synchronous mode, TE and RE should not be set to 1 at the same time. Figure 6-2 is the clock and data format for synchronous mode.






Figure 6-2. Clock Synchronous Mode

# 6.3.1 Synchronous Transmission

Setting the TE bit in the TRCSR enables transmission. P2₄ becomes the serial output port regardless of bit 4 in the DDR. Both the TRCSR and RMCR should be set to the desired operating conditions for transmission.

When external clock input is selected, data is transmitted under the TDRE flag 0 from P2₄, synchronized with 8 clock pulses input to P2₂. Data is transmitted from bit 0, and TDRE is set when the transmit data shift register is empty. More than 8 external clock pulses are ignored.

When the transmitter is selected to output the clock, the SCI outputs the clock and synchronous data when the TDRE flag is cleared.

#### 6.3.2 Synchronous Reception

Setting the RE bit enables data reception. P2₃ becomes the serial input port regardless of bit 3 in the DDR. TRCSR and RMCR select the data reception operating mode.

If external clock input is selected, the RE bit should be set while the clock signal at  $P2_2$  is high. After the RE bit is set, 8 external clock pulses and synchronized bits of receive data are input at  $P2_2$  and  $P2_3$  respectively. The SCI puts a bit of data into the receive data shift register at every clock pulse, and sets the RDRF flag after 8 bits have been received. More than 8 pulses are ignored. When the CPU reads the received data, RDRF is cleared, and the SCI starts receiving the next data. Clear RDRF when  $P2_2$  is high.

When the receiver is selected to output the clock, 8 clocks are output to P2₂ when the RE bit is set. The receive data should appear at P2₃ synchronously with this clock. When the first byte of data is received, the SCI sets the RDRF flag. To receive the next byte, clear the RDRF flag to start the clock and start receiving.



# 6.4 Transmit/Receive Control Status Register (TRCSR)

The TRCSR is located at \$0011 (figure 6-3). All 8 bits can be read, and bits 0-4 can be written to. TRCSR is initialized to \$20 during reset.




Figure 6-3. Transmit/Receive Control Status Register

#### 6.4.1 Wake-Up (WU)

In a typical multiprocessor configuration, the software protocol provides the destination address as the first byte of a message. The wake-up function allows uninterested MCU's to ignore the rest of the message. When the WU bit is set, the SCI stops receiving data until the next message.

The wake-up function is triggered by one frame length of consecutive 1's (10 bits for 8-bit data, 11 bits for 9-bit data). This function is only available in asynchronous mode. Do not set WU in clock synchronous mode. Receiving these consecutive 1's wakes up the SCI and clears WU. The SCI starts receiving data. The RE flag should be set before WU is set. Bit 0.

# 6.4.2 Transmit Enable (TE)

When TE is set, transmit data will appear at P2₄ after a 1-frame preamble in asynchronous transmission, or immediately in clock synchronous transmission. P2₄ will be the serial output regardless of the state of bit 4 of port 2's DDR. If TE is cleared, serial I/O doesn't affect P2₄. Bit 1.

#### 6.4.3 Transmit Interrupt Enable (TIE)

Setting TIE enables TDRE to trigger an internal interrupt (IRQ2). Clearing TIE inhibits the interrupt. Bit 2.

#### 6.4.4 Receive Enable (RE)

Setting RE inputs the signal at P2₃ regardless of the state of bit 3 of port 2's DDR. When RE is cleared, serial I/O doesn't affect P2₃. Bit 3.



#### 6.4.5 Receive Interrupt Enable (RIE)

Setting RIE enables RDRF or ORFE (TRCSR bit 6 or 7) to trigger an internal interrupt (IRQ₃). Clearing RIE inhibits the interrupt. Bit 4.

## 6.4.6 Transmit Data Register Empty (TDRE)

In asynchronous mode, the SCI sets TDRE when the TDR is transferred to the TDSR. In the clock synchronous mode, SCI sets TDRE when the TDSR is empty. TDRE is reset by reading the TRCSR and writing new transmit data to the transmit data register. TDRE is set to 1 at reset. Bit 5, read only.

#### 6.5.7 Overrun/Framing Error (ORFE)

The SCI sets ORFE when an overrun or framing error is generated during data receive. An overrun error occurs when new receive data is ready to be transferred to the RDR, and RDRF is still set. A framing error occurs when a stop bit is not 0. ORFE is only affected in asynchronous mode. Reading the RDR after reading the TRCSR clears the ORFE. It is cleared at reset. Bit 6, read only.

#### 6.4.8 Receive Data Register Full (RDRF)

RDRF is set when the RDSR is transferred to the RDR. Reading the RDR after reading the TRCSR clears the RDRF. It is cleared at reset. Bit 7, read only.

Note: When more than 1 of bits 5, 6, and 7 are set, one TRCSR read will clear them all. It is not necessary to read the TRCSR once for each bit.

# 6.5 Transmit Rate/Mode Control Register (RMCR)

The RMCR (figure 6-4) controls the following for serial I/O:

- Baud rate
- · Clock source
- · Data format
- P2₂ function

In addition, if the 9-bit asynchronous format is used, RMCR holds the ninth bit. All bits can be read, and all bits can be written to, except bit 7 (RD8).






Figure 6-4. Transfer Rate/Mode Control Register

# 6.5.1 Speed Select (SS0, SS1, SS2)

SS0-SS2 control the baud rate used for the SCI. Table 6-1 lists the available baud rates. The timer 1 FRC (SS2 = 0) and the timer 2 upcounter (SS2 = 1) provide the internal clock to the SCI. When SS2 is set, timer 2 functions as the baud rate generator. Timer 2 generates a baud rate dependent on TCONR as shown in table 6-2. Bits 0, 1, and 5.

Table 6-1. SCI Bit Times and Transfer Rates

# Asynchronous

			XTAL	2.4576 MHz	4.0 MHz	4.9152 MHz
SS0	SS1	SS2	E	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	0	E/16	26 μs/38400 baud	16 μs/62500 baud	13 μs/76800 baud
0	0	1	E/128	208 μs/4800 baud	128 µs/7812.5 baud	104.2 μs/9600 baud
0	1	0	E/1024	1.67 ms/600 baud	1.024 ms/976.6 baud	833.3 ms/1200 baud
0	1	1	E/4096	6.67 ms/150 baud	4.096 ms/244.1 baud	3.333 ms/300 baud
1	X	Х		Note 1	Note 1	Note 1

# Note:

1. When SS2 = 1, timer 2 is the SCI clock. The baud rate is as follows: Baud rate = f/[32(TCONR + 1)]

Where:

f = timer 2 input clock frequency

TCONR = contents of timer constant register, 0-255



Table 6-1. SCI Bit Times and Transfer Rates (cont.)

# Clock Synchronous (Note 1)

SS2	SS1	SS0	XTAL E	4.0 MHz 1.0 MHz	6.0 MHz 1.5 MHz	8.0 MHz 2.0 MHz
0	0	0	E/2	2 μs/bit	1.33 μs/bit	1 μs/bit
0	0	1	E/16	16 μs/bit	10.7 μs/bit	8 μs/bit
0	1	0	E/128	128 μs/bit	85.3 μs/bit	64 μs/bit
0	1	1	E/512	512 μs/bit	341 μs/bit	256 μs/bit
1	X	Х	· · · · · · · · · · · · · · · · · · ·	Note 2	Note 2	Note 2

# Notes:

- 1. Bit rates for internal clock operation. External clock can operate from DC to 1/2 system clock frequency.
- 2. When SS2 is 1, timer 2 is the SCI clock. The bit rate is as follows:

Bit rate (µs/bit)= 4(TCONR + 1)/f

Where:

f = timer 2 input clock frequency

TCONR = contents of timer constant register, 0-255

Table 6-2. Baud Rate and Time Constant Register Example

			XTAL Frequ	ency	
Baud Rate	2.4576 MHz	3.6864 MHz	4.0 MHz	4.9152 MHz	8.0 MHz
110 (note 1)	21	32	35	43	70
150	127	191	207	255	51
300	63	95	103	127	207
600	31	47	51	63	103
1200	15	23	25	31	51
2400	7	11.	12	15	25
4800	3	5	· · · · · · · · · · · · · · · · · · ·	7	12
9600	1	2		3	
19200	0			1	
38400				0	

# Note:

1. E/8 is used as the clock for 110 baud, E is used for all other baud rates.



# 6.5.2 Clock Control/Format Select (CC0, CC1, CC2)

CC0, CC1, and CC2 control the clock source and data format (table 6-3). They are cleared during reset, so the MCU will be in clock synchronous mode with external clock. Therefore, P2₂ starts out as a clock input. To use P2₂ as an output port, set bit 2 of the port 2 DDR to 1 and set CC1 and CC0 to 0, 1. Bits 2, 3, and 4.

Table 6-3. SCI Format and Clock Source Control

CC2	CC1	CCO	Format	Mode	Clock Source	P2 ₂
0	0	0	8-bit data	Clock synchronous	External	Clock input
0	0	1	8-bit data	Asynchronous	Internal	Not used
0	1	0	8-bit data	Asynchronous	Internal	Clock output (note 1)
0	1	1	8-bit data	Asynchronous	External	Clock input
1	0	0	8-bit data	Clock synchronous	Internal	Clock output

Table 6-3. SCI Format and Clock Source Control (continued)

CC2	CC1	CC0	Format	Mode	Clock Source	P2 ₂
1	0	1	9-bit data	Asynchronous	Internal	Not used
1	1	0	9-bit data	Asynchronous	Internal	Clock output (note 1)
1	1	1	9-bit data	Asynchronous	External	Clock input

# Note:

#### 6.5.3 Transmit Data Bit 8 (TD8)

When the SCI transmits asynchronous 9-bit data, TD8 is the ninth bit. Write this bit first, then write the eight bits to the transmit data register. Bit 6.

# 6.5.4 Receive Data Bit 8 (RD8)

When the SCI receives asynchronous 9-bit data, RD8 stores the ninth bit. Read this bit first, then read the receive data register. Bit 7.



Clock output regardless of bits TE and RE of TRCSR.

# 6.6 SCI Receiving Margin

The receiving margin for the SCI is as follows.

Allowable deviation of bit error (t - t0)/t0 =  $\pm 43.7\%$ Allowable deviation of character error (T-T0)/T0 =  $\pm 4.37\%$ 

T, T0, t, and t0 are defined in figure 6-5. When a modern is used for communication, waveform distortion may exceed the allowable value, depending on the modern and channel.




Figure 6-5. Bit and Character Error

# 6.7 SCI Status Flags

Table 6-5 shows set and clear conditions of each status flag in the SCI.

If flag set and clear conditions occur at the same time, the SCI flags will be cleared. Table 6-5. SCI Status Flags

Flag	<u> </u>	Set Condition	Clear Condition
SCI	RDRF	· RDSR → RDR	· Read TRCSR, then RDR · RES = 0
	ORFF	<ul> <li>Framing error (async mode).</li> <li>Stop bit = 0</li> <li>Overrun error (async mode).</li> <li>RDSR → RDR when RDRF</li> <li>= 1</li> </ul>	$\cdot \overline{\text{RES}} = 0$
•	TDRE	<ul> <li>TDR → TDSR (async mode)</li> <li>TDSR is empty (clock sync mode)</li> </ul>	· Read TRCSR, then write to TDR

# 6.8 Precaution for clock-synchronous serial communication interface

When transmitting through clock-synchronous serial communication interface, TE bit should not be cleared with TDRE of TRCSR (\$11) is "0".

The TDRE set and clear conditions of SCI are shown as follows.

	Set Condition	Clear Condition		
TDRE	<ol> <li>TDR → transmit shift register (asynchronous)</li> </ol>	When writing to TDR after TRCSR read, with TDRE = 1, TDRE is cleared.		
	Transmit shift register is empty.  (clock-synchronous)			
	3. RES = 0)			

If transmit data is written to TDR, and then TE bit is cleared with TDRE = 0 to stop transmitting, TDRE remains "0".

In this case, even if TE bit is set and transmit data is written again, the TDR data is not transmitted.

Please note that TE bit must be cleared after the last data has been transmitted.

(This caution is not applied to asynchronous serial communication interface.)-



# Section 7. HD63701X0 Programmable ROM (EPROM)

The HD63701X0's on-chip EPROM is programmed in the chip's PROM mode. When MP₀, MP₁, and  $\overline{\text{STBY}}$  are low (table 2-2), the HD63701X0 doesn't operate as an MCU. It can be programmed by the same procedure as a standard 2732A EPROM. In the PROM mode, P3₀-P3₇ are the data bus, P1₀-P1₇ and P4₀-P4₃ are the address bus, and P5₇ is the  $\overline{\text{CE}}$  input. See figures 7-1 and 7-2, table 7-1.




Figure 7-1. PROM Mode

Table 7-1. Pin Conditions in PROM Mode

Pin Name	Pin No.	Programming	Verification	PROM Inhibit
V _{CC}	33	+5 V	+5 V	+5 V
V _{SS}	1	GND	GND	GND
V _{PP} /OE	42	V _{PP}	Low	Don't care
CE	24	Low	Low	High
P3 ₀ -P3 ₇	51-58	Data input	Data output	High impedance
P1 ₀ -P1 ₇ P4 ₀ -P4 ₃	43-50 38-41	Address input	Address input	Don't care
MP ₀ , MP ₁ , STBY	4, 5, 7	Low	Low	Low
Other pins		GND	GND	GND




Figure 7-2. PROM Mode Pin Arrangement

Table 7-2 shows the recommended combinations of PROM programmers and socket adapters for programming the HD63701X0. The socket adapter converts the pin assignment of the necessary 24 pins to the same assignment as the standard EPROM.

Table 7-2. PROM Programmers and Socket Adapters

Programmer		Socket Adapter	
Data I/O	121A/121B, 22A/22B,	Data I/O	HD63701X0 (for 29A/29B)
	29A/29B	Hitachi	H67PWA01A

# 7.1 Programming and Verification

When the  $\overline{\text{CE}}$  pin is held low after the programming voltage (V_{PP}) is applied, data can be programmed in PROM one byte at a time through port 3. To verify the data, hold the V_{PP}/ $\overline{\text{OE}}$  and  $\overline{\text{CE}}$  pins low after programming, and the programmed data will be output from port 3.

When  $\overline{CE}$  is returned high, port 3 will be high impedance, and PROM programming/verification will be inhibited.

Programming precautions: The PROM memory cells should be programmed under specific voltage and timing conditions. The higher the program voltage and the longer the program pulse is applied, the more electrons will be injected into the floating gate. However, if an overvoltage is applied to V_{PP}, the p-n junction may be permanently damaged. Pay particular attention to PROM programmer overshot. Negative voltage noise will cause a parasitic transistor effect, which may reduce breakdown voltage.

The HD63701X0 is connected electrically to the PROM programmer through a socket adapter. Therefore, pay attention to the following:

- 1. Confirm that the socket adapter is firmly fixed on the PROM programmer.
- Do not touch the socket adapter or the LSI during programming. Mis-programming can be caused by poor contacts.



# 7.2 Erasing (Window Package)

The EPROM is erased by exposing the LSI to ultraviolet light. All erased bits are in 1's.

The conditions for erasing are: ultraviolet light with wavelength of 2537 Å, and a minimum irradiation of 15 W·s/cm². These conditions are satisfied by exposing the LSI to an ultraviolet light rated at 12,000 μW/cm² for 15-20 minutes, at a distance of 1 inch.

# 7.3 Characteristics and Applications

#### 7.3.1 Principles of Programming/Erasing

The HD63701X0's memory cells are the same as an EPROM's. Therefore they are programmed by applying high voltage to control gates and drains, which injects hot electrons into the floating gate (figure 7-3). The condensed electrons in the floating gate are stable, surrounded by an energy barrier of SiO₂ film. Such a cell becomes a 0 bit due to the memory threshold voltage change. A cell with no condensed electrons at its floating gate appears as a 1 bit.




Figure 7-3. Cross-Section of EPROM Memory Cell

The electron charge in memory cells may decrease as time goes by. This can be caused by:

- Ultraviolet light, discharged by photo-emitting electrons (erasure principle)
- 2. Heat, discharged by thermal emitting electrons
- 3. High voltage, discharged by a high electric field at the control gate or drain

If the oxide film covering a floating gate is defective, the erasure rate is great. Normally, electron erasure does not occur, because such defective devices are found and removed during testing.



#### 7.3.2 Window-Type Package Precautions

Glass Erasure Window: If the glass window comes in contact with plastic or anything with a static charge, the LSI may malfunction due to the electrostatic charge on the surface of the window. If this occurs, exposing the LSI to ultraviolet light for a few minutes neutralizes the charge, and restores the LSI to normal operation. However, charge stored in the floating gate decreases at the same time, so reprogramming is recommended.

Electrostatic charge buildup on the window is a fundamental cause of malfunctions. Measures for its prevention are the same as those for preventing electrostatic breakdown:

- 1. Operators should be grounded when handling equipment.
- 2. Do not rub the glass window with plastics.
- 3. Be careful of coolant sprays, which may contain a few ions.
- 4. The ultraviolet shading label (which includes conductive material) effectively neutralizes charge.



Ultraviolet Shading Label: If the LSI is exposed to fluorescent light or sunlight, its memory contents may be erased by the small quantity of ultraviolet light in these sources. In strong light, the MCU may fail under the influence of photocurrent. To prevent these problems, it is recommended that the device be used with an ultraviolet shading label covering the erasure window after programming.

Special labels are sold for this purpose. They contain metal to absorb ultraviolet light. When choosing a label, note the following:

- Adhesion (mechanical intensity)—Re-use and dust reduce adhesion. Peeling off a label may cause static electricity. Therefore, erasing and rewriting is recommended after peeling. Sticking a new label over the old one is better than replacing a label.
- Allowable temperature range—The allowable environmental temperature range of the label should be noted. If it is used under conditions outside this range, the paste may stiffen or adhere to the label, causing paste to remain on the window when the label is removed.
- Moisture resistance—The allowable moisture range and environmental conditions of the label should be noted. It is difficult to find a shade label applicable to all conditions. The proper label should be selected depending on the intended use of the MCU.

# **Section 8. Applications**

# 8.1 HD6301X0 or HD63701X0 in Expanded Mode

Figure 8-1 shows a microcomputer system using all CMOS peripheral LSI's as an application example of the HD6301X0 or HD63701X0 in the expanded mode (modes 1,2).

Ports 1 and 4 are used for address output, and port 3 is used for data I/O. The system is controlled by directly connecting  $\overline{RD}$  and  $\overline{WR}$  as memory control signals and  $\overline{R/W}$  and  $\overline{E}$  as peripheral controls.




Figure 8-1. All CMOS Microcomputer System



# 8.2 HD6301X0 or HD63701X0 in Single-Chip Mode

Figure 8-2 shows a printer controller using the HD6301X0 or HD63701X0 in the single-chip mode (mode 3).

The HD6301X0 or HD63701X0 controls a 16-dot printer using I/O lines as its ports. Data from the host is transferred to the MCU through the serial interface or through a Centronics interface at port 3.




Figure 8-2. Printer Controller

# 8.3 Timer Applications

#### 8.3.1 Timer 1

Timer 1 is a 16-bit programmable timer with the same architecture as the timer on the HD6301V1, but with an output compare register added. Timer 1 can perform the following four operations:

- 1. Waveform generation or interval timing using output compare register 1 (OCR1)
- 2. Waveform generation or interval timing using output compare register 2 (OCR2)
- 3. Pulse width or pulse cycle measurement using the input capture register
- 4. Interval timing with overflow interrupt



**Waveform Generation.** The values of the output compare registers (OCR1, OCR2) are compared with the free-running counter (FRC) at every E cycle. When a match occurs, an output compare flag (OCF1, OCF2) is set. When an output enable bit (OE1E, OE2E) is set, the value of the output level bit (OLVL1, OLVL2) is output at port 2 (Tout1: P2₁, Tout2: P2₅). Figure 9-3 is a flowchart for OCR1 waveform generation.




Figure 8-3. OCR1 Waveform Generation

**Pulse Width Measurement.** The input capture register (ICR) latches the free-running counter value at the transition of the external input signal, measuring the pulse width or cycle. Figure 8-4 is a flowchart of pulse width measurement.




Figure 8-4. ICR Pulse Width Measurement

### 8.3.2 Timer 2

The 8-bit reloadable timer provides such functions as an external event counter, interval timer, waveform generator, and SCI baud rate generator.

External Event Counter. Operate timer 2 as an external event counter by setting input clock select, CKS0 and CKS1, to external clock and writing 1 into T2E. The timer 2 upcounter is incremented by the external clock's rising edge. Figure 9-5 shows the routine that generates an interrupt after N external events occur (where N is an integer between 1 and 256).






Figure 8-5. External Event Counter

**Square-Wave Generator.** Timer 2 can generate a continuous square wave without software supervision. Figure 8-6 shows this routine.




Figure 8-6. Square-Wave Generator

### 8.4 SCI Applications

#### 8.4.1 Timer 2 Baud Rate Generator

The SCI can use six kinds of clock source: timer 1's FRC (four kinds), timer 2, and an external clock. The timer 1 baud rate clocks are not adjustable, but timer 2 can provide any baud rate. Figure 8-7 shows how time 2 can provide the baud rate.




Figure 8-7. Timer 2 as Baud Rate Generator

#### 8.4.2 Interface between HD6301X0/HD63701X0 and HD6305X0

An HD6301X0/HD63701X0 can interface to an HD6305X0 in the clock synchronous mode. This gives 99 I/O lines, suitable for systems requiring many I/O lines. Figure 9-8 shows an example of this interface.




Figure 8-8. HD6301X0/HD63701X0 to HD6305X0 Interface

Employing the clock synchronous mode enables the HD6301X0/HD63701X0 to interface easily to peripheral devices (A/D converter, real-time clock, etc) which use a clock synchronous interface, as well as to the HD6305X0.



### 8.4.3 I/O Expansion

The SCI can be used in the clock synchronous mode to supplement the available parallel I/O ports. Use an external shift register to perform the serial-to-parallel conversion. Figure 8-9 shows this kind of I/O expansion.




Figure 8.9 I/O Expansion in Clock Synchronous Mode

### 8.4.4 SCI Multiplexer

Use an analog multiplexer as shown in figure 8-10 to use the SCI with both an asynchronous and a clock synchronous device, such as an HD6305X0 and an RS-232C.






Figure 8-10. Multiplexed SCI

### **8.5 Lowering Operating Current**

### 8.5.1 Lowering Operating Frequency

The HD6301X0/HD6303X/HD63701X0 operating current is approximately proportional to the operating frequency (figure 8-11). Therefore, if the system does not require a high-speed MCU, power can be reduced by lowering the operating frequency.




Figure 8-11. Operating Frequency and Current (Typical)



### 8.5.2 Sleep Mode

The SLP instruction puts the MCU into the sleep mode. In the sleep mode, current consumption is reduced to one-fourth to one-fifth of that in the operating state. When the CPU acknowledges an interrupt request, it cancels the sleep mode. The average power consumption can be reduced by putting the CPU in sleep mode whenever it doesn't actually execute any instructions, such as in interrupt wait state or polling. Figure 8-12 shows a routine which wakes the CPU up every 65 ms, using the overflow interrupt of the timer 1 FRC.




Figure 8-12. Low Power Consumption Using the Sleep Mode

### 8.5.3 Standby Mode

Bringing  $\overline{STBY}$  (pin 7) low puts the MCU-into standby mode. In standby mode, the oscillator stops and the MCU goes into the reset state. The contents of RAM are maintained as long as  $V_{CC}$  is greater than or equal to 2 V. In standby mode, current consumption is reduced to a few  $\mu A$ . RAM can be maintained by battery.

Bringing STBY high cancels standby mode. The MCU releases the reset state and starts oscillation.

RES (pin 6) should be held low for at least the oscillation stabilization time (t_{RC}) after STBY high. Figure 8-13 gives an example of a circuit that sets standby from software. Figure 8-14 shows the timing for this circuit, and figure 8-15 is an operating flowchart.






Figure 8-13. Standby Circuit Example




Figure 8-14. Standby Timing




Figure 8-15. Standby Circuit Flowchart



## 8.6 Memory Ready Application

The memory ready function allows the MCU to access low-speed memories or low-speed devices. Figure 8-16 shows a circuit example, and figure 8-17 is its timing chart.




Figure 8-16. Low-Speed Memory Access Circuit




Figure 8-17. Memory Ready Bus Timing



## 8.7 Halt Application

The halt function enables the MCU in the expanded mode to interface with a DMAC (HD6844) and execute DMA (figure 8-18).




Figure 8-18. One-Channel DMAC Interface Example

## 8.8 RD, WR Application

 $\overline{RD}$  and  $\overline{WR}$ , as well as E and R/ $\overline{W}$ , can act as external interface signals.  $\overline{RD}$  and  $\overline{WR}$  allow the MCU to easily interface with the 80xx family peripherals as well as with the 6800 series. Figure 8-19 shows an example of an interface between the MCU and an 8255.




Figure 8-19. HD6301X0/HD63701X0 and 8255 Interface

### 8.9 LCD-II Interface Application

Figure 8-20 and 8-21 show examples of interfaces between an HD6301X0/HD63701X0 and a liquid crystal driver (LCD-II). The interface lines are TTL compatible. The HD6301X0/HD63701X0 in the expanded mode in figure 8-20 interfaces with the LCD-II directly through the external bus lines. Port 3 connects to the LCD-II data bus,  $R/\overline{W}$  connects to  $R/\overline{W}$ ,  $A_0$  connects to RS, and the rest of the address bus is decoded and ANDed with E to connect with E on the LCD-II.

The HD6301X0/HD63701X0 in the single-chip mode in figure 8-21 interfaces with the LCD-II through the I/O port. The read/write operation should be performed with care for the timing of the LCD-II E signal and others.




Figure 8-20. LCD-II Interface, Expanded Mode




Figure 8-21. LCD-II Interface, Single-Chip Mode



## 8.10 Oscillation Circuit Board Design

Keep the following rules in mind when designing the circuit to connect the crystal resonator with the XTAL and EXTAL pins (figures 8-22, 8-23).

- The crystal and load capacitors should be as close to the LSI as possible. External noise at the XTAL and EXTAL pins will disturb normal oscillation.
- Keep the lines from XTAL and E as far apart as possible. Avoid parallel wiring. Interference from E to XTAL will disturb normal oscillation.
- 3. Do not allow signal or power lines to cross or run closely parallel to the oscillator lines (signals A, B, C in figure 8-22). They will disturb normal oscillation. Keep the resistance between XTAL and EXTAL pins and the next nearest pins greater than 10  $M\Omega$ .




Figure 8-22. Oscillation Circuit Precautions




Figure 9-23. Oscillation Circuit Board Design Example

# **Appendix I. Electrical Characteristics**

### I.1 HD6301X0, HD63A01X0, HD63B01X0 Electrical Characteristics

#### **Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Supply voltage	Vcc	-0.3 to +7.0	٧
Input voltage	V _{in}	-0.3 to V _{CC} +0.3	٧
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	-55 to +150	°C

Note:

This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend  $V_{\rm in}$ ,  $V_{\rm out}$ :  $V_{\rm ss} \le (V_{\rm in}$  or  $V_{\rm out}) \le V_{\rm cc}$ .

#### **Electrical Characteristics**

#### **DC Characteristics**

( $V_{CC}=5.0~V~\pm~10\%$ , f=0.1 to 2.0 MHz,  $V_{SS}=0~V$ ,  $T_a=0~to~+70^{\circ}C$ , unless otherwise noted.)

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Input high voltage	RES, STBY,	VIH	V _{CC} -0.5		V _{CC} +0.3	٧	
	EXTAL	_	V _{CC} ×0.7		V _{CC} +0.3	٧	-
	Other inputs	_	2.0		V _{CC} +0.3	٧	
Input low voltage	All other inputs	VIL	-0.3		0.8	٧	
Input leakage current	RES, Port5 NMI, STBY, MP ₀ , MP ₁	Iin			1.0	μА	$V_{in}$ =0.5 to $V_{CC}$ -0.5 $V$
Three state leakage current	Ports 1, 2, 3, 4, 6, 7	I _{TSI}			1.0	μА	V _{in} =0.5 to V _{CC} -0.5 V
Output high voltage		V _{OH}	2.4			٧	$I_{OH} = -200  \mu A$
			V _{CC} -0.7			٧	$I_{OH} = -10  \mu A$
Output low voltage		V _{OL}			0.4	٧	I _{OL} =1.6 mA
Darlington drive current	Ports 2, 6	-10н	1.0		10.0	mA	V _{out} =1.5 V
Input capacitance	All other inputs	C _{in}			12.5	pF	$V_{in}=0$ V, $f=1$ MHz, $Ta=25$ °C
Standby current	Not operating	I _{STB}		3.0	15.0	μА	,
Current dissipation1		I _{SLP}		1.5	3.0	mA	Sleeping (f=1 MHz ² )
				2.3	4.5	mA	Sleeping (f=1.5 MHz ² )
				3.0	6.0	mA	Sleeping (f=2 MHz ² )
		Icc		7.0	10.0	mA	Operating (f=1 MHz ² )
				10.5	15.0	mA	Operating (f=1.5 MHz ² )
				14.0	20.0	mA	Operating (f=2 MHz ² )
RAM standby voltage		VRAM	2.0			٧	

#### Notes :

1.  $V_{III}$  min= $V_{cc}$ -1.0V,  $V_{IL}$  max=0.8V (All output terminals are at no load.)

Current dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about current dissipations at x MHz operation are decided according to the following formula:
 typ. value (f=x MHz) = typ. value (f=1 MHz) × x

max. value

(f=x MHz)

=max. value  $(f=1 \text{ MHz}) \times x$ 

(both the sleeping and operating)



## **AC Characteristics**

(V_{CC}=5.0 V  $\pm 10$  %, f=0.1 to 2.0 MHz, V_{SS}=0 V, Ta=0 to +70 °C, unless otherwise noted.)

### **Bus Timing**

			H	ID6301X	0	н	063A01	(0	HD63B01X0				
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Cycle time		t _{cyc}	1		10	0.666		10	0.5		10	μS	Fig. I-1
Enable rise time		tEr			25			25			25	ns	_
Enable fall time		tef			25			25			25	ns	-
Enable pulse width hi	gh level ¹	PWEH	450			300			220			ns	-
Enable pulse width lo	w level ¹	PWEL	450			300			220			ns	-
Address, R/W delay t	ime ¹	t _{AD}			250			190	West of the second		160	ns	-
Data delay time	(Write)	t _{DDW}	4.		200			160			120	ns	_
Data set-up time	(Read)	t _{DSR}	80			70			70			ns	
Address, R/W hold ti	me ¹	t _{AH}	80			50			35			ns	-
Data hold time	(Write)1	t _{HW}	80			50			40			ns	-
	(Read)	t _{HR}	0			0			0			ns	-
RD, WR pulse width1		PWRW	450	· · · · · · · · · · · · · · · · · · ·		300			220			ns	_
RD, WR delay time		t _{RWD}			40			40			40	ns	-
RD, WR hold time		t _{HRW}			30			30			25	ns	<del></del>
LIR delay time		t _{DLR}			200			160			120	ns	_
LIR hold time		tHLR	10			10			10			ns	-
MR set-up time ¹		tsmr	400			280			230			ns	Fig. 1-2
MR hold time ¹		t _{HMR}			90			40			0	ns	-
E clock pulse width a	t MR	PWEMR			9			9			9	μS	-
Processor control set	-up time	tpcs	200			200			200			ns	Figs. I-3, I-11,I-12
Processor control rise	e time	tpCr			100			100			100	ns	Figs. I-2, I-3
Processor control fal	l time	tpCf			100			100			100	ns	- - 
BA delay time		t _{BA}			250			190			160	ns	Fig. I-3
Oscillator stabilizatio	n time	t _{RC}	20			20			20			ms	Fig. I-12
Reset pulse width		PWRST	3			3			3			t _{cyc}	

Note: 1. These timings change in approximate proportion to t_{cyc}. The figures in this characteristics represent those when t_{cyc} is minimum (=in the highest speed operation).

## **Peripheral Port Timing**

		Symbol	HD6301X0			HD63A01X0			HD63B01X0				
Item			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max		Test Condition
Peripheral data set-up time	(Ports 2, 3 5, 6)	tpdsu	200			200			200			ns	Fig. I-5
Peripheral data hold time	(Ports 2, 3 5, 6)	tpDH	200			200			200			ns	_
Delay time (From enable fall edge to peripheral output)	(Ports 1, 2, 3 4, 6, 7)	t _{PWD}			300			300			300	ns	Fig. I-6

## Timer, SCI Timing

			ŀ	ID6301X	0	н	D63A01	xo	н	D63B01	ΧO		
ltem		Symb ol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Timer 1 input p	oulse width	tpwT	2.0			2.0			2.0			tcyc	Fig. I-9
Delay time (entransition to tire		t _{TOD}			400			400			400	ns	Figs. I-7, I-8
SCI input	(Async. mode)	tScyc	1.0			1.0			1.0		-	t _{cyc}	Fig. 1-9
clock cycle	(Clock sync.)		2.0			2.0			2.0	·		tcyc	Fig. 1-4
SCI transmit da time (Clock sy		t _{TXD}		11.9.1	200			200			200	ns	Fig. I-4
SCI receive dat time (Clock sys		tsrx	290		-	290			290			ns	_
SCI receive dat (Clock sync. m		t _{HRX}	100			100			100			ns	_
SCI input clock	pulse width	tpwsck	0.4		0.6	0.4		0.6	0.4		0.6	tscyc	Fig. I-9
Timer 2 input of	lock cycle	t _{tcyc}	2.0			2.0			2.0			tcyc	_
Timer 2 input of	lock pulse width	^t PWTCK	200			200			200			ns	-
Timer 1 • 2, SC rise time	I input clock	tCKr			100			100			100	ns	_
Timer 1 • 2, SC fall time	I input clock	tCKf			100			100			100	ns	_






Figure I-1. Mode 1, Mode 2 Bus Timing




Figure I-2. Memory Ready and E Clock Timing




Figure I-3. HALT and BA Timing




Figure I-4. SCI Clocked Synchronous Timing






Figure I-5. Port Data Set-up and Hold Times (MCU Read)




Figure I-7. Timer 1 Output Timing




Figure I-9. Timer 1·2, SCI Input Clock Timing




Figure I-6. Port Data Delay Times (MCU Write)




Figure I-8. Timer 2 Output Timing




Figure I-10. Bus Timing Test Loads (TTL Load)




Figure I-11. Interrupt Sequence




Figure I-12. Reset Timing



## I.2 HD6303X, HD63A03X, HD63B03X Electrical Characteristics

### **Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Supply voltage	Vcc	-0.3 to +7.0	ν
Input voltage	Vin	-0.3 to V _{CC} +0.3	V
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	-55 to +150	°C

This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend  $V_{in}$ ,  $V_{out}$ :  $V_{ss} \le (V_{in} \text{ or } V_{out}) \le V_{cc}$ .

#### **Electrical Characteristics**

#### **DC** Characteristics

 $(V_{CC}=5.0 \text{ V} \pm 10\%, \text{ f}=0.1 \text{ to } 2.0 \text{ MHz}, V_{SS}=0 \text{ V}, \text{ Ta}=0 \text{ to } +70^{\circ}\text{C}, \text{ unless otherwise noted.})$ 

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Input high voltage	RES, STBY	VIH	V _{CC} -0.5		V _{CC} +0.3	٧	
	EXTAL		V _{CC} ×0.7		V _{CC} +0.3	٧	=
	Other inputs	_	2.0		V _{CC} +0.3	V	<u>-</u>
Input low voltage	All other inputs	VIL	-0.3		0.8	٧	
Input leakage current	RES, Port5	I _{in}			1.0	μА	V _{in} =0.5 to V _{CC} -0.5 V
	NMI, STBY, MP0, MP1						• .
Three state leakage current	A ₀ -A ₁₅ ,D ₀ -D ₇ , <del>RD</del> WR,R/W,Ports 2,6	I _{TSI}			1.0	μΑ	$V_{in}$ =0.5 to $V_{CC}$ -0.5 V
Output high voltage		V _{OH}	2.4			٧	I _{OH} =-200 μA
			V _{CC} -0.7			٧	$I_{OH} = -10 \mu A$
Output low voltage		V _{OL}			0.4	٧	I _{OL} =1.6 mA
Darlington drive current	Ports 2, 6	-Іон	1.0		10.0	mA	V _{out} = 1.5 V
Input capacitance	All other inputs	Cin			12.5	pF	V _{in} =0V, f=1 MHz Ta=25°C
Standby current	Not operating	ISTB		3.0	15.0	μА	
Current dissipation ¹		I _{SLP}		1.5	3.0	mA	Sleeping (f=1 MHz ² )
				2.3	4.5	mA	Sleeping (f=1.5 MHz ² )
				3.0	6.0	mA	Sleeping (f=2 MHz ² )
		Icc		7.0	10.0	mA	Operating (f=1 MHz ² )
				10.5	15.0	mA	Operating (f=1.5 MHz ² )
				14.0	20.0	mA	Operating (f=2 MHz ² )
RAM standby voltage		V _{RAM}	2.0			٧	

#### Notes :

1. V_{IH} min=V_{cc}-1.0V, V_{IL} max=0.8V (All output terminals are at no load.)

2. Current dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about current dissipations at x MHz operation are decided according to the following formula:

(f=x MHz) =typ. value (f=1 MHz)  $\times x$ max. value

(f=x MHz)= max. value (f=1 MHz)  $\times x$ 

(both the sleeping and operating)



### **AC Characteristics**

( $V_{CC}$ =5.0 V ±10 %, f=0.1 to 2.0 MHz,  $V_{SS}$ =0 V, Ta=0 to +70 °C, unless otherwise noted.)

### **Bus Timing**

			н	ID6303X		н	063A03)	K	HD63B03X		•		
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Cycle time		t _{cyc}	1		10	0.666		10	0.5		10	μS	Fig. I-13
Enable rise time		ter			25			25			25	ns	_
Enable fall time		tef			25			25			25	ns	_
Enable pulse width hi	gh level ¹	PWEH	450			300			220			ns	_
Enable pulse width lo	w level ¹	PWEL	450			300			220			ns	_
Address, R/W delay t	ime ¹	t _{AD}			250			190			160	ns	-
Data delay time	(Write)	t _{DDW}			200			160			120	ns	_
Data set-up time	(Read)	t _{DSR}	70			70			70			ns	
Address, R/W hold til	me ¹	t _{AH}	80			50			35			ns	-
Data hold time	(Write)1	t _{HW}	80			50			40			ns	_
	(Read)	t _{HR}	0			0			0			ns	-
RD, WR pulse width1		PWRW	450			300			220			ns	_
RD, WR delay time		tRWD			40			40			40	ns	
RD, WR hold time		t _{HRW}			30			30			25	ns	-
LIR delay time		tDLR			200			160			120	ns	
LIR hold time		tHLR	10			10			10			ns	-
MR set-up time ¹		tsmr	400			280			230			ns	Fig. I-14
MR hold time ¹		t _{HMR}			90			40			0	ns	_
E clock pulse width a	t MR	PWEMR		-	9			9			9	μS	-
Processor control set	up time	tpcs	200			200			200			ns	Figs. I-15, I-23,I-24
Processor control rise	time	tpCr			100			100			100	ns	Figs. I-14, I-15
Processor control fall	time	tpCf			100			100			100	ns	_
BA delay time		tBA			250			190			160	ns	Fig. I-15
Oscillator stabilization	n time	t _{RC}	20			20			20			ms	Fig. I-24
Reset pulse width		PWRST	3			3			3			t _{cyc}	

Note: 1. These timings change in approximate proportion to t_{cyc}. The figures in this characteristics represent those when t_{cyc} is minimum (=in the highest speed operation).



## **Peripheral Port Timing**

	Symbol	HD6303X			HD63A03X			HD63B03X					
Item		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition	
Peripheral data set-up time	(Ports 2, 5, 6)	tpDSU	200			200			200			ns	Fig. I-17
Peripheral data hold time	(Ports 2, 5 6)	tpDH	200			200			200			ns	_
Delay time (From enable fall edge to peripheral output)	(Ports 2, 6)	tpwD			300			300			300	ns	Fig. I-18

## Timer, SCI Timing

			Н	ID6303X		н	D63A03	x,	' н	D63B03	ĸ		
Item		Symb	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Timer 1 input p	ulse width	tpwt	2.0			2.0			2.0			t _{cyc}	Fig. I-21
Delay time (ena transition to tim		t _{TOD}			400			400			400	ns	Figs. I-19, I-20
SCI input	(Async. mode)	t _{Scyc}	1.0			1.0			1.0			t _{cyc}	Fig. I-21
clock cycle	(Clock sync.)		2.0		~~~	2.0			2.0	.,		t _{cyc}	Fig. I-16
SCI transmit da time (Clock syr		t _{TXD}			200			200		,	200	ns	Fig. I-16
SCI receive data time (Clock syr		tSRX	290			290			290			ns	_
SCI receive data (Clock sync. me		t _{HRX}	100			100			100			ns	
SCI input clock	pulse width	tpwsck	0.4		0.6	0.4		0.6	0.4		0.6	tScyc	Fig. I-21
Timer 2 input c	lock cycle	t _{tcyc}	2.0			2.0			2.0			t _{cyc}	_
Timer 2 input c	lock pulse width	^t PWTCK	200			200			200		-	ns	_
Timer 1 • 2, SC rise time	I input clock	t _{CKr}			100			100			100	ns	_
Timer 1 • 2, SC fall time	l input clock	tCKf			100			100			100	ns	




Figure I-13. Bus Timing






Figure I-14. Memory Ready and E Clock Timing




Figure I-15. HALT and BA Timing




Figure I-16. SCI Clocked Synchronous Timing




Figure I-17. Port Data Set-up and Hold Times (MCU Read)




Figure I-19. Timer 1 Output Timing




Figure I-21. Timer 1·2, SCI Input Clock Timing




Figure I-18. Port Data Delay Times (MCU Write)




Figure I-20. Timer 2 Output Timing




Figure I-22. Bus Timing Test Loads (TTL Load)




Figure I-23. Interrupt Sequence




Figure I-24. Reset Timing

### I.3 HD63701X0, HD637A01X0, HD637B01X0 Electrical Characteristics

#### **Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Supply voltage	Vcc	-0.3 to +7.0	٧
V _{PP} voltage	V _{PP}	-0.3 to +22	٧
Input voltage	V _{in}	-0.3 to V _{CC} +0.3	٧
Operating temperature	Topr	0 to +70	°C
Storage temperature	T _{stg}	-55 to +125	°C

This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend  $V_{tn}$ ,  $V_{out}$ :  $V_{ss} \le (V_{tn} \text{ or } V_{out}) \le V_{cc}$ .

#### **Electrical Characteristics**

### **DC Characteristics**

Note:

( $V_{CC}=5.0~V~\pm~10\%$ , f=0.1 to 2.0 MHz,  $V_{SS}=0~V$ ,  $T_a=-20~to~+70^{\circ}C$ , unless otherwise noted.)

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Input high voltage	RES, STBY, MP0, MP1	ViH	V _{CC} -0.5		V _{CC} +0.3	٧	
	EXTAL	_	V _{CC} ×0.7		V _{CC} +0.3	٧	-
	P ₂₂ (SCLK) ³	_	2.4		V _{CC} +0.3	٧	-
	Other inputs	_	2.0		V _{CC} +0.3	V	-
Input low voltage	All other inputs	VIL	-0.3		0.8	٧	
Input leakage current	RES, Port 5 NMI, STBY, MP ₀ , MP ₁	lin			1.0	μА	V _{in} =0.5 to V _{CC} -0.5 V
Three state leakage current	Ports 1, 2, 3, 4, 6, 7	ITSI			1.0	μΑ	$V_{in}$ =0.5 to $V_{CC}$ -0.5 V
Output high voltage		Vон	2.4			٧	I _{OH} = -200 μA
			V _{CC} -0.7			٧	I _{OH} =-10 μA
Output low voltage	Ports 2, 6	VoL			0.5	V	I _{OL} =1.6 mA
	Other outputs	_			0.4	٧	-
Darlington drive current	Ports 2, 6	-I _{OH}	1.0		10.0	mA	V _{out} =1.5 V
Input capacitance	All inputs (except $V_{PP}/\overline{OE}$ )	Cin			6.5	pF	V _{in} =0 V, f=1 MHz,
	V _{PP} /OE	_			12.5	pF	
Standby current	Not operating	I _{STB}		3.0	15.0	μА	-
Current dissipation ¹		ISLP		1.5	3.0	mA	Sleeping (f=1 MHz ² )
				2.3	4.5	mA	Sleeping (f=1.5 MHz ² )
				3.0	6.0	mA	Sleeping (f=2 MHz ² )
		Icc		7.0	10.0	mA	Operating (f=1 MHz ² )
				10.5	15.0	mA	Operating (f=1.5 MHz ² )
				14.0	20.0	mA	Operating (f=2 MHz ² )
RAM standby voltage		V _{RAM}	2.0			٧	

#### Notes:

- 1. V_{IH} min=V_{CC}-1.0V, V_{IL} max=0.8V (All output terminals are at no load.)
- 2. Current dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about current dissipations at x MHz operation are decided according to the following formula: =typ. value (f=1 MHz)  $\times x$

typ. value (f=x MHz) max. value (f=x MHz)

= max. value  $(f=1 MHz) \times x$ (both the sleeping and operating)

3. Only serial clock use.



#### **AC Characteristics**

(V_{CC}=5.0 V  $\pm$ 10%, f=0.1 to 2.0 MHz, V_{SS}=0 V, Ta=-20 to +70 °C, unless otherwise noted.)

### **Bus Timing**

		н	D63701	YO	HD637A01Y0			HD637B01Y0					
Item		Symbol	Min	п Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Cycle time		t _{cyc}	1		10	0.666		10	0.5		10	μS	Fig. 1-25
Enable rise time		tEr			25			25			25	ns	_
Enable fall time		t _{Ef}			25			25			25	ns	_
Enable pulse width hi	gh level ¹	PWEH	450			300			220			ns	_
Enable pulse width lo	w level ¹	PWEL	450			300			220			ns	-
Address, R/W delay t	ime ¹	t _{AD}			250	7		190			160	ns	
Data delay time	(Write)	t _{DDW}	,		200			160			120	ns	_
Data set-up time	(Read)	tDSR	80			70			70			ns	-
Address, R/W hold ti	me ¹	t _{AH}	70			45			30			ns	-
Data hold time	(Write)1	t _{HW}	70			50			35			ns	_
	(Read)	t _{HR}	0			0			0			ns	-
RD, WR pulse width1		PWRW	450			300			220			ns	_
RD, WR delay time		t _{RWD}			40			40			40	ns	_
RD, WR hold time		t _{HRW}			30			30			25	ns	_
LIR delay time		t _{DLR}			200			160			120	ns	-
LIR hold time		€ t _{HLR}	30			30			25			ns	_
MR set-up time ¹		tsmr	400			280			230			ns	Fig. I-26
MR hold time ¹		t _{HMR}			90			40			0	ns	_
E clock pulse width a	t MR	PW _{EMR}			9			9			9	μs	_
Processor control set	up time	tpcs	200			200			200			ns	Figs. I-27, I-35, I-36
Processor control rise time		tpCr			100			100			100	ns	Figs. I-26,
Processor control fall time		tpcf			100			100			100	ns	-
BA delay time		tBA			250			190			160	ns	Fig. I-27
Oscillator stabilization	n time	t _{RC}	20			20			20			ms	Fig. I-36
Reset pulse width		PWRST	3	,		3			3			t _{cyc}	

Note: 1. These timings change in approximate proportion to t_{cyc}. The figures in this characteristics represent those when t_{cyc} is minimum (=in the highest speed operation).

## **Peripheral Port Timing**

			HD63701X0			HD637A01X0			HD637B01X0					
Item		Symbol	Symbol M	mbol Min	п Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Peripheral data set-up time	(Ports 2, 3 5, 6)	tpDSU	200			200			200			ns	Fig. I-29	
Peripheral data hold time	(Ports 2, 3 5, 6)	tPDH	200			200			200			ns	-	
Delay time (From enable fall edge to peripheral output)	(Ports 1, 2, 3 4, 6, 7)	t _{PWD}			300			300			300	ns	Fig. I-30	

## Timer, SCI Timing

			н	D63701	ΧO	н	D637A0	1X0	н	637B0	LXO		
Item		S y m b ol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Timer 1 input p	oulse width	tpwT	2.0			2.0			2.0			t _{cyc}	Fig. I-33
Delay time (enable positive transition to timer output)		t _{TOD}			400			400			400	ns	Figs. I-31 I-32
SCI input	(Async. mode)	t _{Scyc}	1.0			1.0			1.0			t _{cyc}	Fig. I-33
clock cycle	(Clock sync.)		2.0			2.0			2.0			t _{cyc}	Fig. I-28
SCI transmit data delay time (Clock sync. mode)		t _{TXD}			200			200			200	ns	Fig. 1-28
SCI receive data set-up time (Clock sync. mode)		tsrx	290			290			290			ns	_
SCI receive dat (Clock sync. m		t _{HRX}	100			100			100			ns	_
SCI input clock	pulse width	tpwsck	0.4		0.6	0.4		0.6	0.4		0.6	tscyc	Fig. I-33
Timer 2 input c	lock cycle	t _{tcyc}	2.0			2.0			2.0			t _{cyc}	
Timer 2 input clock pulse width		^t PWTCK	200			200			200			ns	_
Timer 1 • 2, SCI input clock rise time		t _{CKr}			100			100			100	ns	_
Timer 1 ⋅⋅2, SCI input clock fall time		t _{CKf}			100			100			100	ns	_






Figure I-25. Mode 1, Mode 2 Bus Timing




Figure I-26. Memory Ready and E Clock Timing




Figure I-27. HALT and BA Timing




Figure I-28. SCI Clocked Synchronous Timing






Figure I-29. Port Data Set-up and Hold Times (MCU Read)




Figure I-31. Timer 1 Output Timing




Figure I-33. Timer 1·2, SCI Input Clock Timing




Figure I-30. Port Data Delay Times (MCU Write)




Figure I-32. Timer 2 Output Timing




Figure I-34. Bus Timing Test Loads (TTL Load)




Figure I-35. Interrupt Sequence




Figure I-36. Reset Timing



## **Programming Electrical Characteristics**

### **DC** Characteristics

$V_{CC}$ =5 V ± 5%, $V_{PP}$ =21 V ± 0.5 V, $V_{SS}$ =0 <b>Item</b>	Symbol	, unles:	Typ	Max		Test Condition
Input high voltage	V _{IH}	2.2		V _{CC} +1.0	٧	
Input low voltage	V _{IL}	-0.1	_	0.8	٧	
Output high voltage	V _{OH}	2.0	_	_	٧	I _{OH} =-200μA
Output low voltage	V _{OL}	_	_	0.45	٧	I _{OL} +1.6mA
Input leakage current	lu	_	_	10	μA	V _{in} =5.25V/0.4V
V _{PP} voltage	V _{PP}	20.5	21	21.5	mA	
V _{PP} current	Ipp	_	_	30	mA	V _{PP} =21V, CE=V _I V

### **AC Characteristics**

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Address set-up time	t _{AS}	2	_	_	μs	
OE set-up time	toes	2	_	_	μs	
OE hold time	toeh	2	_	_	μs	
Data set-up time	t _{DS}	2	_	_	μs	
Address hold time	t _{AH}	0	_	_	μs	
Data hold time	t _{DH}	2	_	_	μs	
Output disable delay time	t _{DF}	0	_	130	ns	
Data Valid from CE	t _{DV}	_	_	1	μs	CE-VIL, OE-VIL
CE pulse width	tpw	45	50	55	ms	
OE pulse rise time	t _{PRT}	50	_	_	ns	
V _{PP} recovery time	t _{VR}	2			μs	

Note: t_{DF} is defined when output becomes open because output level can not be refered.




Figure I-37. PROM Programming/Verify Timing



# **Appendix II. Instruction Execution Cycles**

## **II.1 Instruction Execution Cycles**

By the pipeline control of the HD63701X0, MULT, PUL, DAA and XGDX instructions etc. prefetch the next instruction. So attention is necessary to the counting of the instruction cycles because it is different from the existent one ..... op-code fetch to the next instruction op-code.

	s Mode & ructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
MMEDIA	TE								
ADC	ADD		1	Op Code Address+1	1	0	1	1	Operand Data
AND	BIT	ļ	2	Op Code Address + 2	1	0	1	0	Next Op Code
CMP	EOR	2							·
LDA	ORA	1					1	ļ	
SBC	SUB		1				ļ		
ADDD	CPX		1	Op Code Address+1	1	0	1	1	Operand Data (MSB)
LDD	LDS	3	2	Op Code Address+2	1	0	1	1	Operand Data (LSB)
LDX	SUBD		3	Op Code Address+3	1	0	1	0	Next Op Code
DIRECT				100					
ADC	ADD		1	Op Code Address+1	1	0	1	1	Address of Operand (LSB)
AND	BIT		2	Address of Operand	i	0	1	i	Operand Data
CMP	EOR	3	3	Op Code Address+2	i	0	1	0	Next Op Code
LDA	ORA	"	"	op oods madross ( 2	_	"	-	"	THE COURT
SBC	SUB					ĺ	ļ	1	
STA		1	1	Op Code Address+1	1	0	1	1	Destination Address
		3	2	Destination Address	o	1	0	1	Accumulator Data
			3	Op Code Address+2	1	0	1	0	Next Op Code
ADDD	CPX		1	Op Code Address+1	1	0	1	1	Address of Operand (LSB)
LDD	LDS	1 .	2	Address of Operand	1	0	1	1	Operand Data (MSB)
LDX	SUBD	4	3	Address of Operand+1	1	0	1	1	Operand Data (LSB)
			4	Op Code Address+2	1	0	1	0	Next Op Code
STD	STS		1	Op Code Address+1	1	0	1	1	Destination Address (LSB)
STX			2	Destination Address	0	1	0	1	Register Data (MSB)
		4	3	Destination Address+1	0	1	0	1	Register Data (LSB)
			4	Op Code Address+2	1	0	1	0	Next Op Code
JSR			1	Op Code Address+1	1	0	1	1	Jump Address (LSB)
			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
			4	Stack Pointer-1	0	1	0	1	Return Address (MSB)
			5	Jump Address	1	0	1	0	First Subroutine Op Code
TIM			1	Op Code Address+1	1	0	1	1	Immediate Data
			2	Op Code Address+2	1	0	1	1	Address of Operand (LSB
		4	3	Address of Operand	1	0	1	1	Operand Data
			4	Op Code Address+3	1	0	1	0	Next Op Code
AIM	EIM		1	Op Code Address+1	1	0	1	1	Immediate Data
OIM			2	Op Code Address+2	1	0	1	1	Address of Operand (LSB
		_	3	Address of Operand	1	0	1	1	Operand Data
		6	4	FFFF	1	1	1	1	Restart Address (LSB)
			5	Address of Operand	0	1	0	1	New Operand Data
		1	6	Op Code Address+3	1	0	1	0	Next Op Code

(continued)



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
--------------------------------	--------	------------	-------------	-----	----	----	-----	----------

#### INDEXED

110676									
JMP			1	Op Code Address+1	1	0	1	1	Offset
		3	2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Jump Address	1	0	1	0	First Op Code of Jump Routine
ADC	ADD		1	Op Code Address+1	1	0	1	1	Offset
AND	BIT		2.	FFFF	1	1	1	1	Restart Address (LSB)
CMP	EOR	4	3	IX+Offset	1	0	1	1	Operand Data
LDA	ORA	"	4	Op Code Address+2	1	0	1	0	Next Op Code
SBC TST	SUB								
STA			1	Op Code Address+1	1	0	1	1	Offset
		4	- 2	FFFF	1	1	1	1	Restart Address (LSB)
		1	. 3	IX+Offset	0	1	0	1	Accumulator Data
			4	Op Code Address+2	1	0	1	0	Next Op Code
ADDD	CPX		1	Op Code Address+1	1	0	1	1	Offset
LDD	LDS		2	FFFF	1	1	1	1	Restart Address (LSB)
LDX	SUBD	5	3	IX+Offset	1	0	1	1	Operand Data (MSB)
ADD			4	IX+Offset+1	1	0	1	1	Operand Data (LSB)
			5	Op Code Address+2	1	0	1	0	Next Op Code
STD	STS		1	Op Code Address+1	1	0	1	1	Offset
STX			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	IX+Offset	0	1	0	1	Register Data (MSB)
			4	IX+Offset+1	0	1	0	1	Register Data (LSB)
			5	Op Code Address+2	1	0	1	0	Next Op Code
JSR			1	Op Code Address+1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
			4	Stack Pointer—1	0	1	0	1	Return Address (MSB)
		•	5	IX+Offset	1	0	1	0	First Subroutine Op Code
ASL	ASR		1	Op Code Address+1	1	0	1	1	Offset
COM	DEC	1	2	FFFF	1	1	1	1	Restart Address (LSB)
INC	LSR	6	3	IX+Offset	1	0	1	1	Operand Data
NEG	ROL	0	4	FFFF	1	1	1	1	Restart Address (LSB)
ROR			5	IX+Offset	0	1	0	1	New Operand Data
		1	6	Op Code Address+2	1	0	1	0	Next Op Code
TIM			1	Op Code Address+1	1	0	1	1	Immediate Data
			2	Op Code Address+2	1	0	1	1	Offset
		5	3	FFFF	1	1	1	1	Restart Address (LSB)
			4	IX+Offset	1	0	1	1	Operand Data
			5	Op Code Address+3	1	0	1	0	Next Op Code
CLR			1	Op Code Address+1	1	0	1	1	Offset
			2	FFFF	1	1	1	. 1	Restart Address (LSB)
		5	3	IX+Offset	1	0	1	1	Operand Data
			4	IX+Offset	0	1	0	1	00
			5	Op Code Address+2	1	0	1	0	Next Op Code
AIM	EIM		1	Op Code Address+1	1	0	1	1	Immediate Data
OIM			2	Op Code Address+2	1	0	1	1	Offset
			3	FFFF	1	1	1	1	Restart Address (LSB)
		7	4	IX+Offset	1	0	1	1	Operand Data
			5	FFFF	1	1	1	1	Restart Address (LSB)
			6	IX+Offset	0	1	0	1	New Operand Data
			7	Op Code Address+3	1	0	1	0	Next Op Code



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
-----------------------------	--------	------------	-------------	-----	----	----	-----	----------

#### **EXTEND**

								T
JMP		1	Op Code Address+1	1	0	1	1	Jump Address (MSB)
	3	2	Op Code Address+2	1	0	1	1	Jump Address (LSB)
		3	Jump Address	1	0	1	0	Next Op Code
ADC ADD T	ST	1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
AND BIT		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
CMP EOR	4	3	Address of Operand	1	0	1	1	Operand Data
LDA ORA	į	4	Op Code Address+3	1	0	1	0	Next Op Code
SBC SUB			·					
STA		1	Op Code Address+1	1	0	1	1	Destination Address (MSB)
		2	Op Code Address+2	1	0	1	1	Destination Address (LSB)
	4	3	Destination Address	0	1	0	1	Accumulator Data
		4	Op Code Address+3	1	0	1	0	Next Op Code
ADDD		1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
CPX LDD		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
LDS LDX	5	3	Address of Operand	1	0	1	1	Operand Data (MSB)
SUBD		4	Address of Operand+1	1	0	1	1	Operand Data (LSB)
		5	Op Code Address+3	1	0	1	0	Next Op Code
STD STS		1	Op Code Address+1	1	0	1	1	Destination Address (MSB)
STX		2	Op Code Address+2	1	0	1	1	Destination Address (LSB)
	5	3	Destination Address	0	1	0	1	Register Data (MSB)
		4	Destination Address+1	0	1	0	1	Register Data (LSB)
		5	Op Code Address+3	1	0	1	0	Next Op Code
JSR		1	Op Code Address+1	1	0	1	1	Jump Address (MSB)
		2	Op Code Address+2	1	0	1	1	Jump Address (LSB)
		3	FFFF	1	1	1	1	Restart Address (LSB)
	6	4	Stack Pointer	0	1	0	1	Return Address (LSB)
		5	Stack Pointer-1	0	1	0	1	Return Address (MSB)
		6	Jump Address	1	0	1	0	First Subroutine Op Code
ASL ASR		1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
COM DEC	ł	2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
INC LSR		3	Address of Operand	1	0	1	1	Operand Data
NEG ROL	6	4	FFFF	1	1	1	1	Restart Address (LSB)
ROR		5	Address of Operand	0	1	0	1	New Operand Data
		6	Op Code Address+3	1	0	1	0	Next Op Code
CLR		1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
	5	3	Address of Operand	1	0	1	1	Operand Data
		4	Address of Operand	0	1	0	1	00
		5	Op Code Address+3	1	0	1	0	Next Op Code



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
-----------------------------	--------	------------	-------------	-----	----	----	-----	----------

#### IMPLIED

IMPLIE	,								
ABA ASL ASR CLC CLR COM DES INC INX LSRD	ABX ASLD CBA CLI CLV DEC DEX INS LSR ROL	1	1	Op Code Address+1	1	0	1	0	Next Op Code
ROR SBA SEI TAB TBA TST TXS	NOP SEC SEV TAP TPA TSX								
DAA	XGDX	2	1 2	Op Code Address+1 FFFF	1	0	1 1	0	Next Op Code Restart Address (LSB)
PULA	PULB	3	1 2 3	Op Code Address+1 FFFF Stack Pointer+1	1 1 1	0 1 0	1 1 1	0 1 1	Next Op Code Restart Address (LSB) Data from Stack
PSHA	PSHB	4	1 2 3 4	Op Code Address+1 FFFF Stack Pointer Op Code Address+1	1 1 0 1	0 1 1 0	1 1 0 1	1 1 1 0	Next Op Code Restart Address (LSB) Accumulator Data Next Op Code
PULX		4	1 2 3 4	Op Code Address+1 FFFF Stack Pointer+1 Stack Pointer+2	1 1 1 1	0 1 0 0	1 1 1 1	0 1 1	Next Op Code Restart Address (LSB) Data from Stack (MSB) Data from Stack (LSB)
PSHX		5	1 2 3 4 5	Op Code Address+1 FFFF Stack Pointer Stack Pointer-1 Op Code Address+1	1 1 0 0	0 1 1 1 0	1 1 0 0	1 1 1 1 0	Next Op Code Restart Address (LSB) Index Register (LSB) Index Register (MSB) Next Op Code
RTS		5	1 2 3 4 5	Op Code Address+1 FFFF Stack Pointer+1 Stack Pointer+2 Return Address	1 1 1 1 1	0 1 0 0	1 1 1 1	1 1 1 1 0	Next Op Code Restart Address (LSB) Return Address (MSB) Return Address (LSB) First Op Code of Return Routine
MUL		7	1 2 3 4 5 6 7	Op Code Address + 1 FFFF FFFF FFFF FFFF FFFF FFFF	1 1 1 1 1 1 1	0 1 1 1 1 1 1	1 1 1 1 1 1	0 1 1 1 1 1 1	Next Op Code Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB)



Address Mode & Cycles Cycle Address Bus		RD WR	LIR	Data Bus
-----------------------------------------	--	-------	-----	----------

#### IMPLIED

		,						
WAI		1	Op Code Address+1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
	i	3	Stack Pointer	0	1	0	1	Return Address (LSB)
	}	4	Stack Pointer-1	0	1	0	1	Return Address (MSB)
	9	5	Stack Pointer-2	0	1	0	1	Index Register (LSB)
	ì	6	Stack Pointer-3	0	1	0	1	Index Register (MSB)
	}	7	Stack Pointer - 4	0	1	0	1	Accumulator A
		8	Stack Pointer-5	0	1	0	1	Accumulator B
	ĺ	9	Stack Pointer-6	0	1	0	1	Conditional Code Register
RTI		1	Op Code Address+1	1	0	1	1	Next Op Code
	}	2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer+1	1	0	1	1	Conditional Code Register
	1	4	Stack Pointer+2	1	0	1	1	Accumulator A
	10	5	Stack Pointer+3	1	0	1	1	Accumulator B
	10	6	Stack Pointer+4	1	0	1	1	Index Register (MSB)
		7	Stack Pointer+5	1	0	1	1	Index Register (LSB)
		8	Stack Pointer+6	1	0	1	1	Return Address (MSB)
		9	Stack Pointer+7	1	0	1	1	Return Address (LSB)
	10		Return Address	1	0	1	0	First Op Code of Return Routine
SWI		1	Op Code Address+1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer-1	О	1	0	1	Return Address (MSB)
	l	5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
	!	6	Stack Pointer-3	0	1	0	1	Index Register (MSB)
		7	Stack Pointer-4	0	1	0	1	Accumulator A
	12	8	Stack Pointer-5	0	1	0	1	Accumulator B
		9	Stack Pointer - 6	0	1	0	1	Conditional Code Register
		10	Vector Address FFFA	1	0	1	1	Address of SWI Routine
		10	vector Address FFFA	1	"	1	1	(MSB)
		11	Vector Address FFFB	1	О	1	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1	0	1	0	First Op Code of SWI Routine
SLP		1	Op Code Address+1	1	0	1	1	Next Op Code
	1	2	FFFF	1	1	1	1	Restart Address (LSB)
		ı						
	4	Sleep						
		1		1	1	Ţ	ı	1
	ĺ	3	FFFF	i	1	1	1	Restart Address (LSB)
		4	Op Code Address+1	1	ō	1	0	Next Op Code
	ı	1						



Address Mode & Cycle Instructions	es Cycle	Address Bus	R/W	RD	WR	LIR	Data Bus
-----------------------------------	----------	-------------	-----	----	----	-----	----------

#### RELATIVE

всс	BCS		1	Op Code Address+1	1	0	1	1	Branch Offset
BEQ	BGE		2	FFFF	1	1	1	1	Restart Address (LSB)
BGT	BHI		3	∫ Branch Address···Test="1"	1	0	1	0	First Op Code of Branch Routine
BLE	BLS	3	3	Op Code Address+2···Test="0"	1	0	1	0	Next Op Code
BLT	BMT								
BNE	BPL								
BRA	BRN		ļ				1		
BVC	BVS								
BSR			1	Op Code Address+1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
			4	Stack Pointer-1	0	1	0	1	Return Address (MSB)
			5	Branch Address	1	0	1	0	First Op Code of Subroutine

### Appendix III. Questions and Answers

This appendix contains some frequently asked questions about the HD6301X0, HD63701X0, and HD6303X.

#### III.1 Parallel Ports

#### III.1.1 DDR and Data Register

**Question:** Should the data or DDR (data direction register) be set first, when an I/O port functions as an output port?

Answer: Output data should be stored in the data register first, then DDR should be set (DDR = 1). If DDR is set first, unknown data will be output from the port.

Supplement: DDR (data direction register)
DDR programs I/O port as an input or output.

DDR = 1: output DDR = 0: input

DDR is initialized to 0 during reset.

#### III.1.2 Port 7 Upper Bits

Question: What is the state of the upper 3 bits in port 7 (5-bit output port) when reading port 7 in mode 3 (single chip mode)?

Answer: The upper 3 bits in port 7 are all set to 1. Port 7 DDR can read the contents of the data register by using the bit manipulation instruction.

**Supplement:** Ports 1 and 4 can also be read with bit manipulation instructions.

#### III.1.3 SCLK/P22 Pin

Question: How do you use the P22 (SCLK/P22 multiplexed pin) as an I/O port?

**Answer:** To use the P2₂ as an I/O port, set bit 1 in the port 2 DDR (data direction register), and CC0, CC1, and CC2 in the RMCR (rate/mode control register) as in table III-1.

**Фнітас**ні



#### Table III-1. P22 I/O Settings

Bit	Setting	
Bit 1 of port 2 DDR (Note1)	0 (Input port) 1 (Output port)	
CC0 (Note 2)	1	
CC1	0	
CC2	0 or 1	

#### Notes:

- 1. Bit 1 of the port 2 DDR selects the direction of 7 bits P2₁ P2₇.
- 2. During reset, CC0, CC1 and CC2 are cleared to 0 and the P22 functions as SCLK pin.

**Supplement:** The CC0, CC1, and CC2 (clock control format select) program the SCI data format and the SCI clock direction.

The DDR (data direction register) programs the direction of the I/O port.

DDR = 0: Input DDR = 1: Output

#### III.1.4 P53/HALT Pin

**Question:** How can P5₃ (P5₃/HALT multiplexed pin) be used as an input-only port in expanded mode (modes 1 and 2)?

Answer: In expanded mode, P5₃ functions as  $\overline{HALT}$  pin with HLTE bit = 1 during reset. To use P5₃ as an input port, hold it high until 0 is written in the HLTE after reset, inhibiting  $\overline{HALT}$  input.

#### **III.2 Serial Port**

#### II.2.1 RDRF in Wake-Up Mode

Question: When using the SCI in the asynchronous mode with the receive enable bit (RE) of the transmit/receive control status register (TRCSR) = 1 and wake-up bit (WU) = 1, what is the state of the receive data register full bit (RDRF)?

	7	6	5	4	3	2	1	0	
TRCSR	RDRF	ORFE	TDRE	RIE	RE	TIE	TE	WU	
	0				1			1	<del>-</del>

Figure III-1. Transmit/Receive Control Status Register in Wake-Up Mode

**Answer:** When the wake-up flag is set (WU = 1), the RDRF flag is not set (RDRF = 0).

#### III.2.2 SCLK Direction and DDR

**Question:** When using the P2₂ (SCLK/bit 2 of I/O port 2) as the SCI clock I/O, is the clock direction determined by CC0, CC1 and CC2 (clock control/form select) in the RMCR (rate/mode control register) regardless of bit 2 of the port 2 DDR?

Answer: Yes, it is determined by CC0, CC1 and CC2 independently of the port 2 DDR. When used as an I/O port, its I/O direction is determined by bit 2 of the port 2 DDR. In this case, CC0, CC1 and CC2 should be set to a mode where P2₂ is not used as SCI clock (CC0, CC1, and CC2 set to 101, or 100). CC0, CC1, and CC2 are cleared to 0 at reset (table III-2).

Table III-2. P22 Direction

	P2 ₂	SCLK
Port 2 DDR	Input or output	No effect
CC0	1	CC0, CC1, CC2 determine
CC1	0	clock form, direction
CC2	0 or 1	<del></del>

**Supplement:** The CC0, CC1, and CC2 (clock control format select) program the SCI data format and the SCI clock direction.

The DDR (data direction register) programs the direction of the I/O port.

DDR = 0: Input
DDR = 1: Output

#### III.2.3 Receive Sampling Clock

**Question:** What is the relation between the receive data sampling clock at the SCI receive, and the data transfer rate?

Answer: The sampling clock is sixteen times as fast as the transfer rate.



#### III.2.4 Sampling Error

Question: What does "sampling error" mean?

**Answer:** "Sampling error" means receive margin in SCI operation. The HD63701X0 detects a start bit at the negative edge of the sampling clock, and samples the start bit and data bit at the positive edge of the sampling clock.

The general equation of the receive margin is shown as follows (figure III.2).

$$M = \{(0.5 - 1/2N) - (D - 0.5)/N - (L - 0.5)F\} \times 100 (\%)$$

M: Receive margin

N: Baud rate ratio to sampling clock

D: Duty of the longer sampling clock of high and low (0.5 - 1)

L: Frame Length (7 - 12)

F: Absolute value of deviation of sampling clock frequency

An abbreviated version is:

$$M = (0.5 - 1/2N) \times 100 (\%)$$
 (Condition:  $D = 0.5, F = 0$ )




Figure III-2. Sampling Error

# (dy)

#### III.3.1 Reading the FRC

Question: When you read the free-running counter (FRC) of the timer 1 by a double-byte load instruction, is the read value correct?

Answer: It is correct. In the first cycle, the high byte of the FRC is read, when the low byte is set in a temporary register. At the next cycle, the data stored in the temporary register is read (figure III-3).




Figure III-3. FRC Double-Byte Read

Supplement: To read the timer FRC correctly, use double-byte load instructions (LDD,LDX).

#### II.3.2 Reading the FRC in the HD6801V

Question: How is FRC writing in the HD6301X0, HD6303X, and HD63701X0 different from the HD6801V?

Answer: The difference is shown in table III-3.

Table III-3. HD6301X0/HD6303X/HD63701X0 and HD6801V Write Differences

Туре	How to Write (Preset)
HD6801V	The FRC is always preset to \$FFF8.
HD6301X0, HD6303X, HD63701X0	Writing to the high byte presets the FRC to \$FFF8.  Data is always set in the FRC by a double-byte store instruction

See figure III-4 for an example.






Figure III-4. FRC Writing for HD6301X0/HD6303X/HD63701X0 and HD6801V

#### III.3.3 ECMI Interrupt

Question: Timer 2 is used by writing 0 to enable counter match interrupt (ECMI) of the timer control/status register 3 (TCSR3). When a counter match flag (CMF) of TCSR3 becomes 1, 1 is written to ECMI. Does this generate an interrupt?

Answer: Yes. When the time constant register (TCONR) matches the timer 2 counter, the CMF is set to 1 and kept at 1 unless 0 is written in by software. An interrupt will occur if ECMI = 1 after CMF = 1.

Supplement: A timer 2 interrupt is generated with CMF = 1 and ECMI = 1.

ECMI defines internal interrupt (IRQ3) enable/disable.

ECMI = 0: disable ECMI = 1: enable

#### III.3.4 SCI and Writing to Timers

Question: When the SCI is operating, can data be written into the timer 1 FRC or timer 2 T2CNT?

Answer: If the SCI is using an external clock, the timer 1 FRC and the timer 2 T2CNT can be written



into. In the case of an internal clock, either the FRC or the T2CNT is used as a clock-source counter (note 1). No clock-source counter can be written to. Note that there are some restrictions, as follows:

- 1. External clock operation
  - a. Timer 1 FRC can be written to
  - b. Timer 2 T2CNT can be written to
- 2. Internal clock operation
  - a. Using timer 1 FRC as an internal clock
    - Don't write to the timer 1 FRC during SCI operation.
    - Timer 2 T2CNT can be written to.
  - b. Using timer 2 T2CNT as an internal clock
    - The timer 1 FRC can be written to, except when input clock to T2CNT is E/8 or E/128. E/8, E/128 come from the timer 1 FRC. If these clocks are selected as T2CNT input clocks, writing to the FRC will delay them.
    - Don't write to timer 2 T2CNT during SCI operation.

**Supplement:** When an internal clock is operating the SCI, writing to the clock-source counter will delay the SCI transfer rate.

#### III.4 Bus Interface

#### III.4.1 E and Memory Ready

Question: What is the internal E clock state when the CPU uses the memory ready function?

Answer: Internal E clock operates at normal frequency (figure III-5). Since the timer count and the SCI transfer rate are set by the internal E clock, they are not also affected by the memory ready function.




Figure III-5. Internal and External E Clocks

**Supplement:** It is impossible to examine the internal E clock from an external pin when using the memory ready function.



#### III.4.2 Memory Ready and Halt After Reset

Question: After reset, are memory ready and halt functions enabled or disabled?

Answer: Both are enabled. MR and HALT in three operating modes is shown in table III-4.

Table III-4. Operating Modes

Operating Mode		Memory Ready	Halt		
Expanded mode	1	Enabled (note)	Enabled		
	2	Enabled (note)	Enabled		
Single-chip mode		No memory ready function	No halt function		

Note: Invalid when accessing internal address space

**Supplement:** In the expanded mode (modes 1, 2), the memory ready bit (MRE) and halt enable bit (HLTE) of the RAM/port 5 control register are set to 1 during reset, enabling memory ready and halt functions.

#### III.4.3 Buses at Internal Address Access

Question: When you access internal memory space, what states are the address buses, data buses, and control lines in?

Answer: Address buses and control lines (RD, WR, R/W) are always output regardless of internal or external address space accessing. During writes to the internal address space, the same data is output from the data bus. During reads, the data buses become high impedance.

#### III.4.4 External Access to Register Addresses

**Question:** When using external memory at the addresses shown below in expanded modes (modes 1, 2), some addresses overlap internal registers and RAM addresses (figure III-6). In such a case, are there any problems?




Figure III-6. Overlapping Addresses

**Answer:** There are no problems, but the overlapped addresses in the external memory space should not be used. When writing to the overlapping addresses, the same data is written into the internal and external address space. When reading, data is read from the internal, and the external address data is ignored.

**Supplement:** If the RAM enable bit (RAME) of the RAM/port 5 control register is 0, a read/write from/to the internal RAM space is invalid, and both operations are executed to the overlapped external address space.

#### III.4.5 Buses During WAI

Question: What states are address buses, data buses, and control lines in after WAI instruction execution?

Answer: They are as in table III-5.

Table III-5. WAI State

Line	State
Address bus	FFFF (High)
Data bus	High impedance
R/W	High
RD	High
WR	High



#### **III.5 Interrupt Control**

#### III.5.1 IRQ1 During Standby

**Question:** When the CPU is returning from standby mode ( $\overline{RES} = low$ ,  $\overline{STBY} = low$ ) with  $\overline{IRQ1}$  low, can the interrupt be accepted if  $\overline{IRQ1}$  low continues after return?

Answer: It cannot. Interrupts can be accepted when IRQ1E = 1 and I = 0. After the CPU returns from standby, it has IRQ1E = 0 and I = 1. To accept the interrupt, the software should make IRQ1E = 1, I = 0 after resetting.

Supplement: IRQ1E is the  $\overline{IRQ_1}$  interrupt enable bit of the RAM/port 5 control register. When IRQ1E = 1, P5₀ can be used as an interrupt pin. I is the interrupt mask bit. When I = 0, the CPU accepts interrupts.

#### III.5.2 Trap Interrupt

Question: How does the trap interrupt differ from other interrupts (NMI, IRQ1, IRQ2 and IRQ3)?

Answer: The differences are:

- · Return address (figure III-7)
- Interrupt sequence (figure III-8)




Figure III-7. Return Address




Figure III-8. Interrupt Sequence

#### III.5.3 LIR During Interrupt

Question: What is the output state of the load instruction register (LIR) bit in the interrupt sequence?

**Answer:** The output state of LIR is low in the following cycles:

- 1. Prefetch cycle of the last instruction cycle opcode just before interrupt sequence
- 2. Fetch cycle of the first opcode of the interrupt routine

The output state of LIR in the interrupt sequence is shown below.

Last instruction execution cycle just before the interrupt sequence (figure III-9).




Figure III-9. Last Cycle Before Interrupt

- a. LIR output is low at the last instruction execution cycle just before interrupt sequence is opcode prefetch.
- b. The first cycle of the interrupt sequence (2 in the above figure) is a dummy fetch cycle. In this cycle, there are two cases; an operand is on the data bus, or an opcode is on the bus. In both cases,  $\overline{\text{LIR}}$  output is low.



First opcode fetch cycle in the interrupt routine (figure III-10).




Figure III-10. First Cycle in Interrupt

LIR output is low when the first opcode of the interrupt routine is fetched.

Supplement: Load instruction register (LIR) low shows that instruction opcode is on the data bus.

#### **III.6 Oscillation Circuit**

#### III.6.1 E Clock Triggering

Question: With which edge of the EXTAL clock does the E clock change, the rising or falling edge?

Answer: It changes synchronously with the falling edge (figure III-11).




Figure III-11. E Clock Timing

#### III.7 Reset

#### III.7.1 Ports at Reset

Question: What is the state of each port at reset?

Answer: It is as shown in table III-6.



Table III-6. Port State at Reset

Port	Mode	Reset
1 (A ₀ -A ₇ )	1, 2	High
	3	High impedance
2	1, 2	High impedance
	3	High impedance
3 (D ₀ -D ₇ )	1, 2	High impedance
	3	High impedance
4 (A ₈ -A ₁₅ )	1, 2	High
	3	High impedance
5	1, 2	High impedance
	3	High impedance
6	1, 2	High impedance
	3	High impedance
7	1, 2	Note 1
	3	High impedance

#### Note:

1.  $\overline{RD}$ ,  $\overline{WR}$ ,  $R/\overline{W}$ ,  $\overline{LIR}$  = high; BA = low

Supplement: E clock at reset is output at normal frequency after oscillation stabilization time.

#### III.7.2 I/O Port Output After Reset

Question: What data does an I/O port output when the data direction register (DDR) = 1 after reset?

**Answer:** After reset, undefined data is output from the I/O port, since the data register of an I/O port is undefined. For the output state, put data in the data register before setting the DDR = 1.



#### III.7.3 RES Schmitt Trigger

Question: Is a Schmitt trigger circuit provided with RES?

Answer: Yes (figure III-12).




Figure III-12. Reset Circuit

#### III.7.4 Reset Circuit Capacitance

Question: Does Cr in the reset circuit shown in figure III-13 (Rr x Cr > 20 ms), have an upper limit?




Figure III-13. Reset Input Circuit

Answer: No, because RES is provided with a Schmitt trigger circuit (figure III-12).



#### **III.8 Low Power Dissipation Mode**

#### III.8.1 Standby During Instruction Execution

Question: Does the CPU wait until the current instruction is executed to enter the standby mode?

**Answer:** No. The CPU enters standby mode regardless of the current instruction; the CPU goes into reset condition and the oscillator stops with STBY low (figure III-14).




Figure III-14. E During Standby

#### III.8.2 Standby Timing

Question: The timing for the standby mode is shown in figure III-15 (see also figure 3-5). Is T1 in the figure defined?




Figure III-15. Standby Mode Timing

**Answer:** It is not, but if the time for nonmaskable interrupt ( $\overline{\text{NMI}}$ ) is guaranteed, either  $\overline{\text{RES}}$  or  $\overline{\text{STBY}}$  can go low with no priority.

**Supplement:** The CPU goes to the standby mode independently of instruction execution sequence. Use the  $\overline{\text{NMI}}$  routine before entering standby mode.



#### III.8.3 Ports at Standby

Question: What is the state of each I/O port during standby?

Answer: Each I/O port and E pin during standby is high impedance.

#### III.8.4 Return from Standby Without Reset

Question: What occurs when the CPU returns from the standby mode without using reset start?

**Answer:** The CPU does not operate normally because the contents of each register are not defined.

Therefore, always use the reset start when returning from the standby mode.

#### III.8.5 Sleep and Standby Internal States

Question: What are the internal states in the sleep or standby mode?

Answer: They are as shown in table III-7.

Table III-7. Sleep and Standby Mode States

	Sleep Mode	Standby Mode
Oscillation circuit	Continues	Stops
CPU (register)	Stops (retained)	Stops (undefined)
RAM	Retained	Retained
1/0	Retained	High impedance
Timer	Continues	Stops
Serial communications	Continues	Stops
Internal registers	Retained	Reset
Cancel	Interrupt STBY = low Reset start	Reset start after STBY = high

Supplement: Internal states in the standby mode are the same as those in reset start. Use the reset start when returning from the standby mode. In this case RES should be kept low from STBY = high during oscillation stabilization time (20 ms minimum).



#### III.9.1 Bit Manipulation Instructions

Question: How should the bit manipulation instructions of the HD6301X0, HD6303X, and

HD63701X0 be written?

Answer: They are written as shown in figure III-16.




Figure III-16. OIM Example

This is an example of OR operation between the immediate data and the memory which stores the result in the memory. The AIM, EIM, and TIM instructions are written in the same way.

The bit manipulations in table III-8 have different mnemonics with the same opcode.

Table III-8. Shared Opcodes

Bit Manipulation Instruction	Instructions Hav Mnemonic	g the Same Opcode Function				
AIM	BCLR	0 AND Mi The memory bit i (i = 0 to 7) is cleared and the other bits don't change				
OIM	BSET	1 OR Mi The memory bit i (i = 0 to 7) is set and the other bits don't change				
EIM	BTGL	Mi EOR Mi The memory bit i (i = 0 to 7) is inverted and the other bits don't change				
TIM	BTST	1 AND Mi AND operation test of the memory bit i (i = 0 to 7) and 1 is executed and its corresponding condition code is changed.				

The mnemonics mentioned above can be written as in figure III-17.




Figure III-17. Shared Opcode Instruction Format



#### III.10 Others

#### III.10.1 RAME Disabled

**Question:** When executing a program with the RAM enable bit (RAME) of the RAM/port 5 control register disabled (RAME = 0),

- 1. What occurs if the internal RAM address is accessed?
- 2. What occurs if interrupt requests are generated?

#### Answer:

- 1. The internal RAM cannot be accessed. It is neither readable nor writable with RAME = 0, so in mode 1 or 2, the external memory is read/written into.
- 2. Interrupts are accepted, but the CPU will burst when returning from the interrupt with no stacking area other than the internal RAM.

#### Supplement:

- 1. RAME = 0; internal RAM is invalid. In modes 1 or 2, data can be read from the external memory.
- 2. RAME = 1; internal RAM is enabled.

#### III.10.2 RAME at Reset

Question: Is the RAM enable bit (RAME) set to 1 on reset at RES low or the rising edge of RES?

Answer: It is set at the rising edge of RES (figure III-18).




Figure III-18. RAME at Reset

Supplement: RAME is set/cleared by the software.

- 1. RAME = 0; Internal RAM is invalid. In mode 1 or 2, data can be read from the external memory.
- 2. RAME = 1; Internal RAM is enabled.



# Appendix IV. The Differences Between HD63701X0 and HD6301X0

#### IV.1 The Differences Between HD63701X0 and HD6301X0

Item	HD63701X0	HD6	HD6301X0					
V _{PP} /OE pin function	V _{PP} /OE MCU mode; Connecte PROM mode; Input fo programming voltage	V _{SS} Connected to V _{SS} Voltage						
Input capacitance	• •	oF max 5pF max	All in	All inputs 12.5pF max				
Input high voltage of MP ₀ , MP ₁	$V_{IH} = V_{SS} - 0.5 V  m$	nin	V _{IH} =	= 2.0V min	1			
Due Timine	HD63701X0 HD637	'A01X0 HD637B01X0		HD6301X0	HD63A01X0	HD63B01X0		
Bus Timing	tAH 70 4	5 30	tAH	80	50	35		
· Address,	tHW 70 5	0 35	tHW	80	50	40		
timing Data hold timing								
Crystal	Internal resistance of	crystal oscillator	Internal resistance of crystal oscillator					
oscillator	R _S		Rs	R _S				
characteristics	Frequency (MHz) 2.5 RS max (Ω) 500	$R_S = 60\Omega$ max						
Storage	$T_{stq} = -55 \text{ to } 125^{\circ}$	<b>D</b>	$T_{stg} = -55$ to 150°C					
temperature								
Caution	The HD63701X0 differs from HD6301X0 in chip design and manufacturing process. When applying the HD63701X0 system to HD6301X0, and HD6301X0 system to HD63701X0, note that characteristic values are not exactly the same even if guaranteed values are the same.							



# Appendix V. Program Development Procedure and Support System

#### V.1 Overview

The cross assembler and the hardware emulator using various types of computer are prepared by the company as supporting systems to develop user's programs. User's programs are mask programmed into the ROM and delivered as the LSI by the company.

Figure V-1 shows the typical program design procedure and Table V-1 shows the system development support tool for HD6301X0 and HD6303X which are used in these processes.





Figure V-1. Program Design Procedure

#### (Explanation)

- When the user programs the system using the HD6301X0 series, a functional assignment of each I/O pin and an allocation of RAM area should be specified adjusting to designed system before actual programming.
- 2. A flowchart is designed to implement the functions and it is coded by using the HD6301X0 mnemonic code.
- 3. Write the software coded according to the flowchart on a floppy disk to make a source program.
- 4. Assemble the source program to generate an object program using a computer. Assembly errors are also detected.
- Verify the program through hardware emulation with an emulator or EPROM on-chip type microcomputer.
- 6. Send the completed program to the company in the form of EPROM. Send Single-chip microcomputer order specification and Mask option list at that time.
- ROM and mask option are masked by the company. LSI is testatively produced and the sample is handed in to the user. If a user doesn't see any problem in programming, mass production can be started.

Table V-1 Support Tools

Part	Emulator	EPROM on-	EPROM on-chip LSI	IBM PC	IBM PC
No.		chip LSI	Programming Socket Adapter	Cross Assembler	C Compiler
HD6301X0, HD6303X	H31MIX2 (HS31XEML02H)	HD63701X0C	H67PWA01	S31IBMPC	US31PCLI1SF




HD6301X0 and HD6303X Development Tools

HITACHI

#### V.2 Single Chip Microcomputer ROM Ordering Procedure

#### V.2.1 Development Flowchart

Single chip microcomputer device is developed according to the following flowchart after program development.



Note: Please send in 1, 2, and 3 at ROM ordering, and send back 4, 5 after approving.

#### V.2.2 Data you send and precautions

- - · Basic ITEM
  - · Environment Check List
  - · Check List of attached data
  - · Customer

#### V.2.3 Change of ROM code

Note that if you change the ROM code once sended in or other specification, the ROM must be developed from the beginning. The cost of mask charge should be provided again in this case.

#### V.2.4 Samples and Mass production

(Working Sample)	Sample for confirmation of the contents of ROM code and that of mask option. Normally samples are sent but not guaranteed as for reliability. Please
	evaluate and approve immediately because the
	following sample making and mass production are
	set about after obtaining your evaluation.
(Faring sping Counts)	Sample for evaluating also reliability. 10 pcs are
(Engineering Sample)	included in mask charge.
(0	Samples for pre-production which may be
(Commercial Sample)	purchased separately.
(44 5 4 8)	Products for actual mass production. Please enter
(Mass Product)	the plan of mass production in full.



### HD6301X0 ORDERING SPECIFICATIONS

(1) GENERA	L C	HARACT	ERSITICS (F	ill in bl	ank s	pace o	r chec	k appropriate	box LA	1.)
Customer			Package Outline (See page 380.)			☐ DP-64S ☐ FP-80		FP-80		
Device Type				(See page 300.)			] [	CP-68		
Application (be specific)				Option	s/Re	marks:				
Customer ROM Code ID										
ZTAT [™] Conversion		Yes	□ No						·	
ROM Code Media		EPRON	M Must Speci	1 Y .		_	-	ned Start Addr ned Stop Addr		
Operating Temperature		Standa	rd J (-40	)° C to +	·85°C	) versi	on if	offered		
Remask		Yes	☐ No	Prev	ious ]	Hitach	i P/N			
(2) OPERATI	ING	CHARAC	CTERISTICS	(Fill in	blanl	c space	or ch	neck appropria	te box	x.)
LSI Ambient		Typical	°C	Target Of Rel			Ę	] 1000 Fit		] ()
Temperature		Range	.CC	<u> </u>	للن	500 Fit				
LSI Ambient		Typical	%	J O				0.25	%	] ()
Humidity		Range	%- %	Level	Major Visua			0.65	%	] ()
Power On Duration		Typical	Hours/Day	(Speci	fy M	ting Sp	eed			
Maximum App		Power Supply	Max. V	Remarks:						
Voltage To LS	1	I/O	Max. V							
(3) ELECTRIC	CAI	. CHARA	CTERISTICS	(Fill i	n bla	nk spa	ce or o	check appropri	ate box	(X.)
Purchasi	ng S	pecificatio	ns		Hitachi's Standard Specifications Refer To Data Sheet:					
								For Hitach	i Use (	Only
(4) CUSTOMER APPROVAL						(5)	ROM CODE			
Customer Name							LSI	Type No.	a	
PO#Approved By (print)							Shi	pping Date of M To Custome		
	7						-			
Approved By	. •						App	proved Date of M From Custo	mer	
Date							1,00	141 1 10111 Cusic	11101	

## HD6301/HD6303 SERIES HANDBOOK

Section Six

# HD6301Y0/ HD6303Y/HD63701Y0 User's Manual



### Section 6 HD6301Y0/HD6303Y/HD63701Y0 User's Manual Table of Contents

		Page
1. 0\	/ERVIEW	519
1.1	Features	519
1.2	Block Diagrams	520
1.3	Pin Description	523
2. IN	TERNAL ARCHITECTURE AND OPERATION	526
2.1	Operation Modes	526
2.2	Memory Map	527
2.3	Function Pin Description	528
2.4	Ports	531
2.5	RAM/Port 5 Control Register	543
2.6	Port 6 Control/Status Register	546
3. CF	PU FUNCTION	548
3.1	CPU Registers	548
3.2	Addressing Modes	549
3.3	Instruction Set	551
3.4	CPU Instruction Flow	557
3.5	Low Power Dissipation Modes	559
3.6	Trap Function	562
3.7	Reset	563
3.8	Interrupts	564
4. TI	MER 1	567
4.1	Free-Running Counter (FRC)	568
4.2	Output Compare Registers (OCR)	568
4.3	Input Compare Register (ICR)	569
4.4	Timer Control/Status Register 1 (TCSR1)	569
4.5	Timer Control/Status Register 2 (TCSR2)	570
4.6	Timer Status Flags	572
4.7	Precautions on Cleaning the OCF	572
5. TIN	MER 2	574
5.1	Timer 2 Upcounter (T2CNT)	574
5.2	Timer Constant Register (TCONR)	575

5.3	Timer Control/Status Register 3 (TCSR3)	575
5.4	Timer Status Flags	576
5.5	Precaution for Toggle Pulse Function of	
	HD6301Y0/HD6303Y/HD63701Y0 Timer 2	577
6. SE	RIAL COMMUNICATIONS INTERFACE	578
6.1	Initialization	578
6.2	Asynchronous Mode	579
6.3	Clock Synchronous Mode	580
6.4	Transmit/Receive Control Status Register (TRCSR)	582
6.5	Transmit Rate/Mode Control Register (RMCR)	583
6.6	SCI Receiving Margin	586
6.7	SCI Status Flags	587
6.8	Precaution for Clock-Synchronous Serial Communication Interface	588
7. HD63701Y0 Programmable ROM (EPROM)		
7.1	Programming and Verification	590
7.2	Erasing (Window Package)	591
7.3	Characteristics and Applications	591
8. AF	PLICATIONS	593
8.1	HD6301Y0 in Expanded Mode	593
8.2	HD6301Y0 in Single-Chip Mode	594
8.3	Timer Applications	594
8.4	SCI Applications	598
8.5	Lowering Operating Current	600
8.6	Memory Ready Application	603
8.7	Halt Application	604
8.8	RD, WR Application	605
8.9	LCD-II Interface Application	605
8.10	Oscillation Circuit Board Design	606
APPENDIX I. ELECTRICAL CHARACTERISTICS		
ADDENDIVIL INSTRUCTION EVECUTION OVCLES		



APPEN	NDIX III. QUESTIONS AND ANSWERS	636
III.1	Parallel Ports	636
III.2	Serial Ports	639
III.3	Timer/Counter	644
III.4	Bus Interface	647
III.5	Interrupt Control	650
III.6	Oscillation Circuit	653
111.7	Reset	653
III.8	Low Power Dissipation Mode	657
III.9	Software	660
III.10	Others	661
APPENDIX IV. THE DIFFERENCES BETWEEN HD63701Y0 AND HD6301Y0		
APPEN	NDIX V. PROGRAM DEVELOPMENT PROCEDURE AND	
SUPPORT SYSTEM		
V.1	Overview	664
V.2	Single Chip Microcomputer ROM Ordering Procedure	666

#### Section 1. Overview

The HD6301Y0, HD6303Y, and HD63701Y0 are high-performance CMOS, 8-bit, single-chip microcomputer units (MCUs) which are object-code compatible with the HD6301V.

In addition to the CPU, these MPUs contain 256 bytes of RMA, a 16-bit 4-function timer, an 8-bit reloadable timer, a serial communications interface (SCI), and 53 parallel lines. The HD6301Y0 has 16k bytes of masked ROM. The HD6303Y has no ROM. The HD63701Y0 has 16k bytes of EPROM. The MPU's halt and memory ready functions enable them to release external buses and perform low-speed external memory access.

The HD63701Y0's programmable ROM is programmed by the same method as the standard 27256 EPROM. It is available in ceramic packages. The ceramic package with window is erasable for use in the debugging development stage.

#### 1.1 Features

The HD6301Y0, HD6303Y, and HD63701Y0 provide the following features.

- Instruction set compatible with the HD6301V1
- On-board ROM
  - -16k bytes programmable (HD63701Y0)
  - -16k bytes masked (HD6301Y0)
- 256 bytes RAM
- 53 parallel I/O lines
  - -48 common I/O lines (ports 1, 2, 3, 4, 5, 6)
  - -5 output only lines (port 7)
- Darlington transistor direct drive lines (ports 2 and 6)
- 16-bit programmable timer
  - —1 input capture register
  - —1 free-running counter
  - -2 output compare register
- 8-bit reloadable counter
  - -External event counter
  - -Square-wave generator
  - -2 output compare registers
- Serial communications interface (SCI)
- —Asynchronous mode/clocked synchronous mode
  - -3 transmit formats (asynchronous mode)
  - -6 clock sources
- Memory-ready function for low-speed memory access
- Halt function
- Error detection function (address trap, opcode trap)
- Interrupts
  - -3 external
  - —7 internal
- MCU operation modes
  - -Mode 1: expanded mode (internal ROM inhibited)
  - -Mode 2: expanded mode (internal ROM valid)
  - -Mode 3: single-chip mode
- Address space up to 65k bytes
- Low power modes
  - -Sleep mode
  - —Standby mode
- Minimum instruction time 0.33μ (f = 3.0MHz)
- Wide operating range
  - $-V_{CC} = 3 \text{ to } 5.5 \text{V (f} = 0.1 \text{ to } 0.5 \text{MHz)}$
  - $-V_{CC} = 5V \pm 10\%$ : HD6301Y0 (f = 0.1 to 1.0MHz) HD63A01Y0 (f = 0.1 to 1.5MHz) HD63B01Y0 (f = 0.1 to 2.0MHz)

HD63C01Y0 (f = 0.1 to 3.0MHz)



#### 1.2 Block Diagrams

Figures 1-1, 1-2, and 1-3, are block diagrams for HD6301Y0, HD6303Y, and HD63701Y0, respectively.




Figure 1-1. HD6301Y0 Block Diagram




Figure 1-2. HD6303Y Block Diagram







Figure 1-3. HD63701Y0 Block Diagram




# 1.3 Pin Description

Figure 1-4 shows the pin arrangements for the various packages. Table 1-1 lists pin functions for the HD6301Y0, HD6303Y, and HD63701Y0 in modes 1, 2, and 3. For further pin description, see 2.3 Functional Pin Description, and 2.4 Ports.


- HD6301Y0P, HD63A01Y0P, HD63B01Y0P, HD630C01Y0P (DP-64S)
- HD6303YP, HD63A03YP, HD63B03YP, HD630C03YP (DP-64S)
- HD63701Y0C, HD637A01Y0C, HD637B01Y0C (DC-64S)
- HD6301Y0F, HD63A01Y0F, HD63B01Y0F, HD630C01Y0F (FP-64)
  - HD6303YF, HD63A03YF, HD63B03YF, HD630C03YF (FP-64)



- HD6301Y0CP, HD63A01Y0CP, HD63B01Y0CP, HD630C01Y0CP (CP-68)
- HD6303YCP, HD63A03YCP, HD63B03YCP, HD630C03YCP (CP-68)



- HD6301Y0H, HD63A01Y0H, HD63B01Y0H, HD63C01Y0H (FP-64A)
- HD6303YH, HD63A03YH, HD63B03YH, HD63C03YH (FP-64A)



Note: NC: No connection

Figure 1-4. Pin Arrangement



Table 1-1. Pin Functions

	Pin No.			. 1	Mode 1, Mode 2		Mode 3		PROM Mode
DP-64S	FP-64	FP-64A	CP-68	Pin Name	Function	Pin Name	Function	Pin Name	Function
1	58	57	2	Vss	Ground	Vss	Ground	$V_{SS}$	Ground
2	59	58	3	XTAL	Crystal connection	XTAL	Crystal connection		
3	60	59	4	EXTAL	Crystal or external clock connection	EXTAL	Crystal or external clock connection		
4	61	60	5	MP ₀	Mode select inputs	MP ₀	Mode select inputs		
5	62	61	6	MP ₁		MP ₁		V _{PP}	PROM Programming voltage
6	63	62	7	RES	Reset input	RES	Reset input		
7	64	63	8	STBY	Standby mode input	STBY	Standby mode input	EA ₉	Address bus, bit 9
8 .	1	64	9	NMI	Nonmaskable interrupt	NMI	Nonmaskable interrup	t	
9	2	1	10	P2 ₀ /T _{in}	Port 2, bit 0/ Timer 1 input	P2 ₀ /T _{in}	Port 2, bit 0/ Timer 1 input		
10	3	2	11	P2 ₁ /T _{out} 1	Port 2, bit 1/ Timer 1 output 1	P2 ₁ /T _{out} 1	Port 2, bit 1/ Timer 1 output 1		
11	4	3	12	P2 ₂ /SCLK	Port 2, bit 2/ SCI clock	P2 ₂ /SCLK	Port 2, bit 2/ SCI clock		
12	5	4	13	P23/Rχ	Port 2, bit 3/ SCI receive input	P23/RX	Port 2, bit 3/ SCI receive input		
13	6	5	14	Ρ24/Τχ	Port 2, bit 4/ SCI transmit output	P24/TX	Port 2, bit 4/ SCI transmit output		
14	7	6	15	P25/Tout2	Port 2, bit 5/ Timer 1 output 2	P25/Tout2	Port 2, bit 5/ Timer 1 output 2		
15	8	7	16	P26/Tout3	Port 2, bit 6/ Timer 2 output 3	P26/Tout3	Port 2, bit 6/ Timer 2 output 3		
16	9	8	17	P27/TCLK	Port 2, bit 7/ Timer 2 clock	P27/TCLK	Port 2, bit 7/ Timer 2 clock		
17	10	9	19	P5 ₀ /IRQ ₁	Port 5, bit 0/ Interrupt input 1	P5 ₀ /IRQ ₁	Port 5, bit 0/ Interrupt input 1		
18	11	10	20	P5 ₁ /IRQ ₂	Port 5, bit 1/ Interrupt input 2	P5 ₁ /IRQ ₂	Port 5, bit 1/ Interrupt input 2		
19	12	11	21	P5 ₂ /MR	Port 5, bit 2/ Memory ready input	P5 ₂	Port 5, bit 2		
20	13	12	22 .	P53/HALT	Port 5, bit 3/ Halt input	P53	Port 5, bit 3		
21	14	13	23	P5 ₄ /ĪS	Port 5, bit 4/ Input strobe	P54/ĪS	Port 5, bit 4/ Input strobe		
22	15	14	24	P5 ₅ /OS	Port 5, bit 5/ Output strobe	P5 ₅ /OS	Port 5, bit 5/ Output strobe		
23	16	15	25	P56	Port 5,	P56	Port 5,		
24	17	16	26	P57	bits 6 and 7	P57	bits 6 and 7		

Table 1-2. Relationship of HD6301Y0, HD6303Y, and HD63701Y0 Operating Modes  $\,$ 

		Mo	ode	
Device Type	1	2	3	EPROM
HD6301Y0	Х	X	Х	
HD6303Y	Х			
HD63701Y0	X	X	X	X

(continued)



Table 1-1. Pin Functions (continued)

	Pin No.				Mode 1, Mode 2		Mode 3		PROM Mode
DP-64S	FP-64	FP-64	ACP-68	Pin Name	Function	Pin Name	Function	Pin Name	Function
25	18	17	27	P60	Port 6, bits 0-7	P60	Port 6, bits 0-7		
26	19	18	28	P61		P61	<del></del>		
27	20	19	29	P62		P62	<del>-</del>		
28	21	20	30	P63		P63			
29	22	21	31	P64		P64			
30	23	22	32	P65		P65			
31	24	23	33	P66		P66	_		
32	25	24	34	P67		P67	<del></del>		
33	26	25	36	V _{CC}	+5V power supply	V _{CC}	+5V power supply	Vcc	+ 5 V power supply
34	27	26	37	A15	Address bus,	P47	Port 4, bits 7-0	CE	Chip enable
35	28	27	38	A14	bits 15-8	P46		EA 14	Address bus.
36	29	28	39	A13		P45		EA 13	bits 14-10
37	30	29	40	A12	,	P44		EA ₁₂	
38	31	30	41	A11		P43	_	EA ₁₁	
39	32	31	42	A10		P42	_	EA 10	
40	33	32	43	A9		P41		ŌĒ	Output enable
41	34	33	44	A ₈		P40		EA ₈	Address bus.
42	35	34	45	V _{SS}	Ground	Vss	Ground	V _{SS}	Ground
43	36	35	46	A ₇	Address bus,	P17	Port 1, bits 7-0	EA ₇	Address bus, 8 bit
44	37	36	47	A ₆	bits 7-0	P16	<del></del>	EA ₆	bits 7-0
45	38	37	48	A ₅		P15		EA ₅	
46	39	38	49	A4		P14	<del>-</del>	EA ₄	<del></del>
47	40	39	50	A3		P13	<del></del>	EA ₃	
48	41	40	51	A ₂		P12	-	EA ₂	
49	42	41	52	A1		P1 ₁	<del></del>	EA ₁	
50	43	42	53	Αο .		P10	<del></del>	EAO	
51	44	43	55	D ₇	Data bus,	P37	Port 3, bits 7-0	E0 ₇	Data bus,
52	45	44	56	D ₆	bits 7-0	P36	<del></del>	EO ₆	bits 7-0
53	46	45	57	D ₅		P35		EO ₅	
54	47	46	58	D ₄		P3 ₄		EO ₄	<del></del>
55	48	47	59	D3		P33	<del></del>	EO ₃	
56	49	48	60	D ₂		P3 ₂	_	EO ₂	
57	50	49 ·	61	D ₁		P3 ₁	_	EO ₁	
58	51	50	62	D _O		P3 ₀	<del></del>	EO _O	
59	52	51	63	ВА	Bus available output	P74	Port 7, bits 4-0		
<b>30</b>	53	52	64	LIR	Load instruction register output	P73	<del>-</del> .		
61	54	53	65	R/W	Read/Write output	P72	_		
62	55	54	66	WR	Write output	P7 ₁	<del></del>		
33	56	55	67	RD	Read output	P7 ₀	<del>-</del>		
64	57	56	68	E	External clock output	E	External clock output		



# **Section 2. Internal Architecture and Operation**

# 2.1 Operation Modes

The HD6301Y0 and HD63701Y0 operate in three MCU modes. The HD6303Y only operates in MCU mode 1. The mode program pins MP₀ and MP₁, and the STBY pin select the mode (table 2-1).

- MCU 1 (expanded): external memory access enabled, internal ROM disabled
- MCU 2 (expanded): external memory access enabled, internal ROM enabled
- MCU 3 (single-chip): external memory access disabled

Table 2-1. Mode Selection

MP ₁	$MP_0$	STBY	ROM	RAM	Interrupt Vector	Operation Mode
Low	High	Х	External	Internal	External	MCU 1 (expanded)
High	Low	Х	Internal	Internal	Internal	MCU 2 (expanded)
High	High	Х	Internal	Internal	Internal	MCU 3 (single-chip)

Note: X = Don't care

### 2.1.1 MCU Mode 1 (Expanded)

In MCU mode 1, port 3 is the data bus, port 1 is the lower address bus, and port 4 is the upper address bus. They can directly interface with HD6800 buses. Port 7 supplies signals such as R/W. See table 2-2. In mode 1, the ROM is disabled and the external address space is 65k bytes (figure 2-1). Since the HD6303Y has no internal ROM, it only operates in mode 1.




Figure 2-1. MCU Mode 1

### 2.1.2 MCU Mode 2 (Expanded)

MCU mode 2 is the same as mode 1, except that the ROM is enabled. The external address space is 48k bytes (figure 2-2).




Figure 2-2. MCU Mode 2



# 2.1.3 MCU Mode 3 (Single-Chip)

In MCU mode 3, all ports are I/O ports. There is no interface to external buses (figure 2-3).




Figure 2-3. MCU Mode 3

Table 2-2. Port Signals

Port	MCU Mode 1	MCU Mode 2	MCU Mode 3
1	Address bus (A ₀ -A ₇ )	Address bus (A ₀ -A ₇ )	I/O port
2	I/O port	I/O port	I/O port
3	Data bus (D ₇ -D ₀ )	Data bus (D ₇ -D ₀ )	I/O port
4	Address bus (A ₈ -A ₁₅ )	Address bus (A ₈ -A ₁₅ )	I/O port
5	I/O port	I/O port	I/O port
6	I/O port	I/O port	I/O port
7	RD, WR, R/W, LIR, BA	RD, WR, R/W, LIR, BA	Output port

# 2.2 Memory Map

The HD6301Y0, HD6303Y, and HD63701Y0 can access up to 65k bytes of external memory, depending on the operating mode. Figure 2-4 shows a memory map for each mode. The first 40 locations of each map, from \$00 to \$27, are reserved for the MCU's internal register area (table 2-3).




Figure 2-4. Memory Maps



Table 2-3. Internal Register Area

Address	Register	R/W	State at RESET
00	Port 1 data direction register	W	\$FE
01	Port 2 data direction register	W	\$00
02	Port 1	R/W	Undefined
03	Port 2	R/W	Undefined
04	Port 3 data direction register	W	\$FE
05	Port 4 data direction register	W	\$00
06	Port 3	R/W	Undefined
07	Port 4	R/W	Undefined
08	Timing control/status register 1	R/W	\$00
09	Free-running counter (upper byte)	R/W	\$00
0A	Free-running counter (lower byte)	R/W	\$00
0B	Output compare register 1 (upper byte)	R/W	\$FF
0C	Output compare register 1 (lower byte)	R/W	\$FF
0D	Input capture register (upper byte)	R	\$00
0E	Input capture register (lower byte)	R	\$00
0F	Timer control/status register 2	R/W	\$10
10	Rate, mode control register	R/W	\$C0
11	Tx/Rx control status register 1	R/W	\$20
12	Receive data register	R	\$00
13	Transmit data register	. W	\$00
14	RAM/port 5 control register	R/W	\$F8 or \$78
15	Port 5	R	Undefined
16	Port 6 data direction register	W	\$00
17	Port 6	R/W	Undefined
18	Port 7	R/W	Undefined
19	Output capture register 2 (upper byte)	R/W	\$FF
1A	Output capture register 2 (lower byte)	R/W	\$FF
1B	Timer control/status register 3	R/W	\$20
1C	Timer constant register	W	\$FF
1D	Timer 2 upcounter	R/W	\$00
1E	Tx/Rx control status register 2	R/W	\$28
1F	Test register		
20	Port 5 data direction register	W	\$00
21	Port 6 control/status register	R/W	\$07

# 2.3 Functional Pin Description

# 2.3.1 Power (V_{CC}, V_{SS})

 $V_{CC},\,V_{SS}$  are the power supply pins. Apply  $\,\pm\,5V\,\pm\,10\%$  to  $V_{CC}.$  Tie  $V_{SS}$  to ground.

# 2.3.2 Clock (XTAL, EXTAL)

XTAL and EXTAL connect to an AT-cut parallel resonant crystal. The chip has a divide-by-four circuit. For example, if a 4 MHz crystal is used, the system clock will be 1 MHz.



Figure 2-5 is an example of the crystal oscillator connection. The crystal and  $C_{L1}$  and  $C_{L2}$  should be located as close as possible to the XTAL and EXTAL pins. No line must cross the lines between the crystal oscillator and the XTAL and EXTAL pins.

The EXTAL pin can be driven by an external clock with a 45% to 55% duty cycle. The LSI divides the external clock frequency by four. The external clock should therefore be less than four times the maximum clock frequency. When using an external clock, the XTAL pin should be left open.




Figure 2-5. Recommended Crystal Oscillator Connection

# 2.3.3 Standby (STBY)

The STBY pin puts the MCU in standby mode. When STBY is low, the oscillation stops, and the internal clock is stabilized to put the MCU in a reset condition. To retain the contents of RAM during standby, write 0 to the RAM enable bit (RAME). RAME is bit 6 of the RAM/port 5 control register at address \$0014. RAM is disabled, and its contents are sustained. Refer to 3.5 Low Power Dissipation Mode for details on the standby mode.

# 2.3.4 Reset (RES)

This pin resets the MCU's internal state and provides a startup procedure. The RES input must be held low for at least 20 ms during power-on.

The CPU registers accumulator, index register, stack pointer, condition code register except for mask bit, RAM, and the data registers of the ports are not initialized during reset, so their contents are undefined.

#### 2.3.5 External Clock (E)

E provides a TTL-compatible system clock to external circuits. Its frequency is one-fourth that of the crystal oscillator or external clock. E can drive one TTL load and 90 pF.

# 2.3.6 Nonmaskable Interrupt (NMI)

When CPU detects a falling edge at the  $\overline{\text{NMI}}$  input, it begins the internal nonmaskable interrupt sequence. The instruction being executed when the  $\overline{\text{NMI}}$  is detected will proceed to completion. The interrupt mask bit of the condition code register does not affect the nonmaskable interrupt.

In response to an  $\overline{\text{NMI}}$  interrupt, the contents of the program counter, index register, accumulators, and condition code register will be saved onto the stack. After they are saved, a vector is fetched from \$FFFC and \$FFFD to the program counter, and the nonmaskable interrupt service routine starts.

Note: After reset, the stack pointer should be initialized to an appropriate memory location before any  $\overline{\text{NMI}}$  input.

# 2.3.7 Interrupt Requests (IRQ₁, IRQ₂)

The interrupt requests are level-sensitive inputs which request an internal interrupt sequence from the CPU.

# 2.3.8 Mode Program (MP₀, MP₁)

These pins determine the operation mode. Refer to 2.1 Operation Mode for details.

Note: The following signals RD, WR, R/W, LIR, MR, HALT, and BA, are only used in modes 1 and 2.

# 2.3.9 Read/Write (R/W; P7₂)

The read/write signal shows whether the MCU is in read (R/ $\overline{W}$  high) or write (R/ $\overline{W}$  low) state to the peripheral or memory devices. It is usually high, in read state. R/ $\overline{W}$  can drive one TTL load and 30 pF.

# 2.3.10 Read and Write (RD; P70, WR; P71)

The read and write outputs show active low outputs to peripherals or memories when the CPU is reading or writing. This enables the CPU to access LSI peripherals with  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  inputs easily. These pins can drive one TTL load and 30 pF.

# 2.3.11 Load Instruction Register (LIR; P7₃)

The LIR output low shows that the instruction opcode is on the data bus. LIR can drive one TTL load and 30 pF.

### 2.3.12 Memory Ready (MR: P5₂)


The memory ready control input lengthens the system clock's high period to allow access to low-speed memory. When MR is high, the system clock operates normally. But when MR is low, the high period will be lengthened depending on its low time in integral multiples of its cycle time. It can be lengthened up to 9  $\mu$ s.

During internal address or invalid memory access, MR is prohibited internally from decreasing operation speed. Even in the halt state, MR can lengthen the high period of the system clock to allow peripheral devices to access low-speed memories. MR is also used as P5₂. The function is chosen by the enable bit in the RAM/port 5 control register (bit 2) at \$0014. See 2.5 RAM/Port 5 Control Register for details.

# 2.3.13 Halt (HALT; P53)

The halt control input stops instruction execution and releases the buses. When  $\overline{HALT}$  switches low, the CPU finishes the current instruction, then stops and enters the halt state. When entering the halt state, the CPU sets BA (P7₄) high, and sets the address bus, data bus,  $\overline{RD}$ ,  $\overline{WR}$ , and  $\overline{R/W}$  to high impedance. When an interrupt occurs in the halt state, the CPU cancels the halt, and executes the interrupt service routine.

Note: When the CPU is in the interrupt wait state, executing the WAI instruction, HALT should be held high. If halt turns low, the CPU may fetch the incorrect vector after releasing the halt state (figure 2-6). If a halt is expected, a loop should be used instead of WAI (figure 2-7).






Figure 2-7. Branch Replacement for WAI

# 2.3.14 Bus Available (BA; P74)

The bus available output control signal goes high when the CPU accepts HALT and releases the buses. It is normally low. The HD6800 and HD6802 bring BA high and release the buses at WAI execution, but the HD6301Y0, HD6303Y, and HD63701Y0, don't. But if HALT goes low when the CPU is in the interrupt wait state after having executed a WAI, the CPU sets BA high and releases the buses. When HALT goes high, the CPU returns to the interrupt wait state.

#### 2.4 Ports

The HD6301Y0, HD6303Y, and HD63701Y0 provides seven ports (six 8-bit ports and a 5-bit port). Some pins have other uses, as shown in table 2-2. Table 2-4 shows the addresses of the ports and their data direction registers. Figure 2-9 shows block diagrams of each port. Table 2-5 shows the state of each port at reset.

Table 2-4. Port and Data Direction Register Address

Port Address	Data Direction Register
\$0002	\$0000
\$0003	\$0001
\$0006	\$0004
\$0007	\$0005
\$0015	\$0020
\$0017	\$0016
\$0018	
	\$0002 \$0003 \$0006 \$0007 \$0015 \$0017



Table 2-5. Port at Reset (Modes 1 and 2)

Port	State at Reset
1 (A ₀ -A ₇ )	High
2	High impedance
3 (D ₀ -D ₇ )	High impedance
4 (A ₈ -A ₁₅ )	High (Mode 1 only)
5	High impedance
6	High impedance
7	$\overline{RD}$ , $\overline{WR}$ , $R/\overline{W}$ , $\overline{LIR}$ = High BA = Low

Note: Port 4 is high impedance in Mode 2.

All ports are high impedance after reset in Mode 3.

#### 2.4.1 Port 1

Port 1 is an 8-bit I/O port (figure 2-8). The LSB of the DDR (\$0000) selects the data direction of the whole port(figure 2-9). In the expanded modes (1 and 2) port 1 is the lower address bus (A7-A₀). Port 1 can drive one TTL load and 90 pF capacitance.




Figure 2-8. Port 1 Block Diagram






Figure 2-9. Port 1 Register and Data Direction Register

#### 2.4.2 Port 2

Port 2 is an 8-bit I/O port (figure 2-10). Each bit of the DDR (\$0001) defines the data direction of the corresponding bit of port 2 (figure 2-11). Port 2 can drive one TTL load and 30 pF capacitance. It can produce 1 mA when  $V_{OUT} = 1.5 \text{ V}$  to directly drive the base of a Darlington transistor.

Port 2 pins are also used as I/O pins by timers 1, 2, and the SCI (table 2-6). The pin functions are controlled by registers in timers 1, 2, and the SCI.






Figure 2-10. Port 2 Block Diagram




Figure 2-10. Port 2 Block Diagram (Cont)






Figure 2-11. Port 2 Register and Data Direction Register

Table 2-6. Port 2 Pin Functions

Port 2	Pin	Alternate Function	Description
P20		Tin	Timer 1 input
P2 ₁		Tout1	Timer 1 output 1
P22		SCLK	SCI clock
P23		R _X	SCI receive input
P24		T _X	SCI transmit output
P25		Tout2	Timer 1 output 2
P26		Tout3	Timer 2 output 3
P27		TCLK	Timer 2 clock

Port 3 is an 8-bit I/O port (figure 2-12). The LSB of the DDR (\$0004) selects the data direction of the whole port (figure 2-13). In the expanded modes (1 and 2) port 3 is the lower data bus (D7-D0). Port 3 can drive one TTL load and 90 pF capacitance.




Figure 2-12. Port 3 Block Diagram




Figure 2-13. Port 3 Register and Data Direction Register



#### 2.4.4 Port 4

Port 4 is an 8-bit I/O port (figure 2-14). Each bit of the DDR (\$0005) defines the data direction of the corresponding bit of port 4 (figure 2-15). In the expanded modes (1 and 2), port 4 is the upper address bus (A₁₅-A₈). In mode 1 (expanded mode with no external ROM), the DDR is set automatically and port 4 outputs addresses. In mode 2 (expanded mode with external ROM), the DDR must be set to 1 for port 4 to function as the address bus. Pins that are not needed for the address bus can be used as input pins. Port 4 can drive one TTL load and 90 pF capacitance.




Figure 2-14. Port 4 Block Diagram




Figure 2-15. Port 4 Register and Data Direction Register

Port 5 is an 8-bit I/O port (figure 2-16). Each bit of the DDR (\$0020) defines the data direction of the corresponding bit of port 5 (figure 2-21). Port 5 can drive one TTL load and 30 pF capacitance.

 $P5_5$ - $P5_0$  are also used as control pins (table 2-7). The function of these pins is determined by the RAM/port 5 control register (RP5CR), except for  $P5_4$ /IS and  $P5_5$ /OS, which are controlled by the port 6 control/status register (P6CSR).

P55-P50 are also used as control pins (table 2-7). The function of these pins is determined by the RAM/port 5 control register (RP5CR), except for P54/IS and P55/OS, which are controlled by the port 6 control/status register (P6CSR).




Figure 2-16. Port 5 Block Diagram






Figure 2-16. Port 5 Block Diagram (Cont)

#### 2.4.6 Port 6

Port 6 is an 8-bit I/O port (figure 2-17). Each bit of the DDR (\$0016) defines the data direction of the corresponding bit of port 6 (figure 2-18). Port 5 can drive one TTL load and 30 pF capacitance. In addition, it can drive the base of Darlington transistors directly.

Port 6 can function as a parallel handshake interface under the control of the port 6 control/status register (P6CSR: \$0021). Port 6 has a data latch for input data (IS LATCH).




Figure 2-17. Port 6 Block Diagram




Figure 2-18. Port 6 Register and Data Direction Register



### 2.4.7 Port 7

Port 7 is a 5-bit output only port (figures 2-19, 2-20). In the expanded modes (1 and 2), port 7 outputs control signals from the CPU. Port 7 goes to high-impedance state during reset. Port 7 can drive one TTL load and 30 pF capacitance.




Figure 2-19. Port 7 Block Diagram




Figure 2-20. Port 7 Register

# 2.5 RAM/Port 5 Control Register

The RAM port 5 control register (RP5CR:\$0014) controls onchip RAM and port 5 (figure 2-22).

# 2.5.1 IRQ1E, IRQ2E

Setting IRQ₁E and IRQ₂E to 1 selects P5₀ and P5₁ as the  $\overline{\text{IRQ}_1}$  and  $\overline{\text{IRQ}_2}$  interrupt inputs. These bits are cleared at reset.

# 2.5.2 MRE, AMRE

When MRE or AMRE is set to 1. P5₂ becomes the MR input. When both are 0, memory ready is inhibited (table 2-8). In mode 3, memory ready is always inhibited, regardless of these bits. MRE is cleared at reset. AMRE is set to 1.

### 2.5.3 HLTE

When HLTE is set to 1, P53 becomes the HALT input. When 0, HALT is inhibited. In mode 3, HALT is always inhibited, regardless of HLTE. This bit is set to 1 at reset.

#### 2.5.4 STBY FLAG

Clearing STBY FLAG by software puts the MCU into standby mode. This flag is set to 1 at reset, so reset cancels the standby mode. If the STBY pin is low, this flag cannot be cleared.

#### 2.5.5 RAME

When RAME is set to 1, on-chip RAM is enabled. When 0, it is disabled. RAME is set to 1 at reset. This bit should be set to 0 before going into standby state to protect on-chip RAM data.

#### **2.5.6 STBY PWR**

When  $V_{CC}$  is not provided in standby mode, STBY PWR is cleared. If STBY PWR is set before the MCU goes to standby, and remains set after standby  $V_{CC}$  was continuously supplied, and the contents of on-chip RAM are valid.






Figure 2-21. Port 5 Register and Data Direction Register

Table 2-7. Port 5 Pin Functions

Port 5 Pin	Alternate Function	Description
P5 ₀	ĪRQ ₁	Interrupt input 1
P5 ₁	IRQ ₂	Interrupt input 2
P52	MR	Memory ready input
P53	HALT	Halt input
P54	īS	Input Strobe
P55	ŌS	Output strobe




Figure 2-22. RAM/Port 5 Control Register



Table 2-8. Memory Ready Function

MRE	AMRE	Function
0	0	Memory ready inhibited.
0	1	Auto memory ready. When the CPU accesses the external address regardless of MR, E clock automatically stays high one-cycle longer. This state is retained during reset.
1	0	Memory ready. MR pin controls E clock high time.
1	1	When the CPU accesses the external address space with the P5 ₂ (MR) pin low the auto memory ready operates. This function useful if there is both high-speed memory and slow memory outside. Input $\overline{\text{CS}}$ signal of slow memory to MR pin.



# 2.6 Port 6 Control/Status Register

The port 6 control/status register (P6CSR: \$0021) controls and holds the status of the port 6 handshake interface (figure 2-23). The handshake interface functions as follows.

- Latches the data input at port 6 on the falling edge of IS (P54).
- Outputs OS (P55) when reading or writing to port 6.
- When IS FLAG is set by the falling edge of IS, an interrupt occurs (figure 2-24).

#### 2.6.1 LATCH ENABLE

The LATCH ENABLE bit controls the port 6 input latch (IS LATCH). When it is set, the input data at port 6 will be latched in at the falling edge of  $\overline{\rm IS}$  (P54). Reading port 6 clears the latch. If LATCH ENABLE is 0, the input latch is disabled, and P54 acts as an ordinary I/O port. LATCH ENABLE is cleared at reset.

# 2.6.2 OSS

When OSS is set, writing to port 6 initiates an output strobe signal ( $\overline{OS}/P5_5$ ). When OSS is cleared, reading port 6 initiates an  $\overline{OS}$ . OSS is cleared at reset.

#### 2.6.3 OSE

When OSE is set, P55 is the output strobe, OS. When cleared, it is a normal I/O port.

### 2.6.4 IS IRQ1 ENABLE

When IS IRQ₁ ENABLE is set, IS FLAG set causes an IRQ₁ interrupt. When cleared, IS FLAG does not cause an interrupt. This bit is cleared during reset.

### 2.6.5 IS FLAG

The IS FLAG is set by the falling edge of  $\overline{\text{IS}}$ . It is a read-only flag. It is cleared by reading or writing to port 6 after reading the P6CSR. IS FLAG is cleared during reset.

Table 2-9 shows the conditions that set and reset the port 6 control/status register flags.






Figure 2-23. Port 6 Control/Status Register




Figure 2-24. Input Strobe Interrupt Block Diagram

Table 2-9. Port 6 Control Status Register Status Flags Set and Reset Conditions

Flag	Set Condition	Clear Condition
IS FLAG	Falling edge input to P54 (IS)	<ul> <li>Read the P6CSR then read or write the port 6, when IS FLAG = 1</li> <li>RES = 0</li> </ul>
ICF	FRC $\rightarrow$ ICR by rising or falling edge input to P20. (Selected by IEDG)	<ul> <li>Read the TCSR1 or TCSR2 then ICRH, when ICF = 1</li> <li>RES = 0</li> </ul>



# Section 3. CPU Function

# 3.1 CPU Registers

The CPU has three 16-bit registers and three 8-bit registers (figure 3-1).




Figure 3-1. CPU Registers

# 3.1.1 Accumulators (ACCA, ACCB, ACCD)

Two 8-bit accumulators, ACCA and ACCB, store the result of arithmetic/logic operations and data. When combined, these make up the 16-bit accumulator ACCD used for 16-bit operations. Note that the contents of ACCA and ACCB are destroyed by an ACCD operation.

### 3.1.2 Index Register (IX)

The 16-bit register IX stores 16-bit data for use in indexed addressing or for general purposes.

#### 3.1.3 Stack Pointer (SP)

The contents of the 16-bit register SP indicate the address of a stack. SP can also be used as a general-purpose register.

#### 3.1.4 Program Counter (PC)

The contents of the 16-bit PC indicate the address of the instruction being executed. Note that software cannot access this register.

### 3.1.5 Condition Code Register (CCR)

The CCR register consists of the carry (C), overflow (V), zero (Z), negative (N), interrupt mask (I), and half-carry (H) bits. After an instruction is executed, the CCR bits change state depending on the result of the operation. They can be tested by conditional branch instructions. The upper two bits of this register are not used.

Half-Carry (H):H is set to 1 if a carry at bit 3 or bit 4 occurs during an ADD, ABA, or ADC instruction. It is cleared if no carry occurs.

Interrupt Mask (I):When I is set to 1, it disables all maskable interrupts (IRQ₁, IRQ₂, and IRQ₃).

Negative (N): N is set to 1 if the MSB of the result of an operation is 1. N is cleared if it is 0.

**Zero** (**Z**): Z is set to 1 if the result of an operation is zero. Z is cleared if it is not zero.

**Overflow (V):** V is set to 1 if the result of an operation shows a two's complement overflow. It is cleared if there is no overflow.

Carry (C): C is set to 1 if a carry or borrow is generated from the MSB. If there is no carry or borrow, it is cleared.

# 3.2 Addressing Modes

The HD6301Y0, HD6303Y and HD63701Y0 instructions have seven addressing modes.

#### 3.2.1 Accumulator Addressing (ACCX)

The instruction addresses an accumulator and ACCA or ACCB is selected. Accumulator addressing instructions take one byte.

### 3.2.2 Immediate Addressing

Immediate addressing places the data in the second byte of an instruction, except LDS and LDX, which use the second and third bytes. An immediate instruction causes the CPU to address this operand. Immediate instructions take 2 or 3 bytes.

#### 3.2.3 Direct Addressing

In direct addressing, the second byte of an instruction holds the address where the data is stored. 256



bytes (\$00-\$FF) can be addressed directly. Storing data in this area reduces instruction time, so configuring \$00-\$FF as user's RAM is recommended. Direct addressing instructions take 2 bytes, or 3 bytes for AIM, OIM, EIM, or TIM.

#### 3.2.4 Extended Addressing

In extended addressing, the second byte of an instruction holds the upper eight bits of the absolute address of the stored data, and the third byte holds the lower eight bits. Extended addressing instructions take 3 bytes.

### 3.2.5 Indexed Addressing

In indexed addressing, the second byte of the instruction (third byte for AIM, OIM, EIM, or TIM instructions) is added to the lower eight bits of the index register. The carry is added to the upper eight bits of the index register, and the 16-bit sum is the memory location of the data. The modified address is held in the temporary address register, so the index register doesn't change. Indexed addressing instructions take 2 bytes, or 3 bytes for AIM, OIM, EIM, or TIM.

# 3.2.6 Implied Addressing

In implied addressing, the instruction itself specifies the address. For example, the instruction addresses the stack pointer or index register. Implied addressing instructions take 1 byte.

#### 3.2.7 Relative Addressing

In relative addressing, the second byte of the instruction and the lower eight bits of the program counter are added. The carry or borrow is added to the upper eight bits of the program counter. Locations from -126 to +129 bytes from the current location can be addressed. Relative addressing instructions take 2 bytes.

#### 3.3 Instruction Set

The HD6301Y0, HD6303Y, and HD63701Y0 are object-code upwardly compatible with the HD6801 to use all instructions of the HMCS6800. The instruction time of key instructions has been reduced improving throughput.

#### 3.3.1 Additional Instructions

Bit manipulation, index register and accumulator exchange, and sleep instructions have also been added to the HD6801 instruction set. AIM, OIM, EOM, and TIM are 3 byte instructions. The first byte is the opcode, second byte is the immediate data, and the third byte is the address modifier.

AIM: ANDs the immediate data with the memory contents and stores the result in memory. (M) AND (IMM) -> (M).

OIM: ORs the immediate data with the memory contents and stores the result in memory. (M) OR (IMM) -- (M).

**EIM:** EORs the immediate data with the memory contents and stores the result in memory. (M) EOR (IMM) -> (M).

**TIM:** ANDs the immediate data with the memory contents and changes the related flag in the condition code register. (M) AND (IMM).

**XGDX:** Exchanges the contents of the accumulator with the contents of the index register. (ACCD) (-) (IX).

SLP: Puts the MCU into sleep mode. Refer to 3.5 Low Power Dissipation Mode for details.

### 3.3.2 Instruction Set Summary

Tables 3-1 to 3-5 summarize the instruction set.

- Accumulator and memory manipulation instructions: table 3-1
- Index register and stack manipulation instructions: table 3-2
- Jump and branch instructions: table 3-3
- Condition code register manipulation: table 3-4
- Opcode map: table 3-5



Table 3-1. Accumulator and Memory Manipulation Instructions

. 1					_		Ad	dres	sing	Mod	des								Cor	nditio Reg	on C ister	ode	
		IN	/ME	D	D	REC	т	11	NDE	x	EX	TEN	ID.	IM	PLIE	D	Boolean/	5	4	3	2	1	0
Operations	Mnemonic	OP	~	#	OP	~	#	OP	~	#	OР	~	#	OР	~	#	Arithmetic Operation	н	1	N	z	٧	С
Add	ADDA	8B	2	2	9В	3	2	AB	4	2	вв	4	3				A+M→A	:	•	:	:	:	:
	ADDB	СВ	2	2	DB	3	2	ЕВ	4	2	FΒ	4	3				B+M-→B	1	•	1	1	:	1
Add Double	ADDD	СЗ	3	3	D3	4	2	Е3	5	2	F3	5	3				A : B+M : M+1 → A : B	•	•	1	1	1	:
Add Accumulators	ABA													1B	1	1	A+B→A	:	•	:	:	:	:
Add With Carry	ADCA	89	2	2	99	3	2	Α9	4	2	В9	4	3				A+M+C→A	:	•	:	;	:	i
	ADCB	С9	2	2	D9	3	2	E9	4	2	F9	4	3				B+M+C→B	1	•	1	1	1	:
AND	ANDA	84	2	2	94	3	2	Α4	4	2	В4	4	3				A・M→B	•	•	1	1	R	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				в∙м→в	•	•	I	1	R	•
Bit Test	BIT A	85	2	2	95	3	2	<b>A</b> 5	4	2	В5	4	3				A • M	•	•	:	1	R	•
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3				в•м	•	•	:	:	R	•
Clear	CLR							6F	5	2	7F	5	3				00→M	•	•	R	s	R	R
	CLRA													4F	1	1	00→A	•	•	R	S	R	R
	CLRB													5F	1	1	00→B	•	•	۵	S	R	R
Compare	СМРА	81	2	2	91	3	2	A1	4	2	В1	4	3				A-M	•	•	:	1	:	:
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3				B-M	•	•	1	1	ï	:
Compare Accumulators	СВА													11	1	1	A-B	•	•	:	1	ī	1
Complement, 1's	сом							63	6	2	73	6	3				M→M	•	•	:	:	R	s
	COMA													43	1	1	Ā→A	•	•	1	1	R	s
	сомв													53	1	1	B→B	•	•	:	:	R	s
Complement, 2's	NEG							60	6	2	70	6	3				00-M→M	•	•	1	1	1	(2)
(Negate)	NEGA													40	1	1	00-A→A	•	•	i	1	1	2
	NEGB				Г									50	1	,1	00-B→B	•	•	1	:	1	2
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD char- acters into BCD format	•	•	1	1	ı	3
Decrement	DEC			_				6A	6	2	7A	6	3				M-1→M	•	•	1	1	4	•
	DECA					-								4A	1	1	A-1→A	•	•	1	1	4	•
	DECB			Т	T		$\vdash$							5A	1	1	B-1→B	•	•	1	1	4	•
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3				A⊕M→A	•	•	1	ī	R	•
	EORB	С8	2	2	D8	3	2	E8	4	2	F8	4	3				B⊕M→B	•	•	1	1	R	•
Increment	INC							6C	6	2	7C	6	3				M+1→M	•	•	1	1	(5)	•
	INCA	Ė			-									4C	1	1	A+1→A	•	•	1	1	5	•
	INCB							-						5C	1	1	B+1→B	•	•	ī	1	5	•
Load	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3		-		M→A	•	•	1	1	R	•
Accumulator	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3		-		M→B	•	•	1	1	R	•
Load Double Accumulator	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3	-		-	M+1→B, M→A	•	•	1	1	R	•
Multiply Unsigned	MUL	$\vdash$	$\vdash$	$\vdash$	$\vdash$	<u> </u>	-	t		-	$\vdash$			3D	7	1	A×B→A : B	•	•	•	•	•	Œ
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3	<u> </u>	Ė	Ė	A <b>+</b> M→A	•	•	1	1	R	•
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	-	$\vdash$	-	B <b>-</b> M → B	•	•	1	i	R	
Push Data	PSHA	+	<del>-</del>	H	-	ŀ	F	+	†	Ē	<del>                                     </del>	<u> </u>	<u> </u>	36	4	1	A→Msp, SP-1→SP	•	•	•		•	
<del>-</del> <del>-</del> -	PSHB	-	-	$\vdash$	-	-	-	+-	-	-	$\vdash$		-	37	4	1	B→Msp.	•					
	FUID	L	<u> </u>	L	<u> </u>	Ĺ				L		L		3/	<u> </u>	1	SP-1→SP	_	L	_	•		Ľ

Note: Condition Code Register will be explained in Note of table 3-4.



Table 3-1. Accumulator and Memory Manipulation Instructions (Cont.)

						_	Ac	ldres	sing	Mod	des								Co	nditio Reg	on C ister		
		- 11	ММЕ	D	D	IREC	т	II	NDE	X	EX	CTEN	1D	IN	IPLII	ED	Boolean/	5	4	3	2	1	0
Operations	Mnemonic	OP	~	#	ОР	~	#	ОР	~	#	OP	~	#	ОР	~	#	Arithmetic Operation	Н	1	N	z	٧	С
Pull Data	PULA													32	-3	1	SP+1→SP, Msp→A	•	•	•	•	•	•
	PULB													33	3	1	SP+1→SP, Msp→B	•	•	•	•	•	•
Rotate Left	ROL							69	6	2	79	6	3					•	•	1	1	6	1
	ROLA													49	1	1	*1	•	•	1	1	6	1
	ROLB													59	1	1		•	•	1	1	6	1
Rotate Right	ROR							66	6	2	76	6	3					•	•	1	1	6	1
	RORA													46	1	1	*2	•	•	I	1	6	1
	RORB													56	1	1		•	•	1	1	6	1
Shift Left Arithmetic	ASL							68	6	2	78	6	3					•	•	1	1	(6)	1
, and an an an an an an an an an an an an an	ASLA													48	1	1	*3	•	•	1	1	(6)	1
	ASLB													58	1	1		•	•	1	1	6	1
Double Shift Left, Arithmetic	ASLD													05	1	1	*4	•	•	1	1	6	I
Shift Right	ASR							67	6	2	77	6	3					٥	0	1	1	6	1
Arithmetic	ASRA													47	1	1	<b>*</b> 5	•	•	1	1	6	1
	ASRB													57	1	1		0	0	1	1	6	1
Shift Right Logical	LSR							64	6	2	74	6	3					•	•	R	1	6	1
Logical	LSRA													44	1	1	*6.	•	•	R	ı	6	I
	LSRB													54	1	1		•	۰	R	i	6	1
Double Shift Right Logical	LSRD													04	1	1	*7	•	•	R	1	6	ī
Store	STAA				97	3	2	Α7	4	2	В7	4	3				A→M	•	۰	1	ī	R	•
Accumulator	STAB				D7	3	2	E7	4	2	F7	4	3				В→М	•	۰	ī	ı	R	0
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3				A→M B→M+1	•	•	I	1	R	•
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	В0	4	3				A-M→A	•	•	ī	1	1	ī
	SUBB	СО	2	2	DO	3	2	EO	4	2	F0	4	3				B−M→B	•	•	1	1	I	I
Double Subtract	SUBD	83	3	3	93	4	2	АЗ	3 5	2	вз	5	3				A : B−M : M+1 → A : B	0	•	1	1	1	1
Subtract Accumulators	SBA													10	1	1	A-B→A	9	•	1	1	1	1
Sabtract	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3	-	-		A-M-C→A	•	•	1	ı	I	1
With Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3		-		B-M-C→B	•	•	1	1	1	1
Transfer	TAB	_					_							16	1	1	A→B		•	1	1	R	0
Accumulators	ТВА	_	-	-			_					-		17	1	1	B→A	•	•	1	1	R	•
Test Zero or	TST							6D	4	2	7D	4	3				M-00	•	•	1	1	R	R
Minus	TSTA													4D	1	1	A-00	•	•	1	1	R	R
	TSTB													5D	1	1	B-00	•	•	1	1	R	R
And Immediate	AIM				71	6	3	61	7	3							M·IMM→M	•	•	1	1	R	•
OR Immediate	OIM				72	6	3	62	7	3							M <b>-</b> IMMM	•	•	ı	ī	R	•
EOR Immediate	EIM				75	6	3	65	7	3							M⊕IMM→M	•	•	1	:	R	•
Test Immediate	TIM				7B	4	3	6В	5	3							M · IMM	•		1	1	R	0
1 M A B	Ш	I	Ļ,		•	*2	M A B	4	_ <del>-</del>		I		I		<u>ь</u> о	]	*3 M A B		Ī			<u></u>	-
4 ACC	A / ACC AO B7	В	<b>}-</b> -	-о		*5	М А В	}-	] 	I		Ī	- Ц	<b>]-</b>	Ċ		*6 M A B 0 -65	П	Ī	П	<u>-</u> I		<b>~</b> [
0 ACC	A / ACC I	В	<b>]-</b> [	<u></u>			(	٥	Н		ΓA	C	H										

Table 3-2. Index Register and Stack Manipulation Instructions

							Ad	ldres	sing	Mo	des								Cor		on C ister		
Pointer	}	19	име	D	D	IREC	т	11	NDE	X	E)	(TEN	4D	IM	IPLII	ED	Boolean/	5	4	3	2	1	0
Operations	Mnemonic	OP	~	#	OР	~	#	ОР	~	#	ОР	~	#	ОР	~	#	Arithmetic Operation	н	1	2	z	٧	С
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	вс	5	3				X - M: M + 1	•	•	1	1	1	1
Decrement Index Reg	DEX													09	1	1	X – 1 → X	•	•	•	ī	•	•
Decrement Stack Pntr	DES													34	1	1	SP-1-SP	•	•	•	•	•	•
Increment Index Reg	INX													08	1	1	X+1 -→X	٠	•	•	1	•	•
Increment Stack Pntr	INS													31	1	1	SP+1-+SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				M···X _H , (M+1) ···X _L	•	•	7	1	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				M ··SPн, (M+1) →SPL	•	•	7	1	R	•
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3				X _H → M, X _L → (M+1)	•	•	7	1	R	•
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3				SP _H →M, SP _L →(M+1)	•	•	Ø	1	R	•
Index Reg → Stack Pntr	TXS													35	1	1	X-1-SP	•	•	•	•	•	•
Stack Pntr→Index Reg	TSX													30	1	1	SP+1→X	•	•	•	•	•	•
Add	ABX											ı		ЗА	1	1	B+X→X	•	•	•	•	•	•
Push Data	PSHX													зс	5	1	XL -•Msp, SP – 1 → SP XH → Msp, SP – 1 → SP	•	•	•	•	•	•
Pull Data	PULX													38	4	1	SP+1 →SP, Msp→XH SP+1 →SP, Msp→XL	0	0	•	•	•	•
Exchange	XGDX													18	2	1	ACCD→IX	•	•	•	•	•	•

Note: Condition Code Register will be explained in Note of table 3-4.

Table 3-3. Jump and Branch Instructions

							Ad	dres	sing	Mod	des								Cor		on C ister		
		RE	LAT	VE	DI	IREC	T	II	NDE	X	EX	TEN	D	IM	IPLIE	ED.		5	4	3	2	1	0
Operations	Mnemonic	ОР	~		OР	~	*	ОР	~	,	OР	~	#	OР	~	1	Branch Test	Н	1	N	z	v	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch if Carry Clear	всс	24	3	2													C=0	•	•	•	•	•	•
Branch if Carry Set	BCS	25	3	2													C=1	•	•	•	•	•	•
Branch if=Zero	BEQ	27	3	2													Z=1	•	•	•	•	•	•
Branch if≧Zero	BGE	2C	3	2													N⊕V=0	•	•	•	•	•	•
Branch if > Zero	BGT	2E	3	2													Z+ (N⊕V) =0	•	•	•	•	•	•
Branch if Higher	вні	22	3	2													C+Z=0	•	•	•	•	•	•
Branch if≦Zero	BLE	2F	3	2													Z+ (N⊕V) =1	•	•	•	•	•	•
Branch if Lower Or Same	BLS	23	3	2													C+Z=1	•	•	•	•	•	•
Branch if < Zero	BLT	2D	3	2													N⊕V=1	•	•	•	•	•	•
Branch if Minus	вмі	2B	3	2													N=1	•	•	•	•	•	•
Branch if Not Equal Zero	BNE	26	3	2													Z=0	•		•	•	•	•
Branch if Overflow Clear	вус	28	3	2													V=0	•	•	•	•	•	•
Branch if Overflow Set	BVS	29	3	2													V=1	•	•	•	•	•	•
Branch if Plus	BPL	2A	3	2													N=0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	5	2														•	•	•	•	•	•
Jump	JMP							6E	3	2	7E	.3	3					•	•.	•	•	•	•
Jump To Subroutine	JSR				9D	5	2	ΑD	5	2	BD	6	3					•	•	•		•	•
No Operation	NOP													01	1	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI													3В	10	1				(	8 —		
Return From Subroutine	RTS													39	5	1		•	•	•	•	•	•
Software Interrupt	SWI													3F	12	1		•	S	•	•	•	•
Wait for Interrupt*	WAI													3E	9	1		•	(9)	•	•	•	•
Sleep	SLP													1 A	4	1		•	•	•	•	•	•

Note: * WAI puts  $R/\overline{W}$  high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of table 3-4.



Table 3-4. Condition Code Register Manipulation Instructions

		Addre	essing I	Modes		Cor	nditio	on C	ode	Regi	ster
			Implied	1		5	4	3	2	1	0
Operations	Mnemonic	OP	~	#	Boolean Operation	Н	1	N	Z	٧	С
Clear Carry	CLC	ОС	1	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	1	1	0 →1	•	R	•	•	•	•
Clear Overflow	CLV	OA	1	1	0 <b>→</b> V	•	•	•	•	R	•
Sat Carry	SEC	OD	1	1	1 →C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	1	1	1-1	•	S	•		•	•
Set Overflow	SEV	ОВ	1	1	1 → V	•	•	•	•	S	•
Accumulator A→CCR	TAP	06	1	1	A→CCR			(1	0		1
CCR→Accumulator A	TPA	07	1	1	CCR →A	•	•	•	•		•

#### Legend

OP Operation Code (Hexadecimal)

Number of MCU Cycles

M_{SP} Contents of memory location pointed to by Stack Pointer

Number of Program Bytes

Arithmetic Plus

**Arithmetic Minus** 

Boolean AND

Boolean Inclusive OR

À Boolean Exclusive OR

М Complement of M Transfer into

Bit = Zero

00 Byte = Zero

# Condition Code Symbols

Half-carry from bit 3 to bit 4

Interrupt mask Ν

Negative (sign bit)

Zero (byte)

Overflow, 2's complement

Carry/Borrow from/to bit 7

Reset Always

Set Always

Set if true after test or clear

Not Affected

Note: Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

(Bit V) Test: Result = 10000000?

(Bit C) Test: Result = 00000000?

(Bit C) Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set)

(Bit V) Test: Operand = 10000000 prior to execution?

(Bit V) Test: Operand = 01111111 prior to execution?

(Bit V) Test: Set equal to N + C = 1 after the execution of instructions

(Bit N) Test: Result less than zero? (Bit 15=1) (All Bit) Load condition code register from stack.

(Bit I) Set when interrupt occurs. If previous set, a non-maskable interrupt is required to exist the wait state.

(Al Bit) Set according to the contents of accumulator A. (Bit C) Result of multiplication bit 7=1? (ACCB)

Table 3-5. Memory Map

OP						ACC	ACC	IND	EXT		ACCA	or SP			ACCE	3 or X		
CODI	E					Α	В	IND	DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	
	HI	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
LO	\	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
0000	0		SBA	BRA	TSX		NI	EG					SI	JB	)			0
0001	1	NOP	CBA	BRN	INS		_	А	IM		***************************************		CI	ИP				1
0010	2			вні	PULA		_	0	M				SI	ВС				2
0011	3			BLS	PULB		C	M			SL	BD ·			AD	DD		3
0100	4	LSRD		всс	DES		LS	SR					Al	ND				4
0101	5	ASLD		BCS	TXS			E	M				В	IT				5
0110	6	TAP	TAB	BNE	PSHA		R	OR					LI	)A				6
0111	7	TPA	TBA	BEQ	PSHB		A:	SR				STA				STA		7
1000	8	INX	XGDX	BVC	PULX		A	SL					E	OR				8
1001	9	DEX	DAA	BVS	RTS		R	OL					Al	DC				9
1010	Α	CLV	SLP	BPL	ABX		D	EC					0	RA				Α
1011	В	SEV	ABA	ВМІ	RTI			Т	M				Al	DD				В
1100	С	CLC		BGE	PSHX		IN	IC.			С	PX			LI	DD		С
1101	D	SEC		BLT	MUL		T	ST		BSR		JSR				STD	***************************************	D
1110	E	CLI		BGT	WAI		_	JI	MP		L	DS			L	DX		E
1111	F	SEI		BLE	SWI		С	LR			1	STS				STX		F
		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	

☑ UNDEFINED OP CODE

^{*} Only AIM, OIM, EIM, TIM instructions



# 3.4 CPU Instruction Flow

When operating, the CPU fetches an instruction from memory and executes the required function. This sequence starts from  $\overline{\text{RES}}$  high, and repeats itself continuously if not affected by a special instruction or control signal. SWI, RTI, WAI, and SLP instructions change this operation, and  $\overline{\text{NMI}}$ ,  $\overline{\text{IRQ}}_1$ ,  $\overline{\text{IRQ}}_2$ ,  $\overline{\text{IRQ}}_3$ ,  $\overline{\text{HALT}}$ , and  $\overline{\text{STBY}}$  control it. Figure 3-2 shows the CPU mode transitions, and figure 3-3 is the CPU system flowchart. Table 3-6 shows the CPU operating states and port states.




Figure 3-2. CPU Operation Mode Transitions




Figure 3-3. System Flowchart

Table 3-6. CPU Operating States and Port States

Port	Mode	Reset	Standby ³	Halt ⁴	Sleep
1 (A ₀ -A ₇ )	1, 2	High	High impedance	High impedance	High
	3	High impedance	High impedance	_	Кеер
2	1, 2	High impedance	High impedance	Keep	Кеер
	3	High impedance	High impedance		Кеер
3 (D ₀ -D ₇ )	1,2	High impedance	High impedance	High impedance	High impedance
	3	High impedance	High impedance		Кеер
4 (A ₈ -A ₁₅ )	1	High	High impedance	High impedance	High
	2	High impedance	High impedance	High impedance	Note 5
	3	High impedance	High impedance		Кеер
5	1, 2	High impedance	High impedance	Keep	Keep
	3	High impedance	High impedance		Keep
6	1, 2	High impedance	High impedance	Keep	Кеер
	3	High impedance	High impedance		Keep
$\vec{7}$	1, 2	Note 1	High impedance	.Note 2	Note 1
	3	High impedance	High impedance		Кеер

#### Notes:

- 1.  $\overline{RD}$ ,  $\overline{WR}$ ,  $R/\overline{W}$ ,  $\overline{LIR}$  = high; BA = low.
- 2.  $\overline{RD}$ ,  $\overline{WR}$ ,  $R/\overline{W}$  = high impedance;  $\overline{LIR}$ , BA = high.
- 3. E is high impedance in standby state.
- 4. HALT cannot be accepted in mode 3.
- 5. Address output pin = high; Input port = high impedance.

# 3.5 Low Power Dissipation Modes

The MCU has two low power dissipation modes, sleep and standby. Table 3-7 shows the MCU state in sleep and standby modes.



Table 3-7. Sleep and Standby Modes

	Sleep Mode	Standby Mode
Oscillation circuits	Continue operation	Stop
CPU	Stop	Stop
CPU registers	Hold	Undefined
RAM	Hold	Hold
I/O pins	Hold	High impedance
Timers	Continue operation	Stop
SCI	Continue operation	Stop
Internal Registers	Hold	Reset
How to release	Interrupt STBY = low Reset start	STIBY = high before reset start (Hold RES low after STBY high until oscillator stabilizes, 20 ms min)

#### 3.5.1 Sleep Mode

The MCU goes into sleep mode when the SLP instruction is executed. In the sleep mode, the CPU stops operation while maintaining the registers' contents. Peripherals such as the timers and the SCI continue their functions. One-fifth as much power is dissipated in sleep mode as in the operating mode.

The sleep mode is terminated by an interrupt, or a RES or STBY signal. RES causes the MCU to reset, STBY causes it to go into standby mode. When the CPU receives an interrupt request, it returns to operating mode. If the interrupts are enabled, it branches to the interrupt service routine. If they are masked, it executes the next instruction. However, if timer 1 or 2 prohibits a timer interrupt, the CPU won't cancel the sleep mode because there is no interrupt request to the CPU.

The sleep mode reduces power dissipation for a system that doesn't need the CPU's continuous operation. Figure 3-4 is the sleep instruction timing chart.




Figure 3-4. Sleep Instruction Timing



#### 3.5.2 Standby Mode

When the  $\overline{STBY}$  input goes low, the MPU stops all clocks and goes to the reset state. In this mode, power dissipation is greatly reduced. All pins except  $V_{CC}$ ,  $V_{SS}$ ,  $\overline{STBY}$ , and XTAL (outputs 0) are detached from the MCU internally, and go to high impedance.

In standby mode, power is supplied to the MCU, so that the contents of RAM are retained. The MCU returns from this mode with a reset.

An example of the use of this mode follows. First, save the CPU state and SP contents in RAM by an NMI routine. Then disable the RAME bit in the RAM control register and set the STBY PWR bit to go to standby mode. If the STBY PWR bit is still set after reset start, power has been supplied to the MCU and the RAM contents have been retained properly. The system can restore itself by returning the pre-standby information to the SP and registers. Figure 3-5 shows the timing at the NMI, RES and STBY pins.

Note: In standby mode, the mode program pins, MP₀ and MP₁, should be held according to the operation mode. If they are opened, the standby current will increase over the specified value.




Figure 3-5. Standby Mode Timing



#### 3.6 Trap Function

The CPU generates an interrupt with the highest priority (TRAP) when it fetches an undefined instruction or an instruction from outside of memory space. The trap function prevents system malfunctions caused by noise or program error.

#### 3.6.1 Opcode Error

When the CPU fetches an undefined opcode, it saves the CPU registers as well as performing the normal interrupt procedure and branches to TRAP (\$FFEE, \$FFEF). This has the highest priority next to reset.

#### 3.6.2 Address Error

When an instruction is fetched from outside the internal ROM, RAM, and external memory area, the MCU generates an address interrupt as well as an opcode error. But on a system with no external memory, a trap is not generated if an instruction is fetched from the external memory area. Table 3-8 shows the addresses where an address error occurs in each mode. This function is available only for an instruction fetch, and does not apply to data read/write.

Table 3-8. Address Error Addresses

Mode	Address
1	\$0000-\$001F
2	\$0000-\$001F
3	\$0000-\$003F, \$0100-\$EFFF

#### 3.6.3 Caution

The trap function has a retry function other interrupts do not have. The program flow returns to the address where the trap occured when RTI returns the CPU to the main routine from the TRAP routine. The retry can prevent problems caused by noise, etc. However, if another trap occurs, the program can repeat the retry/TRAP cycle forever. Consideration is necessary in programming.

In figure 3-6, after executing instruction OPn, the MPU fetches and decodes an undefined opcode and generates a trap interrupt. When the RTI is executed in the trap interrupt servicing routine, the MPU will put \$FF03 in the PC, fetch the same opcode, and generate the trap again. The MPU will endlessly repeat loop ABC.



In figure 3-7, after executing the BSR, the branch destination address is output to the address bus to fetch the first instruction of the subroutine. If \$0001 is erroneously output as the address, the MPU will decode it and generate a trap interrupt. When the RTI is executed in the trap interrupt servicing routine, the MPU will put \$0001 in the PC, and start from this address. This will generate another trap, in an endless loop.




Figure 3-6. Executing an Undefined Opcode

Figure 3-7. Erroneous Fetch

#### 3.7 Reset

To reset the MCU during operation, hold  $\overline{RES}$  low for at least 3 system-clock cycles. At the third cycle, when the clock signal is low, all the address buses become high. While  $\overline{RES}$  is low, the buses remain high. When  $\overline{RES}$  goes high, the MCU starts the following operations.

- 1. Latches the value of the mode program pins, MP₁ and MP₀.
- 2. Initializes the internal registers (see table 2-3).
- Sets the interrupt mask bit. For the CPU to recognize the maskable interrupts \(\overline{IRQ}_1\), \(\overline{IRQ}_2\), and IRQ₃, this bit should be cleared in advance.
- 4. Puts the contents (= start address) of the last two addresses (\$FFFE, \$FFFF) into the program counter and starts the program from this address. See table 2-4.

The MCU cannot accept a reset input until the clock oscillation is stable after power-on (20 ms maximum). This is because the reset signal is internally synchronized to the clock as shown in figure 3-8. Until oscillation starts, the MCU is undefined. As the I/O ports are controlled directly by the RES pin, they are reset after power-on reset. At this time, the data registers of these ports don't change. Refer to 2.4 Ports for the state of the ports during reset. Figure 3-9 shows reset timing.




Figure 3-8 Reset Circuit






Figure 3-9 Reset Timing

#### 3.8 Interrupts

The CPU will complete the current instruction before accepting the request. If the interrupt mask bit in the condition code register is set, the request will be ignored. When the interrupt sequence starts, the contents of the program counter, index register, accumulators, and condition code register will be saved onto the stack. Then the CPU sets the interrupt mask bit and will not respond to further maskable interrupt requests. In the last cycle of the interrupt, the CPU fetches the vectors shown in table 3-9, transfers their contents to the program counter and branches to the interrupt service routine.

The external interrupt pins  $\overline{\text{IRQ}}_1$  and  $\overline{\text{IRQ}}_2$  are also used as P5₀ and P5₁. The function is chosen by the enable bits in the RAM/port 5 control register (bits 0 and 1) at \$0014. See 2.5 RAM/Port 5 Control Register for details.

When one of the internal interrupts, ICI, OCI, TOI, CMI, or SIO is generated, the CPU produces the internal interrupt signal, IRQ $_3$ . IRQ $_3$  functions just the same as  $\overline{\text{IRQ}}_1$  or  $\overline{\text{IRQ}}_2$ , except for its vector address. Table 3-9 is an interrupt vector map, figure 3-10 is the interrupt sequence, and figure 3-11 is the interrupt circuit block diagram.



Table 3-9. Interrupt Vector Memory Map

Priority	<u>Vector L</u> MSB	ocation LSB	Interrupt
Highest	FFFE	FFFF	RES
Ī	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	SWI (Software interrupt)
	FFF8	FFF9	IRQ ₁ , ISF (Port 6 input strobe)
	FFF6	FFF7	ICI (Timer 1 input capture)
	FFF4	FFF5	OCI (Timer 1 output compare 1, 2)
	FFF2	FFF3	TOI (Timer 1 overflow)
	FFEC	FFED	CMI (Timer 2 counter match)
	FFEA	FFEB	ĪRQ ₂
Lowest	FFF0	FFF1	SIO (RDRF + ORFE + TDRE + PER)




Figure 3-10. Interrupt Sequence




Figure 3-11. Interrupt Circuit Block Diagram

The SEI instruction sets the interrupt mask bit, inhibiting interrupts. The CLI instruction clears the interrupt mask bit, allowing interrupts. The TAP instruction can set and clear the interrupt mask bit also. There must be at least two cycles between clearing the interrupt mask bit and setting it again, or an interrupt which occurs between setting and clearing the bit cannot be accepted (figure 3-12).




Figure 3-12. CLI and SEI Timing



# Section 4. Timer 1

The 16-bit programmable timer, timer 1, can measure an input waveform and independently generate two independent waveforms. The pulse widths of the input and output waveforms can vary from microseconds to seconds.

Timer 1 has the following components (figure 4-1).

- Control/status register 1 (8 bits)
- · Control/status register 2 (7 bits)
- · Free-running counter (16 bits)
- · Output compare register 1 (16 bits)
- · Output compare register 2 (16 bits)
- Input capture register (16 bits)




Figure 4-1. Timer 1 Block Diagram

**@HITACHI** 

# 4.1 Free-Running Counter (FRC)

The key element of timer 1 is the 16-bit free-running counter. It is incremented by the system clock. The counter value can be read by software without affecting the counter. Reset clears the counter.

The free-running counter is located at addresses \$0009 and \$000A. When the CPU writes to the high byte of the FRC (\$0009), a preset value (\$FFF8) is actually written to both bytes of the counter, regardless of the write data value. When the CPU writes to the low byte (\$000A) after the high byte, both the low and high byte of the write data value are written to the FRC. See figure 4-2. The counter operates this way when written to by double-byte store instructions (STD, STX, etc).




Figure 4-2. Counter Write Timing

# 4.2 Output Compare Registers (OCR)

The output compare registers are 16-bit read/write registers that control the output waveforms. They are located at \$000B, \$000C (OCR1) and \$0019, \$001A (OCR2).

The OCR's are constantly compared to the FRC. When the data matches, the output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in TCSR2 is set to 1, an output level bit (OLVL) will be output to bit 1 (Tout1) and bit 5 (Tout2) of port 2. To determine the output level for the next compare match, change OCR and OLVL.

The OCR is set to \$FFFF after reset. The compare function is inhibited for a cycle just after a write to the OCR or the upper byte of the FRC. This is so that the 16-bit value will be valid in the OCR, and because \$FFF8 is set after the FRC's upper byte is written.

To write to the OCR, use a 2-byte transfer instruction, such as STX.

# 4.3 Input Capture Register (ICR)

The input capture register is a 16-bit read-only register located at \$000D, \$000E. It stores the FRC's value when an external input signal transition at P2₀ generates an input capture pulse. Which transition generates the pulse is defined by the input edge bit (IEDG) in TCSR1.

To input an edge bit to the edge detector, clear bit 0 of port 2's DDR. When an input transition occurs at the next cycle of the CPU's ICR upper-byte read, the input capture pulse will be delayed one cycle. To ensure input capture, the CPU must read the ICR with a 2-byte transfer instruction. The ICR is cleared to all zeros during reset.

# 4.4 Timer Control/Status Register 1 (TCSR1)

The timer control/status register 1 is an 8-bit register located at \$0008 (figure 4-3). All of the bits can be read and the lower 5 can be written to. The 3 upper read-only bits indicate the timer status.




Figure 4-3. Timer Control/Status Register 1

#### 4.4.1 Output Level 1 (OLVL1)

OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and OCR1. If OE1, bit 0 of TCSR2 is set to 1, OLVL1 will be output at port 2 bit 1. Bit 0.

#### 4.4.2 Input Edge (IEDG)

IEDG determines whether the rising edge or the falling edge of P2₀ will trigger data transfer from the counter to the ICR. IEDG = 0 specifies a falling edge (high to low); IEDG = 1 specifies a rising edge (low to high). Bit 0 of port 2's DDR must be cleared for this function to operate. Bit 1.

## 4.4.3 Enable Timer Overflow Interrupt (ETOI)

Setting ETOI to 1 enables timer overflow interrupt (TOI) to trigger an internal interrupt (IRQ₃). When ETOI is cleared, the interrupt is inhibited. Bit 2.

#### 4.4.4 Enable Output Compare Interrupt 1 (EOCI1)

Setting EOCI1 to 1 enables output compare interrupt 1 (OCI1) to trigger an internal interrupt (IRQ₃). When EOCI1 is cleared, the interrupt is inhibited. Bit 3.



#### 4.4.5 Enable Input Capture Interrupt (EICI)

Setting EICI to 1 enables input capture interrupt (ICI) to trigger an internal interrupt (IRQ₃). When EICI is cleared, the interrupt is inhibited. Bit 4.

#### 4.4.6 Timer Overflow Flag (TOF)

TOF is set when the counter value increments from \$FFF to \$0000. TOF is cleared when CPU reads the TCSR1, then the counter's upper byte (at \$0009). Bit 5, read only.

#### 4.4.7 Output Compare Flag 1 (OCF1)

OCF1 is set when a match has occurred between the FCR and OCR1. Writing to OCR1 (\$000B or \$000C) after reading the TCSR1 or TCSR2 clears OCF1. Bit 6, read only.

#### 4.4.8 Input Capture Flag (ICF)

ICF is set when the transition of the P2₀ input signal selected by IEDG causes the counter to transfer its data to the ICR. Reading the high byte of the ICR (\$000D) after reading TCSR1 or TCSR2 clears ICF. Bit 7, read only.

# 4.5 Timer Control/Status Register 2 (TCSR2)

The timer control/status register 2 is a 7-bit register located at \$000F (figure 4-4). All of the bits can be read and the lower 4 can be written to. The 3 upper read-only bits indicate the timer status.

Both TCSR1 and TCSR2 are cleared during reset.




Figure 4-4. Timer Control/Status Register 2

#### 4.5.1 Output Enable 1 (OE1)

Setting OE1 to 1 enables OLVL1 to appear at P2₁ when a match has occurred between the counter and the output compare register 1 (OCR1). Clearing OE1 makes P2₁ an I/O port. Bit 0.



#### 4.5.2 Output Enable 2 (OE2)

Setting OE2 to 1 enables OLVL2 to appear at P2₅ when a match occurs between the counter and the output compare register 2 (OCR2). Clearing OE2 makes P2₅ an I/O port. Bit 1.

Note: If OE1 or OE2 is set to 1 before the first output compare match after reset, P2₁ or P2₅ will output 0.

#### 4.5.3 Output Level 2 (OLVL2)

OLVL2 is transferred to P2₅ when a match occurs between the counter and OCR2. If OE2 (bit 1 of TCSR2) is set to 1, OVLV2 will be output at P2₅. Bit 2.

#### 4.5.4 Enable Output Compare Interrupt 2 (EOCI2)

Setting EOCI2 to 1 enables output compare interrupt 2 (OCI2) to trigger an internal interrupt (IRQ₃). When EOCI2 is cleared, the interrupt is inhibited. Bit 3.

## 4.5.5 Output Compare Flag 2 (OCF2)

OCF2 is set when a match has occurred between the FCR and OCR2. Writing to OCR2 (\$0019 or \$001A) after reading TCSR2 clears OCF1. Bit 6, read only.

#### 4.5.6 Output Compare Flag 1 (OCF1) and Input Capture Flag (ICF)

The OCF1 and ICF addresses are partially decoded. The CPU reading TCSR1/TCSR2 makes it possible to read OCF1 and ICF into bits 6 and 7.



#### 4.6 Timer Status Flags

Table 4-1 shows set and clear conditions of each status flag in timer 1.

If flag set and clear conditions occur at the same time, timer 1 flags will be set.

Table 4-1 Timer 1 Status Flags

Flag		Set Condition	Clear Condition
Timer 1	ICF	· FRC → ICR at edge of P2 ₀	· Read TRCSR1 or TRCSR2, then ICR _H · RES = 0
	OCF1	· OCR1 = FRC	· Read TRCSR1 or TRCSR2, then write OCR1H or OCR1L · RES = 0
	OCF2	· OCR2 = FRC	· Read TRCSR2, then write OCR2 _H or OCR2 _L · RES = 0
	TOF	· FRC=\$FFFF+1 cycle	· Read TRCSR, then FRC _H · RES = 0

#### 4.7 Precautions on Clearing OCF

Writing to the OCR after reading the TCSR when the OCF is 1 clears the OCF. However, the OCF is not cleared under the following conditions.

- 1. A compare match is found before the CPU writes to the OCR after reading the TCSR with OCF = 0.
- A compare match is found at the same time as the CPU writes to the OCR after reading the TCSR with OCF = 1.

#### See figure 4-5.

The OCF will always be cleared if you assure that a compare match does not occur between the TCSR read and the OCR write. In example 1, figure 4-6, the OCR is loaded with the contents of the free-running counter (FRC) before the TCSR is read. A compare match will not occur until the FRC is counted up. In example 2, an OCR write cycle is executed immediately before and after TCSR read. A compare match will not occur until a match occurs between the contents of the FRC and the OCR write data.






Figure 4-5. OCF Clearing Timing on Condition




Figure 4-6 Clearing the OCF

# Section 5. Timer 2

In addition to timer 1, the HD6301Y0, HD6303Y, and HD63701Y0, have an 8-bit reloadable timer for counting external events, timer 2. Timer 2 has a timer output, so the MCU can generate three independent waveforms.

Timer 2 has the following components (figure 5-1).

- Control/status register 3 (7 bits)
- Upcounter (8 bits)
- · Time constant register (8 bits)




Figure 5-1. Timer 2 Block Diagram

# 5.1 Timer 2 Upcounter (T2CNT)

The 8-bit upcounter is located at \$001D. It operates from the clock input selected by CKS0 and CKS1 of TCSR3. The counter can always be read without being affected. In addition, it can be written to at any time, even during counting.

The counter is cleared when the counter value matches the time constant register (TCONR) value, or during reset.



If the CPU writes to the counter during a cycle when it is being cleared, it will not be cleared, but will take the value written by the CPU.

## 5.2 Time Constant Register (TCONR)

The 8-bit write-only time constant register is located at \$001C. It is always being compared to the upcounter.

When it matches, the counter match flag (CMF) of the timer control/status register 3 (TCSR3) is set. P26 will then output the value selected by TOS0 and TOS1 of the TCSR3. When the CMF is set, the counter will be cleared simultaneously and start counting from \$00. This enables regular interrupts and waveform output without any software attention. TCONR is set to \$FF during reset.

When a write-only register like TCONR is read by the MCU, \$FF always appears on the data bus. Whenever the MCU performs an arithmetic or logic operation between memory, and a write-only register, the result will be \$FF.

#### 5.3 Timer Control/Status Register 3 (TCSR3)

The 7-bit timer control/status register is located at \$001B (figure 5-2). All bits can be read and all bits can be written except CMF (bit 7). TCSR3 is cleared at reset.




Figure 5-2. Timer Control/Status Register 3

#### 5.3.1 Input Clock Select 0 and 1 (CKS0, CKS1)

CKS0 and CKS1 select the counter clock as shown in table 5-1. When the external clock is selected, the rising edge of P2₇ increments the counter. The external clock's frequency can be up to one-half the system clock frequency. If the E clock divided by 8 or 128 is selected, the clock comes from timer 1, so do not write to the FRC. Bits 0 and 1.

Table 5-1. Input Clock Select

CKSU	Input Clock
0	E clock
1	E/8
0	E/128
1	External clock (P27)
	0 1 0

# 5.3.2 Timer Output Select 0 and 1 (TOS0, TOS1)

When the upcounter matches TCONR, timer 2 will output to  $P2_6$  as selected by TOS0 and TOS1 (table 5-2). When TOS0 and TOS1 are 0,  $P2_6$  will be an I/O port. When toggle output is selected, the  $P2_6$  output level reverses each time the upcounter and TCONR match. This produces a 50% duty cycle square wave at  $P2_6$  without software support. Bits 2 and 3.

Table 5-2. Timer 2 Output Select

TOS1	TOS0	Timer Output
0	0	Timer output inhibited
0	1	Toggle output
1	0	Output 0
1	1	Output 1

#### 5.3.3 Timer 2 Enable (T2E)

When T2E is cleared to 0, the clock input to the upcounter is inhibited, and the upcounter stops. When T2E is set, the clock selected by CKS0 and CKS1 is input to the upcounter. Bit 4.

Note: P26 outputs 0 when T2E bit is 0 and timer 2 is enabled by TOS0 and TOS1. It also outputs 0 when T2E is 1 and timer 2 is output enabled before the first match occurs.

#### 5.3.4 Enable Counter Match Interrupt (ECMI)

Setting ECMI to 1 enables CMI to trigger an internal interrupt (IRQ₃). When ECMI is cleared, the interrupt is inhibited. Bit 6.

#### 5.3.5 Counter Match Flag (CMF)

The read-only CMF bit is set when the upcounter matches the TCONR. It is cleared by writing a zero to it. Bit 7.

#### 5.4 Timer Status Flag

Table 5-3 shows set and clear condition of each status flag in timer 2.

If flag set and clear condition occurs at the same time, timer 2 flag will be set.

Table 5-3. Timer 2 Status Flag

Flag	Set Condition	Clear Condition
CMF	· T2CNT = TCONR	· Write 0 to CMF · RES = 0

#### 5.5 Precaution for toggle pulse function of HD6301Y0/HD6303Y/HD63701Y0 Timer 2

Please pay attention to the following items when using Timer 2 as Toggle pulse output function.

#### **PHENOMENAN**

Just when T2CNT's content equals a TCR's content, after writing "1" to T2E bit of TCSR3 to output toggle pulses from P26, the abnormal rising edge occurs at P26 and the first pulse width will be 1/2 E clock cycle.

Therefore, in the application which needs off-and-on pulse groups, you can't get 50%-duty output pulse at anytime.

Timing chart of Timer 2 and P26 is shown in Fig. 1 when TCR = N and CKS = 0 CKS1 = 0 to select E-clock as input pulse.

Case (1) is normal operation because T2CNT ≠ TCR. Case (2) is abnormal operation because T2CNT = TCR, and 1/2 E pulse is generated.

#### CAUTION

In the case of outputting the off-and-on toggle pulse from P26, please write "1" to T2E bit of TSCR3, when content of T2CNT isn't equal to one of TCR. To realize above method, please write "1" to T2E bit after writing "00" to T2CNT.

Explanation T2CNT: Timer 2 Up Counter T2E:

Timer 2 Enable bit




Figure 1. The Timing Chart of Timer 2 Counter and P26 (T OUT3)

# Section 6. Serial Communications Interface

The serial communications interface (SCI) has two operating modes: asynchronous with NRZ format, and clock synchronous. The synchronous mode transfers data synchronized with the serial clock.

The SCI has the following components (figure 6-1).

- Transmit/receive control/status register 1 (TRCSR1)
- Transmit/receive control/status register 2 (TRCSR2)
- · Rate/mode control register (RMCR)
- · Receive data register (RDR)
- Receive data shift register (RDSR)
- Transmit data register (TDR)
- · Transmit data shift register (TDSR)




Figure 6-1. SCI Block Diagram

#### 6.1 Initialization

The serial I/O hardware must be initialized by the software for operation. The usual procedure follows.

- 1. Write the desired operating mode to the RMCR.
- 2. Write the desired operating mode to the TRCSR.



The TE and RE bits may only be set when P2₃ and P2₄ are used for serial I/O only. But TE and RE should be 0 when you set the baud rate and operating mode. Clearing and setting TE and RE again must take more than one cycle at the current baud rate. If they are set within less than 1 cycle, transmit/receive initialization may fail.

# 6.2 Asynchronous Mode

The asynchronous mode has two data formats:

- 1 start bit + 8 data bits + 1 stop bit
- 1 start bit + 9 data bits + 1 stop bit

In addition, the ninth bit can be set to 1 in the 9-bit format to form a third format:

1 start bit + 8 data bits + 2 stop bits

#### 6.2.1 Asynchronous Transmission

Setting TE in the TRCSR enables transmission. P2₄ becomes the serial output port regardless of the state of bit 4 of the DDR.

Both RMCR and TRCSR should be set to the desired operating conditions. When TE is set, a 10-bit preamble (8-bit format) or 11-bit preamble (9-bit format) will be sent. When it is being sent, internal synchronization will stabilize, and the transmitter will become ready to send.

At this point, if the TDR is empty (TDRE = 1), all 1's will be output, to indicate the idle state. If the TDR contains data (TDRE = 0), the data is sent to the transmit data shift register, and transmission begins.

During transmission, first a 0 start bit is sent. Then 8 or 9 bits of data, starting at bit 0, are transmitted, followed by a stop bit of 1.

When the TDR is empty, hardware sets the TDRE flag bit. If the CPU doesn't respond to the TDRE flag before the next normal transfer should start, the transmitter sends 1's (instead of the 0 start bit) until data is provided to the data register. While the TDRE is set, the transmitter will not send a 0.

#### 6.2.2 Asynchronous Reception

Setting the RE bit enables reception. P2₃ becomes the serial input port, regardless of the state of bit 3 of the DDR. The contents of TRCSR and RMCR select the data receive operating mode. The first 0 (space) synchronizes the receive bit flow. Each bit of the following data will be strobed in the middle.



If the stop bit is not 1, the receiver assumes a framing error, and sets ORFE. When a framing error occurs, the receiver transfers the data to the receive data register and the CPU can read the data that caused the error. This makes it possible to detect line breaks.

If the stop bit is 1, the data is transferred to the receive data register and the interrupt flag RDRF is set. If the RDRF is still set when the stop bit of the next data is received, the receiver sets ORFE to indicate an overrun.

When the CPU reads the RDR in response to the RDRF or ORFE in the TRCSR, the RDRF or ORFE bit is cleared to 0.

#### 6.2.3 Asynchronous Clock Source

When using an internal clock for asynchronous serial I/O, keep the following in mind:

- Set CC1 and CC0 to 1 and 0, respectively (table 6-3).
- A clock will be generated regardless of the value of TE and RE.
- The maximum clock rate is E/16.
- . The output clock rate is the same as the bit rate.

When using an external clock, keep the following in mind:

- Set CC1 and CC0 to 1 and 1, respectively.
- The external clock frequency should be set to 16 times the baud rate.
- Maximum clock frequency is that of the system clock

## 6.3 Clock Synchronous Mode

In the clock synchronous mode, data transmission is synchronized with a clock pulse. The SCI has a fully independent transmitter and receiver, which make full duplex asynchronous operation possible. Therefore, in synchronous mode, the only clock I/O pin is P2₂, so simultaneous transmit and receive is not available. In synchronous mode, TE and RE should not be set to 1 at the same time. Figure 6-2 is the clock and data format for synchronous mode.






Figure 6-2. Clock Synchronous Mode

#### 6.3.1 Synchronous Transmission

Setting the TE bit in the TRCSR enables transmission. P2₄ becomes the serial output port regardless of bit 4 in the DDR. Both the TRCSR and RMCR should be set to the desired operating conditions for transmission.

When external clock input is selected, data is transmitted under the TDRE flag 0 from P2₄, synchronized with 8 clock pulses input to P2₂. Data is transmitted from bit 0, and TDRE is set when the transmit data shift register is empty. More than 8 external clock pulses are ignored.

When the transmitter is selected to output the clock, the SCI outputs the clock and synchronous data when the TDRE flag is cleared.

#### 6.3.2 Synchronous Reception

Setting the RE bit enables data reception. P2₃ becomes the serial input port regardless of bit 3 in the DDR. TRCSR and RMCR select the data reception operating mode.

If external clock input is selected, the RE bit should be set while the clock signal at P2₂ is high. After the RE bit is set, 8 external clock pulses and synchronized bits of receive data are input at P2₂ and P2₃ respectively. The SCI puts a bit of data into the receive data shift register at every clock pulse, and sets the RDRF flag after 8 bits have been received. More than 8 pulses are ignored. When the CPU reads the received data, RDRF is cleared, and the SCI starts receiving the next data. Clear RDRF when P2₂ is high.

When the receiver is selected to output the clock, 8 clocks are output to P2₂ when the RE bit is set. The receive data should appear at P2₃ synchronously with this clock. When the first byte of data is received, the SCI sets the RDRF flag. To receive the next byte, clear the RDRF flag to start the clock and start receiving.



# 6.4 Transmit/Receive Control Status Register (TRCSR)

The TRCSR is located at \$0011 (figure 6-3). All 8 bits can be read, and bits 0-4 can be written to. TRCSR is initialized to \$20 during reset.




Figure 6-3. Transmit/Receive Control Status Register

#### 6.4.1 Wake-Up (WU)

In a typical multiprocessor configuration, the software protocol provides the destination address as the first byte of a message. The wake-up function allows uninterested MCU's to ignore the rest of the message. When the WU bit is set, the SCI stops receiving data until the next message.

The wake-up function is triggered by one frame length of consecutive 1's (10 bits for 8-bit data, 11 bits for 9-bit data). This function is only available in asynchronous mode. Do not set WU in clock synchronous mode. Receiving these consecutive 1's wakes up the SCI and clears WU. The SCI starts receiving data. The RE flag should be set before WU is set. Bit 0.

#### 6.4.2 Transmit Enable (TE)

When TE is set, transmit data will appear at  $P2_4$  after a 1-frame preamble in asynchronous transmission, or immediately in clock synchronous transmission.  $P2_4$  will be the serial output regardless of the state of bit 4 of port 2's DDR. If TE is cleared, serial I/O doesn't affect  $P2_4$ . Bit 1.

#### 6.4.3 Transmit Interrupt Enable (TIE)

Setting TIE enables TDRE to trigger an internal interrupt (IRQ2). Clearing TIE inhibits the interrupt. Bit 2.

#### 6.4.4 Receive Enable (RE)

Setting RE inputs the signal at P2₃ regardless of the state of bit 3 of port 2's DDR. When RE is cleared, serial I/O doesn't affect P2₃. Bit 3.



#### 6.4.5 Receive Interrupt Enable (RIE)

Setting RIE enables RDRF or ORFE (TRCSR bit 6 or 7) to trigger an internal interrupt (IRQ₃). Clearing RIE inhibits the interrupt. Bit 4.

#### 6.4.6 Transmit Data Register Empty (TDRE)

In asynchronous mode, the SCI sets TDRE when the TDR is transferred to the TDSR. In the clock synchronous mode, SCI sets TDRE when the TDSR is empty. TDRE is reset by reading the TRCSR and writing new transmit data to the transmit data register. TDRE is set to 1 at reset. Bit 5, read only.

#### 6.5.7 Overrun/Framing Error (ORFE)

The SCI sets ORFE when an overrun or framing error is generated during data receive. An overrun error occurs when new receive data is ready to be transferred to the RDR, and RDRF is still set. A framing error occurs when a stop bit is not 0. ORFE is only affected in asynchronous mode. Reading the RDR after reading the TRCSR clears the ORFE. It is cleared at reset. Bit 6, read only.

#### 6.4.8 Receive Data Register Full (RDRF)

RDRF is set when the RDSR is transferred to the RDR. Reading the RDR after reading the TRCSR clears the RDRF. It is cleared at reset. Bit 7, read only.

Note: When more than 1 of bits 5, 6, and 7 are set, one TRCSR read will clear them all. It is not necessary to read the TRCSR once for each bit.

## 6.5 Transmit Rate/Mode Control Register (RMCR)

The RMCR (figure 6-4) controls the following for serial I/O:

- Baud rate
- Clock source
- Operation mode
- Data format
- P2₂ function

In addition, if the 9-bit asynchronous format is used, RMCR holds the ninth bit. All bits can be read, and all bits can be written to, except bit 7 (RD8).






Figure 6-4. Transfer Rate/Mode Control Register

#### 6.5.1 Speed Select (SS0, SS1, SS2)

SS0-SS2 control the baud rate used for the SCI. Table 6-1 lists the available baud rates. The timer 1 FRC (SS2 = 0) and the timer 2 upcounter (SS2 = 1) provide the internal clock to the SCI. When SS2 is set, timer 2 functions as the baud rate generator. Timer 2 generates a baud rate dependent on TCONR as shown in table 6-2. Bits 0, 1, and 5.

Table 6-1. SCI Bit Times and Transfer Rates

#### **Asynchronous**

SS0	SS1	SS2	XTAL E	2.4576 MHz 614.4 kHz	4.0 MHz 1.0 MHz	4.9152 MHz 1.2288 MHz
0	0	0	E/16	26 μs/38400 baud	16 μs/62500 baud	13 μs/76800 baud
0	0	1	E/128	208 μs/4800 baud	128 μs/7812.5 baud	104.2 μs/9600 baud
0	1	0	E/1024	1.67 ms/600 baud	1.024 ms/976.6 baud	833.3 ms/1200 baud
0	1	1	E/4096	6.67 ms/150 baud	4.096 ms/244.1 baud	3.333 ms/300 baud
1	Х	X		Note 1	Note 1	Note 1

#### Note:

1. When SS2 = 1, timer 2 is the SCI clock. The baud rate is as follows:

Baud rate = f/[32(TCONR +1)]

Where:

f = timer 2 input clock frequency

TCONR = contents of timer constant register, 0-255



Table 6-1. SCI Bit Times and Transfer Rates (cont.)

## Clock Synchronous (Note 1)

SS2	SS1	SS0	XTAL E	4.0 MHz 1.0 MHz	6.0 MHz 1.5 MHz	8.0 MHz 2.0 MHz	12.0 MHz 3.0 MHz
0	0	0	E/2	2 μs/bit	1.33 μs/bit	1 μs/bit	0.667 μs/bit
0	0	1	E/16	16 μs/bit	10.7 μs/bit	8 μs/bit	5.33 μs/bit
0	1	0	E/128	128 μs/bit	85.3 μs/bit	64 μs/bit	42.7 μs/bit
0	1	1	E/512	512 μs/bit	341 μs/bit	256 μs/bit	171 μs/bit
1	Х	Х		Note 2	Note 2	Note 2	Note 2

#### Notes:

- Bit rates for internal clock operation. External clock can operate from DC to 1/2 system clock frequency.
- 2. When SS2 is 1, timer 2 is the SCI clock. The bit rate is as follows:

Bit rate (μs/bit)= 4(TCONR + 1)/f

Where:

f = timer 2 input clock frequency

TCONR = contents of timer constant register, 0-255

Table 6-2. Baud Rate and Time Constant Register Example

		XTAL Frequency			
2.4576 MHz	3.6864 MHz	4.0 MHz	4.9152 MHz	8.0 M	Hz 12.0 MHz
21	32	35	43	70	106
127	191	207	255	51	77
63	95	103	127	207	38
31	47	51	63	103	155
15	23	25	31	51	77
7	11	12	15	25	38
3	5		7	12	19
1	2		3		9
0		***************************************	1		
			0		
	127 63 31 15 7 3	21     32       127     191       63     95       31     47       15     23       7     11       3     5       1     2	2.4576 MHz     3.6864 MHz     4.0 MHz       21     32     35       127     191     207       63     95     103       31     47     51       15     23     25       7     11     12       3     5       1     2	2.4576 MHz       3.6864 MHz       4.0 MHz       4.9152 MHz         21       32       35       43         127       191       207       255         63       95       103       127         31       47       51       63         15       23       25       31         7       11       12       15         3       5       7         1       2       3         0       1       1	2.4576 MHz       3.6864 MHz       4.0 MHz       4.9152 MHz       8.0 MHz         21       32       35       43       70         127       191       207       255       51         63       95       103       127       207         31       47       51       63       103         15       23       25       31       51         7       11       12       15       25         3       5       7       12         1       2       3       3         0       1       1       1

#### Note:

1. E/8 is used as the clock for 110 baud, E is used for all other baud rates.



#### 6.5.2 Clock Control/Format Select (CC0, CC1, CC2)

CC0, CC1, and CC2 control the clock source and data format (table 6-3). They are cleared during reset, so the MCU will be in clock synchronous mode with external clock. Therefore, P2₂ starts out as a clock input. To use P2₂ as an output port, set bit 2 of the port 2 DDR to 1 and set CC1 and CC0 to 0, 1. Bits 2, 3, and 4.

Table 6-3. SCI Format and Clock Source Control

CC2	CC1	CC0	Format	Mode	Clock Source	P2 ₂
0	0	0	8-bit data	Clock synchronous	External	Clock input
0	0	1	8-bit data	Asynchronous Internal Not used		Not used
0	1	0	8-bit data	Asynchronous	Internal	Clock output (note 1)
0	1	1	8-bit data	Asynchronous	External	Clock input
1	0	0	8-bit data	Clock synchronous	Internal	Clock output
1	0	1	7-bit data	Asynchronous	Internal	Not used
1	1	0	7-bit data	Asynchronous	Internal	Clock output (note 1)
1	1	1	7-bit data	Asynchronous External Clock		Clock input

#### Note:

# 6.6 SCI Receiving Margin

The receiving margin for the SCI is as follows.

Allowable deviation of bit error (t - t0)/t0 =  $\pm 43.7\%$ Allowable deviation of character error (T-T0)/T0 =  $\pm 4.37\%$ 

T, T0, t, and t0 are defined in figure 6-5. When a modern is used for communication, waveform distortion may exceed the allowable value, depending on the modern and channel.

Clock output regardless of bits TE and RE of TRCSR.






Figure 6-5. Bit and Character Error

# 6.7 SCI Status Flags

Table 6-4 shows set and clear conditions of each status flag in the SCI.

If flag set and clear conditions occur at the same time, the SCI flags will be cleared.

Table 6-4. SCI Status Flags

Flag		Set Condition	Clear Condition
SCI	RDRF	· RDSR → RDR	<ul> <li>Read TRCSR1 or TRCSR2, then RDR</li> <li>RES = 0</li> </ul>
	ORFE	<ul> <li>Framing error (async mode).</li> <li>Stop bit = 0</li> <li>Overrun error (async mode).</li> <li>RDSR → RDR when RDRF = 1</li> </ul>	<ul> <li>Read TRCSR1 or TRCSR2, then RDR</li> <li>RES = 0</li> </ul>
	TDRE	<ul> <li>TDR → TDSR (async mode)</li> <li>TDSR is empty (clock sync mode)</li> </ul>	Read TRCSR1 or TRCSR2, then write to TDR
	PER	· PEN = 1	• Read TRCSR2, then RDR RES = 0



#### 6.8 Precaution for clock-synchronous serial communication interface

When transmitting through clock-synchronous serial communication interface, TE bit should not be cleared with TDRE of TRCSR (\$11) is "0".

The TDRE set and clear conditions of SCI are shown as follows.

	Set Condition	Clear Condition
	<ol> <li>TDR → transmit shift register (asynchronous)</li> </ol>	When writing to TDR after TRCSR read, with TDRE = 1, TDRE is cleared.
TDRE	Transmit shift register is empty.     (clock-synchronous)	
	3. RES = 0	

If transmit data is written to TDR, and then TE bit is cleared with TDRE = 0 to stop transmitting, TDRE remains "0".

In this case, even if TE bit is set and transmit data is written again, the TDR data is not transmitted.

Please note that TE bit must be cleared after the last data has been transmitted.

(This caution is not applied to asynchronous serial communication interface.)

# Section 7. HD63701Y0 Programmable ROM (EPROM)

# Programmable ROM Operation

The HD63701Y0's on-chip EPROM is programmed in the PROM mode (figures 37 and 38). PROM mode is set by bringing  $MP_0$ ,  $MP_1$ , and  $\overline{STBY}$  low. In PROM mode, the MCU doesn't operate. It can be programmed like a

standard 27256 EPROM using a standard PROM programmer and a socket adapter. Table 18 lists recommended PROM programmers and socket adapters.




Figure 7.1 PROM Mode Functional Diagram and Memory Map

Socket Adapter

Table 7.1 PROM Programmers and Socket Adapters

			Type Name		
Maker	Type Name	Maker	DP-64S, DC-64S	FP-64	CP-68
DATA I/O	121B	Hitachi	HS31YESS11H	HS31YESF01H	HS31YESC01H
	22B	-			
	29B	_			

#### **Table 7.2 PROM Mode Selection**

**PROM Programmer** 

	Pin			
Mode	CE	ŌĒ	V _{PP}	E0 ₀ —E0 ₇
Programming	Low	High	V _{PP}	Data input
Verify	High	Low	V _{PP}	Data output
Programming inhibited	High	High	V _{PP}	High impedance




Figure 7-2. PROM Mode Pin Arrangement

# 7.1 Programming and Verification

When the  $\overline{CE}$  pin is held low after the programming voltage (V_{PP}) is applied, data can be programmed in PROM one byte at a time through port 3. To verify the data, hold the V_{PP}/ $\overline{OE}$  and  $\overline{CE}$  pins low after programming, and the programmed data will be output from port 3.

When  $\overline{\text{CE}}$  is returned high, port 3 will be high impedance, and PROM programming/verification will be inhibited.

Programming precautions: The PROM memory cells should be programmed under specific voltage and timing conditions. The higher the program voltage and the longer the program pulse is applied, the more electrons will be injected into the floating gate. However, if an overvoltage is applied to V_{PP}, the p-n junction may be permanently damaged. Pay particular attention to PROM programmer overshot. Negative voltage noise will cause a parasitic transistor effect, which may reduce breakdown voltage. The address range must be \$000 through \$3FFF because the on-chip EPROM is 16K bytes. Fill remainder

The address range must be \$000 through \$3FFF because the on-chip EPROM is 16K bytes. Fill remainder of EPROM area with FFFF for PROM programmer to correctly verify.

The HD63701Y0 is connected electrically to the PROM programmer through a socket adapter. Therefore, pay attention to the following:

- Confirm that the socket adapter is firmly fixed on the PROM programmer.
- Do not touch the socket adapter or the LSI during programming. Mis-programming can be caused by poor contacts.

#### 7.2 Erasing (Window Package)

The EPROM is erased by exposing the LSI to ultraviolet light. All erased bits are in 1's.

The conditions for erasing are: ultraviolet light with wavelength of 2537 Å, and a minimum irradiation of  $15 \text{ W} \cdot \text{s/cm}^2$ . These conditions are satisfied by exposing the LSI to an ultraviolet light rated at 12,000  $\mu\text{W/cm}^2$  for 15-20 minutes, at a distance of 1 inch.

# 7.3 Characteristics and Applications

#### 7.3.1 Principles of Programming/Erasing

The HD63701Yo's memory cells are the same as an EPROM's. Therefore they are programmed by applying high voltage to control gates and drains, which injects hot electrons into the floating gate (figure 7-3). The condensed electrons in the floating gate are stable, surrounded by an energy barrier of SiO₂ film. Such a cell becomes a 0 bit due to the memory threshold voltage change. A cell with no condensed electrons at its floating gate appears as a 1 bit.




Figure 7-3. Cross-Section of EPROM Memory Cell

The electron charge in memory cells may decrease as time goes by. This can be caused by:

- Ultraviolet light, discharged by photo-emitting electrons (erasure principle)
- 2. Heat, discharged by thermal emitting electrons
- 3. High voltage, discharged by a high electric field at the control gate or drain

If the oxide film covering a floating gate is defective, the erasure rate is great. Normally, electron erasure does not occur, because such defective devices are found and removed during testing.



#### 7.3.2 Window-Type Package Precautions

Glass Erasure Window: If the glass window comes in contact with plastic or anything with a static charge, the LSI may malfunction due to the electrostatic charge on the surface of the window. If this occurs, exposing the LSI to ultraviolet light for a few minutes neutralizes the charge, and restores the LSI to normal operation. However, charge stored in the floating gate decreases at the same time, so reprogramming is recommended.

Electrostatic charge buildup on the window is a fundamental cause of malfunctions. Measures for its prevention are the same as those for preventing electrostatic breakdown:

- 1. Operators should be grounded when handling equipment.
- 2. Do not rub the glass window with plastics.
- 3. Be careful of coolant sprays, which may contain a few ions.
- 4. The ultraviolet shading label (which includes conductive material) effectively neutralizes charge.

Ultraviolet Shading Label: If the LSI is exposed to fluorescent light or sunlight, its memory contents may be erased by the small quantity of ultraviolet light in these sources. In strong light, the MCU may fail under the influence of photocurrent. To prevent these problems, it is recommended that the device be used with an ultraviolet shading label covering the erasure window after programming.

Special labels are sold for this purpose. They contain metal to absorb ultraviolet light. When choosing a label, note the following:

- Adhesion (mechanical intensity)—Re-use and dust reduce adhesion. Peeling off a label may cause static electricity. Therefore, erasing and rewriting is recommended after peeling. Sticking a new label over the old one is better than replacing a label.
- Allowable temperature range—The allowable environmental temperature range of the label should be noted. If it is used under conditions outside this range, the paste may stiffen or adhere to the label, causing paste to remain on the window when the label is removed.
- Moisture resistance—The allowable moisture range and environmental conditions of the label should be noted. It is difficult to find a shade label applicable to all conditions. The proper label should be selected depending on the intended use of the MCU.



# Section 8. Applications

# 8.1 HD6301Y0 in Expanded Mode

Figure 8-1 shows a microcomputer system using all CMOS peripheral LSI's as an application example of the HD6301Y0 in the expanded mode (modes 1, 2).

Ports 1 and 4 are used for address output, and port 3 is used for data I/O. The system is controlled by directly connecting  $\overline{RD}$  and  $\overline{WR}$  as memory control signals and  $\overline{R/W}$  and  $\overline{E}$  as peripheral controls.




Figure 8-1. All CMOS Microcomputer System



## 8.2 HD6301Y0 in Single-Chip Mode

Figure 8-2 shows a printer controller using the HD6301Y0 in the single-chip mode (mode 3).

The HD6301Y0 controls a 16-dot printer using I/O lines as its ports. Data from the host is transferred to the MCU through the serial interface or through a Centronics interface at port 3.




Figure 8-2. Printer Controller

### 8.3 Timer Applications

### 8.3.1 Timer 1

Timer 1 is a 16-bit programmable timer with the same architecture as the timer on the HD6301V1, but with an output compare register added. Timer 1 can perform the following four operations:

- 1. Waveform generation or interval timing using output compare register 1 (OCR1)
- 2. Waveform generation or interval timing using output compare register 2 (OCR2)
- 3. Pulse width or pulse cycle measurement using the input capture register
- 4. Interval timing with overflow interrupt



**Waveform Generation.** The values of the output compare registers (OCR1, OCR2) are compared with the free-running counter (FRC) at every E cycle. When a match occurs, an output compare flag (OCF1, OCF2) is set. When an output enable bit (OE1E, OE2E) is set, the value of the output level bit (OLVL1, OLVL2) is output at port 2 (Tout1: P2₁, Tout2: P2₅). Figure 9-3 is a flowchart for OCR1 waveform generation.




Figure 8-3. OCR1 Waveform Generation

Pulse Width Measurement. The input capture register (ICR) latches the free-running counter value at the transition of the external input signal, measuring the pulse width or cycle. Figure 8-4 is a flowchart of pulse width measurement.






Figure 8-4. ICR Pulse Width Measurement

### 8.3.2 Timer 2

The 8-bit reloadable timer provides such functions as an external event counter, interval timer, waveform generator, and SCI baud rate generator.

**External Event Counter.** Operate timer 2 as an external event counter by setting input clock select, CKS0 and CKS1, to external clock and writing 1 into T2E. The timer 2 upcounter is incremented by the external clock's rising edge. Figure 9-5 shows the routine that generates an interrupt after N external events occur (where N is an integer between 1 and 256).



#### 8.3.2 Timer 2

The 8-bit reloadable timer provides such functions as an external event counter, interval timer, waveform generator, and SCI baud rate generator.

External Event Counter. Operate timer 2 as an external event counter by setting input clock select, CKS0 and CKS1, to external clock and writing 1 into T2E. The timer 2 upcounter is incremented by the external clock's rising edge. Figure 9-5 shows the routine that generates an interrupt after N external events occur (where N is an integer between 1 and 256).




Figure 8-5. External Event Counter

**Square-Wave Generator.** Timer 2 can generate a continuous square wave without software supervision. Figure 8-6 shows this routine.




Figure 8-6. Square-Wave Generator



#### 8.4.1 Timer 2 Baud Rate Generator

The SCI can use six kinds of clock source: timer 1's FRC (four kinds), timer 2, and an external clock. The timer 1 baud rate clocks are not adjustable, but timer 2 can provide any baud rate. Figure 8-7 shows how timer 2 can provide the baud rate.




Figure 8-7. Timer 2 as Baud Rate Generator

#### 8.4.2 Interface between HD6301Y0 and HD6305X0

An HD6301Y0 can interface to an HD6305X0 in the clock synchronous mode. This gives 99 I/O lines, suitable for systems requiring many I/O lines. Figure 8-8 shows an example of this interface.




Figure 8-8. HD6301Y0 to HD6305X0 Interface

Employing the clock synchronous mode enables the HD6301Y0 to interface easily to peripheral devices (A/D converter, real-time clock, etc) which use a clock synchronous interface, as well as to the HD6305X0.



### 8.4.3 I/O Expansion

The SCI can be used in the clock synchronous mode to supplement the available parallel I/O ports. Use an external shift register to perform the serial-to-parallel conversion. Figure 8-9 shows this kind of I/O expansion.




Figure 8-9. I/O Expansion in Clock Synchronous Mode

## 8.4.4 SCI Multiplexer

Use an analog multiplexer as shown in figure 8-10 to use the SCI with both an asynchronous and a clock synchronous device, such as an HD6305X0 and an RS-232C.






Figure 8-10. Multiplexed SCI

## 8.5 Lowering Operating Current

## 8.5.1 Lowering Operating Frequency

The HD6301Y0/HD6303Y operating current is approximately proportional to the operating frequency (figure 8-11). Therefore, if the system does not require a high-speed MCU, power can be reduced by lowering the operating frequency.




Figure 8-11. Operating Frequency and Current (Typical)

#### 8.5.2 Sleep Mode

The SLP instruction puts the MCU into the sleep mode. In the sleep mode, current consumption is reduced to one-fourth to one-fifth of that in the operating state. When the CPU acknowledges an interrupt request, it cancels the sleep mode. The average power consumption can be reduced by putting the CPU in sleep mode whenever it doesn't actually execute any instructions, such as in interrupt wait state or polling. Figure 8-1 2 shows a routine which wakes the CPU up every 65 ms, using the overflow interrupt of the timer 1 FRC.




Figure 8-12. Low Power Consumption Using the Sleep Mode

#### 8.5.3 Standby Mode

Bringing  $\overline{STBY}$  (pin 7) low puts the MCU into standby mode. In standby mode, the oscillator stops and the MCU goes into the reset state. The contents of RAM are maintained as long as  $V_{CC}$  is greater than or equal to 2 V. In standby mode, current consumption is reduced to a few  $\mu A$ . RAM can be maintained by battery.

Bringing STBY high cancels standby mode. The MCU releases the reset state and starts oscillation.

RES (pin 6) should be held low for at least the oscillation stabilization time (t_{RC}) after STBY high. Figure 8-13 gives an example of a circuit that sets standby from software. Figure 8-14 shows the timing for this circuit, and figure 8-15 is an operating flowchart.






Figure 8-13. Standby Circuit Example




Figure 8-14. Standby Timing




Figure 8-15. Standby Circuit Flowchart



## 8.6 Memory Ready Application

The memory ready function allows the MCU to access low-speed memories or low-speed devices. Figure 8-16 shows a circuit example, and figure 8-17 is its timing chart.




Figure 8-16. Low-Speed Memory Access Circuit




Figure 8-17. Memory Ready Bus Timing



## 8.7 Halt Application

The halt function enables the MCU in the expanded mode to interface with a DMAC (HD6844) and execute DMA (figure 8-18).




Figure 8-18. One-Channel DMAC Interface Example

## 8.8 RD, WR Application

 $\overline{\text{RD}}$  and  $\overline{\text{WR}}$ , as well as E and  $\overline{\text{RW}}$ , can act as external interface signals.  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  allow the MCU to easily interface with the 80xx family peripherals as well as with the 6800 series. Figure 8-19 shows an example of an interface between an MCU and an 8255.




Figure 8-19. HD6301Y0 and 8255 Interface

## 8.9 LCD-II Interface Application

Figure 8-20 and 8-21 show examples of interfaces between an HD6301Y0 and a liquid crystal driver (LCD-II). The interface lines are TTL compatible. The HD6301Y0 in the expanded mode in figure 8-20 interfaces with the LCD-II directly through the external bus lines. Port 3 connects to the LCD-II data bus, R/W connects to R/W, A₀ connects to RS, and the rest of the address bus is decoded and ANDed with E to connect with E on the LCD-II.

The HD6301Y0 in the single-chip mode in figure 8-21 interfaces with the LCD-II through the I/O port. The read/write operation should be performed with care for the timing of the LCD-II E signal and others.






Figure 8-20. LCD-II Interface, Expanded Mode




Figure 8-21. LCD-II Interface, Single-Chip Mode

## 8.10 Oscillation Circuit Board Design

Keep the following rules in mind when designing the circuit to connect the crystal resonator with the XTAL and EXTAL pins (figure 8-22, 8-23).

- The crystal and load capacitors should be as close to the LSI as possible. External noise at the XTAL and EXTAL pins will disturb normal oscillation.
- 2. Keep the lines from XTAL and E as far apart as possible. Avoid parallel wiring. Interference from E to XTAL will disturb normal oscillation.
- Do not allow signal or power lines to cross or run closely parallel to the oscillator lines (signals A, B, C in figure 8-22). They will disturb normal oscillation. Keep the resistance between XTAL and EXTAL pins and the next nearest pins greater than 10 MΩ.




Figure 8-22. Oscillation Circuit Precautions




Figure 8-23. Oscillation Circuit Board Design Example



# Appendix I. Electrical Characteristics

## I.1 HD6301Y0, HD63A01Y0, HD63B01Y0, HD63C01Y0 Electrical Characteristics

### **Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Supply voltage	Vcc	-0.3 to +7.0	٧
Input voltage	Vin	-0.3 to V _{CC} +0.3	V
Operating temperature	Topr	-20 to +70	°C
Storage temperature	T _{stg}	-55 to +150	°C

Note:

This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend  $V_{inv}$   $V_{out}$ :  $V_{ss} \le (V_{in} \text{ or } V_{out}) \le V_{CC}$ .

#### **Electrical Characteristics**

#### **DC Characteristics**

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, f = 0.1 \text{ to } 3.0 \text{ MHz}, V_{SS} = 0 \text{ V}, Ta = -20 \text{ to } +70 ^{\circ}\text{C})$ 

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Input high voltage	RES, STBY,	VIH	V _{CC} -0.5		V _{CC} +0.3	٧	
	EXTAL		V _{CC} ×0.7		V _{CC} +0.3	٧	-
	Other inputs	-	2.0		V _{CC} +0.3	٧	-
Input low voltage	All other inputs	VIL	-0.3		0.8	٧	
Input leakage current	RES, NMI, STBY, MP ₀ , MP ₁	lin			1.0	μА	V _{in} =0.5 to V _{CC} -0.5 V
Three state leakage current	A ₀ -A ₁₅ , D ₀ -D ₇ , RD, WR, R/W, Ports 2, 5, 6	I _{TSI}			1.0	μА	V _{in} =0.5 to V _{CC} -0.5 V
Output high voltage		V _{OH}	2.4			٧	I _{OH} = -200 μA
			V _{CC} -0.7			٧	$I_{OH} = -10 \mu A$
Output low voltage		VOL			0.4	٧	I _{OL} =1.6 mA
Darlington drive current	Ports 2, 6	-10н	1.0		10.0	mΑ	V _{out} =1.5 V
Input capacitance	All other inputs	Cin			12.5	pF	V _{in} =0 V, f=1 MHz, Ta=25°C
Standby current	Not operating	ISTB		3.0	15.0	μА	
Current dissipation ¹		I _{SLP}		1.5	3.0	mA	Sleeping (f=1 MHz ² )
				2.3	4.5	mA	Sleeping (f=1.5 MHz ² )
				3.0	6.0	mA	Sleeping (f=2 MHz ² )
				4.5	9.0	mA	Sleeping (f=3 MHz ² )
		lcc		7.0	10.0	mA	Operating (f=1 MHz ² )
				10.5	15.0	mA	Operating (f=1.5 MHz ² )
				14.0	20.0	mA	Operating (f=2 MHz ² )
				21.0	30.0	mA	Operating (f=3 MHz ² )
RAM standby voltage		V _{RAM}	2.0			٧	

## Notes :

- 1.  $V_{IH} min=V_{CC}-1.0V$ ,  $V_{IL} max=0.8V$  (All output terminals are at no load.)
- Current dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about current dissipations at x MHz operation are decided according to the following formula:

typ. value (f=x MHz)max. value (f=x MHz)

= typ. value  $(f=1 \text{ MHz}) \times x$ 

= max. value (f=1 MHz)  $\times x$ 

(both the sleeping and operating)



## **AC Characteristics**

(V_{CC} = 5.0 V  $\pm$  10%, f = 0.1 to 3.0 MHz, V_{SS} = 0 V, Ta = -20 to +70°C, unless otherwise noted.)

## **Bus Timing**

1			H	HD6301	YO	н	D63A0	170	н	D63B01	YO	н	63C01	γ0		
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Cycle time		t _{cyc}	1		10	0.666		10	0.5		10	0.333		10	μS	Fig. I-1
Enable rise time		ter			25			25			25			20	ns	
Enable fall time		ter			25			25			25			20	ns	_
Enable pulse width h	igh level ¹	PWEH	450			300			220			140			ns	-
Enable pulse width lo	ow level ¹	PWEL	450			300			220			140			ns	
Address, R/W delay	time ¹	tAD			250			190			160			120	ns	-
Data delay time	(Write)	tDDW			200			160			120			100	ns	_
Data set-up time	(Read)	tosa	80			70			60			50			ns	•
Address, R/W hold t	ime¹	t _{AH}	80			50			40			20			ns	-
Data hold time	(Write)1	t _{HW}	80	-		50			40			20			ns	-
	(Read)	tHR	0			0			0			0			ns	_
RD, WR pulse width	1	PWRW	450			300			220			140			ns	
RD, WR delay time		tRWD			40			40			40			40	ns	_
RD, WR hold time		tHRW			20			20			20			20	ns	-
LIR delay time		t _{DLR}			200			160			120			80	ns	
LIR hold time		tHLR	10			10			10			5			ns	_
Peripheral read acce	ess time ¹	tACC										180			ns	
MR set-up time1		tsmr	400			280			230			170			ns	Fig. I-2
MR hold time ¹		tHMR			100			70			50			25	ns	_
E clock pulse width a	at MR	PWEMR			9			9			9			9	μS	
Processor control se	t-up time	tpcs	200			200			200			100			ns	Figs. I-3, I-13, I-14
Processor control ris	e time	tpCr			100			100			100			50	ns	Figs. 1-2, 1-3
Processor control fal	I time	tpCf			100			100			100			50	ns	
BA delay time		tBA			250			190			160			120	ns	Fig. I-3
Oscillator stabilization	n time	tRC	20			20		_	20			20			ms	Fig. I-14
Reset pulse width		PWRST	3			3			3			3			t _{cyc}	

Note: 1. These timings change in approximate proportion to t_{cyc}. The figures in this characteristics represent those when t_{cyc} is minimum (=in the highest speed operation).

## **Peripheral Port Timing**

			НС	630	1Y0	HD	63AC	1Y0	HD	63B0	1Y0	HD6	3C01	Y0		
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Peripheral data set-up time	(Ports 1, 2, 3 4, 5, 6)	tPDSU	200			200			200			200			ns	Fig. I-5
Peripheral data hold time	(Ports 1, 2, 3, 4, 5, 6)	^t PDH	200			200			200			200		-	ns	
Delay time (From enable fall edge peripheral output	(Ports 1, 2, 3, 4, 5, 6, 7)	tPWD			300			300			300			300	ns	Fig. I-6
Input strobe puls	9	tPWIS	200			200			200			200			ns	Fig. I-10
Input data hold time	(Port 6)	ŧн	150			150			150	)		150			ns	
Input data set-up time	(Port 6)	tis	100			100			100	)		100			ns	
Output strobe time	) <del></del>	tOSD1			200			200			200			200	ns	Fig. I-11
		tOSD2														· · · · · · · · · · · · · · · · · · ·

## Timer, SCI Timing

			F	ID6301Y	o	н	D63A0	ΙYO	Н	D63B0	IYO	н	063C01Y	70		
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Timer 1 input p	ulse width	tpwT	2.0			2.0	***************************************		2.0			2.0			t _{cyc}	Fig. I-9
Delay time (ena transition to tim		t _{TOD}			400			400			400			400	ns	Figs. I-7, I-8
SCI input	(Async. mode)	tScyc	1.0			1.0			1.0			1.0			t _{cyc}	Fig. I-9
clock cycle	(Clock sync.)	-	2.0			2.0			2.0			2.0			t _{cyc}	Fig. I-4
SCI transmit da time (Clock syr		t _{TXD}			220		***	220			220		•	220	ns	Fig. I-4
SCI receive data time (Clock syr		tSRX	260			260			260			260			ns	
SCI receive data (Clock sync. me		tHRX	100			100			100			100			ns	
SCI input clock	pulse width	tpwsck	0.4		0.6	0.4		0.6	0.4		0.6	0.4		0.6	tscyc	Fig. I-9
Timer 2 input c	lock cycle	t _{tcyc}	2.0		***************************************	2.0			2.0			2.0			t _{cyc}	_
Timer 2 input c	lock pulse width	tpwtck	200			200			200			200			ns	_
Timer 1 • 2, SC rise time	I input clock	tCKr			100			100			100			50	ns	_
Timer 1 • 2, SC fall time	l input clock	tCKf			100			100			100			50	ns	




Figure I-1. Mode 1, Mode 2 Bus Timing




Figure I-2. Memory Ready and E Clock Timing




Figure I-3. HALT and BA Timing




Figure I-4. SCI Clocked Synchronous Timing




Figure I-5. Port Data Set-up and Hold Times (MCU Read)




Figure I-7. Timer 1 Output Timing




Figure I-9. Timer 1·2, SCI Input Clock
Timing




Figure I-11. Output Strobe Timing




Figure I-6. Port Data Delay Times (MCU Write)




Figure I-8. Timer 2 Output Timing




Figure I-10. Port 6 Input Latch Timing




Figure I-12. Bus Timing Test Loads (TTL Load)




Figure I-13. Interrupt Sequence




Figure I-14. Reset Timing

## I.2 HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y Electrical Characteristics

#### **Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Supply voltage	Vcc	-0.3 to +7.0	٧
Input voltage	Vin	-0.3 to V _{CC} +0.3	V
Operating temperature	Topr	-20 to +70	°C
Storage temperature	T _{stg}	-55 to +150	°C

Note: This product has protection circuits in input terminal from high static electricity voltage and high electric field.

But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{1m}, V_{out}: V_{ss} ≤ (V_{in} or V_{out}) ≤ V_{cc}.

#### **Electrical Characteristics**

#### **DC** Characteristics

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, f = 0.1 \text{ to } 3.0 \text{ MHz}, V_{SS} = 0 \text{ V}, Ta = -20 \text{ to } +70 ^{\circ}\text{C})$ 

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Input high voltage	RES, STBY	ViH	V _{CC} -0.5		V _{CC} +0.3	٧	_
	EXTAL		V _{CC} ×0.7		Vcc+0.3	٧	
	Other inputs		2.0		Vcc+0.3	٧	
Input low voltage	All other inputs	VIL	-0.3		0.8***	٧	
Input leakage current	RES, NMI, STBY, MP ₀ , MP ₁	Iin			1.0	μΑ	$V_{in}$ =0.5 to $V_{CC}$ -0.5 V
Three state leakage current	$A_0$ - $A_{15}$ , $D_0$ - $D_7$ , $\overline{RD}$ $\overline{WR}$ , $R/\overline{W}$ , Ports 2, 5, 6	Itsil			1.0	μА	V _{in} =0.5 to V _{CC} -0.5 V
Output high voltage		VoH	2.4			٧	$I_{OH} = -200 \ \mu A$
			V _{CC} -0.7			٧	$I_{OH} = -10  \mu A$
Output low voltage		VoL			0.4	٧	I _{OL} =1.6 mA
Darlington drive current	Ports 2, 6	-10н	1.0		10.0	mA	V _{out} = 1.5 V
Input capacitance	All other inputs	Cin			12.5	pF	V _{in} =0V, f=1 MHz Ta=25°C
Standby current*	Not operating	ISTB		3.0	15.0	μА	
Current dissipation*		ISLP		1.5	3.0	mA	Sleeping (f = 1 MHz**)
				2.3	4.5	mA	Sleeping (f = 1.5 MHz**)
				3.0	6.0	mA	Sleeping (f = 2 MHz**)
				4.5	9.0	mA	Sleeping (f = 3 MHz**)
		Icc		7.0	10.0	mA	Operating (f = 1 MHz**)
				10.5	15.0	mA	Operating (f = 1.5 MHz**)
				14.0	20.0	mA	Operating (f = 2 MHz**)
				21.0	30.0	mA	Operating (f=3 MHz**)
RAM standby voltage		VRAM	2.0			٧	

#### Notes :

 $_{\star}$   $~V_{IH}$  min=V  $_{CC}$  - 1.0V, V  $_{IL}$  max=0.8V (All output terminals are at no load.)

Current dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about current dissipations at x MHz operation are decided according to the following formula:
 typ. value (f=x MHz) = typ. value (f=1 MHz) × x

max. value (f=x MHz)

=max. value (f=1 MHz) × x

(both the sleeping and operating)

*** In case of SCLK Input.  $V_{iL} = 0.6V (-20^{\circ}C \sim 0^{\circ}C)$ 



## **Bus Timing**

				1D6303	Υ	н	D63A0	3 <b>Y</b>	н	D63B0	3 <b>Y</b>	н	D63C03	BY		
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Cycle time		t _{cyc}	1		10	0.666		10	0.5		10	0.333		10	μS	Fig. I-15
Enable rise time		ter			25			25			25			20	ns	_
Enable fall time		tEf			25			25			25			20	ns	-
Enable pulse width h	igh level ¹	PWEH	450			300			220			140			ns	-
Enable pulse width lo	ow level ¹	PWEL	450			300			220			140			ns	-
Address, R/W delay	time ¹	tAD			250			190		-	160			120	ns	_
Data delay time	(Write)	t _{DDW}			200			160			120			100	ns	_
Data set-up time	(Read)	t _{DSR}	80			70			60			50			ns	_
Address, R/W hold to	ime¹	t _{AH}	80			50			40			20			ns	<del>-</del>
Data hold time	(Write)1	t _{HW}	70	-		50			40			20			ns	_
	(Read)	tHR	0			0			0			0			ns	_
RD, WR pulse width	ı	PWRW	450			300			220		·i	140			ns	_
RD, WR delay time		t _{RWD}			40			40			40			40	ns	-
RD, WR hold time		tHRW			20			20			20			20	ns	-
LIR delay time	-	tDLR			200			160			120			80	ns	_
LIR hold time		tHLR	10			10			10			5			ns	
Peripheral read access	time ¹	t _{ACC}										180			ns	<del></del>
MR set-up time ¹		tsmr	400			280			230			170			ns	Fig. I-16
MR hold time ¹		tHMR			100			70			50			25	ns	
E clock pulse width a	at MR	PWEMR			9			9			9			9	μS	<del>-</del>
Processor control se	t-up time	tPCS	200			200			200			100			ns	Figs. I-17, I-27, I-28
Processor control ris	e time	tpCr			100			100			100			50	ns	Figs. I-16,
Processor control fal	I time	tPCf			100			100			100			50	ns	-
BA delay time		tBA			250			190			160			120	ns	Fig. I-17
Oscillator stabilization	n time	t _{RC}	20			20			20			20			ms	Fig. I-28
Reset pulse width		PWRST	3			3			3			3			t _{cyc}	

Note: 1. These timings change in approximate proportion to  $t_{cyc}$ . The figures in this characteristics represent those when  $t_{cyc}$  is minimum (=in the highest speed operation).

## **Peripheral Port Timing**

			_ н	D630	3Y	Н	063A	<b>33</b> Y	НС	63B	)3Y	HD	63CC	3Y		
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Peripheral data set-up time	(Ports 2, 5, 6)	t _{pDSU}	200			200			200			200			ns	Fig. I-19
Peripheral data hold time	(Ports 2, 5, 6)	t _{pDH}	200			200			200			200			ns	
Delay time (From enable fall edge to peripheral output	(Ports 2, 5, 6, 7)	tpWD			300			300			300			300	ns	Fig. I-20
Input strobe pulse width	е	tpWIS	200			200			200			200			ns	Fig. I-35
Input data hold time	(Port 6)	tiH	150			150			150			150			ns	
Input data set-up time	(Port 6)	tis	100			100			100			100			ns	
Output strobe time		tOSD1			200			200			200			200	ns	Fig. I-25
		tOSD2														

## Timer, SCI Timing

			H	ID6303	Y	н	D63A0	3Y	н	D63B0	3Y	١	ID63C03	3Y		
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Timer 1 input p	pulse width	tpwt	2.0			2.0			2.0			2.0			t _{cyc}	Fig. I-23
Delay time (en transition to tir		tTOD			400			400			400			400	ns	Figs. I-21, I-22
SCI input	(Async. mode)	tScyc	1.0			1.0			1.0			1.0			t _{cyc}	Fig. I-23
clock cycle	(Clock sync.)	_	2.0			2.0			2.0			2.0			t _{cyc}	Fig. I-18
SCI transmit di time (Clock sy		t _{TXD}			220			220			220			220	ns	Fig. I-18
SCI receive dat time (Clock sy		t _{SRX}	260			260			260			260			ns	_
SCI receive dat (Clock sync. m		tHRX	100			100			100			100			ns	
SCI input clock	pulse width	tpwsck	0.4		0.6	0.4		0.6	0.4		0.6	0.4		0.6	tScyc	Fig. I-23
Timer 2 input of	clock cycle	t _{tcyc}	2.0			2.0			2.0			2.0			t _{cyc}	-
Timer 2 input o	clock pulse width	tpwtck	200			200			200			200			ns	-
Timer 1 · 2, SC rise time	Ol input clock	tCKr			100			100			100			50	ns	_
Timer 1 · 2, SC fall time	Cl input clock	tCKf			100			100			100			50	ns	-






Figure I-15. Bus Timing




Figure I-16. Memory Ready and E Clock Timing




Figure I-17. HALT and BA Timing




Figure I-18. SCI Clocked Synchronous Timing




Figure I-19. Port Data Set-up and Hold Times (MCU Read)




Figure I-21. Timer 1 Output Timing




Figure I-23. Timer 1·2, SCI Input Clock Timing




Figure I-25. Output Strobe Timing




Figure I-20. Port Data Delay Times (MCU Write)




Figure I-22. Timer 2 Output Timing




Figure I-24. Port 6 Input Latch Timing




Figure I-26. Bus Timing Test Loads (TTL Load)






Figure I-27. Interrupt Sequence




Figure I-28. Reset Timing

## 1.3 HD63701Y0, HD637A01Y0, HD637B01Y0 Electrical Characteristics

## **Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Supply voltage	V _{CC}	-0.3 to +7.0	V
V _{PP} voltage	V _{PP}	-0.3  to  +13.0	٧
Input voltage	V _{in}	-0.3 to V _{CC} +0.3	٧
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	-55 to +125	°C

Note: This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend  $V_{im}, V_{out}$ :  $V_{ss} \le (V_{in} \text{ or } V_{out}) \le V_{cc}$ .

### **Electrical Characteristics**

#### DC Characteristics

(V_{CC}=5.0 V  $\pm$  10%, f=0.1 to 2.0 MHz, V_{SS}=0 V, Ta=0 to +70 °C, unless otherwise noted.)

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Input high voltage	RES, STBY, MP ₀ , MP ₁	VIH	V _{CC} -0.5		V _{CC} +0.3	٧	
	EXTAL	-	V _{CC} ×0.7		V _{CC} +0.3	٧	<b>-</b>
	Other inputs	-	2.0		V _{CC} +0.3	٧	<del>-</del> . ,
Input low voltage	RES, MP ₀ , MP ₁ , SCLK (P2 ₂ ) ³	VIL	-0.3		0.6	٧	
	All other inputs	-	-0.3		0.8	V	
Input leakage current	RES	lin			10.0	μΑ	V _{in} =0.5 to V _{CC} -0.5 V
	NMI, STBY, MP0, MP1				1.0	μΑ	
Three state leakage current	Ports 1, 2, 3, 4, 5, 6, 7	I _{TSI}			1.0	μΑ	V _{in} =0.5 to V _{CC} -0.5 V
Output high voltage		V _{OH}	2.4			٧	I _{OH} = -200 μA
			V _{CC} -0.7			٧	$I_{OH} = -10 \mu A$
Output low voltage		V _{OL}			0.4	٧	I _{OL} =1.6 mA
Darlington drive current	Ports 2, 6	-Іон	1.0		10.0	mA	V _{out} =1.5 V
Input capacitance	RES	Cin			65	pF	V _{in} =0 V, f=1 MHz,
	All other inputs	-			12.5	pF	Ta=25°C
Standby current	Not operating	I _{STB}		3.0	15.0	μΑ	
Current dissipation ¹		ISLP		1.5	3.0	mA	Sleeping (f=1 MHz ² )
				2.3	4.5	mA	Sleeping (f=1.5 MHz ² )
				3.0	6.0	mA	Sleeping (f=2 MHz ² )
		Icc		7.0	10.0	mA	Operating (f=1 MHz ² )
				10.5	15.0	mA	Operating (f=1.5 MHz ² )
				14.0	20.0	mA	Operating (f=2 MHz ² )
RAM standby voltage		V _{RAM}	2.0			٧	

#### Notes:

- 1.  $V_{III} min=V_{CC}-1.0V$ ,  $V_{II} max=0.8V$  (All output terminals are at no load.)
- Current dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about current dissipations at x MHz operation are decided according to the following formula:

   typ. value
   (f=x MHz)
   =typ. value (f=1 MHz) × x

typ. value max. value

(f = x MHz)

=typ. value  $(f=1 \text{ MHz}) \times x$ =max. value  $(f=1 \text{ MHz}) \times x$ 

(both the sleeping and operating)

3. Only serial clock use.



## **Bus Timing**

			HD63701Y0		10	HD637A01Y0			HD637B01Y0				
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Cycle time		t _{cyc}	1		10	0.666		10	0.5		10	μS	Fig. 40
Enable rise time		t _{Er}			25			25			25	ns	
Enable fall time		t _{Ef}			25			25			25	ns	
Enable pulse width hig	h level ¹	PWEH	450			300			220			ns	
Enable pulse width low	level ¹	PWEL	450			300			220			ns	_
Address, R/W delay tin	me ¹	t _{AD}			250			190			160	ns	_
Data delay time	(Write)	tDDW			200			160			120	ns	
Data set-up time	(Read)	t _{DSR}	80			70			60			ns	
Address, R/W hold time	ne ¹	t _{AH}	80		-	50			40			ns	_
Data hold time	(Write)1	t _{HW}	80			50			40			ns	_
	(Read)	t _{HR}	0			0			0			ns	_
RD, WR pulse width1		PWRW	450			300			220			ns	-
RD, WR delay time		tRWD			40			40			40	ns	_
RD, WR hold time		tHRW			20			20			20	ns	_
LIR delay time		t _{DLR}			200			160			120	ns	-
LIR hold time		tHLR	10			10			10			ns	_
MR set-up time ¹		tsmr	400			280			230			ns	Fig. 41
MR hold time ¹		tHMR			100			70			50	ns	
E clock pulse width at	MR	PWEMR			9			9			9	μS	_
Processor control set-u	ıp time	tPCS	200			200			200			ns	Figs. 42, 52, 53
Processor control rise	time	tPCr			100			100			100	ns	Figs. 41, 42
Processor control fall	time	tPCf			100			100			100	ns	_
BA delay time		t _{BA}			250			190			160	ns	Fig. 42
Oscillator stabilization	time	t _{RC}	20			20			20			ms	Fig. 53
Reset pulse width		PWRST	3			3			3			t _{cyc}	

Note: 1. These timings change in approximate proportion to t_{cyc}. The figures in this characteristics represent those when t_{cyc} is minimum (=in the highest speed operation).



## **Peripheral Port Timing**

			HD63701Y0			HD637A01Y0			HD637B01Y0				
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit Test Condition	Test Condition
Peripheral data set-up time	(Ports 1, 2, 3 4, 5, 6)	tpDSU	200			200	,		200		-	ns	Fig. 44
Peripheral data hold time	(Ports 1, 2, 3 4, 5, 6)	tpDH	200			200			200			ns	_
Delay time (From enable fall edge to peripheral output)	(Ports 1, 2, 3 4, 5, 6, 7)	tpWD			300			300			300	ns	Fig. 45
Input strobe pulse width		tpwis	200			200			200			ns	Fig. 49
Input data hold time	(Port 6)	tін	150			150			150			ns	
Input data set-up time	(Port 6)	tis	100	-		100			100			ns	-
Output strobe delay time		tosp1			200			200			200	ns	Fig. 50
		tosp2											

## Timer, SCI Timing

			HD63701Y0		YO	HD637A01Y0			HD637B01Y0				
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Timer 1 input p	oulse width	tpwT	2.0			2.0			2.0			t _{cyc}	Fig. 48
Delay time (en transition to time	•	t _{TOD}			400			400			400	ns	Figs. 46, 47
SCI input	(Async. mode)	tScyc	1.0			1.0			1.0			t _{cyc}	Fig. 48
clock cycle	(Clock sync.)		2.0			2.0			2.0			t _{cyc}	Fig. 43
SCI transmit da	•	t _{TXD}			220			220			220	ns	Fig. 43
SCI receive dat	•	tsrx	260			260			260			ns	<del></del>
SCI receive dat (Clock sync. m		t _{HRX}	100			100			100			ns	-
SCI input clock	pulse width	tpwsck	0.4		0.6	0.4		0.6	0.4		0.6	tScyc	Fig. 48
Timer 2 input of	clock cycle	t _{tcyc}	2.0		····	2.0			2.0			t _{cyc}	
Timer 2 input of	clock pulse width	tpwtck	200			200			200			ns	-
Timer 1 • 2, SC rise time	CI input clock	t _{CKr}			100			100			100	ns	-
Timer 1 • 2, SC fall time	Ol input clock	tCKf			100			100			100	ns	-






Figure 1-29. Mode 1, Mode 2 Bus Timing




Figure 1-30. Memory Ready and E Clock Timing




Figure 1-31. HALT and BA Timing




Figure 1-32. SCI Clocked Synchronous Timing




Figure 1-33. Port Data Set-up and Hold Times (MCU Read)




Figure 1-35. Timer 1 Output Timing




Figure 1-37. Timer 1, 2 SCI Input Clock Timing




Figure 1-39. Output Strobe Timing




Figure 1-34. Port Data Delay Times (MCU Write)




Figure 1-36. Timer 2 Output Timing




Figure 1-38. Port 6 Input Latch Timing




Figure 1-40. Bus Timing Test Loads (TTL Load)






Figure 1-41. Interrupt Sequence




Figure 1-42. Reset Timing

## **Programming Electrical Characteristics**

## DC Characteristics

(V_{CC}=6 V  $\pm$  0.25 V, V_{PP}=12.5 V  $\pm$  0.3 V, V_{SS}=0 V, Ta=25 °C  $\pm$  5 °C, unless otherwise notes.)

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Input high voltage	00-07, A0-A14, OE, CE	V _{IH}	2.2		Vcc+0.3	٧	
Input low voltage	00-07, A0-A14, OE, CE	VIL	-0.3	· —	0.8	٧	
Output high voltage	00-07	Vон	2.4			٧	$I_{OH} = -200 \mu A$
Output low voltage	00-07	Vol		_	0.45	٧	I _{OL} =1.6mA
Input leakage current	00-07, A0-A14, OE, CE	Hul	_		2	μА	V _{in} =5.25V/0.5V
V _{CC} current		Icc	_	_	30	mA	
V _{PP} current		Ірр	-	_	40	mA	

## AC Characteristics

(V_{CC}=6 V  $\pm$  0.25 V, V_{PP}=12.5 V  $\pm$  0.3 V, Ta=25 °C  $\pm$  5 °C, unless otherwise noted.)

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Address set-up time	tas	2			μS	Fig. 54*
OE set-up time	toes	2	_	_	μS	
Data set-up time	t _{DS}	2			μS	_
Address hold time	t _{AH}	0			μS	
Data hold time	tон	2	_		μS	
Output disable delay time	tor			130	ns	
V _{PP} set-up time	tvps	2	_	_	μS	
Program pulse width	t _{PW}	0.95	1.0	1.05	ms	
CE pulse width when overprogramming	topw	2.85		78.75	ms	
V _{CC} set-up time	tvcs	2	_		μS	
Data output delay time	toE	0	_	500	ns	

Note: *Input Pulse level 0.8~2.2V Input rising/falling time≦20ns

Timing reference level { input

input : 1.0V, 2.0V output : 0.8V, 2.0V




Figure 1-43. PROM Programming/Verify timing



## **Appendix II. Instruction Execution Cycles**

## **II.1 Instruction Execution Cycles**

So attention is necessary to the counting of the instruction cycles because it is different from the existent one .... op-code fetch to the next instruction op-code.

	ss Mode & ructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
IMMEDIA	ATE								
ADC AND CMP LDA SBC	ADD BIT EOR ORA SUB	2	1 2	Op Code Address+1 Op Code Address+2	1	0	1	1 0	Operand Data Next Op Code
ADDD LDD LDX	CPX LDS SUBD	3	1 2 3	Op Code Address+1 Op Code Address+2 Op Code Address+3	1 1 1	0 0	1 1 1	1 1 0	Operand Data (MSB) Operand Data (LSB) Next Op Code
ADC AND	ADD BIT		1 2	Op Code Address+1 Address of Operand	1 1	0	1 1	1 1	Address of Operand (LSB) Operand Data
CMP LDA SBC	EOR ORA SUB	3	3	Op Code Address+2	1	ō	1	0	Next Op Code
STA		3	1 2 3	Op Code Address+1 Destination Address Op Code Address+2	1 0 1	0 1 0	1 0 1	1 1 0	Destination Address Accumulator Data Next Op Code
ADDD LDD LDX	CPX LDS SUBD	4	1 2 3 4	Op Code Address+1 Address of Operand Address of Operand+1 Op Code Address+2	1 1 1 1	0 0 0	1 1 1 1	1 1 1 0	Address of Operand (LSB) Operand Data (MSB) Operand Data (LSB) Next Op Code
STD STX	STS	4	1 2 3 4	Op Code Address+1 Destination Address Destination Address+1 Op Code Address+2	1 0 0	0 1 1 0	1 0 0	1 1 1 0	Destination Address (LSB) Register Data (MSB) Register Data (LSB) Next Op Code
JSR		5	1 2 3 4 5	Op Code Address+1 FFFF Stack Pointer Stack Pointer—1 Jump Address	1 1 0 0	0 1 1 1 0	1 1 0 0	1 1 1 1 0	Jump Address (LSB) Restart Address (LSB) Return Address (LSB) Return Address (MSB) First Subroutine Op Code
TIM		4	1 2 3 4	Op Code Address+1 Op Code Address+2 Address of Operand Op Code Address+3	1 1 1 1	0 0 0	1 1 1	1 1 1 0	Immediate Data Address of Operand (LSB) Operand Data Next Op Code
AIM OIM	EIM	6	1 2 3 4 5 6	Op Code Address + 1 Op Code Address + 2 Address of Operand FFFF Address of Operand Op Code Address + 3	1 1 1 1 0 1	0 0 0 1 1	1 1 1 1 0	1 1 1 1 1 0	Immediate Data Address of Operand (LSB) Operand Data Restart Address (LSB) New Operand Data Next Op Code (continued)



Address Mode & Cycles Cycle # Address Bus	R/W	RD	WR	LIR	Data Bus
-------------------------------------------	-----	----	----	-----	----------

#### INDEXED

JMP			1	Op Code Address+1	1	0	1	1	Offset
		3	2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Jump Address	1	0	1	0	First Op Code of Jump Routine
ADC	ADD		1	Op Code Address+1	1	0	1	1	Offset
AND	BIT		2	FFFF	1	1	1	1	Restart Address (LSB)
CMP	EOR	4	3	IX+Offset	1	0	1	1	Operand Data
LDA SBC TST	ORA SUB	1	4	Op Code Address+2	1	0	1	0	Next Op Code
STA		1	1	Op Code Address+1	1	0	1	1	Offset
		4	2	FFFF	1	1	1	1	Restart Address (LSB)
		1	3	IX+Offset	0	1	0	1	Accumulator Data
		1	4	Op Code Address+2	1	0	1	0	Next Op Code
ADDD	CPX		1	Op Code Address+1	1	0	1	1	Offset
LDD	LDS		2	FFFF	1	1	1	1	Restart Address (LSB)
LDX	SUBD	5	3	IX+Offset	1	0	1	1	Operand Data (MSB)
ADD			4	IX+Offset+1	1	0	1	1	Operand Data (LSB)
			5	Op Code Address+2	1	0	1	0	Next Op Code
STD	STS	1	1	Op Code Address+1	1	0	1	1	Offset
STX			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	IX+Offset	0	1	0	1	Register Data (MSB)
			4	IX+Offset+1	0	1	0	1	Register Data (LSB)
			5	Op Code Address+2	1	0	1	0	Next Op Code
JSR			1	Op Code Address+1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
			4	Stack Pointer-1	0	1	0	1	Return Address (MSB)
			5	IX+Offset	1	0	1	0	First Subroutine Op Code
ASL	ASR		1	Op Code Address+1	1	0	1	1	Offset
COM	DEC		2	FFFF	1	1	1	1	Restart Address (LSB)
INC	LSR	6	3	IX+Offset	1	0	1	1	Operand Data
NEG	ROL		4	FFFF	1	1	1	1	Restart Address (LSB)
ROR			5 6	IX+Offset Op Code Address+2	0	0	0	1 0	New Operand Data Next Op Code
TIM			1	Op Code Address+1	1	0	1	1	Immediate Data
			2	Op Code Address+2	1	0	1	1	Offset
		5	3	FFFF	1	1	1	1	Restart Address (LSB)
			4	IX+Offset	1	0	1	1	Operand Data
			5	Op Code Address+3	1	0	1	0	Next Op Code
CLR		1	1	Op Code Address+1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	IX+Offset	1	0	1	1	Operand Data
			4	IX+Offset	0	1	0	1	00
			5	Op Code Address+2	1	0	1	0	Next Op Code
AIM	EIM		1	Op Code Address+1	1	0	1	1	Immediate Data
OIM		1	2	Op Code Address + 2	1	0	1	1	Offset
			3	FFFF	1	1	1	1	Restart Address (LSB)
		7	4	IX+Offset	1	0	1	1	Operand Data
			5	FFFF	1	1	1	1	Restart Address (LSB)
			6	IX+Offset	0	1	0	1	New Operand Data
		1	7	Op Code Address+3	1	0	1	0	Next Op Code



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus

## EXTEND

						,			
JMP			1	Op Code Address+1	1	0	. 1	1	Jump Address (MSB)
		3	2	Op Code Address+2	1	0	. 1	1	Jump Address (LSB)
			3	Jump Address	1	0	1	0	Next Op Code
ADC	ADD TST		1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
AND	BIT	1	2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
CMP	EOR	4	3	Address of Operand	1	0	1	1	Operand Data
LDA	ORA		4	Op Code Address+3	1	0	1	0	Next Op Code
SBC	SUB								
STA			1	Op Code Address+1	1	0	1	1	Destination Address (MSB)
		4	2	Op Code Address+2	1	0	1	1	Destination Address (LSB)
		*	3	Destination Address	0	1	0	1	Accumulator Data
		1	4	Op Code Address+3	1	0	1	0	Next Op Code
ADD	)		1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
CPX	LDD		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
LDS	LDX	5	3	Address of Operand	1	0	1	1	Operand Data (MSB)
SUBE	)		4	Address of Operand+1	1	0	1	1	Operand Data (LSB)
		Ì	5	Op Code Address+3	1	0	1	0	Next Op Code
STD	STS		1	Op Code Address+1	1	0	1	1	Destination Address (MSB)
STX			2	Op Code Address+2	1	0	1	1	Destination Address (LSB)
		5	3	Destination Address	0	1	0	1	Register Data (MSB)
			4	Destination Address+1	0	1	0	1	Register Data (LSB)
			5	Op Code Address+3	1	0	1	0	Next Op Code
JSR			1	Op Code Address+1	1	0	1	1	Jump Address (MSB)
			2	Op Code Address+2	1	0	1	1	Jump Address (LSB)
	J-	6	3	FFFF	1	1	1	1	Restart Address (LSB)
		0	4	Stack Pointer	0	1	0	1	Return Address (LSB)
		1	5	Stack Pointer-1	0	1	0	1	Return Address (MSB)
			6	Jump Address	1	0	1	0	First Subroutine Op Code
ASL	ASR		1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
COM	DEC	-	2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
INC	LSR	6	3	Address of Operand	1	0	1	1	Operand Data
NEG	ROL	٦	4	FFFF	1	1	1	1	Restart Address (LSB)
ROR			5	Address of Operand	0	1	0	1	New Operand Data
			6	Op Code Address+3	1	0	1	0	Next Op Code
CLR			1	Op Code Address+1	1	0	1	- 1	Address of Operand (MSB)
		1	2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
		5	3	Address of Operand	1	0	1	1	Operand Data
			4	Address of Operand	0	1	0	1	00
		1	5	Op Code Address+3	1	0	1	0	Next Op Code



Address Mode & Cycles Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
-------------------------------	-------------	-----	----	----	-----	----------

#### IMPLIED

IMPLIE	)								
ABA ASL ASR CLC CLR COM DES INC INX LSRD ROR SBA SEI TAB TBA TST TXS	ABX ASLD CBA CLI CLV DEC DEX INS LSR ROL NOP SEC SEV TAP TPA TSX	1	1	Op Code Address+1	1	0	1	0	Next Op Code
DAA	XGDX	2	1 2	Op Code Address+1 FFFF	1	0	1	0	Next Op Code Restart Address (LSB)
PULA	PULB	3	1 2 3	Op Code Address+1 FFFF Stack Pointer+1	1 1 1	0 1 0	1 1 1	0 1 1	Next Op Code Restart Address (LSB) Data from Stack
PSHA	PSHB	4	1 2 3 4	Op Code Address+1 FFFF Stack Pointer Op Code Address+1	1 1 0 1	0 1 1 0	1 1 0 1	1 1 1 0	Next Op Code Restart Address (LSB) Accumulator Data Next Op Code
PULX		4	1 2 3 4	Op Code Address+1 FFFF Stack Pointer+1 Stack Pointer+2	1 1 1 1	0 1 0	1 1 1 1	0 1 1	Next Op Code Restart Address (LSB) Data from Stack (MSB) Data from Stack (LSB)
PSHX		5	1 2 3 4 5	Op Code Address+1 FFFF Stack Pointer Stack Pointer-1 Op Code Address+1	1 1 0 0	0 1 1 1 0	1 1 0 0	1 1 1 1 0	Next Op Code Restart Address (LSB) Index Register (LSB) Index Register (MSB) Next Op Code
RTS		5	1 2 3 4 5	Op Code Address+1 FFFF Stack Pointer+1 Stack Pointer+2 Return Address	1 1 1 1 1	0 1 0 0	1 1 1 1	1 1 1 1 0	Next Op Code Restart Address (LSB) Return Address (MSB) Return Address (LSB) First Op Code of Return Routine
MUL		7	1 2 3 4 5 6 7	Op Code Address+1 FFFF FFFF FFFF FFFF FFFF	1 1 1 1 1 1 1	0 1 1 1 1 1 1	1 1 1 1 1 1 1	0 1 1 1 1 1 1	Next Op Code Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB)



Address Mode & Cycles Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
-------------------------------	-------------	-----	----	----	-----	----------

## IMPLIED

WAI		1	Op Code Address+1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
	1	3	Stack Pointer	ō	1	ō	1	Return Address (LSB)
	1	4	Stack Pointer-1	Ö	1	Ö	1	Return Address (MSB)
	9	5	Stack Pointer – 2	ō	1	0	1	Index Register (LSB)
		6	Stack Pointer - 3	ō	1	0	1	Index Register (MSB)
1		7	Stack Pointer – 4	ō	1	0	1	Accumulator A
	ŀ	8	Stack Pointer - 5	0	1	0	1	Accumulator B
	ĺ	9	Stack Pointer – 6	o	1	0	1	Conditional Code Register
RTI		1	Op Code Address+1	1	0	1	1	Next Op Code
		2	FFFF	i	1	1	1	Restart Address (LSB)
		3	Stack Pointer+1	1	ō	1	1	Conditional Code Register
	ļ	4	Stack Pointer+2	1	ő	1	1	Accumulator A
	1	5	Stack Pointer+3	1	ő	1	1	Accumulator B
	10	6	Stack Pointer+4	1	ő	1	1	Index Register (MSB)
		7	Stack Pointer + 5	1	o	1	1	Index Register (LSB)
		8	Stack Pointer+6	1	0	1	1	Return Address (MSB)
,		9	Stack Pointer+7	1	ő	1	1	Return Address (LSB)
		10	Return Address	i	Ö	1	Ô	First Op Code of Return Routine
SWI	l	1	Op Code Address+1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
	ĺ	3	Stack Pointer	ō	1	ō	1	Return Address (LSB)
	1	4	Stack Pointer – 1	o ·	1	0	1	Return Address (MSB)
	l	5	Stack Pointer – 2	0	1	0	1	Index Register (LSB)
,		6	Stack Pointer - 3	ō	1	0	1	Index Register (MSB)
	ĺ	7	Stack Pointer-4	ō	1	0	1	Accumulator A
	12	8	Stack Pointer-5	ŏ	1	ŏ	1	Accumulator B
-	}	9	Stack Pointer - 6	0	1	Ö	1	Conditional Code Register
,	}	-		1	_		_	Address of SWI Routine
100	Ì	10	Vector Address FFFA	1	0	. 1	1	(MSB)
					_	_		Address of SWI Routine
		11	Vector Address FFFB	1	0	1	1	(LSB)
		12	Address of SWI Routine	1	0	1	0	First Op Code of SWI Routine
SLP		1	Op Code Address+1	1	0	1	1	Next Op Code
	[	2	FFFF	1	1	1	1	Restart Address (LSB)
		Ť						
*								
the second second	4	Sleep			}			
	1	1		ı	1	1	1	1
	1	3	FFFF	1	- 1	1	1	Restart Address (LSB)
		4	Op Code Address+1	1	0	1	0	Next Op Code



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
--------------------------------	--------	------------	-------------	-----	----	----	-----	----------

## RELATIVE

BCC BEQ BGT BLE BLT BNE BRA BVC	BCS BGE BHI BLS BMT BPL BRN BVS	3	1 2 3	Op Code Address+1 FFFF  { Branch Address···Test="1"	1 1 1	0 1 0	1 1 1	1 1 0	Branch Offset Restart Address (LSB) First Op Code of Branch Routine Next Op Code
BSR			1 2	Op Code Address+1	1	0	1	1	Offset Restart Address (LSB)
		5	3	Stack Pointer	ō	1	o	1	Return Address (LSB)
			4	Stack Pointer-1	0	1	0	1	Return Address (MSB)
			5	Branch Address	1	0	1	0	First Op Code of Subroutine



## **Appendix III. Questions and Answers**

This appendix contains some frequently asked questions about the HD6301Y0 and HD6303Y.

## III.1 Parallel Ports

#### III.1.1 DDR and Data Register

Question: Which should be set first, the data register or DDR (data direction register), when an I/O port functions as an output port?

Answer: Output data should be stored in the data register first, then DDR should be set (DDR = 1). If DDR is set first, unknown data will be output from the port.

**Supplement:** DDR (data direction register) DDR programs I/O port as an input or output.

DDR = 1: output
DDR = 0: input

DDR is initialized to 0 during reset.

## III.1.2 Port 7 Upper Bits

Question: What is the state of the upper 3 bits in port 7 (5-bit output port) when reading port 7 in mode 3 (single chip mode)?

**Answer:** The upper 3 bits in port 7 are all set to 1. The contents of the port 7 data register can be read, therefore the bit manipulation instructions can be used.

**Supplement:** Ports 1 and 4 can also be read with bit manipulation instructions.

## III.1.3 SCLK/P22 Pin

Question: How do you use the P22 (SCLK/P22 multiplexed pin) as an I/O port?

**Answer:** To use the P2₂ as an I/O port, set bit 1 in the port 2 DDR (data direction register), and CC0, CC1, and CC2 in the RMCR (rate/mode control register) as in table III-1.



## Table III-1. P22 I/O Settings

Bit	Setting
Bit 1 of port 2 DDR (Note1)	0 (Input port) 1 (Output port)
CC0 (Note 2)	1
CC1	0
CC2	0 or 1

#### Notes:

- 1. The port 2 DDR selects respectively the direction of P20-P27.
- 2. During reset, CC0, CC1 and CC2 are cleared to 0 and the P22 functions as SCLK pin.

**Supplement:** The CC0, CC1, and CC2 (clock control format select) program the SCI data format and the SCI clock direction.

The DDR (data direction register) programs the direction of the I/O port.

DDR = 0: Input DDR = 1: Output

## III.1.4 P53/HALT Pin

Question: How do you use the P5₃ (P5₃/HALT multiplexed pin) as an input-only port in expanded mode (modes 1 and 2)?

Answer: In expanded mode, P53 functions as HALT pin with HLTE bit = 1 during reset. To use P53 as an input port, hold it high until 0 is written in the HLTE bit after reset, inhibiting HALT input.

## III.1.5 Port 4 in Mode 2

**Question:** Port 4 can be used as an upper address output in mode 2 (expanded mode). In this case, which bit can be used when not all 8 bits are necessary as an address and the remaining bits can be used as input ports?

Answer: Any bit can be used.

In mode 2, any bit can be used as an upper address output or an input port.

When the port 4 data direction register (DDR) is cleared by reset, port 4 becomes an input port; when "1" is set, port 4 becomes an address output.



#### III.1.6 Port 4

Question: When reading port 4 (8 bit I/O port), used as upper address outputs and as input ports in mode 2 (expanded mode), what data is read out from the bits used as upper address outputs?

Answer: The upper address is read out; in this case, "0". When reading bits used as I/O ports, the port states are read.

## III.1.7 P55/OS pin and Port 6

Question: Please explain the timing of output strobe (OS) generation by writing into port 6 (8 bit I/O port) and the timing of data output.

Answer: See figure III-1




Figure III-1. OS timing

#### III.1.8 Port 2

Question: When setting port 2 (timer 1, timer 2 and SCI I/O pin/8 bit I/O port) as I/O port after having been used as a timer or SCI I/O, what is the I/O state of each bit?

Answer: The I/O state of each bit is the same as that when used as a timer or SCI I/O pin. When set as a timer, SCI I/O pin, the DDR of each bit is also set or cleared at the same time.



## **III.2 Serial Port**

#### II.2.1 RDRF in Wake-Up Mode

Question: When using the SCI in the asynchronous mode with the receive enable bit (RE) of the transmit/receive control status register (TRCSR) = 1 and wake-up bit (WU) = 1, what is the state of the receive data register full bit (RDRF)? See figure III-2.




Figure III-2. Transmit/Receive Control Status Register in Wake-Up Mode

Answer: When the wake-up flag is set (WU = 1), the RDRF flag is not set (RDRF = 0).

#### III.2.2 SCLK Direction and DDR

Question: When using the P2₂ (SCLK/bit 2 of I/O port 2) as the SCI clock I/O, is the clock direction determined by CC0, CC1, and CC2 (clock control/form select) in the RMCR (rate/mode control register) regardless of bit 2 of the port 2 DDR?

Answer: Yes, it is determined by CC0, CC1, and CC2 independently of the port 2 DDR. When used as an I/O port, its I/O direction is determined by bit 2 of the port 2 DDR. In this case, CC0, CC1, and CC2 should be set to a mode where P22 is not used as SCI clock (CC0, CC1, and CC2 set to 101, or 100). CC0, CC1, and CC2 are cleared to 0 at reset (table III-2).

Table III-2. P22 Direction

	P2 ₂	SCLK
Port 2 DDR	Input or output	No effect
CC0	1	CC0, CC1, CC2 determine
CC1	0	clock form, direction
CC2	0 or 1	

**Supplement:** The CC0, CC1, and CC2 (clock control format select) program the SCI data format and the SCI clock direction.

The DDR (data direction register) programs the direction of the I/O port.

DDR = 0: Input DDR = 1: Output



## III.2.3 Receive Sampling Clock

Question: What is the relation between the receive data sampling clock at the SCI receive, and the data transfer rate?

Answer: The sampling clock is sixteen times as the transfer rate.

## III.2.4 Sampling Error

Question: What does "sampling error" mean?

Answer: "Sampling error" means receive margin in SCI operation. The HD6301Y0 detects a start bit at the negative edge of the sampling clock, and samples the start bit and data bit at the positive edge of the sampling clock.

The general equation of the receive margin is shown as follows (figure III.3).

$$M = \{(0.5 - 1/2N) - (D - 0.5)/N - (L - 0.5)F\} \times 100 (\%)$$

M: Receive margin

N: Baud rate ratio to sampling clock

D: Duty of the longer sampling clock of high and low (0.5 - 1)

L: Frame Length (7 - 12)

F: Absolute value of deviation of sampling clock frequency

An abbreviated version is:

 $M = (0.5 - 1/2N) \times 100$  (%) (Condition: D = 0.5, F = 0)




Figure III-3. Sampling Error



#### III.2.5 SCI Receiving Operation in Asynchronous Mode

Question: When a framing error occurs while the serial communication interface (SCI) is receiving data in the asynchronous mode as shown in figure III-4, can the SCI receive the next data?




Figure III-4. Framing Error

Answer: Yes, it can.

As the start bit is detected by the level (Low), the next data can be received after a framing error without a falling edge. At the falling edge of the start bit, the sampling timing counter is cleared. So, if there is no falling edge, the next data is sampled in the former timing. Using this, a line break can be detected.

## III.2.6 RE, WU Set Timing in Asynchronous Mode

Question: In asynchronous mode, can a receive enable (RE) bit and a wake-up (WU) bit of the SCI be set at the same time?

Answer: No, they can't. Set RE first and then WU, or WU will not be set.

## III.2.7 Wake-Up

Question: Can WU of the SCI TRCSR be cleared by software? (=Can "0" be written into WU?)

Answer: Yes, it can.

Receive operation is activated from the cycle after executing an instruction writing "0".



## III.2.8 RDRF and Error Flags in Receive Operation

Question: Please explain the states of the SCI RDRF and error flags in receive operation in the asynchronous mode according to the following conditions.

- (1) normal operation
- (2) overrun error
- (3) parity error
- (4) framing error

Answer: See table III-3

Table III-3. Receive Operation Flags

•	RDRF	ORFE	PER
Normal operation	1	0	0
Overrun error	1	1	0
Parity error	0	0	1
Framing error	0	1	0

## III.2.9 Each Flag State in Error Overlapping

Question: In SCI asynchronous mode, explain the states of each error flag and RDRF when errors overlap as follows;

- (1) an overrun error overlaps a parity error
- (2) an overrun error overlaps a framing error
- (3) an overrun error overlaps a parity error and a framing error
- (4) a parity error overlaps a framing error

Answer: See table III-4

Table III-4. Error Overlapping Flags

	RDRF	ORFE	PER
(1)	1	1	0
(2)	1	1	0
(3)	1	1	0
(4)	0	1	1

In cases (1) through (3), the error is checked as an overrun error.

In the case of (4), both ORFE and PER are set; RDRF not. In this case, the data causing both parity and framing errors can be read out.



#### III.2.10 Checking Stop Bit

Question: When setting the stop bit length to 2 in the SCI transfer format in asynchronous mode, is the framing error checked by

- (1) first stop bit or
- (2) second stop bit or
- (3) both first and second bit?

Answer: The framing error is checked by both bits.

#### III.2.11 Overrun Error

**Question:** When an overrun error occurs during the SCI receiving operation in asynchronous mode, is the data-causing error transferred to the receive data register (RDR) and can the CPU read it in the following cases?

- (1) After an overrun error, when the next data is not sent to the receive data shift register.
- (2) After an overrun error, when the next data is sent to the receive data shift register.

Answer: When RDRF = 1 and ORFE = 1, error causing data is not sent to the RDR in both cases. That is, data received except with RDRF = 0 is not transferred to the RDR. So, the CPU cannot read it.



## III.3 Timer/Counter

## III.3.1 Reading the FRC

Question: When you read the free-running counter (FRC) of the timer 1 by a double-byte load instruction, is the read value correct?

Answer: It is correct. In the first cycle, the high byte of the FRC is read, when the low byte is set in a temporary register. At the next cycle, the data stored in the temporary register is read (figure III-5).




Figure III-5. FRC Double-Byte Read

Supplement: To read the timer FRC correctly, use double-byte load instructions (LDD, LDX).

## III.3.2 Reading the FRC in the HD6801

**Question:** How is FRC writing in the HD6301Y0, HD6303Y, and HD63701Y0, different from the HD6801?

Answer: The difference is shown in table III-5.

Table III-5. HD6301Y0/HD6303Y and HD6801 Write Differences

Туре	How to Write (Preset)
HD6801	The FRC is always preset to \$FFF8.
HD6301Y0, HD6303Y	Writing to the high byte presets the FRC to \$FFF8.
	Data is set in the FRC by a double-byte store instruction.

See figure III-6 for an example.






Figure III-6. FRC Writing for HD6301Y0/HD6303Y and HD6801

#### III.3.3 ECMI Interrupt

Question: Timer 2 is used by writing 0 to enable counter match interrupt (ECMI) of the timer control/status register 3 (TCSR3). When a counter match flag (CMF) of TCSR3 becomes 1, 1 is written to ECMI. Does this generate an interrupt?

Answer: Yes. When the time constant register (TCONR) matches the timer 2 counter, the CMF is set to 1 and kept at 1 unless 0 is written in by software. An interrupt will occur if ECMI = 1 after CMF = 1.

Supplement: A timer 2 interrupt is generated with CMF = 1 and ECMI = 1.

ECMI defines internal interrupt (IRQ3) enable/disable.

ECMI = 0: disable ECMI = 1: enable

## III.3.4 SCI and Writing to Timers

Question: When the SCI is operating, can data be written into the timer 1 FRC or timer 2 T2CNT?

Answer: If the SCI is operating by an external clock, the timer 1 FRC and the timer 2 T2CNT



can be written into. In the case of an internal clock, either the FRC or the T2CNT is used as a clock-source counter (note 1). No clock-source counter can be written to. Note that there are some restrictions, as follows:

- 1. External clock operation
  - a. Timer 1 FRC can be written to
  - b. Timer 2 T2CNT can be written to
- 2. Internal clock operation
  - a. Using timer 1 FRC as an internal clock
    - Don't write to the timer 1 FRC during SCI operation.
    - Timer 2 T2CNT can be written to.
  - b. Using timer 2 T2CNT as an internal clock
    - The timer 1 FRC can be written to, except when input clock to T2CNT is E/8 or E/128. E/8, E/128 come from the timer 1 FRC. If these clocks are selected as T2CNT input clocks, writing to the FRC will delay them.
    - Don't write to timer 2 T2CNT during SCI operation.

**Supplement:** When an internal clock is operating the SCI, writing to the clock-source counter will delay the SCI transfer rate.

## III.3.5 Timing for Timer 2 Output and CMF

Question: When counting events using timer 2, a counter match occurs. How does timer 2 output (port 2 bit 6) change? And also, when is the counter match flag (CMF) set?

Answer: See figure III-7




Figure III-7. Timing for Timer 2 Output and CMF

## III.4 Bus Interface

## III.4.1 E and Memory Ready

Question: What is the internal E clock state when the CPU uses the memory ready function?

**Answer:** Internal E clock operates at normal frequency(figure III-8). Since the timer count and the SCI transfer rate are set by the internal E clock, they are not also affected by the memory ready function.




Figure III-8. Internal and External E Clocks

**Supplement:** It is impossible to examine the internal E clock from an external pin when using the memory ready function.

## III.4.2 Memory Ready and Halt After Reset

Question: After reset, are memory ready and halt functions enabled or disabled?

Answer: Both are enabled. MR and HALT in three operating modes is shown in table III-6.

Table III-6. Operating Modes

Operating Mode		Memory Ready	Halt	
Expanded mode	1	Enabled (note)	Enabled	
	2	Enabled (note)	Enabled	
Single-chip mode		No memory ready function	No halt function	

Note: Invalid when accessing internal address space

Supplement: In the expanded mode (modes 1, 2), the memory ready enable bit (MRE) and halt enable bit (HLTE) of the RAM/port 5 control register are set to 1 during reset, enabling memory ready and halt functions.



#### III.4.3 Buses at Internal Address Access

Question: When you access internal memory space, what states are the address buses, data buses, and control lines in?

**Answer:** Address buses and control lines  $(\overline{RD}, \overline{WR}, R/\overline{W})$  are always output regardless of internal or external address space accessing. During writes to the internal address space, the same data is output from the data bus. During reads, the data buses become high impedance.

#### III.4.4 External Access to Register Addresses

**Question:** When using external memory at the addresses shown below in expanded modes (modes 1, 2), some addresses overlap internal registers and RAM addresses (figure III-9). In such a case, are there any problems?




Figure III-9. Overlapping Addresses

**Answer:** There are no problems, but the overlapped addresses in the external memory space should not be used. When writing to the overlapping addresses, the same data is written into the internal and external address space. When reading, data is read from the internal, and the external address data is ignored.

**Supplement:** If the RAM enable bit (RAME) of the RAM/port 5 control register is 0, a read/write from/to the internal RAM space is invalid, and both operations are executed to the overlapped external address space.

## III.4.5 Buses During WAI

**Question:** What states are address buses, data buses, and control lines in after WAI instruction execution?



Answer: They are as in table III-7.

Table III-7. WAI State

Line	State
Address bus	FFFF (High)
Data bus	High impedance
R/W	High
RD	High
WR	High
	_

## III.4.6 Timing for Memory Ready and E Clock

Question: What do t_{HMR} (memory ready hold time) and t_{SMR} (memory ready set up time) mean in the timing for "memory ready" and E clock? See figure III-10.

## Answer:

 $t_{\mbox{HMR}}$ : When MR becomes low within  $t_{\mbox{HMR}}$  from the E clock rising edge, the E clock is extended (max setting).

tSMR: When MR becomes high within tSMR before the E clock falling edge (point A), E clock becomes low in the cycle (minimum setting)




Figure III-10 Timing for Memory Ready and E Clock

#### III.4.7 Limit of Halt Time

Question: Is the halt time limited?

Answer: No. If the halt pin has been low before a restart, the halt functions after a reset vector has been output and after the first instruction has been fetched.

Supplement: When the halt signal is set to low, the CPU stops after an instruction being executed finishes, and goes to the halt state. The halted CPU sets the bus available (BA) to high and the  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$  and  $\overline{\text{R/W}}$  to high impedance.

## III.5 Interrupt Control

## III.5.1 IRQ1 During Standby

**Question:** When the CPU is returning from standby mode ( $\overline{RES} = low$ ,  $\overline{STBY} = low$ ) with  $\overline{IRQ1}$  low, can the interrupt be accepted if  $\overline{IRQ1}$  low continues after return?

**Answer:** It cannot. Interrupts can be accepted when IRQ1E = 1 and I = 0. After the CPU returns from standby, it has IRQ1E = 0 and I = 1. To accept the interrupt, the software should make IRQ1E = 1, I = 0 after resetting.

Supplement: IRQ1E is the IRQ1 interrupt enable bit of the RAM/port 5 control register. When IRQ1E = 1, P5₀ can be used as an interrupt pin. I is the interrupt mask bit. When I = 0, the CPU accepts interrupts.

#### III.5.2 Trap Interrupt

Question: How does the trap interrupt differ from other interrupts (NMI, IRQ1, IRQ2 and IRQ3)?

Answer: The differences are:

- Return address (figure III-11)
- Interrupt sequence (figure III-12)




Figure III-11. Return Address




Figure III-12. Interrupt Sequence

## III.5.3 LIR During Interrupt

Question: What is the output state of load instruction register (LIR) in the interrupt sequence?

**Answer:** The output state of LIR is low in the following cycles:

- 1. Prefetch cycle of the last instruction cycle opcode just before interrupt sequence
- 2. Fetch cycle of the first opcode of the interrupt routine

The output state of LIR in the interrupt sequence is shown below.

1. Last instruction execution cycle just before the interrupt sequence (figure III-13).




Figure III-13. Last Cycle Before Interrupt

- a. LIR output is low at the last instruction execution cycle just before interrupt sequence opcode prefetch.
- b. The first cycle of the interrupt sequence (b in figure III-13) is a dummy fetch cycle. In this cycle, there are two cases; an operand is on the data bus, or an opcode is on the bus. In both cases, LIR output is not low.
- 2. First opcode fetch cycle in the interrupt routine (figure III-14).




Figure III-14. First Cycle in Interrupt

LIR output is low when the first opcode of the interrupt routine is fetched.



**Supplement:** Load instruction register (LIR) low shows that instruction opcode is on the data bus.

## III.5.4 Accepting an IS Interrupt

Question: Is an input strobe (IS) interrupt accepted during the execution of the  $\overline{IRQ_1}$  interrupt routine?

Answer: Yes. When an IS interrupt is generated during the execution of the  $\overline{IRQ_1}$  interrupt routine, with the input strobe enable (IS IRQ₁ ENABLE) being set, and the IS flag is set;

- It is accepted if the interrupt mask bit (I) of condition code register (CCR) has been cleared.
   However, in this case, the interrupt factor of the IRQ1 must have been cleared before clearing the I bit, that is, by setting the IRQ1 pin low and clearing IRQ1E.
- 2. If the I bit of the CCR is set, it is accepted after the  $\overline{IRQ_1}$  interrupt routine finishes.

**Supplement:** Since the  $\overline{IRQ_1}$  and IS share an interrupt vector, levels of the input strobe flag (IS FLAG) and  $\overline{IRQ_1}$  pin are checked to determine which interrupt is generated, by reading P50 (bit 0 of port 5).

## III.6 Oscillation Circuit

## III.6.1 E Clock Triggering

Question: With which edge of the EXTAL clock does the E clock change, the rising or falling edge?

Answer: It changes synchronously with the falling edge (figure III-15).




Figure III-15. E Clock Timing

#### III.7 Reset

#### III.7.1 Ports at Reset

Question: What is the state of each port at reset?

Answer: It is as shown in table III-8.



Table III-8. Port State at Reset

Port	Mode	Reset
1 (A ₀ -A ₇ )	1, 2	High
	3	High impedance
2	1, 2	High impedance
	3	High impedance
3 (D ₀ -D ₇ )	1, 2	High impedance
V	3	High impedance
4 (A ₈ -A ₁₅ )	1	High
	2, 3	High impedance
5	1, 2	High impedance
	3	High impedance
6	1, 2	High impedance
	3	High impedance
7	1, 2	Note 1
	3	High impedance

## Note:

1.  $\overline{RD}$ ,  $\overline{WR}$ ,  $R/\overline{W}$ ,  $\overline{LIR}$  = high; BA = low

Supplement: E clock at reset is output at normal frequency after oscillation stabilization time.

## III.7.2 I/O Port Output After Reset

Question: What data does an I/O port output when the data direction register (DDR) = 1 after reset?

**Answer:** After reset, undefined data is output from the I/O port, since the data register of an I/O port is undefined. For the output state, put data in the data register before setting the DDR = 1.

## III.7.3 RES Schmitt Trigger

Question: Is a Schmitt trigger circuit provided with RES?

Answer: Yes (figure III-16).




Figure III-16. Reset Circuit

## **III.7.4 Reset Circuit Capacitance**

Question: Does Cr in the reset circuit shown in figure III-17 (Rr  $\times$  Cr > 20 ms), have an upper limit?




Figure III-17. Reset Input Circuit

Answer: No, because RES is provided with a Schmitt trigger circuit (figure III-16).

## III.7.5 State of I/O Ports during the 20 ms after a Power-on Reset

Question: What state are I/O ports in for the 20 ms after a power-on reset during which time the oscillation is unstable?

Answer: The I/O ports are in the reset state immediately after a power-on reset because it is directly controlled by the  $\overline{RES}$  pin. However, at this time, the contents of the data register of each port are undefined (figure III-18).




Figure III-18 Reset Circuit

#### III.7.6 State of Port 4 after a Reset

Question: What is the state of port 4 (8 bit I/O port) of the HD6301Y0 after a reset?

Answer: Table III-9 shows the state of port 4 after a reset.

Table III-9, Port 4 After Reset

Mode		State of port 4
Eutonded meden	Mode 1	Address bus high-order output (*1)
Extended modes	Mode 2	Input port
Single chip mode	Mode 3	Input port

^{*1:} In mode 1, the data direction register (DDR) is forcibly set and port 4 outputs high-order addresses.



## III.7.7 State of Address Bus if Reset during Operation

Question: If reset occurs during operation, when does the address bus become \$ FFFF?

Answer: Timing of RES and the address bus are as follows (figure III-19).




Figure III-19. Timing of RES and the address bus

## **III.8 Low Power Dissipation Mode**

## III.8.1 Standby During Instruction Execution

Question: Does the CPU wait until the current instruction is executed to enter the standby mode?

Answer: No. The CPU enters standby mode regardless of the current instruction; the CPU goes into reset condition and the oscillator stops with STBY low (figure III-20).




Figure III-20. E During Standby

#### III.8.2 Standby Timing

Question: The timing for the standby mode is shown in figure III-21 (see also figure 3-5). Is T1 in the figure defined?




Figure III-21. Standby Mode Timing

**Answer:** It is not, but if the time for nonmaskable interrupt ( $\overline{\text{NMI}}$ ) is guaranteed, either  $\overline{\text{RES}}$  or  $\overline{\text{STBY}}$  can go low with no priority.

**Supplement:** The CPU goes to the standby mode independently of instruction execution sequence. Use the NMI routine before entering standby mode.

## III.8.3 Ports at Standby

Question: What is the state of each I/O port during standby?

Answer: Each I/O port and the E pin during standby are high impedance.

## III.8.4 Return from Standby Without Reset

Question: What occurs when the CPU returns from the standby mode without using reset start?

**Answer:** The CPU does not operate normally because the contents of each register are not defined. Therefore, always use the reset start when returning from the standby mode.



#### III.8.5 Sleep and Standby Internal States

Question: What are the internal states in the sleep or standby mode?

Answer: They are as shown in table III-10.

Table III-10. Sleep and Standby Mode States

	Sleep Mode	Standby Mode	
Oscillation circuit	Continues	Stops	
CPU (register)	Stops (retained)	Stops (undefined)	
RAM	RAM Retained		
1/0	Retained	High impedance	
Timer	Continues	Stops	
Serial communications	Continues	Stops	
Internal registers	Retained	Reset	
Cancel Interrupt STBY = low Reset start		Reset start after STBY = high (at hardware standby) Reset start (at software standby)	

Supplement: Internal states in the standby mode are the same as those in reset. Use the reset start when returning from the standby mode. In this case  $\overline{\text{RES}}$  should be kept low from  $\overline{\text{STBY}}$  = high during oscillation stabilization time (20 ms minimum).

## III.8.6 Sequence of Going to Standby Mode by Software

Question: How can the CPU go to the standby mode using software?

Answer: The CPU can go to the standby mode using software by clearing the standby flag (STBY FLAG) of the RAM/port 5 control register. In this case, before going to the standby mode, the standby power bit (STBY PWR) of the RAM/port 5 control register must be set and the RAM enable bit (RAME) should be cleared. Below is shown an example of the method of going to the standby mode by software.

OIM #\$80, \$14 - - - (Setting STBY PWR)

AIM #\$9F, \$14 - - - (Clearing RAME, STBY FLAG)



## III.8.7 Timing of Going to the Standby Mode by Software

Question: In the case that the CPU goes to the standby mode by clearing the standby flag (STBY FLAG) of the RAM/port 5 control register, how many cycles after clearing does the oscillator stop and does the CPU go into the standby mode?

Answer: The oscillator stops and the CPU goes to the standby mode at E clock's low level of the first cycle after the STBY FLAG is cleared (figure III-22).




Figure III-22 Timing of Standby Mode by Software

#### III.8.8 Writing to STBY PWR

Question: Is it possible to write "0" into the standby power bit (STBY PWR) of the RAM/port 5 control register?

Answer: Yes. The STBY PWR can be used as a normal read/write flag.

## **III.9 Software**

#### III.9.1 Bit Manipulation Instructions

**Question:** How should the bit manipulation instructions of the HD6301Y0, HD6303Y, and HD63701Y0, be written?

Answer: They are written as shown in figure III-23.




Figure III-23 OIM Example

This is an example of an OR operation between the immediate data and the memory which stores the result in the memory. The AIM, EIM, and TIM instructions are written in the same way.



The bit manipulations in table III-11 have different mnemonics with the same opcode.

Table III-11. Shared Opcodes

Bit Manipulation Instruction	Instructions Hav Mnemonic	ing the Same Opcode Function
AIM	BCLR	0 AND Mi The memory bit i (i = 0 to 7) is cleared and the other bits don't change
OIM	BSET	1 OR Mi The memory bit i (i = 0 to 7) is set and the other bits don't change
EIM	BTGL	Mi EOR Mi The memory bit i (i = 0 to 7) is inverted and the other bits don't change
TIM	BTST	AND Mi     AND operation test of the memory bit i (i = 0 to 7) and 1 is executed and its corresponding condition code is changed.

The mnemonics mentioned above can be written as in figure III-24.

BCLR	3,\$10 ——— AIM	#\$F7,	\$10	(Direct Addressing)
BCLR	3,\$10,X ——— AIM	#\$F7,	\$10,X	(Index Addressing)
BSET BSET Bit Addre	3,\$10 OIM 3,\$10,X OIM	#\$08, #\$08,	\$10 \$10,X	(Direct Addressing) (Index Addressing)

Figure III-24. Shared Opcode Instruction Format

## III.10 Others

#### III.10.1 RAME Disabled

Question: When executing a program with the RAM enable bit (RAME) of the RAM/port 5 control register disabled (RAME = 0),

- 1. What occurs if the internal RAM address is accessed?
- 2. What occurs if interrupt requests are generated?

#### Answer:

- 1. The internal RAM cannot be accessed. It is neither readable nor writable with RAME = 0, so in mode 1 or 2, the external memory is read/written into.
- 2. Interrupts are accepted, but the CPU will fail when returning from the interrupt with no



stacking area other than the internal RAM.

## Supplement:

- 1. RAME = 0; internal RAM is invalid. In modes 1 or 2, data can be read from the external memory.
- 2. RAME = 1; internal RAM is enabled.

## III.10.2 RAME at Reset

Question: Is the RAM enable bit (RAME) set on reset at RES low or the rising edge of RES?

Answer: It is set at the rising edge of RES (figure III-25).




Figure III-25. RAME at Reset

Supplement: RAME is set/cleared by the software.

- 1. RAME = 0; Internal RAM is invalid. In mode 1 or 2, data can be read from the external memory.
- 2. RAME = 1: Internal RAM is enabled.

# Appendix IV: The Differences Between HD63701Y0 and HD6301Y0

Item	HD63701Y0					HD6301Y0
Input low voltage of RES, MP ₀ , MP ₁	V _{IL} = 0.6 V max					V _{IL} = 0.8 V max
lin and Cin of RES	$l_{in} = 10 \mu A$ max $C_{in} = 65 pF$ max $l_{in}$ and $C_{in}$ are larger to used as $V_{PP}$ .	han HC	06301	/O bec	ause Ī	$I_{in} = 1.0 \ \mu A \ max$ $C_{in} = 12.5 \ pF \ max$ RES is also
Crystal oscillator characteristics	Internal resistance of crystal oscillator Rs					Internal resistance of crystal oscillator R _S
	Frequency (MHz)	2.5	4.0	6.0	8.0	$R_S = 60 \Omega \text{ max}$
	R _s max (Ω)	500	120	80	60	
Storage temperature	$T_{\text{stg}} = -55 \text{ to } 125^{\circ}\text{C}$					T _{stg} = −55 to 150 °C
Caution	applying the HD63701	YO sys	stem to	HD6	301 Y0	p design and manufacturing process. When 0, and HD6301Y0 system to HD63701Y0, he same even if guaranteed values are the



# Appendix V: Program Development Procedure and Support System

## V.1 Overview

The cross assembler and the hardware emulator using various types of computer are prepared by the company as supporting systems to develop user's programs. User's programs are mask programmed into the ROM and delivered as the LSI by the company.

Figure V-1 shows the typical program design procedure and table V-1 shows the system development support tool for the HD6301Y0 which are used in these processes.




Figure V-1. Program Design Procedure


## (Explanation)

- When the user programs the system using the HD6301YO series, a functional assignment of each I/O pin and an allocation of RAM area should be specified adjusting to designed system before actual programming.
- 2. A flowchart is designed to implement the functions and it is coded by using the HD6301Y0 mnemonic code.
- 3. Write the software coded according to the flowchart on a floppy disk to make a source program.
- 4. Assemble the source program to generate an object program using a computer. Assembly errors are also detected.
- 5. Verify the program through hardware emulation with an emulator, H68SD5/5A, H680SD200 or EPROM on-chip type microcomputer.
- 6. Send the completed program to the company in the form of EPROM. Send Single-chip microcomputer order specification and Mask option list at that time.
- ROM and mask option are masked by the company. LSI is testatively produced and the sample is handed in to the user. If a user doesn't see any problem in programming, mass production can be started.

Table V-1. Support Tools

Part No.	Emulator Set	EPROM On-Chip LSI	EPROM On-Chip LSI Programming Socket Adaptor	IBM PC* Cross Assembler	IBM PC C Compiler
HD6301Y0 HD6303Y	H31MIX3 (HS31YEML03H)	HD63701Y0C	HS31YESS11H	S31IBM PC	US31PCLI1SF

Notes: IBM PC is a trademark of International Business Machine Corporation.



**HD6301Y0 and HD6303Y Development Tools** 




# V.2 Single Chip Microcomputer ROM Ordering Procedure

# V.2.1 Development Flowchart

Single chip microcomputer device is developed according to the following flowchart after program development.

**Device Development Flowchart** 



Note: Please send in 1, 2, and 3 at ROM ordering, and send back 4, 5 after approving.

# V.2.2 Data you send and precautions

- - · Basic ITEM
  - · Environment Check List
  - · Check List of attached data
  - Customer

# V.2.3 Change of ROM code

Note that if you change the ROM code once sended in or other specification, the ROM must be developed from the beginning. The cost of mask charge should be provided again in this case.

# V.2.4 Samples and Mass production

•
code and that of mask option. Normally 3 samples
are sent, but not guaranteed as for reliability.
Please evaluate and approve immediately because
the following sample making and mass production
are set about after obtaining your evaluation.
Sample for evaluating also reliability. 10 pcs are included in mask charge.
Samples for pre-production which may be purchased separately.
Products for actual mass production. Please enter the plan of mass production in full.



# HD6301Y0 ORDERING SPECIFICATIONS

(1) GENERAL CHARACTERISTICS (Fill in blank space or check appropriate box x.)

Customer					<del></del>		check appropriate box [A].)
Device			Package O (See page 5		DP-64S CP-68		
Type					(occ page :	,23.,	FP-64
Application (be specific)					Options/Rea	narks:	:
Customer ROM Code ID							
ZTAT [™] Conversion	Г	Yes		No			
ROM Code Media		_ EPRON ZTAT	Must	Speci			grammed Start Addressgrammed Stop Address
Operating Temperature	С	Standa	rd 🔲	J (-4	0° C to +85°	C) ver	rsion if offered
Remask		Yes		No	Previous I	litach	ni P/N
(2) OPERATI	NG	CHARAC	TERIS	TICS	(Fill in blanl	c space	e or check appropriate box X.)
LSI Ambient		Typical		°C	Target Leve Of Reliabili	1	1000 Fit (
Temperature		Range	.c-	°C	Of Kellaulli	Ly	500 Fit
LSI		Typical		%	Acceptable		
Ambient Humidity		Range	%-	%	Quality Level	Majo Visu	or 0.65% ()
Power On Duration		Typical	Hour	s/Day	LSI Operati (Specify MF	ing Sp	peed
	. ,	Power	Max.	V	Remarks:		
Maximum Appl Voltage To LSI		Supply					
		I/O	Max.	V	L		
(3) ELECTRIC	AL	CHARAC	CTERIS	TICS	(Fill in blan	k spac	ce or check appropriate box x.)
Purchasin	g Sı	pecification	ıs		Ref	_	achi's Standard Specifications  Data Sheet:
					For Hitachi Use Only		
(4) CUSTOMER APPROVAL					(5) ROM CODE VERIFICATION		
Customer Name				-	LSI Type No.		
PO#Approved By (print)					Shipping Date of ROM To Customer		
Approved By (signature)					Approved Date of		
Date							ROM From Customer

# HD6301/HD6303 SERIES HANDBOOK

Section Seven

Software Application Notes

#### **FOREWORD**

The HD6301/HD6303 is a family of 8-bit single chip CMOS microcomputers controlled by microprogramming. This family aids high speed data process by adding bit operation instruction, logical operation instruction, lower power consumption mode instruction, and accumulator and index register swapping instructions and adoping pipeline control, compared with the NMOS HD6801/HD6803 FAMILY.

APPLICATION NOTES summarize typical programs for the HD6301/6303 FAMILY to help users better understand instruction set and to provide them with references for making more customized programs.

<u>Programs described in APPLICATION NOTES have already been debugged.</u>
However, please be sure to check the operation in actual use.



# Section 7 Software Application Notes Table of Contents

	Page
1. HOW TO USE APPLICATION NOTES	675
1.1 Formats	675
1.1.1 Specification Format (Format 1)	677
1.1.2 Description Format (Format 2)	683
1.1.3 Flowchart Format (Format 3)	686
1.1.4 Program Listing Format (Format 4)	688
1.2 How to Execute Programs	690
1.3 Symbols	692
PROGRAM APPLICATION EXAMPLES	
Program Application Table	693
MOVING DATA	
1. Filling Constant Values (Fill)	694
2. Moving Memory Blocks (Move)	698
3. Moving Strings (Moves)	703
BRANCHING FROM TABLE	
4. Branching From Table (CCASE)	708
LIANDUNO ACCU	
HANDLING ASCII	744
5. Converting ASCII Lowercase Into Uppercase (TPR)	714
6. Converting ASCII Into 1-Byte Hexadecimal (Nibble)	719
7. Converting 8-Bit Binary Data Into ASCII (COBYTE)	724
BIT MANIPULATION	
8. Counting Number of Logical "1" Bits In 8-Bit Data (HCNT)	729
9. Shifting 32-Bit Data (SHR)	733
COUNTER	
10. 4-Digit BCD Counter (DECNT)	738
To a bight bob counter (become)	, 50
COMPARISON	
11 Comparing 32-Bit Binary Data (CMP)	743



ARI	THMETIC OPERATION	
12.	Adding 32-Bit Binary Data (ADD)	749
13.	Subtracting 32-Bit Binary Data (SUB)	755
14.	Multiplying 16-Bit Binary Data (MUL)	761
15.	Dividing 16-Bit Binary Data (DIV)	768
16.	Adding 8-Digit BCD (ADDD)	774
17.	Subtracting 8-Digit BCD (SUBD)	780
18.	16-Bit Square Root (SQRT)	786
CON	IVERTING BCD INTO HEXADECIMALS	
19.	Converting 2-Byte Hexadecimals Into 5-Digit BCD (HEX)	791
20.	Converting 5-Digit BCD Into 2-Byte Hexadecimals (BCD)	796
SOF	RTING	
21.	Sorting (SORT)	803



#### 1. How to Use APPLICATION NOTES

#### 1.1 Formats

APPLICATION NOTES consist of Formats 1 to 4, shown in Fig. 1.1.




Fig. 1.1 APPLICATION NOTES Formats

Programs in APPLICATION NOTES can be implemented in two ways, i.e.

- (1) without change or (2) partially changed. Read the information that applies to the type of implementation to be carried out.
- (1) Without change
  - (a) All of Format 1
  - (b) RAM Description and Sample Application in Format 2
  - (c) PROGRAM LISTING in Format 4
- (2) Partially changed (user originals)

All of Formats 1 to 4 after reading these formats, change the FLOWCHART and PROGRAM LISTING according to user specification.

# 1.1.1 SPECIFICATION Format (Format 1)

The SPECIFICATION Format is represented in Fig. 1.2. It gives program functions and specifications. Each item in the format is described using Fig. 1.2.





Fig. 1.2 SPECIFICATION Format



#### (1) ITEM NUMBER AND PROGRAM NAME:

Indicates item number and program name in APPLICATION NOTES.


<Example>



#### (2) MCU/MPU:

Indicates names of microcomputer and microprocessor family applicable to a program.






#### (3) LABEL:

Indicates the name identifying program entry point. When using a program as it is, call the label "SHR".


<Example>



#### (4) FUNCTION:

Explains program functions.

<Example>



#### (5) ARGUMENTS:

Explains entry arguments which must be set before execution of a program, and return arguments after execution.

#### (a) Contents:

Explains meanings of arguments.

#### (b) Storage Location:

Indicates registers and RAMs in which arguments are to be set. The RAM is presented as a label followed by "(RAM)".

#### (c) Byte length:

Indicates byte length of the arguments.

<Example>

ARGUMEN	TS			
0	ontent	S	Storage Location	Byte Lgth.
	Entry	Upper 16 bits of 32-bit binary data to be shift- ed to right	IX	2
Argu- ments	Janety .	Lower 16 bits of 32-bit binary data to be shift- ed to right	ACCD	. 2
		Number of shifts	SFCNTR (RAM)	1
	Re-	Upper 16 bits of shift result	IX	2
	turns	Lower 16 bits of shift result	ACCD	2

# (6) CHANGES IN CPU REGISTERS AND FLAGS:

Explains changes in CPU registers after executing a program and flag changes of condition code register. Meanings of abbreviations and symbols in the table are given as follows:

#### (a) CPU register

ACCA: Accumulator A

ACCB: Accumulator B


ACCD: Double accumulator (ACCA:ACCB)

IX: Index register



- (b) Flags of condition code register
  - C: Carry/borrow flag (carry and borrow)
  - N: Overflow flag (Indication in case of 2's complement operation).
  - Z: Zero flag (Indication in case of 0)
  - N: Negative flag (Indication in case of negative)
  - I: Interrupt flag (Interrupt mask)
  - H: Half carry flag (Carry from bit 3 to bit 4)
- (c) State of CPU registers and condition code register flags
  - Not affected: Maintains previous values after executing a program.
  - x: Undefined : Does not maintain previous values after executing a program.
  - : Result : Be set with the result of executing a program

#### <Example>



# (Notes)

In the example, after executing a program, contents of index register (IX), condition code register (CCR), bit C, bit V, bit N and bit Z will be destroyed. Thus, register contents which will be destroyed should be saved before executing a program.

#### (7) SPECIFICATIONS:

Explains program specifications.

- (a) ROM (Bytes): Indicates ROM capacity used in a program.
- (b) RAM (Bytes): Indicates RAM capacity used in a program.
- (c) Stack (Bytes): Indicates stack size used in a program. The

  RAM capacity in this table does not include

  the stack size. When the program is executed,



it is necessary to reserve the stack size in RAM.

(d) No. of cycles: Indicates maximum number of execution cycles when MCU executes a program. Calculate the execution time of the program as follows:

Execution time (sec) = Cycle number × cycle time

Cycle time (sec) = 4/(External oscillator (Hz))

(e) Reentrant : Indicates whether a program has a structure which can be called from two or more routines at the same time.

(f) Relocation : Indicates whether a program can be located in any memory space.

(g) Interrupt : Indicates whether MCU executes a program normally after serving an interrupt routine during program execution. If impossible, inhibit interrupt before the program is called.


<Example>

SPECIFICATIONS		
ROM (Bytes)		
11		
RAM (Bytes)		
1		
Stack (Bytes)		
0		
No. of cycles		
261		
Reentrant		
No		
Relocation		
No		
Interrupt		
Yes		



- (8) DESCRIPTION: Explains function details and user notes of a program.
  - (a) Function : Gives an execution example and detailed func-Details tions of a program.
  - (b) User Notes : Explains notes and limitations when executing a program.
    - * Be sure to read these items when using the programs without change.

<Example>



(9) SPECIFICATIONS NOTES: Explains notes on data process written in SPECIFICATIONS (7).

<Example>

SPECIFICATIONS NOTES

"No. of cycles" in "SPECIFICATIONS" represents the number of cycles needed to shift 32-bit binary data 16 bits right.

# 1.1.2 DESCRIPTION Format (Format 2)

The DESCRIPTION Format is represented in Fig. 1.3. It gives remaining Function Details, User Notes, RAM Description. Sample Application and Basic Operation.

Each item in the format is described using Fig. 1.3.




Fig. 1.3 DESCRIPTION Format

- (1) ITEM NUMBER AND PROGRAM NAME
- (2) MCU/MPU

(3) LABEL

Same as SPECIFICATION Format



#### (4) DESCRIPTION:

Gives RAM Description, Sample Application, and Basic Operation.


(a) RAM Description: Explains label and meaning of the RAM used in a program.

#### <Example>

9. SHIFTI	NG 32-BIT DATA	MCU/MPU	HD6301/HD6303 FAMILY	LABEL	SHR
DESCRIPTION	N				
(3) RAM d	escription				
Labe1	RAM		Description		
SFCNTR	b7 b	Number	of shifts is stored.		

(b) Sample Application: Gives a sample application in actual use.

#### <Example>



(c) Basic Operation: Indicates operating principles of a program.

<Example>

- (5) Basic Operation
  - (a) Uses 16-bit shift instruction (LSRD) provided in the HD6301/HD6303 FAMILY.
  - (b) Upper 16 bits in 32-bit binary data are shifted to right. Here LSB is rotated to bit C. Lower 16 bits are rotated to right. At this time, LSB in bit C is rotated to MSB of lower 16 bits.
  - (c) SFCNTR(RAM) is used to keep track of number of shifts. SFCNTR(RAM) is decremented every time (b) is executed.
  - (d) Loops (b) to (c) until SFCNTR (RAM) is "0".



# 1.1.3 FLOWCHART Format (Format 3)

The FLOWCHART Format is represented in Fig. 4. It gives a program flowchart. Each item in the format is described using Fig. 1.4.




Fig. 1.4 FLOWCHART Format

- (1) ITEM NUMBER AND PROGRAM NAME
- (2) MCU/MPU


(3) LABEL

Same as SPECIFICATION Format



#### (4) FLOWCHART:

Comments on the FLOWCHART are described in the column on the right.  $\langle \text{Example} \rangle$ 



# 1.1.4 PROGRAM LISTING Format (Format 4)

The PROGRAM LISTING Format is represented in Fig. 1.5. Each item in the format is described using Fig. 1.5.





Fig. 1.5 PROGRAM LISTING Format

- (1) ITEM NUMBER AND PROGRAM NAME
  (2) MCU/MPU
  Same as SPECIFICATION Format
  (3) LABEL
  - **@HITACHI**

#### (4) PROGRAM LISTING:

<Example>



- (a) NAME : Name of a program. ( ) means entry point label.
- (b) ENTRY: shows storage location and contents of entry arguments.
- (c) RETURNS: shows storage location and contents of returns arguments.
- (d) SHR : shows entry point label.



### 1.2 How to Execute Programs

Relation between the programs in APPLICATION NOTES and user program is shown in Fig. 1.6. All programs in APPLICATION NOTES are formed as a subroutine, they should be proceeded as shown in Fig. 1.6 and (1) to (5) on the next page.

An example of a user program in which a program in APPLICATION NOTES accessed as a subroutine is shown in Fig. 1.7.





Fig. 1.6 Relation between User Program and Program in APPLICATION NOTES



Note) In the programs in APPLICATION NOTES, registers are saved when they are used as work areas and not as arguments.

Fig. 1.7 Example Showing How to Execute a Program



(1) Save register contents that will be destroyed by program execution:

CPU registers used in the programs may return to the user program while destroying the contents of the registers. Thus, registers should be saved, if necessary. Refer to the "CHANGES IN CPU REGISTERS AND FLAGS" column in SPECIFICATION Format (Format 1) for the register conditions after a program is executed.

(2) Hold entry arguments:

Holds entry arguments to the CPU registers or a particular address in the memory before calling a program in the user program. Refer to "ARGUMENTS" in the SPECIFICATION Format (Format 1) for entry arguments to be held.

(3) Call subroutine:

A program is called.

(4) Contain return arguments:

After a program is executed, the result contained in the return arguments must be handled according to the user's purpose.

Refer to "ARGUMENTS" in the SPECIFICATION Format (Format 1) for results.

(5) Restore register:

Registers saved in (1) are restored here. When (1) is operated, (5) must also be operated.

Moreover, note that when a program is used as a subroutine, the stack area shown in "SPECIFICATIONS" (Refer to (7) in Fig. 1.2) is necessary in addition to that for the subroutine call in the user program. When a subroutine is called, the above stack area must be assured.

#### 1.3 Symbols

Symbols and abbreviations used in APPLICATION NOTES are defined as follows.

(a) Operation

(b) Register symbols in MCU/MPU

( ) = Contents

ACCA = Accumulator A

(( )) = Index register addressing

ACCB = Accumulator B

→ = Data transfer direction

ACCD = Double accumulator (ACCA : ACCB)

+ = Addition

CCR = Condition code register

- = Subtraction

IX = 16-bit index register

× = Multiplication

IXH = Upper 8-bit index register

/ = Division

IXL = Lower 8-bit index register

 $\Lambda$  = AND

V = OR

(+) = Exclusive OR

 $\bar{\times}$  = NOT

(c) Contents of bits 0 through 4 of condition code register

C = Carry or borrow

bit 0

V = 2's complement operation overflow

bit 1 bit 2

Z = Zero

220 -

N = Negative

bit 3

I = Interrupt mask

bit 4

H = Carry from bit 3 to bit 4

bit 5

#### (d) Others

= = Equal sign

≠ = Not-equal sign

Comparison signs

, = ASCII inside ',

\$ = Hexadecimal data

: = Labels of sequential addresses


# PROGRAM APPLICATION TABLE

Item	Program	Label	Page
1	FILLING CONSTANT VALUES	FILL	26
2	MOVING MEMORY BLOCKS	MOVE	30
3	MOVING STRINGS	MOVES	35
4	BRANCHING FROM TABLE	CCASE	40
5	CONVERTING ASCII LOWERCASE INTO UPPERCASE	TPR	46
6	CONVERTING ASCII INTO 1-BYTE HEXADECIMAL	NIBBLE	51
7	CONVERTING 8-BIT BINARY DATA INTO ASCII	СОВҮТЕ	56
8	COUNTING NUMBER OF LOGICAL "1" BITS IN 8-BIT DATA	HCNT	61
9	SHIFTING 32-BIT DATA	SHR	65
10	4-DIGIT BCD COUNTER	DECNT	70
11	COMPARING 32-BIT BINARY DATA	СМР	75
12	ADDING 32-BIT BINARY DATA	ADD	81
13	SUBTRACTING 32-BIT BINARY DATA	SUB	87
14	MULTIPLYING 16-BIT BINARY DATA	MUL	93
15	DIVIDING 16-BIT BINARY DATA	DIV	100
16	ADDING 8-DIGIT BCD	ADDD	106
17	SUBTRACTING 8-DIGIT BCD	SUBD	112
18	16-BIT SQUARE ROOT	SQRT	118
19	CONVERTING 2-BYTE HEXADECIMALS INTO 5-DIGIT BCD	HEX	123
20	CONVERTING 5-DIGIT BCD INTO 2-BYTE HEXADECIMALS	BCD	128
21	SORTING	SORT	135

#### FUNCTION

- (a) Stores one-byte constant in RAM.
- (b) Permits RAM location and byte length to be freely selected.
- (c) Permits easy clearing of RAM.

ARGUMEN	TS			,
C	Contents			Byte Lgth.
		Constant	ACCA	1
	Entry	Byte Length	ACCB	1
Argu- ments		Starting Address	IX	2
	Re- turns	·		



#### DESCRIPTION

- (1) Function Details
  - (a) Argument details

ACCA: Holds one-byte constant in RAM.

ACCB: Holds byte length of constant.

IX : Holds starting address of RAM.

(b) Fig. 1 shows example of FILL execution. If entry arguments are as shown in part ① of Fig. 1, \$57 in ACCA is stored in RAM as shown in part ② of Fig. 1.




Fig. 1 Example of FILL execution

#### SPECIFICATIONS NOTES

"No. of cycles" in "SPECIFICATIONS" represents the number of cycles needed to write constant in 16-byte RAM.

HD6301/HD6303 FAMILY

#### DESCRIPTION

- (2) User Notes
  - (a) As ACCB is only one byte in length, data must be between \$01 and \$FF.
  - (b) ACCB should not held to "O", otherwise constant is held in 256 bytes.
- (3) RAM Description

WORK1

RAM is not used during FILL execution.

RMB

(4) Sample Application

FILLING CONSTANT VALUES

Subroutine FILL is called after constant, byte length and starting address are held.

WORK2 1 ····· Reserves memory byte for constant. RMB WORK3 RMB 2 ····· Reserves memory byte for start address. WORK1 ···· Loads byte length into entry argument (ACCB). LDAB LDAA WORK2 · · · · Loads constant into entry argument (ACCA).

1 ···· Reserves memory byte for byte length.


JSR FILL

LDX

.. Calls subroutine FILL.

WORK3 ···· Loads starting address into entry argument (IX)

- (5) Basic Operation
  - (a) IX is used to indicate address in RAM where constant is stored.
  - (b) Using index addressing mode, constant in ACCA is stored in RAM in order.
  - (c) ACCB is used to indicate byte length of constant. It is decrimented each time constant is stored, until ACCB is "0".



LABEL FILLING CONSTANT VALUES MCU/MPU HD6301/HD6303 FAMILY FILL PROGRAM LISTING 00001 ****************** 00002 00003 NAME : FILLING CONSTANT VALVE (FILL) 00004 00005 00006 00007 * **ENTRY** ACCA (CONSTANT) 80000 ACCB (BYTE COUNTER) IX (START ADDR) 00009 00010 RETURNS NOTHING 00011 00012 00013 00014A F000 ORG \$F000 00015 00016 F000 A FILL EQU Entry point 00017A F000 A7 00 Α STAA 0,X Store constant 00018A F002 08 INX Increment ADDR 00019A F003 5A DECB Decrement byte counter 00020A F004 26 FA F000 BNE FILL Loop until byte counter = 0 00021A F006 39 RTS

#### FUNCTION

- (a) Moves data block in memory to RAM.
- (b) Permits byte length and source and destination addresses to be freely selected in memory.

#### ARGUMENTS

Contents			Storage Location	Byte Lgth.
		Source starting address	IX	2
Argu- ments	Entry	Destina- tion starting address	DEA (RAM)	2
		Byte length	ACCB	1
	Re- turns		<u> </u>	

# CHANGES IN CPU REGISTERS AND FLAGS

Not affected

 $\times$  : Undefined

: Result

,	u	
ACCD		
ACCA	ACCB	
×	×	
IX		
×		
	•	

С	V
•	×
Z	N
×	×
I	Н
•	•

# SPECIFICATIONS

ROM (Bytes)							
16							
RAM (Bytes)							
2							
Stack (Bytes)							
2							
No. of cycles							
501							
Reentrant							
No							
Relocation							
No							
Interrupt							

Yes

#### DESCRIPTION

- (1) Function Details
  - (a) Argument details

IX: Holds source starting address in 2-byte hexadecimal number.

DEA(RAM): Holds destination starting address in 2-byte hexadecimal number.

ACCB: Holds byte length of data block to be moved in 1-byte hexadecimal number.

# SPECIFICATIONS NOTES

"No. of cycles" in "SPECIFICATIONS" represents the number of cycles needed for 16-byte data move.


2. MOVING MEMORY BLOCKS MCU/MPU HD6301/HD6303 FAMILY LABEL MOVE

#### DESCRIPTION

(b) Fig. 1 shows example of MOVE execution.

If entry arguments are as shown in part ① of Fig. 1, data in source (\$F000 - \$F009) is moved to destination (\$0090 - \$0099) as shown in part ② of Fig. 1.

- (2) User Notes
  - (a) As ACCB is only one byte in length, its data must be between \$01 and \$FF.
  - (b) ACCB should not held to "0", otherwise data of 256 bytes will be moved.
  - (c) Sets entry so that source area (Fig. 2 (A)) and destination area (Fig. 2 (C)) do not overlap. If they do, the source data in overlapping area (Fig. 2 (B)) will be destroyed.



Ъ15

ъ0

Fig. 1 Example of MOVE execution





Fig. 2 Example of overlapping the source area with destination area


# (3) RAM Description



Description

Destination starting address is stored in 2-byte hexadecimal number.

2.	MOVING MEMORY	BLOCKS		MCU	J/MPU	тр6301/тр6303	FAMILY	LABEL	MOVE
DE	SCRIPTION			1					
(4) Sample Application									
Subroutine MOVE is called after source starting address, destination starting									
address and byte length to be moved are held.									
	WORK1 RMB 2 Reserves memory byte for source starting								ing
	address.								
	WORK 2	RMB	2		Reserve	es memory byte	for desti	ination s	tarting
					address	S.			
	WORK 3	RMB	1		Reserve	es memory byte	for byte	length	to
		1			be mov	ed.			
		t t							
		PSHA	-		Saves	register conter	its that w	vill be	
					destro	yed by executi	ng MOVE.		
		LDX	WORK1 -		Loads	source starting	g address	into	
					entry	argument (IX).			
		LDD	WORK2 }		Stores	destination st	arting ad	ldress i	nto
		STD	DEA J		entry	argument (DEA)	•		



# (5) Basic Operation

LDAB

(a) IX is used to indicate source and destination addresses, which are alternately loaded into IX.


WORK3 ---- Loads byte length to be moved into entry

argument (ACCB).

- (b) Data is moved from source area to destination area, one by one in order, using index addressing mode.
- (c) ACCB is used to indicate byte length to be moved. It is decremented each time (b) is executed. (b) is looped until ACCB is "O".

MOVE

MOVING MEMORY BLOCKS



2.	MOVING MEMO	RY BL	OCI	ΚS			MCU/MPU	J	₩063	01/HD6303 FAMILY	LABEL	MOVE
PRO	GRAM LISTING											
	<del></del>		ل									
	00001					*****	*****	****	****	******	*****	
	00002					*					. *	
	00003					*	NAME :	MOV:	ING ME	EMORY BLOCKS (MOVE)	*	
	- 00004					*					*	
	00005					*****	*****	****	*****	*******	* ******	
	00006 00007					•	ENTRY .	TV	(SDI	JRCE ADDR)	*	
	00008					*	CIVIII.			STINATION ADDR)	*	
	00009					*				ANSFER COUNTER)	*	
	00010					* RE	TURNS :	NOT	HING		*	
	00011					*					*	
	00012						******	****	*****	******	*****	
	00013 00014A	0000				*	ORG	\$80				
	000144	0060				*	טאָט	<b>30</b> 0				
	00013 00016A	വരവ		0002	Δ	DEA	RMB	2		Destination ADDR		
	00017	0000		000-	•	*		_				
	00018A	F000					DRG	\$F0	00			
	00019					*						
	00020			F000		MOVE	EQU	*		Entry point	1/2	
	00021A			00	Α		LDAA INX	0.X		Load transfer data Increment source A	nne	
	00022A 00023A						PSHX			Push source ADDR	JUN	
	00023A			RΩ	Α		LDX	DEA		Load destination A	DDR	
	00025A				Ä		STAA	0.X		Store transfer dat		
	00026A						INX			Increment destinat	ion ADDR	
	00027A	F009	DF	80	Α		XTZ	DEA		Store destination	ADDR	
	00028A						PULX			Pull sorce ADDR		
	00029A						DECB		_	Decrement transfer		•
	00030A 00031A			F1 F00	JU		BNE RTS	MOV	=	Loop until transfe	r counter	= 0
	00021H	7005	27				1112					

#### FUNCTION

MOVING STRINGS

- (a) Moves data block in memory to RAM.
- (b) Terminates moving process when terminator \$00 is found in data block.
- (c) Permits source and destination addresses to be freely selected in memory.

#### ARGUMENTS

(	Content	Storage Location	Byte Lgth.	
	Entry	Source starting address	IX	2
Argu- ments		Destina- tion starting address	DEAS(RAM)	2
	Re- turns			<u>.</u>

# CHANGES IN CPU REGISTERS AND FLAGS

: Not affected x : Undefined : Result

ACCD					
ACCA	ACCB				
×	•				
IX					
×					

С	V
•	×
Z	N
×	×
I	Н
<b>4</b>	•

# SPECIFICATIONS

DOM (Parkers)

ROM (Bytes)						
17						
RAM (Bytes)						
2						
Stack (Bytes)						
2						
No. of cycles						
507						
Reentrant						

Destination →\$0090

#### DESCRIPTION

- (1) Function Details
  - (a) Argument details

IX

: Holds source starting address in 2-byte hexadecimal number.

DEAS(RAM): Holds destination starting address in 2-byte hexade-

cimal number.

(2) Result

(b) Fig. 1 shows example of MOVES execution. If entry arguments are as shown in part (1) of Fig. 1, data in source (\$F000) is moved to destination (\$0090) as shown

ь15 ь0 [X (\$F000) F 0 0 1 Entry DEAS+1 arguments (\$0000) Address space

No

Relocation

Interrupt




Fig. 1 Example of MOVES execution

## SPECIFICATIONS NOTES

"No. of cycles" in "SPECIFICATIONS" represents the number of cycles needed, when terminator is put at the 16th byte.

in part (2) of Fig. 1. When it loads terminator \$00, MCU terminates moving process.

#### (2) User Notes

- (a) Source data block is 64k bytes long or less. Last byte contains \$00 as terminator.
- (b) Source data must not contain any \$00 function other than terminator.
- (c) Holds entry arguments so that source area (Fig. 2(A)) and destination area (Fig. 2(C)) do not overlap. If they do, the source data in overlapping area (Fig. 2(B)) will be destroyed.





Fig. 2 Example of overlapping the source area with destination area

## (3) RAM Description



Description

Destination starting address is stored in 2-byte hexadecimal number.

(4) Sample Application


Subroutine MOVES is called after source starting address and destination starting address are held.

WORK 1 ---- Reserves memory byte for source starting RMB address. ---- Reserves memory byte for destination WORK 2 RMB starting address. PSHA ---- Saves register contents that will be destroyed by executing MOVES. LDX WORK 2 ---- Stores destination starting address into STX DEAS entry argument (DEAS). LDX WORK 1 ---- Loads source starting address into entry argument (IX). **JSR** ---- Calls subroutine MOVES. MOVES ---- Restores register. PULA

3. MOVING STRINGS MCU/MPU HD6301/HD6303 FAMILY LABEL MOVES


## DESCRIPTION

- (5) Basic Operation
  - (a) IX is used to indicate source and destination addresses, which are alternately loaded into IX.
  - (b) Source data is loaded into ACCA using index addressing mode. Data in ACCA is tested if it is terminator. If so, subroutine MOVES is terminated. If not, moving process continues until the terminator is found.



3. MOVING STRINGS	MCU/I	MPU HD63	301/HD6303 FAMILY	LABEL	MOVES
PROGRAM LISTING					
00001 00002	*	***********		***** * *	
00003 00004 00005	* ******		**************	* *****	
00006 00007 00008 00009	* * RETU		(SOURCE ADDR) AS (DESTINATION ADDR) HING	* * * * *	
00010 00011 00012 00013A 0080	* ******** * ORG	********* \$80	************	**	
00016	* DEAS RMB	2	Destination ADDR		
00017A F000 0001B 00019 F000 00020A F000 A6 00 00021A F002 27 0C F01 00022A F004 08 00023A F005 3C		MOVS1	Entry point Load transfer data Branch if transfer Increment source AC Push source ADDR		• .
00024A F006 DE 80 00025A F008 A7 00 00026A F00A 08	LDX STAF INX STX PUL>	DEAS O.X DEAS	Load destination AC Store transfer data Increment destination AC Store destination A Pull source ADDR Branch MOVES	ion ADDR	

BRANCHING FROM TABLE MCU/MPU HD6301/HD6303 FAMILY LABEL CCASE FUNCTION (a) Loads service routine starting address into IX corresponding to the 1-byte command in ACCA. (b) Permits easy decoding and processing of keyboard and other data inputted. CHANGES IN CPU SPECIFICATIONS ARGUMENTS REGISTERS AND FLAGS ROM (Bytes) : Not affected × : Undefined 18 RAM (Bytes) Storage Byte : Result Contents Location Lgth. ACCD Stack (Bytes) ACCA ACCB Command ACCA 1 • × No. of cycles Data IX Entry table 72 IX 2 starting Reentrant address Argu-C V Yes ments Service Relocation × routine IX 2 starting Z N Yes Readdress turns × × Interrupt bit C Command Yes 1 Ι Н (CCR) existance bit<u>C b15</u> DESCRIPTION ь0 IX(\$FE00) E 0 ø Undefined b7 ACCA b0 Entry (1) Function Details arguments ACCA(\$42) (a) Argument details bit C b15 Ъ0 (2) Return arguments [IX(\$1045)] 0 ACCA: Holds command such as ASCII. IX : Holds data table starting address. Fig. 1 Example of CCASE execution Address space Address Description After CCASE execution, IX contains Million Starting address service routine starting address → SFE00 \$41 Command 'A' of data table Service routine \$10 Data block l starting address corresponding to the command in \$ 2 0 for command 'A' \$42 Command 'B' Service routine
starting address
for command 'B' ACCA as 2-byte hexadecimal number. \$ 10 Data block 2 \$ 4 5



SPECIFICATIONS NOTES

"No. of cycles" in "SPECIFICATIONS" represents the number of cycles needed to find data at the end of three data units.

BRANCHING FROM TABLE

DESCRIPTION

bit C: Indicates CCASE termination.


bit C=1 : Data in data table is the same as that in ACCA.

bit C=O: Data in data table differs from that in ACCA.

(b) Fig. 1 shows example of CCASE execution.

If entry arguments are as shown in part (1) of Fig. 1, CCASE locates starting address of command service routine in data table (Fig. 2) and contains it in IX as shown in part (2) of Fig. 1.

- (c) Data table shown in Fig. 2 must be set up before CCASE execution. It contains 3-byte data units beginning at \$FE00 and terminator indicating the end of the table. The first byte of the 3-byte data units is command. The second and the third bytes contain upper and lower bytes of command service routine starting address respectively.
- (2) User Notes Do not use \$00 as argument (IX) or as command in data table. It functions as terminator only.
- (3) RAM Description RAM is not used during CCASE execution.




# (Note)

* Example of branching to command service routine after CCASE execution;


CCASE functions only to store starting address of command service routine in

IX. Program as in the example below to branch to the command service routine.



## (5) Basic Operation

- (a) IX is used to indicate data table starting address.
- (b) Commands in data table are read in order from starting address using index addressing mode and compared with inputted command.
- (c) If commands in data table match the inputted command (ACCA), stores service routine starting address for the inputted command, sets bit C and subroutine CCASE is terminated.
- (d) If terminator \$00 is found in data table, clears bit C and subroutine CCASE is terminated.



CCASE

4. BRANCHING FROM TABLE

*****	******	************	к <b>ж</b> ж
*			*
* NAME	BRANCH]	ING FROM TABLE (CCASE)	*
—			*
	******	***************************************	кжж
*			*
* ENTRY	:	ACCA (COMMAND )	*
*		IX (TABLE ADDR)	ж
* RETURI	: ZV	IX (MODULE ADDR)	*
*	-	CARRY(C=1;TRUE,C=0;FALES)	) *
*			*
*****	*****	**********	к <b>ж</b> ж
*			
ORG	\$F000		
*			
CCASE EQU	*	Entry point	
	0.X		) -> carry)
		Branch if command of tabl	.e □ 0
		Command = command of tal	le 7
	00,101		e ADDR
			10 110011
	CCASE	Branch CCASE	
	COMBL		.e ADDR
	n. v		.c moon
	017		
		Set Carry Dit to 1	
COMUZ INIO			
	* NAME * ***********  * ENTRY * * RETURI * * ** *****************************	* NAME : BRANCH:  *******************  * ENTRY :  * RETURNS :  * RETURNS :  *  * RETURNS :  *  * RETURNS :  *  * RETURNS :  *  * PRO SF000  *  **  **************************	* NAME : BRANCHING FROM TABLE (CCASE)  *  ********************************

5. CONVERTING ASCII LOWERCASE MCU/MPU HD6301/HD6303 FAMILY LABEL TPR INTO UPPERCASE FUNCTION (a) Converts ASCII lowercase data in ACCA into uppercase and loads result into ACCA. (b) Utilizes 7-bit ASCII in arguments. CHANGES IN CPU SPECIFICATIONS ARGUMENTS REGISTERS AND FLAGS : Not affected ROM (Bytes) x : Undefined 11 RAM (Bytes) : Result Storage Byte Contents Location Lgth. ACCD Stack (Bytes) ACCA ACCB 0 Lowercase (ASCII) ACCA 1 IX No. of cycles Entry 17 Argu-Reentrant ments C v Yes Uppercase Relocation × × Re-(ASCII) ACCA 1 turns Yes Z N Interrupt × Ι Η Yes DESCRIPTION (1) Function Details (a) Argument details ACCA: Holds ASCII lowercase data. After TPR execution, contains the 1 Entry argument\'a' \$61 corresponding uppercase data. (b) Fig. 1 shows example of TPR execution. ъ7 асса Ъ0 ACCA If lowercase 'a' (\$61) 2 Return is held in ACCA as shown in part (1) argument of Fig. 1, it is converted into Fig. 1 Example of TPR execution uppercase 'A' (\$41), and the result is contained in ACCA as shown in part (2) of Fig. 1. SPECIFICATIONS NOTES

5. CONVERTING ASCII LOWERCASE MCU/MPU HD6301/HD6303 FAMILY LABEL TPR

### DESCRIPTION

(2) User Notes


Lowercase data should be held into ACCA, otherwise lowercase data is saved and not converted into uppercase.

(3) RAM Description

RAM is not used during TPR execution.

(4) Sample Application

Subroutine TPR is called after lowercase data is held into ACCA.



- (5) Basic Operation
  - (a) A compare instruction (CMP) is used to test if entry argument in ACCA is lowercase or not.
  - (b) Entry argument and \$DF are ANDed using logical AND instruction (AND), and lowercase is converted into uppercase by clearing bit 5 of lowercase as shown in Fig. 2.
  - (c) If entry argument is other than in lowercase, subroutine TPR does not execute any operation, and entry argument is saved.

5.	CONVERTING ASCII	LOWERCASE	М	CU/M	PU		HD6301/HD6303	FAMILY	LABEL	TPR
DES	SCRIPTION									
		bit7 6	3 5	4 3	2	1	0			





Fig. 2 Lowercase and uppercase of 7-bit ASCII

CONVERTING ASCII LOWERCASE

INTO UPPERCASE



RTS

Tests if entry argument is within range of ASCII lowercase 'a' to ASCII lowercase 'z'.

Clears bit 5 of lowercase and converts it into uppercase.

#### FUNCTION

**HEXADECIMAL** 

- (a) Converts ASCII '0' to '9' and 'A' to 'F' in ACCA into 1-byte hexadecimal number and loads result into ACCA.
- (b) Utilizes 7-bit ASCII in arguments.

CONVERTING ASCII INTO 1-BYTE

#### ARGUMENTS

## CHANGES IN CPU REGISTERS AND FLAGS

HD6301/HD6303 FAMILY

SPECIFICATIONS

× : Undefined : Result

: Not affected

ACCD							
ACCA	ACCB						
1	•						
IX							
•							
С	v						
·	×						

N

х

Н

Z

×

Ι

ROM (Bytes)
20
RAM (Bytes)
0
Stack (Bytes)
0
No. of cycles
28
Reentrant
Yes
Relocation
Yes
Interrupt
Yes

	Content	Storage Location	Byte Lgth.	
Argu- ments	Entry	ASCII	ACCA	1
		l-byte hexa- decimal number	ACCA	1
	Re- turns	Conver- sion/not conver- sion	bit C (CCR)	1

#### DESCRIPTION

(1) Function Details

(a) Argument details

ACCA: Holds ASCII. After NIBBLE execution contains 1-byte

hexadecimal number.

bit C: Shows state when NIBBLE is (CCR)

executed.

bitC b7 ACCA ь0 ACCA 1 Entry ASCII argument\,'F' \$46 Undefined

bitC b7 ACCA (2) Returns //1 byte hexa arguments decimal number \$0F/

bit C=1 : Shows entry argument was ASCII Fig. 1 Example of NIBBLE execution other than '0' to '9' or 'A' to 'F'.

bit C=0 : Shows subroutine NIBBLE is executed nomally.

(b) Fig. 1 shows example of NIBBLE execution. If entry argument is as shown in part (1) of Fig. 1, \$0F, data converted from ASCII into 1-byte hexadecimal number, is contained in ACCA as shown in part  $\bigcirc$  of Fig. 1.

SPECIFICATIONS NOTES


HD6301/HD6303 FAMILY

## DESCRIPTION

- (5) Basic Operation
  - (a) Bit C, resulting from comparison and subtraction of data in ACCA, is used to test if the data is within range of '0' to 'F' in ASCII table (note: blocked area in table).
  - (b) Addition continues between '0' and '@' . Then ':' to '@' (note: cross hatched area in table) is delected.
  - (c) In cases other than between '0' and '9' or 'A' and 'F', bit C is set during (a) or (b) above.

Table 1. ASCII Table

	MSD	0	1	2	3	4	5	6	7
LS	D	000	001	010	011	100	101	110	111
0	0000	NUL	DLE	SP	0	0.00	P	`	р
1	0 0 0 1	SOH	рсі	1	1	Λ	Q	a	q
2	0 0 1 0	STX	DC 2		2	В	R	ь	r
3	0 0 1 1	ЕТХ	DC 3	*	3	С	s	c	s
4	0 1 0 0	ЕОТ	DC4	\$	4	D	Т	d	ι
5	0 1 0 1	ENG	NAK	%	5	Е	υ	e	u
в	0 1 1 0	аск	SYN	&	6	F	ν	f	v
7	0 1 1 1	BEL	ЕТВ	•	7	G	w	g	w
8	1000	вѕ	CAN	(	8	н	х	h	x
9	1001	нт	EM	)	9	I	Y	i	у
A	1010	LF	SUB	*		J	z	j	z
В	1011	νт	ESC	+	<b>₩</b> :₩	К	(	k	{
С	1100	FF	FS	•	<b>    </b>	L	\	1	1
D	1101	C R	G S	-	₩-₩	М	)	m	)
Е	1 1 1 0	s o	RS		<b>    </b>	N	1	n.	~
F	1111	SI	v s	/	?	0	-	o	DEL



6. CONVERTING ASCII INTO 1-BYTE MCU/MPU HD6301/HD6303 FAMILY LABEL NIBBLE HEXADEC IMAL PROGRAM LISTING 00001 ***************** 00002 00003 NAME : CONVERTING ASCII INTO 1-BYTE HEXADECIMAL (NIBBLE) 00004 00005 90006 ****************** 00007 ENTRY : ACCA (ASCII) 80000 00009 RETURNS : ACCA (BINARY DATA) 00010 CARRY(C=1; TRUE, C=0; FALES) 00011 **************** 00012 00013A F000 ORG \$F000 00014 00015 FOOO A NIBBLE EQU Entry point #'0 00016A F000 80 30 Α SUBA ACCA(ASCII code) - '0' ? 00017A F002 25 OF F013 BCS NIB2 Branch if ACCA<"0" 00018A F004 8B E9 Α ADDA #\$E9 ACCA - 'G' -> ACCA Branch if ACCA>='G' 00019A F006 25 0B F013 BCS NIB2 Test '0'-'a' or 'A'-'F' 00020A F008 8B 06 ADDA #6 00021A F00A 2A 04 F010 NIB1 Branch if ACCA='A'-'F' BPL 00022A F00C 8B 07 A 00023A F00E 25 03 F013 ADDA Test '0'-'9' or ':'-'@' #7 Branch if ACCA=':'-'a' BCS NIB2 00024A F010 BB 0A A NIB1 ADDA Convert ASCII into binary data #\$A 00025A F012 0C CLC Clear carry 00026A F013 39 NIB2 RTS

#### FUNCTION

- (a) Converts 8-bit binary data in ACCA into two ASCII characters and stores result in RAM.
- (b) Utilizes 7-bit ASCII in arguments.

ARGUMENTS				CHANGES IN CPU REGISTERS AND FLAGS		SPECIFICATIONS		
					• : Not affected		ROM (Bytes)	
				× : Undefined		23		
ſ	Storage Byte			Byte	‡ : R	esult		RAM (Bytes)
	Content	ts	Location	Lgth.	ACC	ACCD		0
					ACCA	ACCB	1 1	Stack (Bytes)
	Entry	8-bit binary data	ACCB	1	1	<b>†</b>		2
					IX		1	No. of cycles
					•		1	57
								Reentrant
Argu-					С	V		Yes
ments					×	×		Relocation
		2 ASCII	ACCD	2	Z	N		Yes
	turns	ns characters		-	×	×		Interrupt
					I	Н		Yes
L					•	•	1	

#### DESCRIPTION

- (1) Function Details
  - (a) Argument details

ACCB: Holds 8-bit binary data to be

converted into ASCII.

ACCD: Contains data converted, from

upper and lower 4 bits of

8-bit binary data into 2 ASCII characters.

argument ('F'=\$46,'3'=\$33)

Fig. 1 Example of COBYTE execution

(b) Fig. 1 shows example of COBYTE execution. If entry argument is as shown in part ① of Fig. 1, data converted from 8-bit binary data into ASCII is contained to ACCD as shown in part ② of Fig. 1.

## SPECIFICATIONS NOTES

"No. of cycles" in "SPECIFICATIONS" represents the number of cycles needed to convert \$AA into ASCII.

CONVERTING 8-BIT BINARY DATA 7. COBYTE MCU/MPU HD6301/HD6303 FAMILY LABEL INTO ASCII DESCRIPTION (2) User Notes 8-bit binary data stored in ACCB is destroyed after COBYTE execution. If 8-bit binary data in ACCB needs to be retained after COBYTE execution, it should be saved in memory before execution. (3) RAM Description RAM is not used during COBYTE execution. (4) Sample Application Subroutine COBYTE is called after 8-bit binary data is held. WORK 1 RMB 1 ---- Reserves memory byte for 8-bit binary data. WORK 2 RMB 2 ---- Reserves memory byte for 2 ASCII characters. LDAB WORK 1 ---- Loads 8-bit binary data into entry argument (ACCB). JSR COBYTE --- Calls COBYTE subroutine. STD WORK 2 ---- Stores 2 ASCII characters (return argument (ACCD)) in RAM.

- (5) Basic Operation
  - (a) 8-bit binary data in ACCB is divided into 4 upper and 4 lower bits.
  - (b) Divided data is then checked by a comparison instruction (CMP). If data is between \$00 and \$09 ( blocked area in ASCII table as shown in Table 1), \$30 is added. If data is between \$0A and \$0F ( in Table 1), \$37 is added. Result is converted into ASCII.

Table 1 ASCII Table

	MSD	0	1	2	3	4	5	6	7
LS	D	000	001	010	0 1 1	100	101	110	111
0	0000	NUL	DLE	S P	0	ø	P	,	р
1	0001	вон	DC 1	!	1	A	Q	a	q
2	0010	s т х	DC 2		2	В	R	ь	г
8	0011	ETX	D C 3	*	3	С	s	С	s
4	0 1 0 0	EOT	DC 4	\$	4	D	Т	d	t
5	0 1 0 1	ENG	NAK	95	5	E	U	e	u
6	0 1 1 0	A C K	SYN	&	6	F	v	ſ	v
7	0 1 1 1	BEL	ЕТВ	•	7	G	w	g	· w
8	1000	вѕ	CAN	(	8	н	x	h	×
9	1001	нт	EM	)	9	I	Y	i	у
A	1 0 1 0	LF	SUB	*	:	J	z	j	z
В	1011	VТ	ESC	+	;	К	(	k	(
С	1 1 0 0	FF	FS	,	<	L	\	1	
D	1 1 0 1	CR	GS	-	-	М	)	m	}
E	1 1 1 0	so	RS		>,	N	1	n	~
F	1111	SI	v s	/	?	0	<u>-</u>	0	DEL

		NUMBER OF I IN 8-BIT DA		MCU/	мри	HD6	301/HD630	3 FA	MILY	LABEL	HCNT											
FUNCTIO																						
(a) C	ounts	number of 1	logical "1	" bits	in 8-b	it d	lata in ACC	CA,	and lo	ads												
r	esult	in ACCB.									1											
(b) P	ermits	easy parit	y checkin	g.																		
ARGUMEN	TS						IN CPU	GS .	SPECI	FICATION	IS											
						: No	ot affecte	d	ROM	(Bytes)												
					×	: Uı	ndefined		1	3												
			T		1	: Re	sult		RAM (Bytes)													
c	ontent	s	Storage Location	Byte Lgth.	<u> </u>	ACCI				0												
	1				ACC		ACCB		Stac	k (Bytes	;)											
					•	,	1			0												
Argu-	Entry	8-bit	ACC'A	1	IX	:			No.	of cycle	es											
													data			×				8	32	
									Reen	trant												
ments				_	C		v		Yes													
	Re-	Number of	( I	,			×		Relo	cation												
	turns	logical "l" bits	ACCB	1	Z	:	N		Yes													
				1	×		×		Inte	rrupt												
Ļ	L		L		I	:	Н		Yes													
							•	1	L													
DECCRI	יייי די ראו				<u> </u>			L														
DESCRIE	?1 10N																					
(1) Fur	nction	Details								_												
(a) <i>I</i>	Argumen	t details			(	1)	Entry (	AC 8-bi		0 1 1 1 0	ьо [1]1[0]											
1		lolds 8-bit				•	argument) o	lata	\$76)													
		of logical						T	here an	re 5 num	ber 1's.											
1		Contains nu		gical '	"1"			AC	СВ	1												
	1	oits in 8-b	it data.			<u> </u>	Return	The	1	o7 acce	ь0											
(b) I	Fig. 1	shows exam	ple of HCN	IT execu	ution.	<b>€</b>	argument	numb \$05	er r	0	5											
	_	y argument			_1				cal "1'	")												
	_	of Fig. 1,				F	ig. 1 Exa	amn I	o of H	CNT exec	ution											
		s in 8-bit 3 as shown	_			'	ig. I LA	ו אווג	e 01 110	UNI EXEC	u t 1011											
		s as shown	_																			
	executi		are bavea																			
SPECIFI	CATION	S NOTES																				

"No. of cycles" in "SPECIFICATIONS" represents the number of cycles needed to count number of logical "1" bits in \$FF data.



8. COUNTING NUMBER OF LOGICAL "1" BITS IN 8-BIT DATA	MCU/MPU	HD6301/HD6303 FAMILY	LABEL	HCNT
------------------------------------------------------	---------	----------------------	-------	------

(2) User Notes


When counting number of logical "O" bits, take I's complement of ACCA before HCNT execution.

(3) RAM Description

RAM is not used during HCNT execution.

(4) Sample Application

Subroutine HCNT is called after 8-bit data is held.



### (5) Basic Operation

- (a) IX is used to indicate number of 8-bit data rotations.
- (b) Using rotate instruction (ROL), data in ACCA is loaded into bit C one by one.
- (c) Bit C is checked. If "1", ACCB is incremented. If "0", no operation applied.
- (d) IX is decremented each time (b) and (c) is executed.
- (e) Loops (b) to (d) until IX is "0".

. COUNTING NUMBER OF LOGICAL "1" BITS IN 8-BIT DATA	MCU/MPU	нд630	01/HD6303 FAMILY	LABEL	HCNT
00001	NAME : C 8  *********  EN  RETU  ********  ORG \$  IT EQU *  LOX #  CLRB  IT1 ROLA  BCC H  INCB  INCB  IT2 DEX  BNE H	DUNTING ITS IN 8  ******  TRY :  RNS :  *******		"1" *  ******  *******  *******  ********  ****	
00023A F00B 49 00024A F00C 39	ROLA RTS		Replace 8-bit data		

SPECIFICATIONS

#### FUNCTION

- (a) Shifts 32-bit binary data in IX and ACCD to right.
- (b) Permits number of shifts to be freely determined.
- (c) Permits easy multiplication of 32-bit binary data by  $2^{-n}$ . (n:number of shifts)

			TS	ARGUMEN				
Byte Lgth.	Storage Location	s	Contents					
2	IX	Upper 16 bits of 32-bit binary data to be shift- ed to right						
2	ACCD	Lower 16 bits of 32-bit binary data to be shift- ed to right	J. C.L.y	Argu- ments				
		data to be shift- ed to right  Lower 16 bits of 32-bit binary data to be shift- ed to	Entry					

Number of SFCNTR

(RAM)

IX

ACCD

shifts

shift result

shift result

Upper 16 bits of

Lower 16 bits of

CHANGES IN CPU								
REGISTE	RS AND FLAGS							
• : Not affected								
× : Ut	ndefined							
‡ : Result								
ACCD								
ACCA	ACCB							
<b>‡</b>	1							
IX								
1								
	•							
С	V							
×	×							
Z	N							
×	×							
I	Н							
•	•							

ROM (Bytes)
11
RAM (Bytes)
1
Stack (Bytes)
0
No. of cycles
261
Reentrant
No
Relocation
No
Interrupt
Yes

#### DESCRIPTION

(1) Function Details

Returns

(a) Argument details

IX : Holds upper 16 bits of 32-bit binary data to be shifted to right.

1

2

2

After SHR execution, contains upper 16 bits of shift result.

ACCD : Holds lower 16 bits of 32-bit binary data to be shifted to right.

After SHR execution, contains lower 16 bits of shift result.

#### SPECIFICATIONS NOTES

"No. of cycles" in "SPECIFICATIONS" represents the number of cycles needed to shift 32-bit binary data 16 bits right.



9.


## (4) Sample Application

Subroutine SHR is called after number of shifts and 32-bit binary data to be shifted to right are held.

nifts.
÷.
ed to
•
t

## (5) Basic Operation

- (a) Uses 16-bit shift instruction (LSRD) provided in the HD6301/HD6303 FAMILY.
- (b) Upper 16 bits in 32-bit binary data are shifted to right. Here LSB is rotated to bit C. Lower 16 bits are rotated to right. At this time, LSB in bit C is rotated to MSB of lower 16 bits.
- (c) SFCNTR(RAM) is used to keep track of number of shifts. SFCNTR(RAM) is decremented every time (b) is executed.
- (d) Loops (b) to (c) until SFCNTR (RAM) is "0".



9. SHIFTING 32-BI	T DATA		MCU/MPU	HD6301/HD6303 FAMILY	LABEL	SHR
PROGRAM LISTING						
00001 00002 00003 00004 00005 00006 00007 00008 00009 00010 00011 00012 00013 00014 00015A 0080 00016 00017A 0080 00018 00019A F000 00021 00022A F000 00021 00024A F002 00025A F003 00025A F003 00027A F005 00027A F005 00028A F008	F000 A 8 4 8 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	* * * * * * * * * * * * * * * * * * *	AME : SHIFT  ****************  VTRY : IX  ACCD  SFCNTR  JRNS : IX  ACCD  ********************************	**************************************	*  *  *  *  *  *  *  *  *  *  *  *  *	


10. 4-DIGIT BCD COUNTER MCU/N			'MPU	HD6	301/HD630	)3 FA	MILY	LABEL	DECNT		
FUNCTIO	N										
	(a) Increments 4-digit BCD counter in RAM.  (b) Permits easy counting (external interrupts, timer interrupts and so on).							).			
ARGUMEN	ITS				CHANGES IN CPU REGISTERS AND FLAGS SPECIFICATIONS			NS .			
					•	: No	ot affecte	ed	ROM	(Bytes)	
		· · · · · · · · · · · · · · · · · · ·			×	: Ur	ndefined	1	1	5	
	Content	S	Storage Location	Byte Lgth.	<b>‡</b>	: Re	esult		RAM	(Bytes)	
						4.00T			Chan	2 (Puto	,
[ ·	Entry					ACCI				k (Bytes	5)
	2				ACC		ACCB				
		, , , , ,				<	×			of cycle	
Argu-		4-digit BCD	DCNTR	2		Χ.			ļ	trant	
ments		counter	(RAM)		<u>                                     </u>	`	!		No		
	Re-					c	V			cation	
	turns	Counter	bit C			1	×	1	No		
		flow or	(CCR)	1		Z	N	1		rrupt	
		not			1	×	×		Yes		
-			<u> </u>		II	I	Н		103		
						<b>D</b>	×				
DESCRI	PTION				.l.—						
(1) Fu	nction	Details				1	Before execution	n { DCNT	R(RAM) [	15 DONTR DO	а а мын р0
	-	nt details									
1	DCNTR: (RAM)		-digit BCD every DEC			② I	Return {	CNTR(RA 4100)	bit C b	15 DONTROX	NTR+1 b0
bit C: Indicates counter status after Fig. 1 Example of DECNT execution											
(CCR) DECNT execution.											
	bit C=1: Shows counter overflow.										
(See Fig. 2).											
the old of the secretary act averaged											
(b)	(b) Fig. 1 shows example of DECNT  Before (NATH(RAM) (9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9										
	execution. When DECNT is executed,										
	_		nter comple		unting	② I	Return {	CNTR(RA	bit C	0 0	0 0
	up as shown in part 2 of Fig. 1. arguments  Fig. 2 Example of counter overflow										
SPECIFI	SPECIFICATIONS NOTES										
L										<del></del>	<del></del>

HD6301/HD6303 FAMILY




- (2) User Notes
  - If counter overflows as shown in Fig. 2, counter is cleared.
- (3) RAM Description

10. 4-DIGIT BCD COUNTER



(4) Sample Application



- (5) Basic Operation
  - (a) IX is used to indicate address of BCD counter and is also used to keep track of number of addition.
  - (b) Set bit C for counting "1"s.
  - (c) Executes (Formula 1) using index addressing mode.

(Bit C is set at the first a-dition. When a carry is generated after (Formula 1) execution, bit C is also set.)


$$0 + ((DCNTR - 1 + IX)) + (bit C) \rightarrow ACCA ----- (Formula 1)$$

- (d) Decrements IX.
- (e) Loops addition of upper byte and bit C until IX is "O".

LABEL

4-DIGIT BCD COUNTER

10.



#### FUNCTION

- (a) Determines larger than / smaller than relationship (>,=,<) of 32-bit binary data of 2 groups, and loads result into bit C and bit Z of CCR.
- (b) Utilizes unsigned integers in arguments.

11. COMPARING 32-BIT BINARY DATA

## ARGUMENTS

C	ontent	Storage Location	Byte Lgth.		
	Upper 16 bits of First value		IX	2	
Argu-	Entry	Lower 16 bits of Entry First value		ACCD	2
ments		Second value	CMT (RAM)	4	
	Re- turns	Compa- rison result	bit C bit Z (CCR)	1	

## CHANGES IN CPU REGISTERS AND FLAGS

■: Not affected

ACCD

ACCB

x: Undefined : Result

ACCA

IX	
•	
С	v
	×
Z	N
1	×
I	Н

# SPECIFICATIONS

ROM (Bytes)
9
RAM (Bytes)
4
Stack (Bytes)
0
No. of cycles
20
Reentrant
No
Relocation
No

Interrupt Yes

#### DESCRIPTION

#### (1) Function Details

(a) Argument details

IX : Holds upper 16 bits of the first 32-bit binary value.

ACCD: Holds lower 16 bits of the first 32-bit binary value.

CMT: Holds the second 32-bit binary value.

(RAM)

bit C, bit Z: Bit C and bit Z of CCR are contains according to comparison result.

(CCR)

(b) Table 1 shows example of CMP execution.

If entry arguments are as shown in Table 1, bit C and bit Z of CCR are set accordingly.

#### SPECIFICATIONS NOTES

"No. of cycles" in "SPECIFICATIONS" represents the number of cycles needed when comparand and comparative number are equal.



	11. 0	COMPARING 32-BIT	BINARY DATA	MCU/MPU	HD6301/HD6303	FAMILY	LABEL	CMP
--	-------	------------------	-------------	---------	---------------	--------	-------	-----

(c) After CMP execution, entry arguments are retained.


Table 1. Example of CMP execution

	Entry a	Return a	rgument	
First value	Large/smal1 Second value		CCR	
IX:ACCD	relationship	CMT:CMT+1:CMT+2:CMT+3	Bit C	Bit Z
\$F2FDC621	>	\$101F17DA	0	0
\$20012002	=	\$20012002	0	1
\$4F7B563D	<	\$D677FBAC	1	0

## (2) User Notes

When not using upper byte, the upper byte should be held to "0", otherwise comparison result will not correct, because comparison is performed with undefined data in the upper byte.

# (3) RAM Description



11.

## (4) Sample Application

COMPARING 32-BIT BINARY DATA

Subroutine CMP is called after the first value and the second value are held.

---- Reserves memory byte for the first WORK 1 RMB 4 32-bit binary value.

---- Reserves memory byte for the second WORK 2 RMB 32-bit binary value.

> LDD WORK 2 CMT STD T.DD WORK 2+2 STD CMT+2 LDX WORK1

> > WORK1+2

Stores the second 32-bit binary value into entry argument (CMT).

HD6301/HD6303 FAMTLY

Loads the first 32-bit binary value into entry argument (IX, ACCD).

JSR CMP BEO SKIP2

LDD

---- Calls subroutine CMP.

---- Branches to service routine in case of first value=second value.

---- Branches to service routine in case of BCC SKIP1 first value>second value.

Service routine in case of first value < second value.

> SKIP 3 BRA

SKIP.2

Service routine in case of first value=second value

> SKIP 3 BRA

SKIP1

Service routine in case of first value>second value.

SKIP3

User program

11.	COMPARING 32-BIT BI	NARY DATA	MCU/MPU	HD6301/HD6303 FAMILY	LABEL	CMP
						L


## (5) Basic Operation

- (a) Uses 16-bit comparison instruction (CPX) comparing IX with 2-byte memory, provided in the HD6301/HD6303 FAMILY.
- (b) Bit C and bit Z of CCR are determined as return argument, after 16-bit comparison instruction (CPX) is executed.
- (c) Upper 16 bits are compared using 16-bit comparison instruction (CPX).
  When equal, lower 16 bits are compared.
  When not equal, subroutine CMP is terminated.

HD6301/HD6303 FAMILY

11.

COMPARING 32-BIT BINARY DATA



1.	COMPARING	32-E	зіт	BINARY	DATA	MCU/N	1PU	HD6301/HD6303 FAMILY LABEL CM
ROG	RAM LISTIN	īG						
	00001 00002 00003 00004 00005 00006 00007 00010 00011 00012 00013 00014A 00015 00016A 00017 00018A 00019 00020 00021A 00022A 00022A 00024A	0080 F000 F000 F002 F004 F005 F007	26 18 90 18	F000 4 80 4 04 F008	* * * * * * * * * * * * * * * * * * *	NAME : C ****** ENTRY : ETURNS :	OMPARIN ****** IX ( ACCD ( CMT ( CARRY	Entry point Compare IX with CMT+2:CMT+3 Branch if IX equal CMT+2:CMT+3 Exchange ACCD & IX

12.	ADDING 32-BIT	BINARY DATA	MCU/MPU	HD6301/HD6303	FAMILY	L
						1

LABEL

ADD

## UNCTION

- (a) Performs addition of 32-bit binary number and loads addition result into IX and ACCD.
- (b) Utilizes unsigned integers in arguments.

DO.	UMI	TAT	$\mathbf{r}$

C	Content	Storage Location	Byte Lgth.	
		Upper 16 bits of augend	IX	2
Argu- ments	Entry	Lower 16 bits of augend	ACCD	2
		Addend	ADER (RAM)	4
	Re-	Upper 16 bits of addition result	IX	2
	turns	Lower 16 bits of addition result	ACCD	2
		Carry or no carry	Bit C (CCR)	1

# CHANGES IN CPU REGISTERS AND FLAGS

Not affectedX: Undefined

1 : Result

ACCD					
ACCA	ACCB				
<b>‡</b>	‡				
IX					
<b>†</b>					
	-				
C	77				

С	v
‡	×
Z	N
×	×
I	Н
•	×

# SPECIFICATIONS

ROM (Bytes)				
9				
RAM (Bytes)				
4				
Stack (Bytes)				
0				
No. of cycles				
19				
Reentrant				
No				
Relocation				
No				
Interrupt				
Yes				

# DESCRIPTION

# (1) Function Details

(a) Argument details

IX : Holds upper 16 bits of augend. After ADD execution, contains upper 16 bits of addition result.

 ${\tt ACCD:}$  Holds lower 16 bits of augend. After ADD execution, contains lower 16

bits of addition result.

ADER: Holds 32-bit binary addend.

(RAM)

PECIFICATIONS NOTES

bit C (CCR): Indicates whether carry is generated or not after ADD execution.

bit C = 0 : No carry is generated in addition result.

(b) Fig. 1 shows example of ADD execution. If entry arguments are as shown in part 1 of Fig. 1, addition result is contained in IX and ACCD as shown in part 2 of Fig. 1.





Fig. 1 Example of ADD execution

#### (2) User Notes

- (a) As shown in Fig. 3, when not using upper byte, the upper byte should be held to "0", otherwise addition result will not be correct, because addition is performed with undefined data in the upper byte.
- (b) After ADD execution, augend is destroyed because addition result is contained in IX and ACCD. If augend needs to be retained after ADD execution, it should be saved in memory before execution.



Carry

Fig. 2 Example of addition when carry is generated.






Fig. 3 Example of addition when upper byte is not used.

## (3) RAM Description



## (4) Sample Application

Subroutine ADD is called after augend and addend are held.



- (5) Basic Operation
  - (a) Uses 16-bit addition instruction (ADDD) provided in the HD6301/HD6303 FAMILY.
  - (b) (Formula 1) shows addition of lower 16 bits using 16-bit addition instruction (ADDD). When carry is generated after performing (Formula 1), bit C is set.

$$(ACCD) + (ADER + 2 : ADER + 3)$$
  $\rightarrow$  ACCD ----- (Formula 1)


(c) Upper 16 bits are added using 8-bit addition instruction shown in (Formula 2) and (Formula 3) (ADC) considering bit C.

```
(ACCB) + (ADER+1) + (bit C) \rightarrow ACCB ----- (Formula 2)
```

$$(ACCA) + (ADER) + (bit C) \rightarrow ACCA ----- (Formula 3)$$

Bit C is taken into consideration because there is carry involved with the addition result by executing (b).

12.



ADDING 32-BIT BINARY DATA

Adds lower 16 bits and loads addition result into augend (ACCD).

Exchanges lower 16 bits of addition result with upper 16 bits of augend.

Adds upper 8 bits considering carry which is generated by lower 16-bits addition, and stores result in addend for upper 16 bits area.

Exchanges upper 16 bits with lower 16 bits of addition result.

ADDI	NG 32-	BIT I	3 IN	ARY D	ATA		MCU/MP	יט	HD63	01/HD630	3 FAMILY	LABEL	ADI
GRAM L	ISTING		J			<u>-</u> 4	-						
	00001					***	****	<b> </b>	****	· * * * * * * * * * * * * * * * * * * *	******	****	
	00002 00003 00004					* * *	NAME : 4	ADDING	32-8	BIT BINAR	Y DATA (A	DD) * *	
	00005 00006 00007 00008					****		: IX	(UF	PPER 16-B	********* IT AUGEND) IT AUGEND)	*	
	00005 00009 00010 00011					* *	RETURNS	: IX ACC	R (32 (UF D (LC	2-BIT ADDE PPER 16-B: DWER 16-B:	END) IT SUM) IT SUM)	* * *	
	00012 00013 00014					* * ***	*****				=1;0VER FL ******	*	
	00015 00016A 00017	0800				*	ORG	\$80					
	00017 00018A 00019	0800		0004	A	ADER	RMB	4		Addend			
	00020A 00021	F000				*	ORG	\$F00	0				
	00022 00023A 00024A			F000 82	A	ADD	EQU ADDD XGDX	* ADER	+2		oint and ADER+ ACCD & IX		
	00025A 00026A 00027A	F003 F005 F007	D9 99 18		A		ADCB ADCA XGDX	ADER ADER		Add ACCB	and ADER+ and ADER ACCD & IX	1	
	00028A	FUU8	٦٦				RTS					4	

## FUNCTION

DATA

13.

- (a) Performs subtraction of 32-bit binary data and loads subtraction result into IX and ACCD.
- (b) Utilizes unsigned integers in arguments.

SUBTRACTING 32-BIT BINARY

## ARGUMENTS

C	Content	Storage Location	Byte Lgth.	
		Upper 16 bits of minuend	IX	2
	Entry	Lower 16 bits of minuend	ACCD	2
Argu- ments		Subtra- hend	SBER (RAM)	4
		Upper 16 bits of sub-traction result	IX	2
	Re- turns	Lower 16 bits of sub-traction result	ACCD	2
		Borrow or no borrow	bit C (CCR)	1

## CHANGES IN CPU REGISTERS AND FLAGS

: Not affected

× : Undefined

! Result

ACC	CD
ACCA	ACCB
ţ	<b>†</b>
IX	
<b>‡</b>	

I	Н
Z ×	N ×
<b>‡</b>	×
С	v

# ROM (Bytes)

9					
RAM (Bytes)					
4					
Stack (Bytes)					
0					
No. of cycles					
19					
Reentrant					
No					
Relocation					
No					
Interrupt					
Yes					

#### DESCRIPTION

## (1) Function Details

(a) Argument details

IX : Holds upper 16 bits of minuend. Contains upper 16 bits of subtraction result after SUB execution.

ACCD: Holds lower 16 bits of minuend. Contains lower 16 bits of subtraction result after SUB execution.

SBER: Holds 32-bit binary subtrahend.

(RAM)

SPECIFICATIONS NOTES

bit C = 0: No borrow is generated in subtraction result.

(b) Fig. 1 shows example of SUB execution. If entry arguments are as shown in part ① of Fig. 1, subtraction result is contained in IX and ACCD as shown in part ② of Fig. 1.





Fig. 1 Example of SUB execution

#### (2) User Notes

- (a) When subtraction result is negative, (Minuend <Subtrahend), the result is 2's complement.
- (b) As shown in Fig. 3, when not using upper byte, the upper byte should be held to "0", otherwise subtraction result will not be correct, because subtraction is performed with undefined data in the upper byte.
- (c) After SUB execution, minuend is destroyed because subtraction result is contained into IX and ACCD. If minuend needs to be retained after SUB execution, it should be saved in memory before execution.



bit C 1 1 1 1 1 1 2

Fig. 2 Example of subtraction when borrow is generated





Fig. 3 Example of subtraction when upper byte is not used



13.	SUBTRACTING 32-BIT BINARY DATA	MCU/MPU	HD6301/HD6303 FAMILY	LABEL	SUB
	DAIA	i			1


- (5) Basic Operation
  - (a) Uses 16-bit subtraction instruction (SUBD) provided in the HD6301/HD6303 FAMILY.
  - (b) (Formula 1) shows subtraction of lower 16 bits using 16-bit subtraction instruction (SUBD). When borrow is generated after performing (Formula 1), bit C is set.

```
(ACCD) - (SBER+2:SBER+3) → ACCD ----- (Formula 1)
```

(c) Upper 16 bits are subtracted using 8-bit subtraction instruction shown in (Formula 2), (Formula 3) (SBC) considering bit C.

```
(ACCB) - (SBER+1) - (bit C) \rightarrow ACCB ----- (Formula 2) 
 (ACCA) - (SBER) - (bit C) \rightarrow ACCA ----- (Formula 3)
```

Bit C is taken into consideration because there is borrow involved with the subtraction result by executing (b).



3.	SUBTRACTIN DATA	IG 32-	-BIT	BINA	ARY	MCU	/MPU	HD6301/HD	6303 F.	AMILY	LABEL	SUB
ROG	RAM LISTING	}									. S.	
	00001				· * * * * * * * * * * * * * * * * * * *	***	****	*****	*****	·******	**	
	00001 00002 00003			/ * *	<			32-BIT BIN			*	
	00003 00004 00005			×	<			*****			*	
	00006 00007			k k		ENTRY	: IX	(UPPER 16-BI	T MONUE	END)	* *	
	00008 00009			k k	k		ACCD	(LOWER 16-BI (32-BIT SUBT	T MONUE		*	
	00010 00011			k k		TURNS		(UPPER 16-ZI (LOWER 16-BI			* *	
	00012 00013			×	к к		CARRY	(C=0;TRUE,C=	:1;BORR(	JW )	* *	
	00014 00015				****** *	*****	*****	******	******	*******	**	
	00016A 008	0		,	ĸ	ORG	\$80					
	00018A 008	0	0004		SBER *	RMB	4	Subtrhend				
	00020A F00 00021	0		>	*	ORG	\$F000					
	00022 00023A F00		F000 82	A S		EQU SUBD	* SBER+2		SBER+2		from ACC	D
	00024A F00 00025A F00		81	А		XGDX SBCB	SBER+1	Exchange Subtract	SBER+1	from AC	СВ	
	00026A F00 00027A F00		80	Α		SBCA XGDX	SBER	Subtract Exchange	SBER f	rom ACCA		
	00028A F00	18 39				RTS						

## FUNCTION

DATA

14.

- (a) Performs multiplication of 16-bit binary data in RAM and stores result in 32-bit binary in RAM.
- (b) Utilizes 16-bit unsigned integers in arguments.

۸D	$\alpha$ T	IME	חדאי	$\Gamma$
AK	(-1	IIVI P.	.IV I	הו

C	ontent	Storage Location	Byte Lgth.	
		Multi- plicand	MCAND (RAM)	2
Argu- ments	Entry	Multi- plier	MER (RAM)	2
	Re- turns	Product	PRDCT (RAM)	4

MULTIPLYING 16-BIT BINARY

# CHANGES IN CPU REGISTERS AND FLAGS

Not affected

× : Undefined

: Result

ACCD					
ACCA	ACCB				
×	×				
IX					
•					
	•				

С	V
×	×
Z	N
×	×
I	Н
•	•

# SPECIFICATIONS

ROM (Bytes)

42
RAM (Bytes)
8
Stack (Bytes)
0
No. of cycles
97
Reentrant
No
Relocation
No
Interrupt

Yes

## DESCRIPTION

- (1) Function Details
  - (a) Argument details

MCAND (RAM): Holds 16-bit binary multiplicand.

(RAM): Holds 16-bit binary multiplier. MER

PRDCT (RAM): Contains 32-bit binary product.

SPECIFICATIONS NOTES

14. MULTIPLYING 16-BIT BINARY MCU/MPU HE DATA	HD6301/HD6303 FAMILY LABEL	MUL
-----------------------------------------------	----------------------------	-----

- - $\begin{array}{c} \text{arguments} & \text{\tiny $\frac{\text{MER (RAM)}}{(\$1\$ \text{FGA})}$} & \text{\tiny $\frac{1$'}{\text{FGA}}$} & \text{\tiny $\frac{\text{Multi-}}{\text{MER MER+1}}$} \\ \text{\tiny $\frac{\times)$}{\text{BOT (RAM)}}$} & \text{\tiny $\frac{\text{MER MER+1}}{\text{BOT (RAM)}}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{\tiny $\frac{1}{3}$} & \text{$
- (c) Table 1 shows result when "0" is held as entry arguments.

Fig. 1 Example of MUL execution

Ъ15 ъ0

MCAND(RAM) A 0 B 6 - Multi-

plicand

Table 1. Product when holding "O" as entry arguments


Entry ar	guments	Return argument
Multiplicand (MCAND:MCAND+1)	Multiplier (MER:MER+1)	Product (PRDCT:PRDCT+1:PRDCT+2:PRDCT+3)
\$ * * * * *1	\$ 0 0 0 0	\$ 0 0 0 0 0 0 0
\$ 0 0 0 0	\$ * * * * *1	\$ 0 0 0 0 0 0 0
\$ 0 0 0 0	\$ 0 0 0 0	\$0000000

(NOTE) *1 \$**** indicates hexadecimals

#### (2) User Notes

(a) As shown in Fig. 2, when not using upper byte, the upper byte should be held to "0", otherwise product will not be correct, because multiplication is performed with undefined data in the upper byte.


Fig. 2 Multiplication example when upper byte is not used



4.	MULTIPLYING DATA	3 16-BIT I	SINARY	MCU/N	IPU	HD6301/HD6303 FAMILY	LABEL	MUL
ES	CRIPTION							
4)	Sample Appl							
	Subroutine 1	MUL is cal	lled after	multip	olican	d and multiplier are h	eld.	
	WORK 1	RMB	2	1140 1140 1140 AAA 1884		ves memory byte for 16	-bit bin	ary
	WORK 2	RMB	2			ves memory byte for 16 plier.	-bit bin	ary
	WORK 3	RMB	4		Reser	ves memory byte for pr	oduct.	
		PSHA	Ì		Saves	register contents tha	t will b	e
		PSHB	ſ		desti	coyed by MUL execution.		
		LDD	WORK1 ]		Store	es 16-bit binary multip	licand i	nto
		STD	MCAND [			argument (MCAND).		
		$\mathtt{LDD}$	WORK2		Store	es 16-bit binary multip	lier int	0
		STD	MER		entry	argument (MER).		
		JSR	MUL		Call:	s subroutine MUL.		
		LDD	PRDCT		<b>a</b> .	20 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		
		STD	WORK 3			es 32-bit binary produc	: <b>C</b>	
		LDD	PRDCT+2	}	•	rn argument (PRDCT))		
		STD	WORK 3+2	}	in R	AM.		
		PULB		}	Rest	ores register.		
		PULA		]				

14. MULTIPLYING 16-BIT BINARY DATA	MCU/MPU	HD6301/HD6	6303 FAMILY	LABEL	MUL
DESCRIPTION					
(5) Basic Operation					
(a) Uses 8-bit binary multiplica	tion instruc	tion (MUL)	provided i	n the HD63	301/
(b) Multiplication of 16-bit bir	ary data is	executed by	y obtaining	partial p	products
(as shown in Fig. $3 \bigcirc$ , $\bigcirc$ , $\bigcirc$	$\widehat{\mathfrak{Z}}$ and $\widehat{\mathfrak{A}}$ ), a	nd adding	them to pro	duct (Fig	. 3⑤).
N	I C A N D MC	AND+1	Multipl	icand	
<u>×)</u>	1 E R M	E R + 1	Multipl:	ier	
	MCAND+1)×(M	ER+1)	·① ]		
(MCAND)×(M	ER+1)		2   Part	ial produ	cts
(MCAND+1)×	(MER)		3	lai piodu	CLS
(MCAND)×(MER)			④ }		
PRDCT PRDCT+1 P	RDCT+2 PR	DCT+3	⑤ Produc	t (=1)+2	+3+4)

Fig. 3 Multiplication



14. MULTIPLYING 16-BI DATA	T BINARY	MCU/MPU	HD6301/HD6303 FAMILY	LABEL MUL
PROGRAM LISTING				
00001 00002 00003	*		**************************************	****** * MUL) *
00004 00005 00006	* **** *	*******	***********	* ***** *
00008 00007 00008	*	ENT	RY : MCAND (MULTIPLICAND MER (MULTIPLIER)	
00009 00010 00011	* *	RETURI	NS : PRDCT (PRODUCT)	* * *****
00012	*			
00013A 0080 00014	*	ORG \$80	)	
00015A 0080 00016A 0082 00017A 0084	0002 A MCAN 0002 A MER 0004 A PRD	RMB 2	Multiplicand Multiplier Product	
00018 00019A F000 00020	*	ORG \$F(	000	
00021 00022A F000 4F 00023A F001 5F	FOOO A MUL	EQU * CLRA CLRB	Entry point Clear product area	
00024A F002 DD 00025A F004 96 00026A F006 D6 00027A F008 3D	6 81 A 6 83 A		DCT AND+1 (MCAND+1) * (MER+1) R+1	-> PRDCT
00028A F009 DD 00029A F00B 96 00030A F00D D6 00031A F00F 3D	6 80 A 6 83 A	LDAA MCA	DCT+2 AND (MCAND) * (MER+1) - R+1	·> ACCD
00032A F010 D3 00033A F012 DD			DCT+1 ACCD + (PRDCT) -> F DCT+1	RDCT
00034A F014 96 00035A F016 D6 00036A F018 3D	6 81 A 6 82 A		AND+1 (MCAND+1) * (MER) -	·> ACCD
00037A F019 D3 00038A F01B DD 00039A F01D 79	3 85 A 3 85 A	ADDD PRO	DCT+1 ACCD + (PRDCT) -> F DCT+1 DCT	RDCT
00040A F020 96 00041A F022 D6 00042A F024 3D	6 80 A 6 82 A		AND (MCAND) * (MER) ->	ACCD
00043A F025 D3 00044A F027 DD 00045A F029 39	3 84 A 0 84 A	ADDD PR	DCT ACCD + PRDCT -> PRD DCT	CT

## FUNCTION

- (a) Performs divisions of 16-bit binary data and stores result (quotient and residual) in 16-bit binary.
- (b) Stores dividend and divisor in IX and RAM.
- (c) Utilizes unsigned integers in arguments.

ARGUMENTS	MENTS
-----------	-------

C	Content	Storage Location	Byte Lgth.	
		Dividend	IX	2
Argu- ments  Re- turns	Divisor	DVS (RAM)	2	
	ents	Quotient	IX	2
		Residual	ACCD	2
	Argu-	Entry Arguments	Entry Divisor  Arguments  Re- turns	Arguments    Dividend   IX

#### CHANGES IN CPU SPECIFICATIONS REGISTERS AND FLAGS

: Not affected

× : Undefined

: Result

ACCD			
ACCB			
<b>‡</b>			

С	V
×	×
Z	N
×	×
I	Н
•	×

ROM	(Bytes)	

25

RAM (Bytes)		
3		
Stack (Bytes)		
0		
No. of cycles		
476		
Reentrant		
No		
Relocation		
No		
Interrupt		
Yes		

#### DESCRIPTION

- (1) Function Details
  - (a) Argument details

IX: Holds 16-bit binary dividend. Contains quotient after DIV execution.

DVS (RAM): Holds 16-bit binary divisor.

ACCD: Contains 16-bit binary residual.

SPECIFICATIONS NOTES

15.

(b) Fig. 1 shows example of DIV execution. If entry arguments are as shown in part (1) of Fig. 1, division result is contained in IX and ACCD as shown in part(2) of Fig. 1.

DIVIDING 16-BIT BINARY DATA

(c) Table 1 shows result when "0" is held as entry arguments.




Fig. 1 Example of DIV execution


Table 1 Result when holding "0" as entry arguments

Entry arguments		Return arguments	
Dividend (IX)	Divisor (DVS)	Quotient (IX)	Residual (ACCD)
\$ * * * *	\$ 0 0 0 0	\$ F F F F	\$ * * * * *
\$ 0 0 0 0	\$ * * * *	\$ 0 0 0 0	\$ 0 0 0 0
\$ 0 0 0 0	\$ 0 0 0 0	\$ F F F F	\$0000


(NOTE) * \$**** indicates hexadecimals.

#### (2) User Notes

(a) When not using upper byte as shown in Fig. 2, the upper byte should be held to "0", otherwise division result will not be correct, because division is performed with underfined data in the upper byte.



(b) After DIV execution, dividend is destroyed because quotient is contained Fig. 2 DIV example when upper byte is not used in IX. If dividend needs to be retained after DIV execution, it should be saved in memory before execution.



## (5) Basic Operation

(a) In binary code divison, quotient and residual are obtained by repeated subtraction. Fig. 3 shows example of division (\$0D ÷ \$03).


Fig. 3 Division example (\$0D ÷ \$03)

- (b) Refering to Fig. 3, the program is explained as follows:
  - (i) Loads number of shifts in shift counter (DICNTR) and clears ACCD in which residual will be loaded.
  - (ii) Shifts dividend (IX) and ACCD left 1 bit, then shifts MSB of IX to LSB of ACCD. This is because when performing subtraction, the upper bits are fetched one by one from dividend.
  - (iii) Subtracts divisor (DVS:DVS+1) from ACCD. If subtraction result is positive, sets LSB of IX to "1".

(Fig. 3 
$$(1-2-3)$$
).

If subtraction result is negative, clears LSB of IX, adds divisor to subtraction result and restores the pevious subtraction result.

- (Fig. 3 ⑤→⑥→⑦). (iv) Decrements shift counter.
  - (v) Loops (ii) to (iv) until shift counter is "0".



15. DIVIDING 16-BIT BINARY DATA

•
,
ч

00001 **	*******	*************
00002 *		*
00003 *	NAME : DIVIDING 16-	-BIT BINARY DATA (DIV) *
00004 *		*
00005 **	******	**************************************
00006 *	ENTRY :	IX (DIVIDEND) *
00007	ENTRI .	DVS (DIVISOR) *
00009 *	RETURNS :	ACCD (QUOTIENT) *
00010 *	112.101.113	IX (RESIDUAL) *
00011 *		*
00012 **	******	*********
00013 *		
00014A 0080	ORG \$80	
00015 *		
00016A 0080 0002 A DV		Divisor
00017A 0082 0001 A DI 00018 *	ICNTR RMB 1	Shift counter
00018 00019A F000	ORG \$F000	
00020 *	BI/6 \$1 000	•
00021 F000 A DI	IV EQU *	Entry point
00022A F000 86 10 A	LDAA #16	Set shift counter
00023A F002 97 82 A	STAA DICNTR	
00024A F004 4F	CLRA	Clear work (Set quotient afterword)
00025A F005 SF	CLRB	
	IV1 XGDX	Shift dividend and set MSB of-
00027A F007 05 00028A F008 18	ASLD XGDX	-dividend to LSB of work
00028A F008 18 00029A F009 59	ROLB	
00029H F009 39 00030A F00A 49	ROLA	
00030A F00A 47	SUBD DVS	Work - Divisor -> Work
00032A F00D 08	INX	Set high to LSB of residual area
00033A F00E 24 03 F013	BCC DIV2	Branch if work>=divisor
00034A F010 D3 80 A	ADDD DVS	Work + Divisor -> Work
00035A F012 09	DEX	Clear LSB of residual area
00036A F013 7A 0082 A DI		Decrement shift counter
00037A F016 26 EE F006	BNE DIV1	Loop until shift counter = 0
00038A F018 39	RTS	

Ι

#### DESCRIPTION

- (1) Function Details
  - (a) Argument details

ABD : Holds 8-digit BCD augend.

(1)Entry

After ADDD execution, contains  $\underset{\text{arguments}}{\text{ACD(RAM)}}$ addition result. arguments (ABD(RAM)

ACD : Holds 8-digit BCD added. (RAM)

ABD( RAM)

Н

ABD ABD+1 ABD+2 ABD+3

7 6 0 0 8 9 0 1 + Addend bitCb31

Fig. 1 Example of ADDD execution

SPECIFICATIONS NOTES

(2)Return

16.

bit C: Indicates whether a carry is (CCR) generated or not after ADDD execution.

> bit C=1: Carry is generated in addition result. (See Fig. 2)

bit C=0: No carry is generated in addition result.

(b) Fig. 1 shows example of ADDD execution. If entry arguments are as shown in part(1) of Fig. 1, addition result is contained in ABD(RAM) as shown in part (2) of Fig. 1.

9 6 3 8 2 0 1 0 - Augend +) 1 + 0 2 6 0 0 0 -Addend bit C | [ 1 0 + 0 8 0 1 1 0 Addition

Fig. 2 Addition example when carry is generated


0 0 0 0 1 2 3 + - Augend +) 0 0 0 0 2 3 6 5 - Addend bit C 0 0 0 0 0 3 5 0 0 - Addition

Addition example when upper Fig. 3 byte is not used

## (2) User Notes

- (a) As shown in Fig. 3, when not using upper byte, the upper byte should be held to "0", otherwise addition result will not be correct, because addition is performed with undefined data in the upper byte.
- (b) After ADDD execution, augend is destroyed because addition result is containd in ABD (RAM). If augend needs to be retained after ADDD execution, it should be saved in memory before execution.
- (c) BCD number should be held in augend and addend, otherwise addition result will not be correct.

#### (3) RAM Description




# Description

8-digit BCD augend is stored before execution.

8-digit BCD addition result is stored after execution.

8-digit BCD addend is stored.




- (5) Basic Operation
  - (a) When addition of more than 2 bytes are executed, addition result can be obtained by repeating addition for each byte.
  - (b) IX is used to indicate augend and addend addresses and is also used to count number of additions.
  - (c) Clears bit C at first.
  - (d) Performs (Formula 1) on each byte of augend and addend using index addressing mode.

Augend + Addend + (bit C) → ACCA ----- (Formula 1)

Bit C is added in (Formula 1) because addition result of lower bytes generate carry.

- (e) Adjusts addition result of (d) to decimal value using decimal adjust ACCA instruction (DAA), and holds it in augend ABD (RAM).
- (f) Decrements IX every time (d) to (e) is executed.
- (g) Loops (d) to (f) until IX is "0".



ADDD

HD6301/HD6303 FAMILY

00001 00002 00003 00004 00005 00006 00007 00008 00009 00010 00011 00012 00013 00014A 0080 00015	* * * * * * * *	NAME : AI ******** ENTRY RETURNS *********	DDING 8-DIO *********  : ABD (AI ACD (AI ACD (SI CARRY	**************************************	* * * * * * * * * * * * * * * * * * *
	0004 A A	CD RMB	\$F000	Addend	
00019H F000	*		Ψ1 000		
00021 F 00022A F000 CE 0 00023A F003 OC	7000 A A	LDX CLC	* #4 ABD-1.X	Entry point Set ADDR pointer(addi Clear carry bit Augend+addend	tion counter)
	7F A A 33 A	ADCA	ACD-1,X		
00026A F008 19 00027A F009 A7 7 00028A F00B 09	?F A	DAA STAA DEX	ABD-1,X	Convert into BCD Store in augend area Decrement ADDR pointe	r
00029A F00C 26 F 00030A F00E 39	F6 F004	BNE RTS	ADDD1	Loop until ADDR point	er = 0

bit C: Indicates whether borrow is (CCR) generated or not after SUBD execution

bit C=1: Borrow is generated in subtraction result.

bit C=0: No borrow is generated
 in subtraction result.
 (See Fig. 2).

(b) Fig. 1 shows example of SUB execution. If entry arguments are as shown in part ① of Fig. 1, subtraction result is contained in SUBEDS (RAM) as shown in part ② of Fig. 1.


Fig. 2 Subtraction example when borrow is generated


Fig. 3 Subtraction example when not using upper byte

## (2) User Notes

- (a) As shown in Fig. 3, when not using upper byte, the upper byte should by held to "O", otherwise subtraction result will not be correct, because subtraction result is performed with undefined data held in the upper byte.
- (b) After SUBD execution, minuend is destroyed because subtraction result is stored in SUBEDS (RAM). If minuend needs to be retained after SUBD execution, it should be saved in memory before execution.
- (c) BCD number should be held in minuend and subtrahend, otherwise subtraction result will not be correct.

# (3) RAM Description





- (5) Basic Operation
  - (a) Subtraction of BCD can be performed by (Formula 1) and (Formula 2).

    Minuend-Subtrahend=Minuend+10's complement of subtrahend ... (Formula 1)

    10's complement of minuend=\$99-Subtrahend+1 ...... (Formula 2)
  - (b) Using (Formula 1) and (Formula 2), the program is described as follows:
    - (i) Takes 10's complements of 8-digit subtrahend by (Formula 2) and stores them in SUBERS (RAM).
    - (ii) IX is used to indicate minuend and subtrahend, and is also used to count number of subtraction.
    - (iii) Performs (Formula 3) on every byte from LSB of 10's complement of minuend and subtrahend using index addressing mode.
      - Minuend+10's complement of subtrahend+(bit C)  $\rightarrow$  ACCA  $\cdots$  (Formula 3)
      - (iv) Adjusts subtraction result of (iii) to decimal number using decimal adjust instruction (DAA) and stores it in minuend RAM (SUBEDS).
        - (v) Decrements IX.
      - (vi) Loops (iii) to (v) until IX is "0".

SUBD 17. SUBTRACTING 8-DIGIT BCD MCU/MPU HD6301/HD6303 FAMILY LABEL PROGRAM LISTING 00001 ******************************* 00002 00003 NAME : SUBTRACTING 8-DIGIT BCD (SUBD) 00004 00005 00006 ж ENTRY : SUBEDS (MINUEND)
SUBERS (SUBTRAHEND) 00007 ж 80000 ж 00009 RETURNS : SUBEDS (RESIDUAL) ж 00010 CARRY (C=1;TRUE,C=0;BORROW) 00011 00012 00013 ж 00014A 0080 ORG \$80 00015 0004 A SUBEDS RMB 0004 A SUBERS RMB 00016A 0080 Minuend -> Residual 00017A 0084 4 Subtrahend 00018 00019A F000 ORG \$F000 00020 00021 F000 A SUBD EQU Entry point 00022A F000 CE 0004 Α LDX #4 9999999-Subtrahend -> SUBERS 00023A F003 CC 9999 A SUBD1 LDD #\$9999 00024A F006 A3 82 Α SUBD SUBERS-2, X 00025A F008 ED 82 Α STD SUBERS-2, X 00026A F00A 09 DEX 00027A F00B 09 DEX 00028A F00C 26 F5 F003 SUBD1 BNE 00029A FOOE OD SEC Set carry bit 00030A FOOF CE 0004 Set ADDR pointer (subtraction counter) Α LDX SUBEDS-1.X Minuend+negative of subtrahend 00031A F012 A6 7F A SUBD2 LDAA 00032A F014 A9 83 Α ADCA SUBERS-1,X 00033A F016 19 DAA Convert into BCD 00034A F017 A7 7F SUBEDS-1,X Store in SUBEDS area AATZ 00035A F019 09 DEX Decrement ADDR pointer 00036A F01A 26 F6 F012 BNE SUBD2 Loop until ADDR pointer = 0 00037A F01C 39 RTS

18. 16-BIT SQUARE ROOT

MCU/MPU

HD6301/HD6303 FAMILY

LABEL

SORT

#### FUNCTION

- (a) Obtains square root of 16-bit binary data in IX, and stores result in RAM.
- (b) Utilizes unsigned integers in arguments.

#### ARGUMENTS

1					
	Contents			Storage Location	Byte Lgth.
		Entry	Data to be squared	IX	2
	Argu- ments				
		Re- turns	Square root	SANS+1 (RAM)	1

## CHANGES IN CPU REGISTERS AND FLAGS

• : Not affected

× : Undefined : Result

ACCD			
ACCA	ACCB		
×	×		
TX			

С	V
×	×
Z	N
×	×
I	Н

# SPECIFICATIONS

ROM	(Bytes)	

54

RAM	(Bytes)
	າ

Stack	(Bytes)
0 0	

ю.	01	cycles	
4	78		

Reentran	t

110	
Relocation	
N.	-

Interrupt

#### DESCRIPTION.

- (1) Function Details
  - (a) Argument details

IX : Holds 16-bit binary data to be squared.

SANS+1: Contains 16-bit binary square (RAM) root.

(b) Fig. 1 shows example of SQRT execution. If entry argument is as shown in part ① of Fig. 1, square root is contained in SANS+1 (RAM) as shown in part 2 of Fig. 1.




Fig. 1 Example of SQRT execution




Fig. 2 Example when upper byte is not used

# SPECIFICATIONS NOTES

"No. of cycles" in "SPECIFICATIONS" represents the number of cycles needed to get square root of \$FFFF.


18.

#### (2) User Notes

16-BIT SQUARE ROOT

- (a) When not using upper byte as shown in Fig. 2, the upper byte should be held to "0", otherwise square root will not be correct, because square root is obtained with undefined data in the upper byte.
- (b) Values to the right of the binary point are truncated.

## (3) RAM Description



Description


Work area is reserved to square root before execution.

8-bit binary square root is stored in SANS+1, and "0" is stored in SANS after execution.

Shift counter for counting number of shifts of data to be squared is stored.


## (4) Sample Application

Subroutine SQRT is called after data to be squared is held.



## (5) Basic Operation

(a) Fig. 3 shows calculation used to obtain 16-bit binary square root. (Data to be squared=\$22, square root=\$05).




SORT

Fig. 3 Calculating a square root

- (b) The calculation in Fig. 3 is explained as follows:
  - (i) Clears square root area, SANS:SANS+1 and work area ACCD.
  - (ii) Rotates IX and ACCD two bits left to fetch upper 2 bits of data to be squared and sets upper 2 bits of data to be squared in ACCD.

    (Fig. 3  $\bigcirc$   $\bigcirc$  )
  - (iii) Sets "1" in 2-byte area, SANS:SANS+1 from RAM address shown in SANS. (Fig. 3  $\triangle$  -(2)).
    - (iv) Subtracts SANS:SANS+1 from ACCD, and stores obtained result in ACCD. (Fig. 3 (D) (2), (3), (4)).
    - (v) When result is positive, increments SANS+1. (Fig. 3  $\triangle$   $\triangle$ ) When result is negative, decrements SANS+1, and adds SANS: SANS+1 to ACCD. (Fig. 3  $\bigcirc$  ,  $\triangle$   $\bigcirc$  ).
  - (vi) In subroutine SQRT, loops (ii) to (v) 8 times and then shifts SANS:SANS+1 1 bit right to halve SANS:SANS+1. (Fig. 3 (A), (B) (8) is square root).



HEX

# FUNCTION

19.

- (a) Converts 2-byte hexadecimal number in RAM into 5-digit BCD number and stores result in RAM.
- (b) Utilizes unsigned integers in arguments.

## ARGUMENTS

C	ontent	is .	Storage Location	Byte Lgth.
Arous	Entry	2-byte hexa- decimal number	HEXD (RAM)	2
Argu- ments	Re- turns	5-digit BCD number	DECD (RAM)	3

CHANGES IN CPU REGISTERS AND FLAGS

Not affected × : Undefined

: Result

ACCD		
ACCA	ACCB	
×	×	
IX		
×		

С	V
	V
×	×
Z	N
×	×
I	Н
•	×

SPECIFICATIONS

ROM (Bytes) 31

RAM (Bytes) Stack (Bytes)

0 No. of cycles 1184

Reentrant

No

Relocation No

Interrupt Yes

## DESCRIPTION

- (1) Function Details
  - (a) Argument details

(1) Entry HEXD : Holds 2-byte hexadecimal number argument

∫HEXD(RAM) (\$CDFE)

(RAM) to be converted into BCD number.

DECD: Holds 5-digit BCD number. (RAM)


(2) Return

 $\begin{array}{l} \text{Return} & \left\{ \begin{array}{l} \text{DECD} \\ \text{(RAM)} \\ \text{argument} \end{array} \right\} \end{array}$ 

(b) Fig. 1 shows example of HEX execution. If entry argument is as shown in part  $\widehat{\text{(1)}}$  Fig. 1 Example of HEX execution of Fig. 1, 5-digit BCD number, in this case "52734" is held in DECD (RAM) (see part

② of Fig. 1).

SPECIFICATIONS NOTES



- (5) Basic Operation
  - (a) 4-bit binary (ABCD) construction is shown in Fig. 2 (Formula 1, Formula 2).





Fig. 2 4-bit binary (ABCD)

- (b) 2-byte hexadecimal number can be converted into 5-digit BCD number by calculating (Formula 2).
  - First, calculate  $\alpha=(A\times 2)+B$ , and adjust result into decimal. Next, the same calculation is done for  $\beta=(\alpha\times 2)+C$ , and  $\gamma=(\beta\times 2)+D$ , both of which are adjusted into decimal.
- (c) HEX uses HEXD (RAM) and DECD (RAM) for  $\alpha$ =(A × 2)+B
  - (i) Shifts 2-byte hexadecimal number (HEXD) 1 bit left and rotates MSB to bit  ${\tt C.}$
  - (ii) Loads 5-digit BCD number (DECD) into ACCA and calculates (ACCA) + (DECD)+ (bit C)  $\rightarrow$  (ACCA), where  $\alpha$ =(A  $\times$  2) + B is executed.
  - (iii) Adjust result into decimal and stores result in DECD (RAM).
    - (iv) Loops (i) to (iii) 16 times to convert 2-byte hexadecimal number into 5-digit BCD number.





	NVERTING LS INTO	_		HEXADEC I BCD	:- M	CU/MPU	HD6301/HD6303 FAMILY	LABEL	HEX
PROGRAN	1 LISTIN	G							
000 000 000 000 000 000 000 000 000	002 003 004 005 006 007 008 009 010 011 0112			* * * * * * * * * * * * *	NAME ****** EI RETUI	: CONVERT) 5-DIGIT ***********************************	**************************************	NTO	*  *  *  *  *  *  *  *  *  *  *  *  *
	014A 0080 015	)		*	ORG	\$80			
000	016A 0080 017A 0082 018		0002 0003	A HEXD A DECD *	RMB RMB	2 3	2-byte hexadecimal 5-digit BCD		
000	019A F000 020	l		*	DRG	\$F000			
	021 022A F000 023A F001		F000	A HEX	EQU CLRA CLRB	*	Entry point Clear ACCA Clear ACCB		
000	024A F002 025A F004 026A F006	DD 97	82 84 10	A A	STD STAA LDAB	DECD DECD+2 #16	Clear 5-digit BCD area		

ASL

ROL

LDX

LDAA

ADCA

STAA

DEX

BNE

BNE

RTS

DECB

DAA

A HEX2

A HEX1

Α

Α

Α

00027A F008 78 0081

00028A F00B 79 0080

00029A FOOE CE 0003

00030A F011 A6 81

00031A F013 A9 81

00033A F016 A7 81

00035A F019 26 F6 F011

00036A F01E 5A 00037A F01C 26 EA F008 00038A F01E 39

00032A F015 19

00034A F018 09

HEXD

HEX1

HEX2

#3

HEXD+1

DECD-1,X

Convert into BCD

Decrement ADDR pointer

Decrement shift counter

Loop until ADDR pointer = 0

Loop until shift counter = 0

DECD-1,X DECD * 2 + C -> ACCA

DECD-1,X Store 5-digit BCD area

Shift MSB of HEXD to carry

Set ADDR pointer (addition counter)

20. CONVERTING 5-DIGIT BCD INTO MCU/MPU BCD HD6301/HD6303 FAMILY LABEL 2-BYTE HEXADECIMALS FUNCTION

(a) Converts 5-digit BCD number in RAM into 2-byte hexadecimal number and stores

RGUMEN	TS				CHANGES II REGISTERS	N CPU AND FLAGS	SPECIFICATIONS
					● : Not	affected	ROM (Bytes)
			T .		× : Und	efined	59
Contents		Storage Location	Byte Lgth.	: Res	ult	RAM (Bytes)	
			Location	5,500	AC	CD	6
Argu- ments					ACCA	ACCB	Stack (Bytes)
	Entry		DEC (RAM)	3	×	×	0
		5-digit number			· IX		No. of cycles
		namper			×		361
						•	Reentrant
		2-byte		2	С	V	No
	Re- turns	hexa-	HDATA (RAM)		×	×	Relocation
	curns	decimal number	(KAI)		Z	N	No
		number			×	×	Interrupt
					I	Н	Yes
					•	•	<b> </b>

# DESCRIPTION

- (1) Function Details
  - (a) Argument details

DEC : Holds 5-digit BCD number to be (RAM) converted into hexadecimal.

HDATA: Holds 2-byte hexadecimal number. (RAM)

(1) Entry argument (decimal;52734)

ь15

Ъ0

HDATA(RAM) C argument (hexadecimal; (b) Fig. 1 shows example of BCD execu-(2) Return ( HDATA \$CDFE) tion. If entry argument is as shown in part(1) of Fig. 1, 2-byte hexadecimal Fig. 1 Example of BCD execution number is stored in HDATA (RAM) as part(2) of Fig. 1 shows.

#### SPECIFICATIONS NOTES


"No. of cycles" in "SPECIFICATIONS" represents the number of cycles needed to convert 59999 into hexadecimal.

20.

#### (2) User Notes

- (a) Setting 5-digit BCD number greater than 65536 will yield in correct result.
- (b) Entry argument should be held as BCD number, otherwise result will not be correct.

## (3) RAM Description



Description


5-digit BCD number is stored. (MAX : 65535)

2-byte hexadecimal number is stored.

Counter counting up to 5 is saved.

# (4) Sample Application

Subroutine BCD is called after 5-digit BCD number is held.



20.	CONVERTING 5-DIGIT BCD INTO	MCU/MPU	HD6301/HD6303 FAMIL	VIARET	BCD
	2-BYTE HEXADECIMALS	FICO / FIL O	100301/100303 120110	LIMBER	l BOD

# (5) Basic Operation

(a) Subroutine BCD consists of 2 operations; one is to fetch 5-digit BCD, digit by digit as shown in Fig. 2, the other is to convert fetched data into hexadecimal by 4 bits units.




Fig. 2 Dividing 1 byte of RAM data into two parts

# (b) Fetching/(see Fig. 2)

- (i) IX is used to indicate memory address of input 5-digit BCD number. Stores "5" in counter to convert 5 digits.
- (ii) Loads input data into ACCB in order from MSB using index addressing mode and select upper or lower 4 bits.
- (iii) Decrements counter every time one digit is loaded into ACCA.
- (iv) Loops (ii) to (iii) until counter is "0".
  - (v) During (ii) and (iii), CPU checks whether counter is an even or an odd number.

If odd, AND ACCB to \$0F and fetch lower 4 bits. If even, shift ACCB 4 bits right and fetch upper 4 bits.


20.


- (c) Converting BCD number into hexadecimal
  - (i) 4-digit BCD construction is shown in Fig. 3 (Formula 1), (Formula 2).

ABCD = A × 10³ + B × 10² + C × 10¹ + D × 10⁰ ---- (Formula 1)  
= 
$$\left[\left\{(A \times 10) + B\right\} \times 10 + C\right] \times 10 + D$$
 ---- (Formula 2)

Fig. 3 4-digit BCD (ABCD)

- (ii) 5-digit BCD number can be converted into hexadecimal as follows. First, calculate  $\alpha$ =(A × 10)+B to determine in Fig. 3 (Formula 2). Then calculate  $\beta$ =( $\alpha$  × 10)+C and  $\gamma$ =( $\beta$ × 10)+D to determine.
- (iii) Calculation of A  $\times$  10 is shown in (Formula 3), (formula 4); A  $\times$  10 = A  $\times$  (2 + 8) -----(Formula 3) = A  $\times$  2(1 + 2²) -----(Formula 4)
  - (iv) When calculating (Formula 4), BCD subroutine uses HDATA:H ATA+1(RA). That is, store A in ACCD (Formula 4), shift A left 1 bit and store result in HDATA:HDATA+1. Next, shift ACCD left 2 bits and add ACCD to HDATA:HDATA+1 to determine A  $\times$  10.
- (d) Loops (b) and (c) 5 times to complete conversion of 5-digit BCD number into 16-bit binary number.





21. SORTING					мси/мри нд		HD6301/HD6303 FAMILY		LABEL	SORT	
FUNCTION											
<ul><li>(a) Sorts unsigned byte oriented data in RAM in descending order.</li><li>(b) Permits number of bytes to be sorted to be freely selected.</li><li>(c) Utilizes unsigned integers in arguments.</li></ul>											
ARGUMEN	TS			1-8-1	CHANGES IN CPU REGISTERS AND FLAGS				SPECIFICATIONS		
II Contents I - I				Byte Lgth.	×	• : Not affected ROM ()  × : Undefined 22					
	No. of bytes to be sorted		ACCA	1	A	ACCD ACCA ACCB		RAM (Bytes) 7 Stack (Bytes) 2 No. of cycles			
Argu- ments	Entry	Starting address of data to be sorted	IX	2		C ×	V ×	Reen			
	Re- turns			_		Z × I	N × H	Inte	No rrupt 'es		
DESCRIPTION    ACCA(\$0.4)											
ACCA: Holds number of bytes to be 1 argu of data to be \$100 8 10 8 10 8 10 8 10 8 10 8 10 8 10											
to be sorted in 1-byte hexadecimal number.  (2) Result Sorted data  Fig. 1 Example of SORT execution									A 0 8 6 1 6		
SPECIFICATIONS NOTES  "No. of cycles" in "SPECIFICATIONS" represents the number of cycles needed to sort 5-byte ascending data to descending.											

- (5) Basic Operation
  - (a) Fig. 2 shows how 3-byte values are sorted in descending order.





Fig. 2 Example of sorting

- (i) Finds largest value among three and puts it into left position. (See Fig. 2 (1) (2) and (3))
- (ii) Compares middle and right values and puts larger one in middle. (See Fig. 2 (4), (5))

## (6) Program Processing


- (i) Uses IX as two pointers; one shows memory address where data is stored, the other shows memory address where the largest data after comparison is stored.
- (ii) First, uses IX as pointer showing memory address where data is stored.
- (iii) Loads this data into ACCA to be compared. Increments address where data is stored using index addressing mode and compare new value with value in ACCA.
- (iv) If value is larger than compared value in ACCA, exchange them.
- (v) Loop (iii) to (iv) untill counter SCNT2 (RAM), showing number of remaining bytes, reaches "0".
- (vi) When SCNT 2 (RAM) reaches "0", the largest data compared with RAM is loaded into ACCA.
- (vii) Then use IX as pointer to indicate where the largest data will be stored.
- (viii) Stores contents of ACCA in address IX points, and load next address, at which the second largest data is to be stored, into IX.
  - (ix) Decrements counter SCNT1 (RAM) showing how many bytes remain to be sorted.
    - (x) Loops (ii) to (ix) untill SCNT1 (RAM) is "0".





SORTING

21.



Stores the largest data in RAM in descending order.

largest number will be stored. Decrements counter indicating number of bytes remaining to be stored. Loads number of bytes remaining to be compared.

Tests if all data is sorted.

# HD6301/HD6303 SERIES HANDBOOK

Section Eight

Hardware Application Notes

#### FOREWORD

The HD6301/HD6303 are CMOS 8-bit single chip microcomputers controlled by microprogramming. The HD6301/HD6303 provide 8-bit parallel handshake interfacing, pipeline control, halt and memory-ready functions for various kinds of data processing.

APPLICATION NOTES are written to help users design hardware systems using examples of simple application functions with circuit diagrams, timing charts and program examples.

Application examples in APPLICATION NOTES used in actual systems should be tested for proper operation.

NOTE

The following hardware application notes were prepared for  $\rm HD6301Y0/HD6303Y$  devices. The applications, however, are generic in nature and also apply to  $\rm HD6301V1/HD6303R$  and  $\rm HD6301X0/HD6303X$  devices.

# Section 8 Hardware Application Notes Table of Contents

	Page
APPLICATION NOTES GUIDE	. 815
1. Symbols	. 815
2. Application Example Configuration	. 817
3. 1st Section (Hardware)	. 819
4. 2nd Section (Software)	. 823
5. 3rd Section (Program Module)	. 825
5.1 Specification	. 826
5.2 Description	. 832
5.3 Flowchart	. 836
6. 4th Section (Subroutine)	. 837
7. 5th Section (Program Listing)	. 840
8. Program Module Execution	. 845
SYSTEM APPLICATION EXAMPLES	. 848
System Application Examples	. 848
I/O PORT APPLICATIONS	. 849
1. HD61830 (LM200) Graphic Mode	
Darlington Transistor Drive (LED Dynamic Display)	
TIMER APPLICATIONS	. 896
Duty Control of Pulse Output and DA Conversion	
4. Pulse Width Measurement	
5. Input Pulse Count	
6. 8×4 Key Matrix	
INTERRUPT APPLICATION	
7. A/D Converter (HA16613A) Control	. 947
PARALLEL HANDSHAKE APPLICATIONS	. 956
8. Standard Keyboard Interface	. 956
9. Centronics Interface	. 970
SCI APPLICATIONS	. 982
10. Data Transfer With Asynchronous SCI	
11. Liquid Crystal Drived (HD61100A) Control	



EXT	ERNAL EXPANSION APPLICATIONS	1010
12.	External Expansion	1010
13.	Slow Device Interface	1043
	POWER DISSIPATION/FAIL-SAFE APPLICATIONS	1057
LOVV	POWER DISSIPATION/FAIL-SAFE APPLICATIONS	1057
14.	Low Power Dissipation Mode	1057
15.	HA1835P Control and Error Detection	1074



#### 1. Symbols

Symbols and abbreviations used in APPLICATION NOTES are described below.

# 1.1 Operation

- ( ) = Contents
- (()) = Index addressing
- a→b = Data transfer from a to
  - + = Addition
  - = Subtraction
- × = Multiplication
- / = Division
- $\wedge$  = AND
- $\vee$  = OR
- (+) = Exclusive OR
- $\overline{\times}$  = NOT

# 1.2 Register Symbols in MCU/MPU

- ACCA = Accumulator A
- ACCB = Accumulator B
- ACCD = Double accumulator (ACCA : ACCB)
- CCR = Condition code register
- I X = 8-bit, 16-bit index register
- IXH = Upper 8 bits of index register
- IXL = Lower 8 bits of index register.

# 1.3 Description of bits 0 through 5 of condition code register

C = Carry or borrow	bit 0
V = Overflow in 2's complement operation	bit 1
Z = Zero	bit 2
N = Negative	bit 3
<pre>I = Interrupt mask</pre>	bit 4
H = Half carry	bit 5



#### 1.4 Others

- = = Equal sign
- ≠ = Not-equal sign
- > = Greater than
- < = Less than
- ≥ = Greater than or equal
- ≤ = Less than or equal
- ' ' = Delineates ASCII characters
- \$ = Hexadecimal data
- : = Labels of successive addresses
- SCI = Serial communication interface
- DDR = Data direction register
- FRC = Free running counter
- OCR1 = Output compare register 1
- OCR2 = Output compare register 2
- ICR = Input capture register
- TCSRl = Timer control/status register l
- TCSR2 = Timer control/status register 2
- TCSR3 = Timer control/status register 3
- RMCR = Transfer rate/mode control register
- TRCSR = Tx/Rx control status register
- RDR = Receive data register
- TDR = Transmit data register
- RP5CR = RAM/port 5 control register
- TCONR = Time constant register
- T2CNT = Timer 2 up counter

#### 2. Application Example Configuration

This chapter explains the configuration of each system application example following this chapter.

Each application example in APPLICATION NOTES is divided into 5 sections, as shown in figure 1.




Figure 1. Application Example Configuration



(1) 1st Section (Hardware)

Describes functions, circuit diagram, hardware operation for each hardware application example and making specific use of HD6301Y0/HD6303Y's characteristic functions.

(2) 2nd Section (Software)

Describes program module configuration which controls hardware application example explained in the 1st Section. Also shows main program of sample application.

(3) 3rd Section (Program Module)

Describes program modules except main program, presented in the 2nd Section, in detail. Each program module is described in the same format so that users can use them independently.

(4) 4th Section (Subroutine)

Describes subroutine used by each program module. When using program modules explained in the 3rd Section, refer to these subroutines, if necessary.

(5) 5th Section (Program Listing)

Provides program listings for sample application explained in the 1st section.

A detailed explanation of all five sections follows.



# 1st Section (Hardware)

# 3.1 Function

Describes system specifications for the hardware used in a particular application.

Example:

#### 1.1.1 Function

Initializes graphic mode and displays dot graphics on the LM200 liquid crystal module.

# 3.2 Microcomputer Operation

Describes typical functions of the microcomputer used in a particular application.

Example:

#### 1.1.2 Microcomputer Operation

The HD6301Y0 transfers display data to the dot matrix liquid crystal graphic display controller LSI HD61830 (LCTC) from port 3 onto the LCTC data bus (DB $_0$   $^{\circ}$  DB $_7$ ), and transmits control signals E, R/W, and RS through port 1. Ports 1 and 3 are controlled by software.

#### 3.3 Peripheral Devices

Describes typical functions of the peripheral devices used in a particular application.

Example:

#### 1.1.3 Peripheral Devices

HD61830 LCTC: Receives control signals and display data from the HD6301YO and in turn controls the HM6116 Display RAM and LM200.

LM200 Liquid Crystal Module: Receives graphic display data and control signals from the HD61830 LCTC. A resolution of 64 × 240 pixels is provided in LM200 graphic mode. In this application, the figures "🗖1", meaning HITACHI, are displayed.



# 3.4 Circuit Diagram

Describes the circuit diagram for the hardware example.

Note) All microcomputers described in APPLICATION NOTES use the plastic DIP type package.

Example:

#### 1.1.4 Circuit Diagram LCTC control circuit is shown in figure 1-1. MCU HD6301Y0 LCTC HD61830 Liquid crystal module ΜPο ΜPι NM I 100kΩ STBY LM200 MB Vcc 7 16 MB 18 28 27 DB₀ 22 pF 27 DB₁ 26 DB₂ 25 DB₃ XTAL Display RAM EXTAL 24 DB 4 23 DB 5 22 DB 6 21 DB 7 53 39kΩ MD o MD o

Figure 1-1. LCTC Control Circuit

# 3.5 Pin Functions

Describes interface between microcomputer and the external circuit using a table.

Example:

# 1.1.5 Pin Functions

Pin functions at the interface between the HD6301Y0 and LCTC are shown in table 1-1.

Table 1-1. Pin Functions

Pin Name (HD6301Y0)	Input/Output	Active Level (High or Low)	Function	Pin Name (LCTC)	Progra Label
P ₁₀	Output	High	Enables signal	Е	PlDTR
P ₁₁	Output	High	Reads data	R/W	
		Low	Writes data		_
P ₁₂	Output	High	Selects instruction register	RS	
		Low	Selects data register		
P ₃₀	Input/Output		Data Lines	DB ₀	P3DTR
P ₃₁	Input/Output		•	DB ₁	•
P ₃₂	Input/Output		•	DB ₂	•
P ₃₃	Input/Output			DB ₃	•
P ₃₄	Input/Output			DB ₄	
P ₃₅	Input/Output		•	DB ₅	•
P ₃₆	Input/Output		-	DB ₆	_
P ₃₇	Input/Output			DB ₇	

"Active Level" in the table indicates the following:

High : Logical 1
Low : Logical 0

- : Logical 1 or 0



# 3.6 Hardware Operation

Describes hardware operation for controlling an external circuit using a timing chart.

Example:

# 1.1.6 Hardware Operation

The timing chart for interfacing between the HD6301Y0 and each signal is shown in figure 1-2.  $\bigcirc$  and  $\bigcirc$  in figure 1-2 show timing for read and write.

- 1 Data from LCTC can be read during 1 period.
- (2) Data can be written to LCTC at the falling edge of signal E.




Figure 1-2. HD6301Y0←→LCTC Interface

#### 4. 2nd Section (Software)

# 4.1 Program Module Configuration

Describes program module configuration to control the hardware application example. Each program module is numbered. No. of main program is "0", and the other program modules are numbered from 1 to N.

#### Example:

# 1.2.1 Program Module Configuration

The program module configuration for graphic display on the liquid crystal module is shown in figure 1-3.




Figure 1-3. Program Module Configuration

# 4.2 Program Module Functions

Describes function of each program module using a table. "No." in the table matches "No." in the Program Module Configuration.

#### Example:

# 1.2.2 Program Module Functions

Program module functions are summerized in table 1-2.

Table 1-2. Program Module Functions

No.	Program Module Name	Label	Function
0	MAIN PROGRAM	L2HMN	Demonstrates graphic display on LM200.
1	INITIALIZE LCTC	L2HINT	Initializes LCTC for graphic mode.
2	CLEAR DISPLAY RAM	L2HDCR	Clears display RAM to clear display.
3	DISPLAY DOT	L2HDST	Turns on and off 1 dot specified by row or column coordinate.
4	MOVE DISPLAY	L2HMVE	Moves dot display up, down, left, or right.



# 4.3 Program Module Process Flow (Main Program)

Describes sample main program to execute program modules, explained in (1) Program Module Configuration.

# 1.2.3 Program Module Process Flow (Main Program)

The following flowchart (figure 1-4) demonstrates the process for displaying graphics on the LM200 liquid crystal display, using the modules described above. Figure 1-5 shows this applications display.




Figure 1-4. Main Program Flowchart




Figure 1-5. Example of L2HMN Execution

The 3rd Section consists of the parts as shown in figure 2.





Figure 2. Program Module Section



#### 5.1 Specification

The Specification Part is shown in figure 3 ([___]: blocked off area in figure 3). This part explains function, arguments, changes in CPU registers and flags, specifications and specifications notes. Each numbered item in



(1) PROGRAM MODULE NAME:

Example:

Program Module Name: DISPLAY DOT

(2) MCU/MPU: Indicates microcomputer and microprocessor applicable to the program.

Example:

MCU/MPU: HD6301Y0

(3) LABEL: Indicates the name identifying program entry point. When using the program without modification, use this label to call the program.

Example:

Label: L2HDST

(4) FUNCTION: Describes program function.

Example:

Function:

Turns on or off 1 dot specified by row and column coordinates in entry arguments.



- (5) ARGUMENTS: Describes entry arguments necessary to execute a program, and return arguments resulting from Program execution.
  - (a) Contents: Describes contents of entry and return arguments.
  - (b) Storage Location: Describes registers and RAM in which entry and return arguments are set. In case of RAM, the storage location is denoted by a label followed by "(RAM)".
  - (c) No. of Bytes: Describes number of bytes for entry and return arguments.

#### Example:

Argume	ents:		
Conte	nts	Storage Location	
Entry	Turn on/off indicator		1
	Dot column coordinate		1
	Dot row coordinate	DTY (RAM)	1
Re- turns			

- (6) CHANGES IN CPU REGISTERS AND FLAGS: Describes changes in CPU registers and flags after program execution. Symbols and abbreviations in the table are shown below.
  - (a) CPU registers.

ACCA: Accumulator A

ACCB: Accumulator B

ACCD: Double accumulator (ACCA: ACCB)

IX: Index register



(b) Flags in condition code register

C : Carry or borrow

V : Overflow in 2's complement operation

Z : Zero

N : Negative

I : Interrupt mask

H : Half carry

(c) Status of CPU registers and condition code flags

• : Not affected : Previous values retained after program


execution.

x : Undefined : Previous values destroyed after program

execution.

\$\frac{1}{2}: Result : Program result contained.

# Example:



# Note)

In this example, ACCA, ACCB, IX and bit C, bit V, bit N, bit Z of CCR are destroyed after program execution.

Thus, registers and flags, which will be destroyed, should be saved before execution, if necessary.

- (7) SPECIFICATIONS: Describes program module specifications.
  - (a) ROM (Bytes): Indicates amount of ROM used in the program module.
  - (b) RAM (Bytes): Indicates amount of RAM used in the program module. RAM used by the stack, however, is not included.
  - (c) Stack (Bytes): Indicates stack size used in the program module.

    Stack size used by called subroutines however,
    is not included. When executing a program

    module, the total stack size must be reserved.
  - (d) No. of cycles: Indicates the maximum number of cycles when executing a program module. Execution time of the program module can be calculated using No. of cycles as follows.

Execution time (sec)=No. of cycles  $\times$  Cycle time Cycle time (sec)=4/(External oscillator (Hz))

- (e) Reentrant : Indicates whether or not the program module can be called by two or more programs at the same time.
- (f) Relocatable : Indicates whether or not the program module can be located in other memory space.
- (g) Interrupt OK?: Indicates whether or not the program module can be interrupted by other programs. If "No", disable interrupts before program execution and enable them after.

# Example:

ROM (Bytes): 134
RAM (Bytes): 9
Stack (Bytes): 6
No. of cycles: 513
Reentrant: No
Relocatable: No
Interrupt OK?: Yes

Specifications:

(8) SPECIFICATIONS NOTES: Describes notes on items listed in"(7) SPECIFICATIONS".

# Example:

# Specifications Notes:

- 1. Values in "Specifications" include values for subroutines called by L2HDST.
- "No. of cycles" in "Specifications" indicates the number of cycles required when L2HBSY is executed in the minimum number of cycles (no waiting for LM200).



# 5.2 Description

The Description Part is shown in figure 4. ([___]: blocked off area in figure 4). This part explains function details, user notes, RAM allocation, sample application and basic operation. Each numbered item in the figure is described below.




Figure 4. Description Part

(1) PROGRAM MODULE NAME
(2) MCU/MPU
Same as "5.1 Specification"
(3) LABEL

- (4) DESCRIPTION: Describes function details, user notes, RAM allocation, sample application and basic operation of the program module.
  - (a) Function Details: Describes detailed functions of the program module referring to the execution example.

#### Example:

1. Function Details

a. Argument details

DOTSET(RAM): Data to indicate turning on or off 1 dot.

DOTSET(RAM) = \$0E : Turn off 1 dot. DOTSET(RAM) = \$0F : Turn on 1 dot.

DTX(RAM) : Dot column coordinate in hexadecimal number.

DTY(RAM) : Dot row coordinate in

hexadecimal number.

b. Example of L2HDST execution is shown in figure 1-6. If entry arguments are as shown in part (1) of figure 1-6, 1 dot is displayed as shown in part (2) of figure 1-6.




Figure 1-6. Example of L2HDST Execution

c. L2HDST calls subroutines shown in table 1-6.

Table 1-6. Subroutines Called by L2HDST

Subroutine Name	Label	Function
Store Cursor Address	L2HCST	Stores LCTC cursor address.
Continuous Display	L2HIST	Stores data in LCTC instruction register and data register.
Check Busy Flag	L2HBSY	Checks LCTC busy flag.



(b) User Notes: Describes notes and limitations when executing the program module.

Be sure to read these items when using program modules without modification.

# Example:

2. User Notes

The following procedure must be executed before L2HDST execution.


- a. Select DDR of port 1 and port 3 as output.
- b. Initialize LCTC display mode.
- c. Store entry arguments.
  - (c) RAM Allocation: Describes labels and contents of RAM used in program module.

3.	RAM Allocatio	on	
	Label	RAM	Description
		ь7 ь0	
	INSTR		} Data to be written to LCTC instruction registe
	DATAR		} Data to be written to LCTC data register
	DTX		} Dot column coordinate
	DTY		} Dot row coordinate
	CURH		} Upper byte of cursor address
	CURL		} Lower byte of cursor address
	CCNT		Work area for calculating cursor address based on column coordinate
	DTWK		Work area for obtaining 1 dot to be turned on/off
	DOTSET		Data to indicate turning on/off 1 dot

(d) Sample Application: Shows a sample application for actual execution of the program.

Note: Initializing stack pointer is not shown in this part.

#### Example:



(e) Basic Operation: Explains how a program module is executed. Example:

#### 5. Basic Operation

a. The formula below calculates cursor address and dot to be turned on/off, based on column and row coordinates.

```
Row coordinate × 30 + {(Column coordinate \( \lambda \) \( \frac{\pmathbb{F}}{8} \) = Cursor address ....................... (Formula 1)

Column coordinate - (Column coordinate \( \lambda \) \( \frac{\pmathbb{F}}{8} \) = Number of bits ................. (Formula 2)
```

- b. After cursor address is calculated by Formula 1, upper byte and lower byte of cursor address are held in CURH(RAM) and CURL(RAM), respectively. If L2HCST is executed, cursor address is written to LCTC.
- c. If number of bits obtained by Formula 2 is held in DATAR (RAM), L2HIST execution turns on or off 1 dot.



#### 5.3 Flowchart

The Flowchart Part is shown in figure 5. This part gives the program module flowchart.




Figure 5. Flowchart Part

(1) PROGRAM MODULE NAME (2) MCU/MPU Same as "5.1 Specification" (3) LABEL

# 6. 4th Section (Subroutine)

The Subroutine Section is shown in figure 6. Each numbered item is described as follows.




Figure 6. Subroutine Section



(1) SUBROUTINE NAME:

Example:

Subroutine Name: STORE DISPLAY INSTRUCTION

(2) MCU/MPU: Indicates microcomputer or microprocessor applicable to the subroutine.

Example:

MCU/MPU: HD6301Y0

(3) LABEL: Indicates the name identifying subroutine entry point.

When using the subroutine without modification, use this label to call the subroutine.

Example:

Label: L2HIST

(4) FUNCTION: Describes subroutine function.

# Example:

Function:

Writes instruction and data to LCTC.

(5) BASIC OPERATION: Explains how a subroutine is executed.

# Example:

#### Basic Operation:


- 1. LCTC busy flag is checked.
- 2. Data is written to LCTC through port 1 controlling DS, R/W, E signals of LCTC.

(6) PROGRAM MODULES USING THIS SUBROUTINE: Lists program modules using the subroutine.

#### Example:

Program Module Using This Subroutine: L2HINT, L2HDCR, L2HDST, L2HMVE

(7) FLOWCHART: Gives subroutine flowchart.



7. 5th Section (Program Listing)

The Program Listing Section explains RAM allocation and CPU register allocation, and gives program module and subroutine listings.

(1) RAM Allocation: RAM used in program modules or subroutines is allocated as shown below.

Example:

00001	(*			
00002 00003	(a) { ****	RAM	ALLOCATION	*********
00003 00004A 0040	(b) *	ORG	\$40	
00005	(D) *	0,10	410	
00006A 0040	0001 A INSTR	RMB	1	LCTC instruction register data
00007A 0041	0001 A DATAR	RMB	1	LCTC data register data
00008A 0042	0001 A CURL	RMB	1	Lower byte of cursor address
00009A 0043	0001 A CURH	RMB	1	Upper byte of cursor address
00010A 0044	0002 A DCOUNT	RMB	2	Counter for continuous display
00011A 0046	0001 A DATA	RMB	1	Display data
00012A 0047	0001 A CCNT	RMB	1	Work area for cursor address
00013A 0048	0001 A DTX	RMB	1	Dot column coordinate
00014A 0049	0001 A DTY	RMB	1	Dot row coordinate
00015A 004A	0001 A DTWK	RMB	1	Work area for turning on/off data
00016A 004B	0001 A DOTSET	RMB	1	Turning on/off data


- (a) The title "RAM ALLOCATION" is followed by the actual RAM allocation used.
- (b) RAM label.
- (2) CPU Register Allocation: Symbols used in a program module or subroutine are defined as shown below.

```
00017
00018
                                SYMBOL DEFINITTIONS
00019
               0000
                                       $00
00020
                               EQU
                                                Port 1 data direction register
00021
                      A PIDTR
                                       $02
               0002
                               EQU
                                                Port 1 data register
                      A P3DDR
00022
               0004
                                       $04
                                                Port 3 data direction register
                               EQU
00023
               0006
                      A P3DTR
                               EQU
                                       $06
                                                Port 3 data register
```

- (a) The title is always "SYMBOL DEFINITIONS".
- (b) Symbol definitions.



(3) Main Program: Gives main program listing of a sample application.
Example:



- (a) The title is always "MAIN PROGRAM". Label after colon shows entry point label.
- (b) Entry point label.



(4) Program Module: Gives program module listing of a sample application.

00101			*****	******	********	
00102 00103		*	NAME .	LOUDET	COTED AV DOTS	*
00103		*	NAME :	LZHUSI (	(DISPLAY DOT)	*
0104					*********	
0105	( =	i) { *	*****	****	· * * * * * * * * * * * * * * * * * * *	*
0100	(0	``}*	ENTRY	· DTV(DD1	COLUMN COORDINATE)	*
0108		*	CNIINI		ROW COORDINATE)	*
0100		*			(TURN ON/OFF INDICATOR)	*
0110		1 '	FTURNS	: NOTHING		*
0111	(b)	*		. 1101112110	•	*
0112	(2)	*****	*****	*******	·**********	·**
0113A C068	96 48	A L2HDST	LDAA	DTX	Load column coordinate	
0114A C06A		A	ANDA	#\$F8	DTX AND \$F8->DTWK	
0115A CO6C		A	STAA	DTWK		
0116A C06E	44		LSRA	•	(DTX AND \$F8)/8->CCNT	
0117A CO6F	44		LSRA			
0118A C070	44		LSRA			
0119A C071	97 47	Α	STAA	CCNT		
0120A C073	96 49	Α	LDAA	DTY	DTY*30->IX	
0121A C075		Α	LDAB	#\$1E		
0122A C077			MUL			
0123A C078			XGDX			
0124A C079		Α	LDAB	CCNT	IX+CCNT->CURH:CURL	
0125A C07B			ABX			
0126A C07C			XGDX			
0127A C07D		A	STAA	CURH		
0128A C07F		A	STAB	CURL		
0129A C081		A	JSR	L2HCST	Store cursor address	
0130A C084		A	LDAA	DTX		
0131A C086 0132A C088		Α	LDAB	DTWK	DTV DTIN \ DATAB	
0132A C088		^	SBA	DATAB	DTX-DTWK->DATAR	
0134A C08B		A	STAA	DATAR	Chang tourist and the	
0134A C08D		A A	LDAA STAA	DOTSET	Store turning on/off da	ra
0136A C08F		A	JSR	INSTR L2HIST	Tunn on/off 1 dot	
0137A C092		м	RTS	C5H121	Turn on/off 1 dot	

- (a) Program module title is always followed by the entry point label in parenthesis and description of entry and return arguments.
- (b) Entry point label.




(5) Subroutine: Gives subroutine listing.

Example:

```
00217
00218
00219
                   (a)
                           NAME : L2HIST (STORE DISPLAY INSTRUCTION)
00220
              (b).
00221
                                   ****
                                               00222A C103 BD C0EA
                        2HIST
                              JSR
                                      L2HBSY
                                               Check LCTC busy flag
00223A C106 86 04
                              LDAA
                                      #$04
                                               Set RS=1,R/W=0,E=0
00224A C108 97 02
                               STAA
                                     P1DTR
00225A C10A 86 05
                     Α
                              LDAA
                                      #$05
                                               Set E=1
00226A C10C
            97 02
                               STAA
                                      P1DTR
00227A C10E 96 40
                              LDAA
                                      INSTR
                                               Output instruction through port3
00228A C110 97 06
                     Α
                               STAA
                                      P3DTR
00229A C112 86 04
                     Α
                              LDAA
                                      #$04
                                               Set E=0
00230A C114
            97
               02
                     Α
                              STAA
                                     P1DTR
00231A C116
            7F
              0002
                     Α
                              CLR
                                     P1DTR
                                               Set RS=0
00232A C119 86 01
                     Α
                              LDAA
                                      #$01
                                               Set E=1
00233A C11B 97
              02
                     Α
                              STAA
                                     P1DTR
00234A C11D 96 41
                              LDAA
                                     DATAR
                                               Output data through port3
           97 06
00235A C11F
                              STAA
                                     P3DTR
00236A C121 7F
               0002
                              CLR
                                     P1DTR
                                               Set E=0
00237A C124
            39
                              RTS
```


- (a) Subroutine title is followed by the entry point label in parenthesis.
- (b) Entry Point label.
- (6) Data Table: Describes data table used in the main program, program modules and subroutines.



- (a) The title is always "DATA TABLE".
- (b) Data table label.



(7) Vector Address: Describes vector address allocation.



- (a) The title is always "VECTOR ADDRESSES".
- (b) Indicates the end of a program. This can be moved, if necessary.

#### 8. Program Module Execution

The programs 1. APPLICATION NOTES have been written considering efficiency and portability. The following shows how to execute these programs and how to modify them according to user requirements.

The procedure for calling programs in APPLICATION NOTES from user programs is shown in figure 7. All programs in APPLICATION NOTES are written as subroutines and should be called as shown. An example of a user program in which a program in APPLICATION NOTES is called as a subroutine is shown in figure 8.




Figure 7. Procedure for Calling Program Module in APPLICATION NOTES




Figure 8. Example of How to Execute a Program Module

Explanation of figure 7.

#### (1) Initialize

Examples of items requiring initialization are input/output ports, control registers and counters used by the program module. Refer to Program Module Sample Application for data details.

#### (2) Save registers

The program modules use CPU registers for arithmetic operations destroying the original contents. Thus register contents should be saved if needed. Refer to the "CHANGES OF CPU REGISTERS AND FLAGS" column in "SPECIFICATIONS" (Part 1 in the 3rd SECTION-PROGRAM MODULE DESCRIPTION) for register status after a program module is executed.

#### (3) Hold entry arguments

Holds entry arguments in CPU registers or memory before calling a program module in the user program. Refer to "ARGUMENTS" in SPECIFICATIONS (Format 1 in 3RD SECTION - Program Module) for details.

#### (4) Call subroutine

Program module is called.

#### (5) Process result

After a program module is executed, the results returned in the return arguments must be processed as required. Refer to "ARGUMENTS" in



SPECIFICATIONS (Format 1 in 3RD SECTION - Program Module) for details.

### (6) Restore necessary registers

Registers saved in (2) should be restored here. Note that when a program module is used as a subroutine, the stack area shown in SPECIFICATIONS (Format 1 in 3RD SECTION - Program Module) is necessary in addition to the stack area required by the subroutine calls in the user program. When any subroutine is called, this stack area must be reserved.



# **System Application Examples**

No.	Item	Microcomputer	Function	Device	Page
1	HD61830 (LM200) Graphic Mode	HD6301Y0	I/O Port (Port1) Port3)	HD6301Y0 HD61830 MM6116 LM200	39
2	Darlington Transistor Drive (LED Dynamic Display)	HD6301Y0	I/O Port (Port1) Port6)	HD6301Y0 8-digit×8-segment LED	73
3	Duty Control of Pulse Output and DA Conversion	HD6301Y0 (HD6303Y)	Timer2 Tout 3 pin	HD6301Y0	86
4	Pulse Width Measurement	HD6301Y0 (HD6303Y)	Timer l Tin Pin	HD6301Y0	102
5	Input Pulse Count	HD6301Y0 (HD6303Y)	Timer 2 TCLK pin	HD6301Y0	112
6	8 × 4 Key Matrix	HD6301Y0	I/O Port (Port3) Port4)	HD6301Y0 8×4 key matrix	122
7	A/D Converter (HA16613A) Control	HD6301Y0	$\frac{\text{I/O port (port3)}}{\overline{\text{IRQ}_1} \text{ pin}}$	HD6301Y0 HA16613A	137
8	Standard Keyboard Interface	HD6301Y0 (HD6303Y)	I/O port (port6) IS pin	HD6301Y0 ASCII keyboard	146
9	Centronics Interface	HD6301Y0 (HD6303Y)	I/O port (port6) IS pin, OS pin	HD6301Y0 Centronics interface printer	160
10	Data Transfer with Asynchronous SCI	HD6301Y0 (HD6303Y)	I/O port (port5) Asynchronous SCI	HD6301Y0 Console typewriter	172
11	Liquid Crystal Drived (HD61100A) Control	HD6301Y0 (HD6303Y)	I/O port (port2) Clock synchronous SCI	HD6301Y0 HD61100A 10-digit×8-segment LCD	188
12	External Expansion	HD6301Y0 (HD6303Y)	External expan- sion function	HD6301Y0 HD6321, HN27C64 HD6350, HM6264 H2571	200
13	Slow Device Interface	HD63B01Y0	MR pin External expan- sion function	HD6301Y0 HN482764G-3 HM6264LP	233
14	Low Power Dissipation Mode	HD6301Y0	Low power dissipation mode (standby) sleep  I/O port (port1) port3 port6	HD6301Y0	247
15	HA1835P Control and Error Detection	HD6301Y0	Trap function I/O port (port5 (port7	HD6301Y0 HA1835P	264



## 1.1 HARDWARE DESCRIPTION

#### 1.1.1 Function

Initializes graphic mode and displays dot graphics on the LM200 liquid crystal module.

## 1.1.2 Microcomputer Operation

The HD6301Y0 transfers display data to the dot matrix liquid crystal graphic display controller LSI HD61830 (LCTC) from port 3 onto the LCTC data bus (DB $_0$   $^{\circ}$  DB $_7$ ), and transmits control signals E, R/W, and RS through port 1. Ports 1 and 3 are controlled by software.

## 1.1.3 Peripheral Devices

HD61830 LCTC: Receives control signals and display data from the HD6301Y0 and in turn controls the HM6116 Display RAM and LM200.

LM200 Liquid Crystal Module: Receives graphic display data and control signals from the HD61830 LCTC. A resolution of 64 × 240 pixels is provided in LM200 graphic mode. In this application, the figures "日前", meaning HITACHI, are displayed.

## 1.1.4 Circuit Diagram

LCTC control circuit is shown in figure 1-1.




Figure 1-1. LCTC Control Circuit

### 1.1.5 Pin Functions

Pin functions at the interface between the HD6301Y0 and LCTC are shown in table 1-1.

Table 1-1. Pin Functions

Pin Name (HD6301Y0)	Input/Output	Active Level (High or Low)	Function	Pin Name (LCTC)	Program Label
P ₁₀	Output	High	Enables signal	E	PlDTR
P ₁₁	Output	High	Reads data	R/W	•
		Low	Writes data		_
P ₁₂	Output	High	Selects instruction register	RS	
		Low	Selects data register	-	
P ₃₀	Input/Output		Data Lines	DB ₀	P3DTR
P ₃₁	Input/Output		•	DB ₁	•
P ₃₂	Input/Output		•	DB ₂	-
P ₃₃	Input/Output			DB ₃	•
P ₃₄	Input/Output		•	DB ₄	•
P ₃₅	Input/Output		•	DB ₅	•
P ₃₆	Input/Output			DB ₆	•
P ₃₇	Input/Output			DB ₇	-

## 1.1.6 Hardware Operation

The timing chart for interfacing between the HD6301Y0 and each signal is shown in figure 1-2.  $\bigcirc$  and  $\bigcirc$  in figure 1-2 show timing for read and write.

- ① Data from LCTC can be read during ① period.
- 2 Data can be written to LCTC at the falling edge of signal E.






Figure 1-2. HD6301Y0←→LCTC Interface

### 1.2 SOFTWARE DESCRIPTION

### 1.2.1 Program Module Configuration

The program module configuration for graphic display on the liquid crystal module is shown in figure 1-3.




Figure 1-3. Program Module Configuration

### 1.2.2 Program Module Functions

Program module functions are summerized in table 1-2.

Table 1-2. Program Module Functions

No.	Program Module Name	Label	Function
0	MAIN PROGRAM	L2HMN	Demonstrates graphic display on LM200.
1	INITIALIZE LCTC	L2HINT	Initializes LCTC for graphic mode.
2	CLEAR DISPLAY RAM	L2HDCR	Clears display RAM to clear display.
3	DISPLAY DOT	L2HDST	Turns on and off 1 dot specified by row or column coordinate.
4	MOVE DISPLAY	L2HMVE	Moves dot display up, down, left, or right.

# 1.2.3 Program Module Process Flow (Main Program)

The following flowchart (figure 1-4) demonstrates the process for displaying graphics on the LM200 liquid crystal display, using the modules described above. Figure 1-5 shows this applications display.






Figure 1-4. Main Program Flowchart






Figure 1-5. Example of L2HMN Execution

## 1.3 PROGRAM MODULE DESCRIPTION

Program Module Name: INITIALIZE LCTC

MCU/MPU: HD6301Y0


Label: L2HINT

#### Function:

Initializes LCTC for graphic mode.

#### Arguments:

None



## Specifications:

ROM (Bytes): 90

RAM (Bytes): 2

Stack (Bytes): 4

No. of cycles: 123

Reentrant: No

Relocatable: No

Interrupt OK?: Yes

## Description:

- 1. Function Details
  - a. L2HINT has no arguments.
  - b. Instruction and data in table 1-3 are written to LCTC to initialize LCTC for graphic mode.

# Specifications Notes:

- 1. Values in "Specifications" include values for subroutines called by L2HINT.
- "No. of cycles" in "Specifications" indicates the number of cycles required when L2HBSY is executed in the minimum number of cycles (no waiting for LM200).

## Description:

Table 1-3. Instruction and Data to initialize LCTC.

Instruction	Data	Function
\$00	\$32	Selects display on, master mode, graphic mode.
\$01	\$07	Displays 8-bit data sent from RAM.
\$02	\$1D	Defines number of horizontal bytes.
\$03	\$1F	Defines duty rate as 1/32.
\$04	\$00	Selects cursor position. (Note)
\$08	\$00	Selects display starting address to \$0000.
\$09	\$00	
\$0A	\$00	Selects cursor address to \$0000.
\$0В	\$00	

Note: Display initialized for graphic mode, cursor is not displayed.

c. L2HINT calls subroutines shown in table 1-4.

Table 1-4. Subroutines Called by L2HINT

Subroutine Name	Label	Function
Stores Display Instruction	L2HIST	Writes data LCTC instruction register and data register.
Check Busy Flag	L2HBSY	Checks LCTC busy flag.

#### 2. User Notes

The following procedure must be executed before L2HDCR execution.

- a. Reserve instructions and data in a data table.
- b. Select DDR of port 1 and port 3 as output.


#### 3. RAM Allocation

Label	b7	RAM	ь0		Desci	cipt	cior	n					
INSTR				}	Data	to	be	written	to	LCTC	instr	cuction	register
DATAR				}	Data	to	be	written	to	LCTC	data	registe	er

Label: L2HINT


#### Description:

4. Sample Application



### 5. Basic Operation

- a. To initialize graphic mode, instructions and data in table 1-3 are written to LCTC instruction register and data register, respectively.
- b. Instruction register and data register are used in pairs, and are selected by RS signal.
- c. Instruction and data in table 1-3 are held in INSTR(RAM) and DATAR(RAM) using index addressing mode. If L2HIST is called, data is written to LCTC instruction register and data register.
- d. In L2HINT, port 1 controls R/W, E, and RS signals.



Program Module Name: CLEAR DISPLAY
RAM

MCU/MPU: HD6301Y0


Label: L2HDCR

#### Function:

Stores \$00 in display RAM to clear display on LM200.

### Arguments:

None



### Specifications:

ROM (Bytes): 133

RAM (Bytes): 6

Stack (Bytes): 6

No. of cycles: 211474

Reentrant: No

Relocatable: No

Interrupt OK?: Yes

#### Description:

- 1. Function Details
  - a. L2HDCR has no arguments.
  - b. After L2HDCR execution, display or LM200 is cleared.
  - c. L2HDCR calls subroutines shown in table 1-5.

#### Specifications Notes:

- 1. Values in "Specifications" include values for subroutines called by L2HDCR.
- "No. of cycles" in "Specifications" indicates the number of cycles required when L2HBSY is executed in the minimum number of cycles (no waiting for LM200).

## Description:

Table 1-5. Subroutines called by L2HDCR


Subroutine Name	Label	Function
Store Cursor Address	L2HCST	Stores LCTC cursor address.
Continuous Display	L2HDSP	Continuously displays on LM200.
Store Display Instruction	L2HIST	Stores data in LCTC instruction register and data register.
Check Busy Flag	L2HBSY	Checks LCTC busy flag.

#### 2. User Notes


The following procedure must be executed before L2HDCR execution.

- a. Select DDR of port 1 and port 3 as output.
- Initialize LCTC display mode.

#### 3. RAM Allocation



Sample Application 4.



# Program Module Name: CLEAR DISPLAY RAM

MCU/MPU: HD6301Y0


Label: L2HDCR

### Description:

## 5. Basic Operation

- a. When displaying graphics on LM200, cursor address and display data are written to LCTC.
- b. L2HCTS is called to store \$0000 in cursor address.
- c. LM200 uses 1920 bytes in 1 display screen.
- d. L2HDSP is called to store \$00 throughout RAM so that display on LM200 can be cleared. L2HDSP uses auto-increment function for cursor address.

### Flowchart:



Program Module Name: DISPLAY DOT


MCU/MPU: HD6301Y0


Label: L2HDST

### Function:

Turns on or off 1 dot specified by row and column coordinates in entry arguments.

Argume	ents:		
Conte	nts	Storage Location	No. of Bytes
Entry	Turn on/off indicator	DOTSET (RAM)	1.
	Dot column coordinate	DTX (RAM)	1
	Dot row coordinate	DTY (RAM)	1
Re- turns			





#### Description:

- 1. Function Details
  - a. Argument details

DOTSET(RAM): Data to indicate turning on or off 1 dot.

DOTSET(RAM) = \$0E : Turn off 1 dot.
DOTSET(RAM) = \$0F : Turn on 1 dot.
DTX(RAM) : Dot column coordinate

in hexadecimal number.

DTY(RAM) : Dot row coordinate in

hexadecimal number.

### Specifications Notes:

- 1. Values in "Specifications" include values for subroutines called by L2HDST.
- "No. of cycles" in "Specifications" indicates the number of cycles required when L2HBSY is executed in the minimum number of cycles (no waiting for LM200).

### Description:

b. Example of L2HDST execution is shown in figure 1-6. If entry arguments are as shown in part ① of figure 1-6, 1 dot is displayed as shown in part ② of figure 1-6.




Figure 1-6. Example of L2HDST Execution

c. L2HDST calls subroutines shown in table 1-6.

Table 1-6. Subroutines Called by L2HDST

Subroutine Name	Label	Function
Store Cursor Address	L2HCST	Stores LCTC cursor address.
Continuous Display	L2HIST	Stores data in LCTC instruction register and data register.
Check Busy Flag	L2HBSY	Checks LCTC busy flag.

#### 2. User Notes


The following procedure must be executed before L2HDST execution.

- a. Select DDR of port 1 and port 3 as output.
- b. Initialize LCTC display mode.
- c. Store entry arguments.


Label: L2HDST

## Description:

#### 3. RAM Allocation



## 4. Sample Application



#### Description:

- 5. Basic Operation
  - a. The formula below calculates cursor address and dot to be turned on/off, based on column and row coordinates.


```
Row coordinate × 30 + {(Column coordinate ∧ $F8)/8}

= Cursor address ...... (Formula 1)
```

Column coordinate - (Column coordinate  $\land$  \$F8) = Number of bits ..... (Formula 2)

- b. After cursor address is calculated by Formula 1, upper byte and lower byte of cursor address are held in CURH(RAM) and CURL(RAM), respectively. If L2HCST is executed, cursor address is written to LCTC.
- c. If number of bits obtained by Formula 2 is held in DATAR (RAM), L2HIST execution turns on or off 1 dot.

Label: L2HDST



Moves current displayed dot up, down, left, or right 1 dot.

Arguments:

Contents Storage No. of Location Bytes

Entry Moving ACCA 1 direction

Returns Changes in CPU

Registers and Flags:

ACCD ACCB × ×

IX ×

C V × × x × x × x

I H

Not affectedUndefined

1 : Result

Specifications:

ROM (Bytes): 200

RAM (Bytes): 9
Stack (Bytes): 8

No. of cycles: 560

Reentrant: No

Relocatable: No

Interrupt OK?: Yes

- 1. Function Details
  - a. Argument details

ACCA: Data indicating which direction 1 dot will be moved.

ACCA=\$01 : Move 1 dot right.

ACCA=\$02 : Move 1 dot left.

ACCA=\$03 : Move 1 dot down.

ACCA=\$04 : Move 1 dot up.

<u>Specifications Notes:</u> 1. Values in "Specifications" include values for other program modules and subroutines called by L2HMVE.

 "No. of cycles" in "Specifications" indicates the number of cycles required when L2HBSY is executed in the minimum number of cycles (no waiting for LM200).

Label: L2HMVE

### Description:

- b. Example of L2HMVE execution is shown in figure 1-7. If entry argument is as shown in part (1) of figure 1-7, dots are displayed as shown in part (2) of figure 1-7.
- c. L2HDST calls other program modules and subroutines shown in table 1-7.




Figure 1-7. Example of L2HMVE Execution

Table 1-7. Program Modules and Subroutines Called by L2HMVE

Program Module/ Subroutine Name	Label	Function
Display Dot	L2HDST	Turns on/off 1 dot.
Store Cursor Address	L2HCST	Stores LCTC cursor address.
Continuous Display	L2HIST	Stores data in LCTC instruction register and data register.
Check Busy Flag	L2HBSY	Checks LCTC busy flag.

#### 2. User Notes


The following procedure must be executed before L2HMVE execution.

- a. Select DDR of port 1 and port 3 as output.
- b. Initialize LCTC display mode.
- Load entry argument.




## Description:

#### 3. RAM Allocation




4. Sample Application



#### 5. Basic Operation

- a. After moving determined direction, DTX(RAM) pointing to dot column coordinate or DTY(RAM) pointing to row coordinate are incremented or decremented.
- b. L2HDST is called to display 1 dot specified in (a).

Label: L2HMVE



Subroutine Name: CONTINUOUS DISPLAY

MCU/MPU: HD6301Y0


### Function:

Displays specified bytes continuously from the present cursor address.

#### Basic Operation:

- DCOUNT(RAM) is used as a counter to execute L2HIST, writing display data to LCTC until counter is "0".
- 2. L2HDSP uses auto-increment function of cursor address.

## Program Module Using This Subroutine: L2HDCR




#### Function:

Writes upper and lower bytes of cursor address to LCTC.

#### Basic Operation:

L2HIST is called twice since lower byte of cursor address is written to LCTC first, and then upper byte to LCTC.

Program Module Using This Subroutine: L2HDCR, L2HDST, L2HMVE



Writes instruction and data to LCTC.

### Basic Operation:

Flowchart:

- 1. LCTC busy flag is checked.
- 2. Data is written to LCTC through port 1 controlling DS, R/W, E signals of LCTC.

Program Module Using This Subroutine: L2HINT, L2HDCR, L2HDST, L2HMVE

# L2HIST L2HIST Execute L2HBSY to check busy flag. L 2 H B S Y Set signal RS to High to select $$04 \rightarrow P1DTR$ instruction register of LCTC. $$05 \rightarrow P1DTR$ Set signal E to High. Output instruction from port 3 to (INSTR)→P3DTR LCTC register. $$04 \rightarrow P1DTR$ Set signal E to low.

 $$01 \rightarrow P1DTR$ Set signal E to High.

\$ 0 0 → P 1 D T R

R T S

Output data from port 3 to LCTC (DATAR)→P3DTR register.

register of LCTC.

Set signal RS to Low to select data

Seg signal E to Low.  $$00 \rightarrow P1DTR$ 

Label: L2HBSY


#### Function:

Tests if LCTC is in operation, and waits until LCTC is ready.

### Basic Operation:

- Since the microcomputer cannot access LCTC when LCTC is in operation, microcomputer determines LCTC condition by checking busy flag.
- 2. Busy flag is read through port 1 controlling RS, R/W, E signals.

Program Module Using This Subroutine: L2HINT, L2HDCR, L2HDST, L2HMVE



00001 00002 00003					* ****	RAM	ALLOCATION	*********
00004A	0040					ORG	\$40	
00005 00006A 00007A 00008A 00010A 00011A 00012A 00014A 00015A 00016A 00016	0041 0042 0043 0044 0046 0047 0048 0049 004A		0001 0001 0001 0001 0002 0001 0001 0001	DDDDDDDD	* INSTR DATAR CURL CURH DCOUNT DATA CCNT DTX DTY DTWK DUNTSET *	RMB RMB RMB RMB RMB	1 1 1 2 1 1 1 1 1	LCTC instruction register data LCTC data register data Lower byte of cursor address Upper byte of cursor address Counter for continuous display Display data Work area for cursor address Dot column coordinate Dot row coordinate Work area for turning on/off data Turning on/off data
00018 00019					**** *	142	MBOL DEFINIT	TIONS ***********
00017 00020 00021 00022 00023			0000 0002 0004 0006	A A	P1DDR P1DTR P3DDR P3DTR	EQU EQU EQU	\$00 \$02 \$04 \$06	Port 1 data direction register Port 1 data register Port 3 data direction register Port 3 data register
00024 00025					******	****	******	**************************************
00026 00027					*		MAIN PROG	RAM : L2HMN *
00028 00029						****	*****	**********
00030A	C000				•	ORG	\$C000	
00031 00032A			013F	Α	* L2HMN	LDS	#\$13F	Initialize stack pointer
00033A 00034A 00035A 00036A 00037A 00038A 00039A	C004 C006 C008 C00A C00C	97 97 86 97 97	06 01 00	A A A A A		CLRA STAA STAA STAA STAA CLRA	A P1DTR A P3DTR A #\$01 A P1DDR A P3DDR	Initialize port 1 Initialize port 3 Select port 3 as output Clear RAM
00040A 00041A 00042A	C00F C012	CE A7		A	L2HMN1	LDX	#\$C0	
00043A 00044A 00045A 00047A 00049A 00059A 00051A 00052A 00053A 00054A 00055A	C015 C017 C01A C01D C020 C022 C023 C025 C027 C029 C02B C02D C02F C032	26 BD CA6 C 81 28 28 9 B B B B B B B B B B B B B B B B B B	C052 C03D C14E 00 FF 14 C03 00 0B C03 0E 4B	4444 ABA	L2HMN2	BNE JSR LDX LDAM PSHX CMP4 BEQ CMP4 BNE LDAM STAM JSR PULX	X	Clear display RAM Initialize LCTC Load data table starting address Load display data into ACCA Save data table address Loop until display is completed Test if 1 dot is turned on/off Branch if turned on Store instruction to turn off Turn off 1 dot Restore data table address
00057A	C022	υď				INX		Increment data table address



```
00058A C034 20 EA C020
                                                                                     BRA
                                                                                                          L2HMN2
00059A C036 BD C093 A L2HMN4 JSR
                                                                                                          L2HMVE
                                                                                                                                    Turn on 1 dot
00060A C039 20 F7 C032
                                                                                      BRA
                                                                                                          L2HMN3
00061A C03B 20 FE C03B PEND
                                                                                      BRA
                                                                                                          PEND
                                                                                                                                   End of program
00062
                                                                  sterate sterate also are sterate at each sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate sterate stera
00063
00064
                                                                                                    NAME : L2HDCR (CLEAR RAM)
                                                                                                                                                                                                          de
00065
00066
00067
00068
                                                                  ж
                                                                                     ENTRY : NOTHING
                                                                                                                                                                                                          Яc
                                                                                RETURNS : NOTHING
00069
                                                                                                                                                                                                          ж
00070
                                                                  ж
                                                                  00071
00072A C03D 7F 0043
                                                            A L2HDCR CLR
                                                                                                        CURH
                                                                                                                               Load $0000 into cursor address
00073A C040 7F 0042
                                                                                     CLR
                                                                                                          CURL
00074A C043 BD C125
                                                            Α
                                                                                      JSR
                                                                                                          L2HCST
                                                                                                                                Write $0000 to cursor address
00075A C046 CC 0780
                                                            Α
                                                                                     LDD
                                                                                                          #1920
                                                                                                                                   Load data to repeat writing 1920 bytes
00076A C049 DD 44
                                                            Α
                                                                                      STD
                                                                                                          DCQUNT
00077A C04B 7F 0046
                                                            Α
                                                                                      CLR
                                                                                                          DATA
                                                                                                                                   Load $00
00078A CO4E BD CODS
                                                            Α
                                                                                      JSR
                                                                                                          L2HDSP
                                                                                                                                   Clear display
00079A C051 39
                                                                                     RTS
00080
                                                                  00081
00082
                                                                                     NAME : L2HINT (INITIALAIZE LCTC)
                                                                  ж
00083
00084
                                                                  $\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2}\frac{1}{2
00085
                                                                  ж
00086
                                                                                   ENTRY: NOTHING
00087
                                                                             RETURNS : NOTHING
                                                                  ж
88000
00089
                                                                  A L2HINT LDX #LCTC1 Load data table starting address
00090A C052 CE C13C
                                                                                                                                    Store LCTC instruction,
00091A C055 A6 00
                                                            A L2HIT1 LDAA
                                                                                                          0.X
00092A C057 97 40
                                                            Α
                                                                                      STAA
                                                                                                          INSTR
00093A C059 08
                                                                                                                                    Increment data table address
                                                                                      INX
00094A C05A A6 00
                                                            Δ
                                                                                      LDAA
                                                                                                          0.X
                                                                                                                                    Store LCTC data
00095A C05C 97 41
                                                            Α
                                                                                      STAA
                                                                                                          DATAR
00096A COSE BD C103
                                                            Α
                                                                                      JSR
                                                                                                                                    Write instructin and data to LCTC
                                                                                                          L2HIST
                                                                                                                                    Increment data table address
00097A C061 08
                                                                                      TNX
00098A C062 8C C14E
                                                                                      CPX
                                                                                                          #LCTC1+18 Test if LCTC is initialized
00099A C065 26 EE C055
                                                                                                          L2HIT1
                                                                                      BNE
00100A C067 39
                                                                                      RTS
00101
                                                                  ******************
00102
00103
                                                                                     NAME : L2HDST (DISPLAY DOT)
                                                                                                                                                                                                          *
00104
00105
                                                                  00106
                                                                                      ENTRY : DTX(DOT COLUMN COORDINATE)
                                                                                                                                                                                                         ж
00107
                                                                  ж
00108
                                                                                                             DTY(DOT ROW COORDINATE)
                                                                  *
                                                                                                             DOTSET(TURN ON/OFF INDICATOR)
00109
                                                                  ж
                                                                                                                                                                                                          *
                                                                                RETURNS : NOTHING
00110
00111
00112
                                                                 00113A C068 96 48
                                                            A L2HDST LDAA DTX Load column coordinate
00114A C06A 84 F8
                                                            Α
                                                                                     anda
                                                                                                          #$F8
                                                                                                                                   DTX AND $F8->DTWK
```

00115A 00116A 00117A	C06E	44	4A	А		STAA LSRA LSRA	DTWK	(DTX AND \$F8)/8->CCNT
00118A 00119A 00120A 00121A 00122A	C071 C073 C075 C077	97 96 C6 3D	49	A A A		LSRA STAA LDAA LDAB MUL	CCNT DTY #\$1E	DTY*30->IX
00123A 00124A 00125A	C079	D6	47	Α		XGDX LDAB ABX	CCNT	IX+CCNT->CURH:CURL
00126A 00127A 00128A	C07D C07F	D7	42	A		XGDX STAA STAB	CURH CURL	Shara arrang adduses
00129A 00130A 00131A	C084	96	48	25 A A A		JSR LDAA LDAB	L2HCST DTX DTWK	Store cursor address
00132A 00133A	C088	10		A		SBA STAA	DATAR	DTX-DTWK->DATAR
00134A 00135A	C08D	97	40	A A		LDAA STAA	DOTSET INSTR	Store turning on/off data
00136A 00137A			CIC	)3 A		JSR RTS	L2HIST	Turn on/off 1 dot
00138 00139					*****	*****	******	**************************************
00140					*	NAME :	L2HMVE (	MOVE DISPLAY) *
00141 00142					* *****	*****	*****	**************************************
00143					*			*
00144						CNITOV	<ul> <li>ACCA /M</li> </ul>	INUTNE DIPECTIONS *
00145					* * R		: ACCA (M : NOTHING	
00146					* R6	ETURNS	: NOTHING	*
00146 00147 00148A 00149A	C095	26	0B	COA2	* R6	ETURNS  *****  CMPA  BNE	: NOTHING ******* #\$01 L2HME1	*
00146 00147 00148A	C095 C097 C099	26 D6 C1	0B 48 EF	COA2 A A	* RE * ****	ETURNS ****** CMPA	: NOTHING ******* #\$01	* * * * * * * * * * * * * * * * * * *
00146 00147 00148A 00149A 00150A 00151A 00152A 00153A	C095 C097 C099 C09B C09D	26 D6 C1 27 5C	0B 48 EF 37	COA2 A A COD4	* RE * ****	ETURNS  ******  CMPA  BNE  LDAB  CMPB  BEQ  INCB	: NOTHING ******** #\$01 L2HME1 DTX #239 L2HME5	* * * * * * * * * * * * * * * * * * *
00146 00147 00148A 00149A 00150A 00151A 00152A 00153A 00154A 00155A	C095 C097 C099 C09B C09D C09E C0A0	26 D6 C1 27 5C D7 20	0B 48 EF 37 48 2B	COA2 A A COD4 A COCD	* RI * ****** L2HMVE	******* CMPA BNE LDAB CMPB BEG INCB STAB BRA	: NOTHING ******** #\$01 L2HME1 DTX #239 L2HME5 DTX L2HME4	* * * * * * * * * * * * * * * * * * *
00146 00147 00148A 00149A 00150A 00151A 00152A 00153A 00155A 00156A	C095 C097 C099 C09B C09D C09E C0A0 C0A2	26 D6 C1 27 5C D7 20 81	0B 48 EF 37 48 2B 02	COAZ A A COD4 A COCD A	* RE * ****	******* CMPA BNE LDAB CMPB BEG INCB STAB BRA	: NOTHING ******* #\$01 L2HME1 DTX #239 L2HME5 DTX	* **********  Test if move 1 dot right  Test if DTX is right most
00146 00147 00148A 00150A 00151A 00152A 00153A 00154A 00156A 00157A 00158A	C095 C097 C099 C09B C09D C09E C0A0 C0A2 C0A4 C0A6	26 D6 C1 27 5C D7 20 81 26 D6	0B 48 EF 37 48 2B 02 0B 48	COA2 A COD4 A COCD A COB1 A	* RI * ****** L2HMVE	****** CMPA BNE CMPB BEQ INCB STAB BTAB BRA BME CMPA BRA BRA BRA BRA BNE LDAB	: NOTHING ******** #\$01 L2HME1 DTX #239 L2HME5 DTX L2HME5 DTX L2HME4 #\$02	* * * * * * * * * * * * * * * * * * *
00146 00147 00148A 00150A 00151A 00152A 00153A 00155A 00155A 00155A 00157A 00159A 00160A	C095 C097 C099 C09B C09D C09E C0A0 C0A2 C0A4 C0A6 C0AA	26 D6 C1 27 5C D7 20 81 26 D6 C1 27	0B 48 EF 37 48 2B 02 0B 48 00	COA2 A COD4 A COCD A COB1 A	* RI * ****** L2HMVE	ETURNS  ******  CMPA BNE LDAB CMPB BEQ INCB STAB BRA CMPA BNE CMPA BNE LDAB CMPB BEQ BEQ	: NOTHING  *******  #\$01  L2HME1  DTX  #239  L2HME5  DTX  L2HME4  #\$02  L2HME2  DTX	* ************* Test if move 1 dot right  Test if DTX is right most  Increment DTX  Test if move 1 dot left  Test if DTX is Left most
00146 00147 00148A 00150A 00151A 00152A 00153A 00155A 00156A 00157A 00158A 00159A	C095 C097 C099 C098 C090 C0A2 C0A4 C0A6 C0AA	26 D6 C1 27 5C D7 20 81 26 D6 C1 27 5A	0B 48 EF 37 48 2B 02 0B 48 00 28	COA2 A COD4 A COCD A COB1 A	* RI * ****** L2HMVE	ETURNS  ******  CMPA  BNE  LDAB  CMPB  BEQ  INCB  STAB  BRA  CMPA  BRA  CMPA  CMPB  CMPB  CMPB  CMPB	: NOTHING ******** #\$01 L2HME1 DTX #239 L2HME5 DTX L2HME4 #\$02 L2HME2 DTX #24 #800 L2HME2 L2HME2 L2HME2	* *********** Test if move 1 dot right  Test if DTX is right most  Increment DTX  Test if move 1 dot left
00146 00147 00148A 00150A 00151A 00152A 00153A 00154A 00155A 00156A 00156A 00159A 00161A 00161A 00161A 00162A	C095 C097 C099 C098 C090 C0A2 C0A4 C0A6 C0AA C0AA C0AC	26 D6 C1 27 5C D7 20 81 26 C1 27 5A D7 20	0B 48 EF 37 48 2B 02 0B 48 00 28 48 1C	COA2 A A COD4 A COCD A COB1 A COD4 A COD4	* Rf * ******* L2HMVE	ETURNS  *****  CMPA  BNE  LDAB  LDAB  BEQ  BINCAB  BENCAB  BRAA  CMPA  BUDAB  CMPA  LOMPB  BEQ  BEQ  BECB  BEQ  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BECB  BE	: NOTHING ******** #\$01 L2HME1 DTX #239 L2HME5 DTX L2HME4 #\$02 L2HME2 DTX #00 L2HME5 DTX #00 L2HME5	* **************  Test if move 1 dot right  Test if DTX is right most  Increment DTX  Test if move 1 dot left  Test if DTX is left most  Decrement DTX
00146 00147 00148A 00150A 00151A 00152A 00153A 00155A 00156A 00157A 00159A 00160A 00161A 00162A 00163A 00163A	C095 C097 C099 C098 C090 C0A2 C0A4 C0A6 C0AB C0AC C0AF C0AF C0B3	26 D6 C1 27 SC D7 20 81 26 C1 27 5A D7 20 81 26 26 27 20 81 26 26 26 26 26 26 26 26 26 26 26 26 26	0B 48 EF 37 48 2B 20 8 48 00 28 48 10 30 8	COA2 A A COD4 COCD A COB1 A A COD4 COCD A COCO	* RI * ****** L2HMVE	ETURNS  *****  BNE LONG LONG BEQ BEC BEC BEC BEC BEC BEC BEC BEC BEC BEC	: NOTHING  *******  #\$01  L2HME1  DTX  #239  L2HME5  DTX  L2HME5  DTX  L2HME4  #\$02  L2HME2  DTX  #00  L2HME5  DTX  L2HME5  L2HME4  #\$03  L2HME4  L2HME5  L2HME5	* ************* Test if move 1 dot right  Test if DTX is right most  Increment DTX  Test if move 1 dot left  Test if DTX is Left most
00146 00147 00149A 00150A 00151A 00153A 00155A 00155A 00156A 00157A 00158A 00161A 00162A 00163A 00164A 00165A	C095 C097 C099 C099 C096 C000 C000 C000 C000 C000	26 D6 C1 27 50 20 81 26 C1 27 50 20 81 26 C1 27 50 60 60 60 60 60 60 60 60 60 60 60 60 60	0B 48 EF 37 48 2B 02 0B 48 00 28 48 1C 03 0B 49 3F	COA2 A A COD4 COCD A COB1 A A COD4 COCD A COCD A A COCD A A COCD	* Rf * ******* L2HMVE	ETURNS  *****  CMPA  BNE  LOMPB  LOMPB  BINCAB  BINCAB  BINCAB  BRA  CMPA  BLOAB  BRA  CMPA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BLOAB  BRA  BRA  BRA  BRA  BRA  BRA  BRA	: NOTHING  *******  #\$01 L2HME1 DTX #239 L2HME5  DTX L2HME4 #\$02 L2HME2 DTX #00 L2HME5  DTX L2HME4 #\$03	* **************  Test if move 1 dot right  Test if DTX is right most  Increment DTX  Test if move 1 dot left  Test if DTX is left most  Decrement DTX
00146 00147 00149A 00150A 00151A 00153A 00155A 00155A 00157A 00157A 00159A 00161A 00161A 00164A 00164A 00165A	C095 C097 C099B C099E C00A2 C00A2 C00A6 C00AD C00B5 C00B5 C00B7 C00B8	26 D6 C1 27 5C D7 20 81 26 C1 27 5A D6 C1 27 5C D7 20 81 26 C1 27 5C D7 20 81 81 81 81 81 81 81 81 81 81 81 81 81	0B 48 EF 37 48 2B 02 0B 48 00 28 48 103 0B 49 3F 19	COA2 A A COD4 COCD A COB1 A A COD4 COCD A COCO A	* Rf * ******* L2HMVE	ETURNS  ****  CMPE  CMPE  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB  BNDAB	: NOTHING  *******  #\$01  L2HME1  DTX  #239  L2HME5  DTX  L2HME4  #\$00  L2HME2  DTX  #00  L2HME5  DTX  L2HME4  #\$03  L2HME3  DTX  L2HME4  #\$63	*  *  *  *  *  *  *  *  *  *  *  *  *



```
00172A COCO 81 04
                   A L2HME3 CMPA
                                   #$04
                                           Test if move 1 dot up
00173A COC2 26 10 COD4
                                   L2HME5
                            BNE
00174A COC4 D6 49
                   Α
                            LDAB
                                   DTY
00175A C0C6 C1 00
                    Δ
                            CMPB
                                   #00
                                           Test if DTY is top
00176A COC8 27 0A COD4
                            BEQ
                                   L2HME5
00177A COCA 5A
                            DECB
                                           Decrement DTY
00178A COCB D7 49
                            STAB
                                   DTY
00179A COCD 86 OF
                    A L2HME4 LDAA
                                   #$OF
                                           Store turning on instruction
00180A COCF 97 4B
                   Α
                            STAA
                                   DOTSET
00181A COD1 BD C068
                            JSR
                                   L2HDST
                                           Turn on 1 dot
00182A COD4 39
                     12HMF5 RTS
00183
                      *****************
00184
00185
                            NAME : L2HDSP (CONTINUOUS DISPLAY)
00186
00187
                     *****************
00188A COD5 86 OC
                    A L2HDSP LDAA
                                   ተ ቁ ሀር
                                           Store instruction
00189A COD7 97 40
                            STAA
                                   INSTR
00190A COD9 96 46
                    Α
                            LDAA
                                   DATA
                                           Store display data
00191A CODB 97 41
                            STAA
                                   DATAR
00192A CODD BD C103
                   A L2HDP1 JSR
                                   L2HIST
                                           Write display data to LCTC
00193A COEO DC 44
                                   DCOUNT
                    Δ
                            LDD
                                           Decrement counter
00194A COE2 83 0001
                    Α
                            SUBD
                                   #$01
00195A COE5 DD 44
                                   DCOUNT
                    Δ
                            STD
00196A COE7 24 F4 CODD
                            BCC
                                   L2HDP1
                                           Test if display is completed
00197A C0E9 39
                            RTS
00198
                     *****************
00199
00200
                            NAME : L2HBSY (CHECK BUSY FLAG)
00201
00202
                     ******************
00203A COEA 4F
                     L2HBSY CLRA
00204A COEB 97 04
                    Δ
                            AATZ
                                   P3DDR
                                           Select port 3 as input
00205A COED 86 06
                    Α
                            LDAA
                                   #$06
                                           Set RS=1,R/W=1,E=0
00206A COEF 97 02
                            STAA
                                   P1DTR
                    Α
00207A COF1 86 07
                    A L2HBY1 LDAA
                                   #$07
                                           Set E=1
00208A COF3 97 02
                    Α
                            STAA
                                   P1DTR
00209A COF5 96 06
                    Α
                            LDAA
                                   P3DTR
                                           Read LCTC busy flag
00210A COF7 C6 06
                    Α
                            LDAB
                                   #$06
                                           Set E=0
00211A COF9 D7 02
                            STAB
                                   P1DTR
00212A COFB 48
                            ASLA
                                           Set busy flag to bit C
                                           Test if busy flag=0 ?
00213A COFC 25 F3 COF1
                            BCS
                                   L2HBY1
00214A COFE 86 01
                                           Select port 3 as output
                    Α
                            LDAA
                                   #$01
00215A C100 97 04
                                   P3DDR
                    Δ
                            STAA
00216A C102 39
                            RTS
00217
                     *******************
00218
                         NAME : L2HIST (STORE DISPLAY INSTRUCTION)
00219
00220
                     ******************
00221
00222A C103 BD C0EA
                    A L2HIST JSR
                                  L2HBSY
                                           Check LCTC busy flag
00223A C106 86 04
                                   #$04
                                           Set RS=1,R/W=0,E=0
                            LDAA
00224A C108 97 02
                    Α
                            STAA
                                   P1DTR
00225A C10A 86 05
                    Α
                            LDAA
                                   #$05
                                           Set E=1
00226A C10C 97 02
                    Α
                            STAA
                                   P1DTR
00227A C10E 96 40
                            LDAA
                                   INSTR
                                           Output instruction through port3
                    Α
00228A C110 97 06
                    Α
                            STAA
                                   P3DTR.
```

```
Α
00229A C112 86 04
00230A C114 97 02
                           LDAA
                                            Set E=0
                                   #$O4
                           STAA
CLR
                                   P1DTR
00231A C116 7F 0002 A
                                   P1DTR
                                            Set RS=0
00232A C119 86 01
                           LDAA
                    Α
                                   #$O1
                                            Set E=1
00233A C11B 97 02
                    Α
                           STAA
                                   P1DTR
00234A C11D 96 41
                    Α
                           LDAA
                                   DATAR
                                            Output data through port3
00235A C11F 97 06 A
00236A C121 7F 0002 A
                           STAA
CLR
RTS
                   Α
                                   P3DTR
                                   P1DTR
                                            Set E=0
00237A C124 39
00238
                      ****************
00239
                      *
00240
                            NAME : L2HCST (STORE CURSOR ADDRESS)
                                                                   *
00241
00242
                     00243A C125 86 0A
                    A L2HCST LDAA #$0A
                                           Store instruction
                   A STAA
A LDAA
A STAA
A JSR
A LDAA
00244A C127 97 40
                                   INSTR
00245A C129 96 42
                   Α
                                   CURL
                                            Store data
00246A C12B 97 41
                                   DATAR
00247A C12D BD C103 A
                                            Write Lower cursor ADDR to LCTC
                                   L2HIST
00248A C130 86 0B
                                   #$0B
                                           Store instruction
00249A C132 97 40
                    Α
                           STAA
                                   INSTR
                       LDAA
STAA
JSR
RTS
00250A C134 96 43
                    Α
                                   CURH
                                            Store data
00251A C136 97 41
                    Α
                                   DATAR
00252A C138 BD C103 A
                                   L2HIST Write upper cursor ADDR to LCTC
00253A C13B 39
00254
                      ***************
00255
                      ж
00256
                                   DATA TABLE
00257
00258
                     *******************
00259A C13C
           00
                    A LCTC1 FCB $0,$32 *Instruction and data-
                  A FCB $1.$07 to initialize LCTC
A FCB $2.$1D
A FCB $3.$1F
A FCB $4.$00
A FCB $8.$00
A FCB $9.$00
           01
02
00260A C13E
00261A C140
00262A C142
              03
00263A C144
              04
00264A C146
             08
00265A C148
            09
             OA A FCB $A.$00

OB A FCB $B.$00

O1 A DTDATA FCB $01

O1 A FCB $01
00266A C14A
00267A C14C
00268A C14E
                                           *Display data
00269A C14F
00270A C150
             01
                  Α
                            FCB
                                 $01
                           FCB
00271A C151
             03
                   Α
                                 $03
00272A C152
              03
                    Α
                            FCB
                                   $03
                                 $03
00273A C153
             03
                   Α
                           FCB
00274A C154
              03
                           FCB
                                 $03
00275A C155
                           FCB
             02
                  Α
                                 $02
                           FCB
                                 $02
             02
                   Α
00276A C156
                           FCB
FCB
                                 $∪∠
$04
00277A C157
             02
                   Α
00278A C158
             04
                   Α
00279A C159
             04
                  Α
                           FCB
                                 $04
00280A C15A
            04
                  Α
                           FCB
                                 $04
            04
                  Α
                           FCB
00281A C15B
                                 $04
            03
03
                  AAA
00282A C15C
                            FCB
                                   $03
                                 $03
00283A C15D
                           FCB
            01
                           FCB
00284A C15E
                                 $01
00285A C15F 01 A
                           FCB $01
```



00286A C160 00287A C161 00288A C162 00289A C163 00290A C164 00291A C165 00292A C166 00293A C167 00294A C168 00295A C166 00297A C16B 00297A C16B 00297A C16B 00297A C16B 00297A C16B 00300A C16C 00300A C17C 00303A C171 00304A C172 00305A C173 00306A C174 00307A C175	87A C161 88A C162 89A C163 90A C164 91A C165 92A C166 93A C167 94A C168 95A C169 95A C169 97A C16B 98A C16C 99A C16D 00A C16E 01A C16F 02A C171 03A C171 04A C172 05A C173	01 A 01 A 00 A 01 A 01 A 01 A 01 A 01 A		FCB FCB FCB FCB FCB FCB FCB FCB FCB FCB	\$01 \$01 \$00 \$01 \$00 \$04 \$01 \$04 \$03 \$01 \$02 \$03 \$03 \$01 \$02 \$03 \$01 \$02 \$03 \$01 \$04 \$01 \$02 \$03 \$04 \$01 \$01 \$02 \$03 \$04 \$04 \$05 \$05 \$05 \$05 \$05 \$05 \$05 \$05 \$05 \$05				
003	11	FF	н			*****	****	*****	***
003 003				*	VECTOR ADD	RESSES			*
003	14			*					*
003				********	*****	******	****	*****	***
003	17A FFEA			ORG	\$FFEA				
003 003 003 003 003 003 003 003	19A FFEA 20A FFEC 21A FFEC 22A FFFO 23A FFF2 24A FFF4 25A FFF6 26A FFF8 27A FFFA 28A FFFC 29A FFFE	C000 C000 C000 C000 C000 C000 C000 C00	0000000000	* FDB FDB FDB FDB FDB FDB FDB FDB FDB FDB	L2HMN L2HMN L2HMN L2HMN L2HMN L2HMN L2HMN L2HMN L2HMN L2HMN L2HMN L2HMN	IRO2 CMI TRAP SIO TOI OCI ICI IRO1/ISF SWI NMI RES			
003	31			END					

### 2.1 HARDWARE DESCRIPTION

# 2.1.1 Function

Drives LEDs by amplifying signals from the  ${\rm HD6301Y0}$ , displaying "76543210" on the LED display.

# 2.1.2 Microcomputer Operation

The HD6301Y0 executes output compare interrupt 1 every 1.25 ms using timer 1 to drive LEDs by outputting segment data through port 1 and digit data through port 6. Darlington transistor are driven directly through port 6.

# 2.1.3 Peripheral Devices

LEDs: Driven dynamically at a frame frequency of 100 Hz and duty rate of 1/8.

# 2.1.4 Circuit Diagram

8-digit × 8-segment LED control circuit is shown in figure 2-1.




Figure 2-1. 8-digit × 8-segment LED Control Circuit



# 2.1.5 Pin Functions

Pin functions at the interface between the HD6301Y0 and LED are shown in table 2-1.

Table 2-1. Pin Functions

Pin Name (HD6301Y0)	Input/ Output	Active Level (High or Low)	Function	Pin Name (LED)	Program Label
P ₆₀	Output	High	Outputs digit data	DIGL	P6DTR
P ₆₁	Output	High	to LED.	DIG2	_
P ₆₂	Output	High		DIG3	_
P ₆₃	Output	High		DIG4	-
P ₆₄	Output	High	•	DIG5	-
P ₆₅	Output	High	•	DIG6	-
P ₆₆	Output	High	•	DIG7	-
P ₆₇	Output	High	-	DIG8	_
P ₁₀	Output	Low	Outputs segment data	a	PlDTR
P ₁₁	Output	Low	to LED. "a∿h" in Pin Name (LED)	b	-
P ₁₂	Output	Low	corresponds to	С	<del>-</del>
P ₁₃	Output	Low	segment pattern below. a	đ	-
P ₁₄	Output	Low	f g b	е	<del>-</del>
P ₁₅	Output	Low	e — c	f	_
P ₁₆	Output	Low		g	_
P ₁₇	Output	Low	Segment Pattern	h	<del>-</del>

# 2.1.6 Hardware Operation

The timing chart for segment signals and digit signals is shown in figure 2-2.




Figure 2-2. Timing Chart of Segment Signals and Digit Signals

### 2.2 SOFTWARE DESCRIPTION

# 2.2.1 Program Module Configuration

The program module configuration for displaying digits on LED is shown in figure 2-3.




Figure 2-3. Program Module Configuration



# 2.2.2 Program Module Functions

Program module functions are summarized in table 2-2.

Table 2-2. Program Module Functions

No.	Program Module Name	Label	Function
0	MAIN PROGRAM	LEDMN	Demonstrates display data on LED.
1	DRIVE LED	LEDSP	Displays digits on LED using dynamic drive.
2	STORE DISPLAY DATA	MOVE	Stores display data in display RAM. Refer to MOVE in HD6301/HD6303 FAMILY APPLICATION NOTES (SOFTWARE) for details.

# 2.2.3 Program Module Process Flow (Main Program)

The flowchart in figure 2-4 is an example of the 8-digits  $\times$  8-segment LED display performed by the program module in figure 2-3. The main program in figure 2-4 demonstrates the display on LED shown in figure 2-5.




Figure 2-4. Program Module Flowchart




Figure 2-5. Example of 8-digit × 8-segment LED Display



### 2.3 PROGRAM MODULE DESCRIPTION

Program Module Name: DRIVE LED


MCU/MPU: HD6301Y0

Label: LEDSP

### Function:

Displays digits on 8-digit  $\times$  8-segment LED using dynamic drive.

Arguments:								
Conter	nts	Storage Location						
Entry	Display data	SEGD (RAM)	8					
Re- turns								



# ROM (Bytes): 48 RAM (Bytes): 11 Stack (Bytes): 0 No. of cycles: 69 Reentrant: No Relocatable: No Interrupt OK?: No

# Description:

- 1. Function Details
  - a. Argument details
     SEGD(RAM) : Holds display data.
  - b. Example of LEDSP execution is shown in figure 2-6. If entry arguments are as shown in part 1 of figure 2-6, data is displayed on LED as shown in part 2 of figure 2-6. Table 2-3 shows relation between segment data and display.
  - c. LEDSP calls no subroutines.

### Specifications Notes:

"No. of cycles" in "Specifications" indicates the number of cycles required to display the  $10^{\rm O}$  digit (rightmost) on LED.




Figure 2-6. Example of LEDSP Execution

Table 2-3. Relation between Segment Data and Display

Segment Data	Display	Segment Data	Display
\$C0	0	\$92	5
\$F9		\$82	6
\$A4	2	\$D8	7
\$B0	3	\$80	8
\$99	4	\$90	9

### 2. User Notes


The following procedure must be performed before LEDSP execution.

- a. Initialize digit data.
- b. Initialize display RAM pointer.
- c. Select port 1 and port 6 as output.

### Description:

- d. Initialize timer control/status register 1 so that output compare interrupt 1 can be enabled.
- e. Enable interrupts.
- f. Store entry arguments.

### 3. RAM Allocation



Description

8-digit segment data

Used as a pointer indicating display RAM Digit data

4. Sample Application

```
LDAA
         #$01
                       ..... Initialize digit data
STAA
         DECD
CLR
         DSCNTR
LDAA
         #$07
                       .... Initialize display RAM pointer
STAA
         DSCNTR+1
LDAA
         #$01
STAA
         P1DDR
                       ..... Select port 1 and port 3 as output.
LDAA
         #$FF
STAA
         P6DDR
         #$08
LDAA
                       .... Enable output compare interrupt.
STAA
         TCSR1
CLI
                       .... Enable interrupts.
LDX
         #$F100
LDAA
         #SEGD
STAA
         DEA
                       ..... Load entry arguments.
LDAB
         #8
JSR
         MOVE
ORG
         $F100
FCB
         $D8, $82, $92, $99, $B0, $A4, $F9, $C0 .... Display data
```


MCU/MPU: HD6301Y0

Label: LEDSP

# Description:

- 5. Basic Operation
  - a. Each digit is dynamically displayed one by one from the  $10^{0}$  digit every interrupt.
  - b. In the interrupt routine, the procedure below is performed.
    - i. A specific digit signal is set to Low to turn off its display.
    - ii. Segment data for next digit is read from display RAM and output to ports.
    - iii. Digit signal is set to High to turn on display.
  - c. DSCNR(RAM) is used as a pointer to display RAM, and incremented every interrupt. After  $10^7$  digit displayed, DSCNR(RAM) is cleared.
  - d. DECD(RAM) contains digit data, and is shifted 1 bit left to indicate next display digit.

Label: LEDSP



# 2.4 SUBROUTINE DESCRIPTION

This application example calls no subroutines.

# 2.5 PROGRAM LISTING

00001					*				
00002 00003					****	RAM AL	LOCATION	**************	****
00003 00004A	0040				ጥ	ORG	\$40		
00005	00.0				*				
00006A			8000		SEGD	RMB	8	8-digit segment data	
00007A			0002		DSCNTR		2	Display RAM pointer	
00008A 00009A			0001 0002		DECD DEA	RMB RMB	1 2	Digit data Destination address	
00010	0040		0002	3-1	*	MID	2	Destination address	
00011					***	SYMBOL	DEFINITION	ONS **********	***
00012					*				
00013 00014			0000 0002		P1DDR P1DTR	EQU EQU	\$00 \$02	Port 1 data direction Port 1 data register	register
00014			0002		TCSR1	EQU	\$02 \$08	Timer control/status r	egister 1
00016			0009		FRC	EQU	\$09	Free running counter	05,000. 1
00017			000B		OCR1	EQU	\$0B	Output compare registe	
00018			0016		P6DDR	EQU	\$16	Port 6 data direction	register
00019 00020			0017	Α	P6DTR	EOU	\$17 ********	Port 6 data register ********	***
00020					*	***	****	<b>~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</b>	*
00022					*	MAIN P	ROGRAM : I	LEDMN	*
00023					*				*
00024 00025					******	*****	******	*********	***
00025 00026A	COOO				*	ORG	\$C000		
00027	0000				*	0110	40000		
00028A					LEDMN	LDS	#\$13F	Initialize stack point	er
00029A				Α		LDAA	#\$01	Initialize digit data	
00030A 00031A				A		STAA CLR	DECD DSCNTR	Initialize display RAM	nointer
00031A				Ä		LDAA	#7	INTERACTZE GISPEGY MAN	pomiter
00033A				Α		STAA	DSCNTR+1		
00034A				Α		LDAA	#\$01	Select port 1 and port	6 as output
00035A 00036A				A		STAA LDAA	P1DDR #\$FF		
00036H				A		STAA	P6DDR		
00038A				Α		LDAA	#\$08	Enable OCI interrupt	
00039A			08	Α		STAA	TCSR1		
00040A			<b>5100</b>			CLI	UAE100	Enable interrupts	
00041A 00042A			0040	A		LDX LDD	#\$F100 #SEGD	Load source address Load destination addre	
00042h				Ä		STD	DEA	Load destination addre	.33
00044A				Α		LDAB	#8	Load no. of bytes to b	e moved
00045A						BSR	MOVE	Move segment data to d	isplay RAM
00046A 00047	C027	20	FE CO	27		BRA	PEND	End of program ********	ndestrate
00047					*	****	****	*******	*
00049						AME : I	MOVE (MOVE	E MEMORY BLOCKS)	*
00050					*				*
00051						*****	******	********	
00052 00053					* EN	TRY : I	v (20115)	CE STARTING ADDRESS)	* *
00053					* =			INATION STARTING ADDRES	
00055					*	_	CCB (NO. (		*
00056						N : 2NF	DTHING		*
00057					*				*



```
******************
00058
                                         Load transfer data
00059A C029 A6 00
                   A MOVE
                          LDAA
                                 0,X
                                         Increment source ADDR
00060A C02B 08
                           TNX
00061A CO2C 3C
                           PSHX
                                         Push source ADDR
                                         Load destination ADDR
00062A C02D DE 4B
                           LDX
                                 DEA
                           STAA
00063A CO2F A7 00
                                 0.X
                                         Store transfer data
                   Α
00064A C031 08
                           INX
                                         Increment destination ADDR
                                         Store destination ADDR
00065A C032 DF 4B
                           XTZ
                                 DEA
          38
                           PHI X
                                         Pull source ADDR
00066A C034
00067A C035 5A
                           DECB
                                         Decrement transfer counter
00068A C036 26 F1 C029
                                 MOVE
                                         Loop until transfer counter = 0
                           BNF
00069A C03B 39
                           RTS
00070
                     ******************
00071
                           NAME : LEDSP (DRIVE LED)
00072
00073
                    ****************
00074
00075
                           ENTRY: SEGD (DISPLAY DATA)
00076
00077
                         RETURNS : NOTHING
00078
                    00079
                                 TCSR1
00080A C039 96 08
                   A LEDSP LDAA
00081A C03B DC 0B
                           LDD
                                 DCR1
                                         Set interrupt timing
                           ADDD
                                 #1250
00082A C03D C3 04E2
                   Α
00083A C040 DD 0B
                   Α
                           STD
                                 DCR1
                                         Turn off display
00084A C042 7F 0017
                   Α
                           CLR
                                 P6DTR
                                         Load display RAM pointer
00085A C045 DE 48
                  Α
                           LDX
                                 DSCNTR
                                         Output segment data
00086A C047 A6 40
                   Α
                           LDAA
                                 SEGD, X
          97 02
                   Α
                           STAA
                                 P1DTR
00087A C049
00088A C04B 96 4A
                   Α
                           LDAA
                                 DECD
                                         Output digit data
00089A C04D
          97 17
                   A
                           STAA
                                 P6DTR
          7A 0049
                                 DSCNTR+1 Decrement display RAM pointer
00090A CO4F
                   Δ
                           DEC
                           BTST
                                 7,DECD
                                         8-digit displayed?
00091A C052
          7B 80 4A
          26 05 COSC
                           BNE
                                 LEDSP1
00092A C055
00093A C057
          78 004A
                           ASI
                                 DECD
                                         Store next digit data
                  Α
00094A C05A 20 08 C064
                           BRA
                                 LEDSP2
                                 #$01
                                         Initialize digit data
00095A COSC 86 01
                   A LEDSP1 LDAA
00096A COSE 97 4A
                   Δ
                           STAA
                                 DECD
00097A C060 86 07
                  Α
                           LDAA
                                 #7
                                         Initialize display RAM pointer
00098A C062 97 49
                           STAA
                                 DSCNTR+1
                   Α
00099A C064 3B
                    LEDSP2 RTI
                    00100
                                                               *
00101
                    ¥Ł
                                                               ж
00102
                    ж
                                 DATA TABLE
                                                               ж
00103
                     00104
00105
00106A F100
                           ORG
                                 $F100
00107
                                 $D8,$82,$92,$99,$B0,$A4,$F9,$C0
                           FCB
00108A F100
             D8
                      ******************
00109
                                                               ж
00110
                                                               ж
                                  VECTOR ADDRESSES
00111
                    ж
00112
                    ************************************
00113
00114
```

00115A FFEA			ORG	\$FFEA	
00116		*			
00117A FFEA	C000	Α	FDB	LEDMN	IRO2
00118A FFEC	C000	Α	FDB	LEDMN	CMI
00119A FFEE	C000	Α	FDB	LEDMN	TRAP
00120A FFF0	C000	Α	FDB	LEDMN	SIO
00121A FFF2	C000	Α	FDB	LEDMN	TOI
00122A FFF4	C039	Α	FDB	LEDSP	OCI
00123A FFF6	C000	Α	FDB	LEDMN	ICI
00124A FFF8	C000	A	FDB	LEDMN	IRQ1/ISF
00125A FFFA	C000	Α	FDB	LEDMN	SWI
00126A FFFC	C000	Α	FDB	LEDMN	NMI
00127A FFFE	C000	Α	FDB	LEDMN	RES
00128	- 300	*			
00129			FND		



### 3.1 HARDWARE DESCRIPTION

### 3.1.1 Function

Outputs pulse with 0-100% duty rate and performs digital-to-analog conversion of output pulse with an external integration circuit.

### 3.1.2 Microcomputer Operation

The HD6301YO increases duty rate by 4% every 0.3s. This increase in duty rate changes the output voltage from 0 to 5 V in 0.2 V increments. High or Low is output from the Tout3 pin by executing the counter match interrupt routine with timer 2. In addition, the High and Low Period of the pulse is controlled by changing values in the time constant register.

### 3.1.3 Peripheral Devices

Integration circuit: Performs level conversion of the output pulse through the HD14050B, and converts the result from digital to analog. The operational amplifier here prevents the fluctuation of analog output voltage caused by the load in the user system.

### 3.1.4 Circuit Diagram

Pulse output circuit is shown in figure 3-1.




Figure 3-1. Pulse Output Circuit



# 3.1.5 Pin Function

Pin function for output pulse is shown in Table 3-1.

Table 3-1. Pin Function

Pin Name	Input/	Active Level	Function	Program
(HD6301Y0)	Output	(High or Low)		Label
P ₂₆ /Tout3	Output		Outputs pulse	_

# 3.1.6 Hardware Operation

Pulse output and DA conversion is shown in figure 3-2.




Figure 3-2. Pulse Output and Output State after DA Conversion

# 3.2 SOFTWARE DESCRIPTION

# 3.2.1 Program Module Configuration

The program module configuration for pulse output is shown in figure 3-3.




Figure 3-3. Program Module Configuration

# 3.2.2 Program Module Functions

Program module functions are summarized in table 3-2.

Table 3-2. Program Module Functions

 No.	Program Module Name	Label	Function
0	MAIN PROGRAM	DUMN	Outputs pulse.
1	SET DUTY	DUSET	Sets duty rate of pulse.
2	OUTPUT PULSE	DUOUT	Outputs pulse.

# 3.2.3 Program Module Process Flow (Main Program)

The flowchart in figure 3-4 is an example of controlling pulse output and digital-to-analog conversion, using the program module in figure 3-3.




Figure 3-4. Program Module Flowchart



### 3.3 PROGRAM MODULE DESCRIPTION

Program Module Name: SET DUTY


MCU/MPU: HD6301Y0/

Label: DUSET

### Function:

Defines pulse status, which is output in DUOUT, based on duty rate.

Arguments:							
Conter	ıts	Storage Location					
Entry	Duty rate	VCOUNT (RAM)	1				
Re- turns	High period of pulse	HTIME (RAM)	1				
	Low period of pulse	LTIME (RAM)	1				
	Pulse status flag	HIOUT (RAM)	1				



ROM (Bytes): 55
RAM (Bytes): 4
Stack (Bytes): 0
No. of cycles: 49
Reentrant: No
Relocatable: No
Interrupt OK?: Yes

### Description:

### 1. Function Details

a. Argument details

VCOUNT (RAM): Duty rate as a hexadecimal number.

(Duty rate=1/4 actual duty rate. See "2. User Notes".)

HTIME(RAM) : High period of pulse. LTIME(RAM) : Low period of pulse.

HLOUT(RAM) : Flag indicating which output is performed: Low consecutive

output, High consecutive output, or pulse output.

Table 3-3 shows flag functions.

### Specifications Notes:

"No. of cycles" in "Specifications" represents the number of cycles required when duty rate is other than 0% or 100%.

HD6303Y

Label: DUSET

VCOUNT

HLOUT

0

# Description:

Table 3-3. Flag Functions

Label	bit 1	bit 0	Function
HLOUT	0	0	Outputs Low consecutively from Tout3 pin.
	1	0	Outputs Pulse from Tout3 pin.
	1	1	Outputs High consecutively from Tout3 pin.

- b. Example of DUSET execution is shown in figure 3-5. If entry argument is as shown in part ① of figure 3-5, High and Low period of duty 40% pulse are stored as shown in part ② of figure 3-5.
- c. DUSET calls neither the program modules nor subroutines.


### 2. User Notes

The following procedure must be executed before DUSET execution.


- Reserve the High and Low period of pulse in a data table.
- b. Load entry argument.
- c. When specifying duty rate, load the actual duty rate divided by 4, since duty rate is defined every 4%.
- d. Data in VCOUNT(RAM) must be within the range \$0 \( \) \( \) VCOUNT \( \) \$\) 16, otherwise neither the High nor Low period of pulse can be obtained.

Description

### 3. RAM Allocation



High period of pulse
Low period of pulse
Pulse status flag
Duty rate



(\$3B)

(\$02)

HLOUT (RAM)

Figure 3-5. Example of DUSET Execution

arguments


MCU/MPU: HD6301Y0/

HD6303Y

Label: DUSET

### Description:

4. Sample Application




- 5. Basic Operation

  - b. i. VCOUNT (RAM) is used as a pointer to data table.
    - ii. Duty rate is checked and:

If duty rate is 0% or 100%, define pulse status flag to output Low or High consecutively. Next, hold High and Low period of pulse so that counter match interrupt is executed at a duty rate of 50%.

If duty rate is 4  $^{\circ}$  96%, load High and Low period of pulse using index addressing mode, and then define flag to output pulse.

HD6303Y




Program Module Name: OUTPUT PULSE

MCU/MPU: HD6301Y0/ HD6303Y Label: DUOUT

### Function:

Output pulse from Tout3 pin.

Arguments:							
Conter	nts	Storage Location	No. of Bytes				
Entry	High period of pulse	HTIME (RAM)	1				
	Low period of pulse	LTIME (RAM)	1				
	Pulse status flag	HLOUT (RAM)	1				
Re- turns	<u>/\</u>						



ROM (Bytes): 35
RAM (Bytes): 3
Stack (Bytes): 0
No. of cycles: 41
Reentrant: No
Relocatable: No
Interrupt OK?: No

# Description:

- 1. Function Details
  - a. Argument details

HTIME(RAM): High period of pulse. LTIME(RAM): Low period of pulse.

HLOUT(RAM): Flag indicating which output is performed:

Low consecutive output, High consecutive output, or pulse

output.

Table 3-4 shows flag functions.

Spe	ci	fi	ca	tio	ns	No	te	s	:
-----	----	----	----	-----	----	----	----	---	---

HD630110/

Label: DUOUT

# Description:

Table 3-4. Flag Functions

Label	bit 1	bit 0	Function
HLOUT	0	0	Output Low consecutively from Tout3 pin.
	1	0	Output Pulse from Tout3 pin.
	1	1	Output High consecutively from Tout3 pin.

- b. Example of DUOUT execution is shown in figure 3-6. If entry arguments are as shown in part ① of figure 3-6, duty rate 40% pulse is output as shown in part ② of figure 3-6.
- c. DUOUT calls neither the program modules nor subroutines.

### 2. User Notes

- a. Initialize timer control register to enable counter match interrupt, enable clock input to timer 2 up counter, select E clock 1/128.
- 2 Result { Tout 3 _______ 40%

Figure 3-6. Example of DUOUT Execution

- b. Enable interrupts.
- c. Store entry arguments.

### 3. RAM Allocation

Label	RAM		Description
	b7	b0	
HTIME		} }	High period of pulse
LTIME		}	Low period of pulse
HLOUT		} }	Pulse status flag

Program Module Name: OUTPUT PULSE

MCU/MPU: HD6301Y0/

HD6303Y

Label: DUOUT


# Description:

4. Sample Application

```
.... Reserve memory for duty rate.
WORK1
          RMB
                   1
                   #$5A
          LDAA
                            ..... Initialize timer control register.
                   TCSR3
          STAA
          CLI
                            .... Enable interrupt.
                   WORK1 
          LDAA
          STAA
                   VCOUNT }
                            .... Load entry argument of DUSET.
                   DUSET
          JSR
```

### 5. Basic Operation

- a. Data in HTIME(RAM), LTIME(RAM) is loaded in time constant register, and pulse output.
- b. i. Output status is checked and converted (High→Low or Low→High) at every timer interrupt. At this time, High and Low period of pulse is loaded into time constant register.
  - ii. If duty rate is 0% or 100%, define time constant register at a duty rate of 50%, and maintain output status (High→High or Low→Low).



# 3.4 SUBROUTINE DESCRIPTION

This application example calls no subroutines.

# 3.5 PROGRAM LISTING

00001		*				
00002		****	RAM ALI	OCATION	*******	
00003 00004A 0040		*	ORG	\$40		
00005 00006A 0040	0001 A	* DATA	RMB	1	Duty data	
00008A 0040		VCOUNT	RMB	1	Duty rate	
00008A 0042		HTIME	RMB	1	High period of pulse	
00009A 0043 00010A 0044		LTIME HLOUT	RMB RMB	1	Low period of pulse Pulse status flag	
00010H 0044		WORK	RMB	1	Work area for entry argument	
00012 00013		* ***	SYMBOL	DEFINITI	.ONS ************************************	
00014 00015	001B A	* TCSR3	EQU	\$1B	Timer control/status register3	
00015	001C A		EQU	\$1C	Time constant register	
00017			*****	*****	*********	
00018 00019		*	MATN D	ROGRAM :	DI IMN *	
00019		*	LIUTIA LI	, 1.1411CO	*	
00021			*****	******	*********	
00022 00023A C000		*	ORG	\$C000		
00023F1 0000		*	UNU .	\$C000		
00025A C000 8E	013F A	DUMN	LDS	#\$13F	Initialize stack pointer	
00026A C003 4F 00027A C004 97	4E A		CLRA	WORK	Clear RAM for work area	
00027H C004 97			STAA LDAA	#\$5A	Initialize TCSR3	
00029A C008 97			STAA	TCSR3		
00030A C00A 0E	· · · · · ·	OLIMAIA	CLI	HODI	Enable interrupt	
00031A C00B 96 00032A C00D 97		DUMN1	LDAA STAA	WORK VCOUNT	Load entry argument of DUSET	
00032A COOF 8D			BSR	DUSET	Execute DUSET	
	41 A		LDAA	VCOUNT	Increment duty for next pulse	
00035A C013 4C 00036A C014 97	41 A		INCA STAA	VCOUNT	DUTY+4%->entry argument	
00036H C014 97			CMPA	#26	DUTY=104% ?	
00038A C018 26		•	BNE	DUMN2		
00039A C01A 4F 00040A C01B 97	/1 A		CLRA STAA	VCOUNT	Store 0% duty	
00040A COID 97		DUMN2	STAA	WORK	Store duty in entry argument	
00042A CO1F CE	OOFF A		LDX	#\$FF	Execute 0.3s software timer	
00043A C022 86	FF A		LDAA	#\$FF		
00044A C024 4A 00045A C025 26	FD C024	DUMN4	DECA BNE	DUMN4		
00046A C027 09 00047A C028 26	F8 C022		DEX BNE	DUMN3		
00048A C02A 20			BRA	DUMN1		
00049			*****	****	*********	
00050 00051		* *	NAME .	טווטווד גב	* * * * * * * * * * * * * * * * * * *	
00051		*	MHITE :	יייייייייייייייייייייייייייייייייייייי	* *	
00053		****	*****	*****	*********	
00054		*	CNITC: 1		* * * * * * * * * * * * * * * * * * *	
00055 00056		* *	ENIRY:		HIGH PERIOD OF PULSE) * .OW PERIOD OF PULSE) *	
00057		*			PULSE STATUS FLAG) *	



```
00058
                         RETURNS : NOTHING
00059
                     00060
                                 7.TCSR3 Clear interrupt request flag
00061A C02C 71 7F 1B
                     DUDUT BCLR
                                  2,TCSR3
                                          Output is High or Low ?
00062A CO2F 7B 04 1B
                           BTST
00063A C032 27 OE C042
                           BEQ
                                  DUOT1
                                          Branch if Low output
00064A C034 96 42
                           LDAA
                                  HTIME
                                          Store High period in TCONR
00065A C036 97 1C
                           STAA
                                  TCONR
                   Α
00066A C038 7B 01 44
                           BTST
                                  O.HLOUT
                                          DUTY=100% ?
                                  DUDT2
00067A C03B 26 11 C04E
                           RNF
00068A C03D 71 FB 1B
                           BCL-R
                                  2,TCSR3
                                          Output Low
00069A C040 20 OC C04E
                           BRA
                                  DUOT2
00070A C042 96 43
                   A DUOT1
                                  LTIME
                                          Store Low period in TCONR
                          LDAA
00071A C044 97 1C
                                  TCONR
                   Α
                           STAA
                                          DUTY=0% ?
00072A C046 7B 02 44
                                  1,HLOUT
                           BTST
00073A C049 27 03 C04E
                           BEQ
                                  DUNT2
00074A C04B 72 04 1B
                           BSET
                                  2,TCSR3
                                          Output High
00075A CO4E 3B
                     DUOT2 RTI
00076
                     00077
                              NAME : DUSET (SET DUTY)
00078
                     ж
00079
                     00080
00081
                           ENTRY: VCOUNT (DUTY RATE)
00082
                                         (HIGH PERIOD OF PULSE)
                         RETURNS : HTIME
00083
                                         (LOW PERIOD OF PULSE)
00084
                                   LTIME
                                         (PULSE STATUS FLAG)
00085
                                   HLOUT
00086
00087
                     A DUSET LDAA
                                  VCOUNT
00088A CO4F 96 41
00089A C051 26 08 C05B
                           BNE
                                  DUSET1
                                          Test if duty=0%
00090A C053 71 FE 44
                           BCLR
                                  O, HLOUT
                                          Define flag to output Low
00091A C056 71 FD 44
                           BCLR
                                  1, HLOUT
00092A C059 20 0A C065
                           BRA
                                  DUSET2
                   A DUSET1 CMPA
                                          Test if duty=100%?
00093A C05B 81 19
                                  #25
00094A C05D 26 0E C06D
                           BNE
                                  DUSET3
00095A COSF
          72 01 44
                           BSET
                                  O.HLOUT
                                          Define flag to output High
00096A C062 72 02 44
                           BSET
                                  1, HLOUT
00097A C065 86 31
                   A DUSET2 LDAA
                                  #49
                                          Set 50% duty rate
00098A C067 97 42
                   Α
                           STAA
                                  HTIME
00099A C069 97 43
                   Α
                           STAA
                                  I TIME
00100A C06B 20 18 C085
                           BRA
                                  DUSET4
00101A CO6D D6 41
                   A DUSET3 LDAB
                                  VCOUNT
00102A CO6F CE CO85
                           LDX
                                  #HTDATA-1 Load duty rate
                   Α
00103A C072 3A
                           ABX
                           LDAA
                                          Load High period pointer into IX
00104A C073 A6 00
                   Δ
                                  0.x
00105A C075 97 42
                                  HTIME
                                          Store High period of pulse
                   Α
                           STAA
                                  HLTDATA-1 Load Low period pointer into IX
00106A C077 CE C09D
                   Α
                           LDX
00107A CO7A 3A
                           ABX
00108A C07B A6 00
                           LDAA
                                  0,X
                                          Store Low period of pulse
00109A C07D 97 43
                           STAA
                                  LTIME
                   Α
00110A CO7F
          71 FE 44
                           BCLR
                                  O,HLOUT
                                          Define flag to output pulse
00111A C082 72 02 44
                           BSET
                                  1, HLOUT
00112A C085 39
                     DUSET4 RTS
                     00113
00114
```



```
00115
                                         DATA TABLE
00116
00117
00118A C086
                       A HTDATA FCB
                                                  *High period of pulse
                                        7
00119A C087
                07
                       Α
                                FCB
00120A C088
                OB
                       Α
                                FCB
                                        11
00121A C089
                                        15
                0F
                       Α
                                FCB
00122A C08A
                                        19
                13
                       Α
                                FCB
00123A C08B
                17
                                FCB
                                        23
00124A C08C
                                FCB
                                        27
                1B
00125A CO8D
                1F
                       Α
                                FCB
                                        31
00126A CO8E
                23
                                        35
                       Α
                                FCB
00127A CO8F
                27
                                FCB
                                        39
                       Α
00128A C090
                28
                                FCB
                                        43
00129A C091
                       Α
                2F
                                        47
                                FCB
00130A C092
                33
                       Α
                                FCB
                                        51
                37
00131A C093
                       Α
                                FCB
                                        55
00132A C094
                                FCB
                                        59
                38
                       Α
00133A C095
                3F
                                FCB
                                        63
00134A C096
                                FCB
                43
                                        67
00135A C097
                47
                       Α
                                FCB
                                        71
00136A C098
                4B
                       Α
                                FCB
                                        75
00137A C099
                                        79
                4F
                       Α
                                FCB
00138A C09A
                53
                                FCB
                                        83
                       Δ
                57
00139A C09B
                                FCB
                                        87
00140A C09C
                58
                       Α
                                        91
                                FCB
00141A C09D
                5F
                                FCB
                                        95
                       Α
                SF
00142A C09E
                       Α
                        LTDATA FCB
                                        95
                                                  *Low perid of pulse
00143A C09F
                5B
                       Α
                                FCB
                                        91
00144A C0A0
                57
                       Α
                                FCB
                                        87
00145A COA1
                53
                                FCB
                                        83
00146A COA2
                4F
                                FCB
                                        79
                       Α
00147A COA3
                4B
                       Α
                                FCB
                                        75
00148A C0A4
                                FCB
                                        71
                47
                       Α
00149A COAS
                43
                       Α
                                FCB
                                        67
00150A C0A6
                3F
                                FCB
                                        63
                                        59
00151A COA7
                3B
                       Α
                                FCB
00152A COA8
                37
                       Α
                                FCB
                                        55
00153A C0A9
                33
                                FCB
                                        51
                       Α
00154A COAA
                2F
                                FCB
                                        47
00155A COAB
                2B
                                FCB
                                        43
00156A COAC
                27
                       Α
                                FCB
                                        39
00157A COAD
                23
                       Α
                                FCB
                                        35
00158A COAE
                1F
                                FCB
                                        31
                       Α
00159A COAF
                1B
                       Α
                                FCB
                                        27
                                        23
00160A COBO
                17
                                FCB
00161A COB1
                       Α
                                FCB
                                        19
                13
00162A C0B2
                0F
                       Α
                                FCB
                                        15
00163A COB3
                0B
                       Α
                                FCB
                                        11
00164A COB4
                07
                       Α
                                FCB
                                        7
00165A COB5
                03
                                FCB
                                        3
00166
                         ******************
00167
00168
                                         VECTOR ADDRESSES
00169
00170
                            ******************
00171
```

00172A FFEA			ORG	\$FFEA	
00173		*			
00174A FFEA	C000	Α	FDB	DUMN	IRO2
00175A FFEC	C02C	Α	FDB	DUOUT	CMI
00176A FFEE	C000	Α	FDB	DUMN	TRAP
00177A FFF0	C000	Α	FDB	DUMN	SIO
00178A FFF2	C000	Α	FDB	DUMN	TOI
00179A FFF4	C000	Α	FDB	DUMN	OCI
00180A FFF6	C000	Α	FDB	DUMN	ICI
00181A FFF8	C000	Α	FDB	DUMN	IRQ1/ISF
00182A FFFA	C000	Α	FDB	DUMN	SWI
00183A FFFC	C000	Α	FDB	DUMN	NMI
00184A FFFE	C000	Α	FDB	DUMN	RES
00185		*			
00186			END		



### 4.1 HARDWARE DESCRIPTION

### 4.1.1 Function

Measures the High period of a pulse to determine pulse width in the range from  $100\mu s$  to  $65535\mu s \times with$  an accuracy of plus or minus  $1\mu s$ ; stores result as a binary coded decimal (BCD) number.

# 4.1.2 Microcomputer Operation

The HD6301Y0 uses the input capture interrupt function of timer 1 to fetch values in the free running counter on the rising and falling edges of the Tin pin, using the difference between these values to measure the pulse width.

# 4.1.3 Circuit Diagram

Pulse width measurement circuit is shown in figure 4-1.




Figure 4-1. Pulse Width Measurement Circuit

### 4.1.4 Pin Functions

Pin functions for pulse width measurement is shown in table 4-1.

Table 4-1. Pin Functions

Pin Name (HD6301Y0)		Active level (High or Low)	Function	Program Label
P ₂₀ /Tin	Input	<del>-</del>	Detects rising and falling edges.	

# 4.1.5 Hardware Operation

Figure 4-2 shows pulse width measurement. Since oscillator frequency is 4 MHz, E clock cycle is  $1\mu s$ . In figure 4-2, pulse width is  $4\mu s$ .




Figure 4-2. Measure Pulse Width

### 4.2 SOFTWARE DESCRIPTION

### 4.2.1 Program Module Configuration

The program module configuration for pulse width measurement and BCD conversion is shown in figure 4-3.




Figure 4-3. Program Module Configuration

# 4.2.2 Program Module Functions

Program module functions are summarized in table 4-2.

Table 4-2. Program Module Functions

No.	Program Module Name	Label	Function
0	MAIN PROGRAM	PWMN	Measures pulse width as a BCD number.
1	MEASURE PULSE WIDTH	PWCNT	Obtains pulse width as a 2-byte hexadecimal number.
2	CONVERT HEXADECIMALS INTO BCD	HEX	Converts 2-byte hexadecimal number into BCD number. (Refer to HEX in HD6301/HD6303 FAMILY APPLICATION NOTES (SOFTWARE) for details.

The flowchart in figure 4-4 is an example of the pulse width measurement performed by the program module in figure 4-3.




Figure 4-4. Program Module Flowchart



### 4.3 PROGRAM MODULE DESCRIPTION


Program Module Name: MEASURE PULSE WIDTH

MCU/MPU: HD6301Y0/ HD6303Y Label: PWCNT

### Function:

Obtains pulse width as a 2-byte hexadecimal number, and stores result in PWDAT (RAM).

Argume	nts:		
Conten	ıts	Storage Location	No. of Bytes
Entry			
		. •	
Re- turns	Pulse width	PWDATA (RAM)	2
	Flag in- dicating completion of measure ment		1



# ROM (Bytes): 29 RAM (Bytes): 5 Stack (Bytes): 0 No. of cycles: 400 Reentrant: No Relocatable: No Interrupt OK?: No

# Description:

- 1. Function Details
  - a. Argument details

PWDATA(RAM): Contains pulse width as a 2-byte hexadecimal number.

ENDF (RAM) : Contains flag indicating whether or not pulse width

measurement is completed.

Table 4-3 shows flag function.

Specifications Notes:

Program Module Name: MEASURE PULSE WIDTH

Description:

Table 4-3. Flag Functions

Label	bit 0	Function
ENDF	0	Indicates pulse width measurement is not completed.
	1	Indicates pulse width measurement is completed.

b. Example of PWCNT execution is shown in figure 4-5. If pulse, whose High period of pulse is 150  $\mu$ s, is input as shown in part (1) of figure 4-5, measurement result is stored in PWCNT(RAM) as a hexadecimal number and "1" is stored in ENDF(RAM).




Figure 4-5. Example of PWCNT Execution

c. PWCNT calls neither the program modules nor subroutines.

### 2. User Notes


The following procedure must be performed before PWCNT execution.

- Initialize flag indicating whether or not pulse width measurement is completed.
- b. Select bit 0 of port 2 as input.
- Initialize timer control/status register 1 to enable input capture interrupt and trigger or rising edge of Tin pin.
- d. Enable interrupts.



### Description:

#### 3. RAM Allocation




Description

Values in input capture register or rising edge of input pulse.

2-byte hexadecimal pulse width.


Flag indicating whether or not pulse width measurement is completed.

## 4. Sample Application



### 5. Basic Operation

- a. Input pulse to Tin pin is evaluated as to whether input capture interrupt is generated on rising edge of pulse or on falling edge.
- b. If rising edge, value in input capture register is stored in ICRUP(RAM) and timer control/status register 1 is defined to generate next interrupt on falling edge of pulse.
- c. If falling edge, value in ICR(RAM) is subtracted from value in input capture register to obtain pulse width. Then, timer control/status register 1 is defined to generate next interrupt on rising edge of pulse.



# 4.4 SUBROUTINE DESCRIPTION

This application example calls no subroutines.

# 4.5 PROGRAM LISTING

00001 00002 00003	* ****	RAM ALI	_OCATION	******
00004A 0040		ORG	\$40	
00007A 0042 0002 4 00008A 0044 0001 4 00009A 0045 0002 4	* A ICRUP A PWDATA A ENDF A HEXD	RMB RMB	2 2 1 2	ICR data on rising edge Pulse width data Measurement completion flag Pulse width in HEX data
00011 00012	* DECD * ****	RMB SYMBOL	3 DEFINITI	Pulse width in BCD data ONS ************************************
00015 0008 4	P2DDR TCSR1 TCR	EQU EQU EQU ******	\$01 \$08 \$0D ******	Port 2 data dirction register Timer control/status register1 input capture register ************************************
00018	*			*
00019 00020	*	MA.	IN PROGRA	*
00021 00022	*****	******	******	*********
00022 00023A C000 00024	*	ORG	\$C000	
	PWMN	LDS BCLR CLRA	#\$13F O.ENDF	Initialize stack pointer Clear flag
00028A C007 97 01 4 00029A C009 86 12 4 00030A C00B 97 08 4	4	STAA LDAA STAA	P2DDR #\$12 TCSR1	Initialize TCSR1
00031A C00D 0E 00032A C00E 7B 01 44 00033A C011 27 FB C00E	PWMN1	CLI BTST BEQ	0.ENDF PWMN1	Enable interrupts Test if measure pulse width end? Branch if not
00034A C013 DC 42 A	1	LDD STD	PWDATA HEXD	Load pulse width in HEX data
00036A C017 71 FE 44 00037A C01A BD C038 4 00038A C01D 20 FE C010		BCLR JSR BRA	O.ENDF HEX PEND	Clear flag Convert HEX data into BCD data End of program
00039	****	*****	*****	***************************************
00040 00041 00042	* * *			MEASURE PULSE WIDTH) *
00043 00044	*****	*****	*****	**************************************
00045 00046 00047	* * RI *		: NOTHING : PWDATA ENDF	* (PULSE WIDTH) * (MEASUREMENT COMPLETION FLAG)*
00047	*		ENDI	*
00049				**********
00050A C01F DC 0D		LDD BTST BEQ STD	ICR 1,TCSR1 PWCT1 ICRUP	Clear ICF Branch 1f IEDG=0
00054A C028 00 40 F 00054A C028 71 FD 08 00055A C02B 20 0A C037	•	BCLR BRA	1,TCSR1 PWCT2	Define TCSR1
	A PWCT1 A	SUBD STD	ICRUP PWDATA	Calculate pulse width store pulse width in PWDATA

```
00058A C031 72 01 44
00059A C034 72 02 08
                            BSET
                                   0.ENDF
                                           Set flag
                                   1.TCSR1 Define TCSR1
                            BSET
00060A C037 3B
                     PWCT2 RTI
00061
                     00062
                     *
00063
                            NAME : HEX (CONVERT 2-BYTE HEXADECIMAL
00064
                                        NUMBER INTO 5-DIGIT BCD NUMBER)*
00065
00066
                     00067
00068
                     *
                           ENTRY: ACCD (2-BYTE HEXADECIMAL NUMBER)
00069
                         RETURNS : DECD (5-DIGIT BCD NUMBER)
00070
                     *
00071
                      ****************
00072A C038 4F
                     HEX
                            CLRA
                                           Clear ACCA
00073A C039 5F
                            CLRB
                                           Clear ACCB
00074A C03A DD 47
                            STD
                                   DECD-
                                           Clear 5-digit BCD
                    Δ
00075A C03C 97 49
                    Α
                            STAA
                                   DECD+2
00076A C03E C6 10
                            LDAB
                    Δ
                                   #16
                                            Store shift counter
00077A C040 78 0046
                    A HEX2
                            ASL
                                   HEXD+1
                                            Shift MSB of HEXD to carry
00078A C043 79 0045
                            ROL
                                   HEXD
                    Δ
00079A C046 CE 0003
                    Α
                                   #3
                            LDX
                                            Set addition counter ADDR
00080A C049 A6 46
                                   DECD-1.X DECD * 2 + C -> ACCA
                    A HEX1
                            LDAA
00081A C04B A9 46
                            ADCA
                                   DECD-1,X
00082A C04D 19
                            DAA
                                           Convert into BCD data
00083A CO4E A7 46
                                   DECD-1,X Store 5-digit BCD area
                            STAA
00084A C050 09
                            DEX
                                           Decrement ADDR pointer
00085A C051 26 F6 C049
                                   HEX1
                            BNE
                                           Loop until ADDR pointer=0
                                           Decrement shift counter
00086A C053 5A
                            DECB
00087A C054 26 EA C040
                            BNE
                                   HEX2
                                           Loop until shift counter=0
00088A C056 39
                            RTS
00089
                     *************
00090
00091
                     ж
                                    VECTOR ADDRESSES
                                                                   ж
00092
00093
                     ************************************
00094
00095A FFEA
                            ORG
                                   $FFEA
00096
00097A FFEA
                            FDB
              C000 A
                                   PWMN
                                           IRQ2
00098A FFEC
              C000
                            FDB
                                   PWMN
                                           CMI
00099A FFEE
              C000
                   Α
                            FDB
                                   PWMN
                                            TRAP
00100A FFF0
              C000
                   Α
                            FDB
                                   PWMN
                                            OIZ
00101A FFF2
              C000
                            FDB
                                   PWMN
                    Α
                                            TOI
00102A FFF4
              C000
                   Α
                            FDB
                                   PWMN
                                           OC.T
00103A FFF6
              CO1F
                            FDB
                                   PWCNT
                                            ICI
00104A FFF8
              C000
                            FDB
                                   PWMN
                   Α
                                           IR01/ISF
00105A FFFA
              0000
                   Α
                            FDB
                                   PWMN
                                            IWZ
00106A FFFC
              C000
                   Α
                            FDB
                                   PWMN!
                                           NMI
00107A FFFE
                                   PWMN
                   Α
                            FDB
                                           RES
              C000
00108
00109
                            END
```



### 5.1 HARDWARE DESCRIPTION

### 5.1.1 Function

Counts input pulses up to 255 pulses; the count value is returned as a binary coded decimal (BCD) number.

## 5.1.2 Microcomputer Operation

The HD6301YO uses TCLK pin to input pulses and timer 2 up counter to count the input pulses. Beginning and ending of pulse counting is performed by setting and clearing timer 2 enable bit in timer control/status register 3.

### 5.1.3 Circuit Diagram

Input pulse measurement circuit is shown in figure 5-1.




Figure 5-1. Input Pulse Measurement Circuit



# 5.1.4 Pin Functions

Pin functions of HD6301Y0 for counting pulses is shown in Table 5-1.

Table 5-1. Pin Functions

Pin Name (HD6301Y0)	Input/ Output	Active Level (High or Low)	Function	Program Label
P ₂₇ /TCLK	Input		Inputs pulse event	

## 5.1.5 Hardware Operation

Figure 5-2 shows input pulse count using TCLK pin of the HD6301Y0. To set start/end timing for counting input pulses, the procedure below must be performed in the main program.

- i. Set flag in STRTF(RAM).
- ii. Execute 200 ms software timer.
- iii. Clear flag is STRTF(RAM).




Figure 5-2. Input Pulses Count



# 5.2 SOFTWARE DESCRIPTION

# 5.2.1 Program Module Configuration

The program module configuration for input pulse count is shown in figure 5-3.




Figure 5-3. Program Module Configuration

# 5.2.2 Program Module Functions

Program module functions are summarized in table 5-2.

Table 5-2. Program Module Functions

No.	Program Module Name	Label	Function
0	MAIN PROGRAM	PLSMN	Counts input pulses as a BCD numbers.
1	COUNT PULSES	PLSCNT	Counts input pulses as a hexadecimal number.
2	CONVERT HEXADECIMALS INTO BCD.	HEX	Converts 2-byte hexadecimal number into BCD number. Refer to HEX in HD6301/HD6303 FAMILY APPLICATION NOTES (SOFTWARE) for details.

### 5.2.3 Program Module Process Flow (Main Program)

The flowchart in figure 5-4 is an example of counting input pulses, performed by the program module in figure 5-3.




Figure 5-4. Program Module Flowchart



# 5.3 PROGRAM MODULE DESCRIPTION


Program Module Name: COUNT PULSES


MCU/MPU: HD6301Y0/ HD6303Y Label: PLSCNT

#### Function:

Counts pulses input from TCLK pin, and loads count result into ACCA.

Argume	ents:		
Conte	nts	Storage Location	No. of Bytes
Entry	Start/stop request flag	STRTF (RAM)	1
Re- turns	Pulse count result	ACCA	1





## Description:

### 1. Function Details

a. Argument details

STRTF(RAM): Holds flag indicating whether input pulse count will start

or stop. Table 5-3 shows flag functions.

ACCA: Contains input pulse count result as a 1-byte hexadecimal

number.

# Specifications Notes:

"No. of cycles" in "Specifications" indicates the number of cycles required to start input pulse count.

Label: PLSCNT

## Description:

- b. Example of PLSCNT execution is shown in figure 5-5.
  - i. If bit 0 of entry argument STRTF(RAM) is set to "1", input pulse count starts as shown in port(1) of figure 5-5.
  - ii. If bit 0 of entry argument STRTF(RAM) is set to "0" as shown in part (1) of figure 5-5, input pulse count result is stored as shown in part (2) of figure 5-5.




Figure 5-5. Example of PLSCNT Execution

c. PLSCNT calls neither the program modules nor subroutines.

### 2. User Notes

The following procedure must be performed before PLSCNT execution.

- a. Initialize timer control/status register 3 to input external clock and disable input to timer 2 up counter.
- b. Initialize entry argument indicating whether input pulse count will start or stop.

#### 3. RAM Allocation

Label RAM Description

b7 b0

STRTF Flag indicating whether input pulse will start or stop.

MCU/MPU: HD6301Y0/


HD6303Y

Label: PLSCNT

## Description:


### 4. Sample Application

The example below shows how to start and stop the input pulse count.



## 5. Basic Operation

- a. Timer 2 up counter receives input pulses and pulses are counted.
- b. When starting input pulse count, timer 2 up counter is cleared and pulse input to timer 2 up counter is enabled.
- c. When stopping input pulse count, pulse input to timer 2 up counter is disabled, and value in timer 2 up counter is stored in return argument.



#### 5.4 SUBROUTINE DESCRIPTION

This application example calls no subroutines.

#### 5.5 PROGRAM LISTING

```
00001
00002
                            RAM ALLOCATION
00003
00004A 0040
                            DRG
                                   $40
00005
              0001
                    A STRTF
00006A 0040
                            RMR
                                            Start/stop request flag
00007A 0041
              0002
                   A HEXD
                            RMB
                                   2
                                            Count result in HEX data
00008A 0043
              0003
                    A DECD
                            RMB
                                            Count result in BCD data
00009
00010
                            SYMBOL DEFINITIONS ****************
00011
00012
              001B
                    A TCSR3
                            FOLL
                                   $1R
                                            Timer control/status register 3
00013
              001D
                   A T2CNT EQU
                                   $1D
                                            Timer 2 up counter
00014
                      ******************
00015
00016
                                 MAIN PROGRAM : PLSMN
00017
                        ****************************
00018
00019
00020A C000
                            DRG
                                   $0000
00021
00022A C000 BE 013F A PLSMN LDS
                                   #$13F
                                            Initialize stack pointer
00023A C003 86 03
                   Α
                            LDAA
                                   #$03
                                            Initialize TCSR3
00024A C005 97 1B
                    Α
                            STAA
                                   TCSR3
                                   0,STRTF
00025A C007 72 01 40
                            BSET
                                            Set flag to request starting
00026A COOA 8D 19 CO25
                            BSR
                                   PLSCNT
                                            Start pulse count
00027A COOC CE 00C8 A
                                   #200
                            LDX
                                            Execute 200ms software timer
00028A COOF 86 C8
                    A PLSMN1 LDAA
                                   #200
00029A C011 4A
                     PLSMN2 DECA
00030A C012 26 FD C011
                                   PLSMN2
                            BNF
00031A C014 09
                            DEX
00032A C015 26 F8 C00F
00033A C017 71 FE 40
                            BNE
                                   PLSMN1
                                   0,STRTF
                            BCLR
                                           Clear flag to request stopping
00034A C01A 8D 09 C025
                                   PLSCNT
                            BSR
                                            Stop pulse count
00035A C01C 7F 0041 A
                            CL.R
                                   HEXD
                                            Clear upper byte of HEXD
00036A CO1F 97 42
                   Α
                            STAA
                                   HEXD+1
                                           Load count result into lower byte
00037A C021 8D 17 C03A
                                            Convert count result into BCD data
                            BSR
                                   HEX
00038A C023 20 FE C023 PEND
                                   PEND
                                            End of program
                            BRA
00039
                      *******************************
00040
00041
                            NAME : PLSCNT (COUNT PULSE)
00042
00043
                      00044
00045
                         ENTRY: STRTF (START/STOP REQUEST FLAG)
00046
                      * RETURNS : ACCA (PULSE COUNT RESULT)
00047
00048
                      PLSCNT BIST 0, SIRTF Test if count start or stop?
00049A C025 7B 01 40
00050A C028 27 09 C033
                            BEQ
                                   PLSCT1
                                            Branch if stop
00051A C02A 7F 001D A
                            CLR
                                   T2CNT
                                            Clear T2CNT
00052A C02D 86 13
                    Α
                            LDAA
                                   #$13
                                            Start pulse count
00053A CO2F 97 1B
                            STAA
                                   TCSR3
                    Α
00054A C031 20 06 C039
                                   PLSCT2
                            BRA
00055A C033 86 03
                   A PLSCT1 LDAA
                                   #$03
                                            Stop pulse count
00056A C035 97 1B
                    Α
                            STAA
                                   TCSR3
00057A C037 96 1D
                    Α
                            LDAA
                                   T2CNT
                                           Load pulse count result into ACCA
```

```
00058A C039 39
                                            PLSCT2 RTS
00059
                                               00060
00061
                                                  NAME : HEX (CONVERTING 2-BYTE HEXADECIMALS
00062
                                                                             INTO 5-DIGIT BCD>
00063
00064
                                              00065
00066
                                              ж
                                                                  ENTRY: HEXD (2-BYTE HEXADECIMAL NUMBER)*
00067
                                                              RETURNS : DECD (5-DIGIT BCD NUMBER)
83000
00069
                                              Stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephen in the stephe
00070A C03A 4F
                                              HEX CLRA
                                                                                            Clear ACCA
00071A C03B 5F
                                                            CLRB
                                                                                             Clear ACCB
00072A C03C DD 43
                                                                                            Clear 5-digit BCD area
                                          Δ
                                                            STD
                                                                           DECD
00073A C03E 97 45
                                          Α
                                                             STAA
                                                                           DECD+2
00074A C040 C6 10
                                           Δ
                                                            LDAB
                                                                           #16
                                                                                             Set shift counter
00075A C042 78 0042
00076A C045 79 0041
                                                            ASL
                                          A HEX2
                                                                           HFXD+1
                                                                                          Shift MSB of HEXD to carry
                                          Α
                                                             ROL
                                                                           HEXD
00077A C048 CE 0003
                                          Α
                                                                           #3
                                                                                              Set ADDR pointer(addition counter)
                                                             LDX
                                                                           DECD-1.X DECD * 2 + C -> ACCA
00078A C04B A6 42
                                           A HEX1
                                                            LDAA
00079A CO4D A9 42
                                                             ADCA
                                                                           DECD-1.X
00080A CO4F 19
                                                             DAA
                                                                                             Convert into BCD
00081A C050 A7 42
                                                             AATZ
                                                                           DECD-1.X Store 5-digit BCD area
00082A C052 09
                                                             DEX
                                                                                              Decrement ADDR pointer
00083A C053 26 F6 C04B
                                                            BNF
                                                                           HEX1
                                                                                              Loop until ADDR pointer=0
00084A C055 5A
                                                             DECB
                                                                                             Decrement shift counter
                                                        BNE
00085A C056 26 EA C042
                                                                           HEX2
                                                                                            Loop until shift counter=0
00086A C058 39
                                                            RTS
00087
                                               00088
00089
                                               ж
                                                                             VECTOR ADDRESSES
00090
00091
                                               00092
00093A FFEA
                                                             ORG
                                                                           $FFEA
00094
                             C000 A
00095A FFEA
                                                            EDB
                                                                          PLSMN
                                                                                           IRO2
00096A FFEC
                              C000 A
                                                             FDB
                                                                           PLSMN
                                                                                             CMI
00097A FFEE
                              C000
                                         Α
                                                            FDB
                                                                           PLSMN
                                                                                              TRAP
00098A FFF0
                              C000
                                         Α
                                                            FDB
                                                                           PLSMN
                                                                                              OI2
00099A FFF2
                              C000 A
                                                           FDB
                                                                           PLSMN
                                                                                              TOI
00100A FFF4
                              C000
                                         Α
                                                            FDB
                                                                           PLSMN
                                                                                              OCI
00101A FFF6
                              C000
                                         Α
                                                            FDB
                                                                           PLSMN
                                                                                              ICI
00102A FFF8
                                                            FDB
                              C000
                                          Α
                                                                           PLSMN
                                                                                              IRQ1/ISF
00103A FFFA
                              C000
                                                                          PLSMN
                                         Α
                                                            FDB
                                                                                             SWI
00104A FFFC
                              C000 A
                                                             FDB
                                                                      PLSMN
                                                                                             NMI
00105A FFFE
                              C000 A
                                                             FDB
                                                                      PLSMN
                                                                                             RES
00106
00107
                                                             END
```



### SECTION 6. 8 × 4 KEY MATRIX

### 6.1 HARDWARE DESCRIPTION

### 6.1.1 Function

Performs key scan of 8  $\times$  4 key matrix, invalidating simultaneous depression of more than 2 keys by software, and converting valid key data into ASCII characters (A $^{\circ}$ Z or 1 $^{\circ}$ 6).

### 6.1.2 Microcomputer Operation

The HD6301Y0 uses timer 1 to execute output compare interrupt 1 every 8ms. Key scan is performed by an output strobe signal through port 4, controlling DDR (data direction register) of port 4. Since all parts except port 4 are input ports (high impedance state), diodes for preventing output signal collision are not necessary. Key scan data is fetched through port 3 during the interrupt routine.

### 6.1.3 Peripheral Devices

8 × 4 Key matrix : Keys to be depressed.

# 6.1.4 Circuit Diagram

Key scan control circuit is shown in figure 6-1.




Figure 6-1. Key Scan Control Circuit

### 6.1.5 Pin Functions

Pin functions at the interface between the HD6301Y0 and the key matrix are shown in table 6-1.

Table 6-1. Pin Functions

Pin Name (HD6301Y0)	Input/ Output	Active Level (High or Low)	Function	Pin Name (Key matrix)	Program Label
P40	Input/ Output	Low	Outputs strobe signal	KR ₀	P4DTR
P41	Input/ Output	Low	•	KR ₁	
P4 2	Input/ Output	Low		KR ₂	- -
P ₄₃	Input/ Output	Low		KR ₃	
P ₃₀	Input		Inputs key	KC ₀	P3DTR
P ₃₁	Input		data	KC ₁	
P ₃₂	Input			KC ₂	
P 3 3	Input		•	KC ₃	_
P ₃₄	Input		•	KC ₄	_
P ₃₅	Input	-	•	KC ₅	-
P 36	Input		•	KC ₆	<u>-</u> -
P ₃₇	Input		•	KC ₇	-

## 6.1.6 Hardware Operation

The timing chart for key scan is shown in figure 6-2.




Figure 6-2. Chatter Prevention Timing

Key depression signal is checked every 8 ms. If key data is the same 3 consective times, it will then be valid, and invalid otherwise.



# 6.2.1 Program Module Configuration

The program module configuration for key scan of  $8 \times 4$  key matrix is shown in figure 6-3.




Figure 6-3. Program Module Configuration

# 6.2.2 Program Module Functions

Program module functions are summarized in table 6-2.

Table 6-2. Program Module Functions

No.	Program Module Name	Label	Function
0	MAIN PROGRAM	K84MN	Performs key scan of 8×4 key matrix and converts key data into ASCII.
1	KEY SCAN	K84SCN	Performs key scand of 8×4 key matrix.

## 6.2.3 Program Module Process Flow (Main Program)

The Flowchart in figure 6-4 is an example of a key scan of the  $8 \times 4$  key matrix performed by the program module in figure 6-3.




Figure 6-4. Program Module Flowchart

Program Module Name: KEY SCAN


MCU/MPU: HD6301Y0

Label: K84SCN

## Function:

Performs key scan of 8×4 key matrix to store key data in KEYDAT(RAM).

Argum	Arguments:						
Conte	nts	Storage Location	No. of Bytes				
Entry			<del></del>				
Re- turns	Key data	KEYDAT (RAM)	1				
	Key data valid/ invalid flag	KEYONF (RAM)	1				



# Specifications:

ROM (Bytes): 120
RAM (Bytes): 8

Stack (Bytes): 0
No. of cycles: 332

Reentrant: No
Relocatable: No
Interrupt OK?: Yes

## Description:

### 1. Function Details

a. Argument details

KEYDAT(RAM): Contains key data.

KEYONF(RAM): Contains flag indicating whether or not key data is valid.

1 : Result

Table 6-3 shows flag functions.

# Specifications Notes:

Program Module Name: KEY SCAN

MCU/MPU: HD6301Y0

Label: K84SCN

## Description:

Table 6-3. Flag Functions

Label	bit 0	Function				
KEYONF	0	Indicates key data is invalid.				
	1	Indicates key data is valid.				

- b. Example of K84SCN execution is shown in figure 6-5. If a key in pressed as shown in part ① of figure 6-5, key data is stored in KEYDAT(RAM) and bit 0 of KEYONF(RAM) is set as shown in part ② of figure 6-5.
- c. K84SCN calls neither the program modules nor subroutines.
- (I) Key press { Key "D" is pressed (In Figure 6-1 of HARDWARE DESCRIPTION)
- 2 Return arguments (KEYDAT b0 KEYDAT kEYONF KEYONF (RAMX\$01) KEYONF

### 2. User Notes

The following procedure must be performed before K84SCN execution.

Figure 6-5. Example of K84SCN Execution

- a. Clear RAM used by K84SCN.
- b. Initialize timer control/status register 1 to enable output compare interrupt.
- c. Enable interrupts.

## 3. RAM Allocation

Label	RAM	Description
	b7 b0	
OLDKEY	}	Previous key data
NEWKEY	<u> </u>	Current key data
STBDAT	]	Data for output strobe signal
KEYNUM	}	Key number
TOTLKY	}	Total number of depressed keys
KEYONF	]	Flag indicating whether or not key data is valid
KEYDAT	}	Key data
CHATFL	}	bits 0~3: Counter indicating number of key scan bit 7: Flag indicating key data is valid

### Description:

4. Sample Application OLDKEY CLR ... Clear RAM. BCLR 0.KEYONF Initialize timer control/status LDAA #\$08 ··· register 1. STAA TCSR1 CLR P4DTR ... Initialize port 4. CLI ... Enable interrupts BTST LOOP 0 KEYONF ... Test if key is depressed. BEO LOOP LDAA KEYDAT ... Store return argument of K84SCN in RAM. STAA WORK BCLR O ,KEYONF ... Initialize RAM for next key scan.

### 5. Basic Operation

- a. Key scan is executed every 8ms interrupt. At the beginning of K84SCN, key data valid/invalid flag (KEYONF(RAM)) is checked to determine whether or not previous valid key data has been processed.
- b. Strobe signal (=Low) is output through bits  $0^{\circ}3$  of port 4, and key scan data is fetched through port 3.
- c. Key scan data fetched in (b) is tested whether or not it is \$FF.
  - If \$FF, no key is depressed and key scan for next column is executed.
  - ii. If not \$FF, some key is depressed and what row of depressed key is tested.

ACCA, containing key scan data, is shifted 1 bit right 8 times. Carry is determined. If carry is "0", it means a key is depressed.

Key data is numbered from 1 to 32, based on position in  $8\times4$  key matrix. Key data is stored in KEYNUM(RAM).

TOTLKY(RAM) is incremented every time a key is depressed to check for chatter. If TOTLKY(RAM)  $\leq 1$ , key data is stored in NEWKEY(RAM). If TOTLKY(RAM) > 1, key scan is completed since it indicates two keys are pressed at the same time.


Program Module Nam	me: KEY SCAN	
--------------------	--------------	--

MCU/MPU: HD6301Y0

Label: K84SCN


Des	cri	pti	on:
-----	-----	-----	-----


d. Key data (NEWKEY(RAM)) obtained in (C) is compared with previous key data (OLDKEY(RAM)). If they are the same, chatter counter (CHATEL(RAM)) is counted up. When chatter counter becomes "3", key data is valid. If key data is valid, MSB of CHATFL(RAM) is set to "1" to indicate key data is valid. CHATFL(RAM) includes both a counter and a flag. CHATFL(RAM) is cleared, when NEWKEY(RAM) data differs from OLDKEY(RAM) data or no key is depressed.



MCU/MPU: HD6301Y0

Label: K84SCN





# 6.4 SUBROUTINE DESCRIPTION

This application example calls no subroutines.

# 6.5 PROGRAM LISTING

00001 00002					*	RAM A	LLOCATION	*****	*****
00003 00004A	0040				*	ORG	\$40		
00005 00006A 00007A 00008A 00009A 00010A 00011A 00012A 00013A 00014A	0041 0042 0043 0044 0045 0046 0047		0001 0001 0001 0001 0001 0001 0001 000	A A A A A A A	* KEYSET OLDKEY NEWKEY CHATFL KEYONF KEYDAT TOTLKY KEYNUM STBDAT	RMB RMB RMB RMB RMB RMB RMB	1 1 1 1 1 1 1 1	ASCII Previous Key data Current Key data Chatter counter an Key data valid fla Key data Total no. of depre Key number Data for strobe s	ag essed keys
00015 00016					* ***	SYMBO	L DEFINITION	INS ********	*****
00017 00018 00019 00020 00021 00022 00023 00024			0004 0006 0008 000B 0005 0007 0003	A A A A A	P3DTR TCSR1 OCR1 P4DDR P4DTR CMPNUM	EQU	\$04 \$06 \$08 \$0B \$05 \$07 \$03	Port 3 data direct Port 3 data registimer control/state Output compare resport 4 data direct Port 4 data registichatter number	ter tus registerl gister 1 tion register ter
00025 00026					*			<*************************************	*
00027 00028					*	MA	IN PROGRAM	: K84MN	* *
00029 00030					******	*****	*******	<*************************************	******
00031A 00032	C000				*	ORG	\$C000		
00033A 00034A 00035A 00036A	C003	7F 71	0041	A	K84MN	LDS CLR BCLR CLRA	#\$13F OLDKEY O.KEYONF	Initialize stack p Initialize RAM Clear Key data va	
00037A 00038A 00039A	C00A C00C C00E	97 86 97	08	AAA		STAA LDAA STAA	P4DTR #\$08 TCSR1	Initialize port 4 Initialize TCSR1	
00040A 00041A 00042A 00043A 00044A 00045A	C011 C014 C016 C018	7B 27 D6 71	FB C01 45 FE 44	l1 A	K84MN1	BTST BEQ LDAB BCLR LDX	K84MN1 KEYDAT O.KEYDNF	Enable interrupts Test if key is pro Load key data Clear key data val Load data table s	id flag tarting address
00046A 00047A 00048A 00049A 00050	C01F C021	A6 97	40	A A 23		ABX LDAA STAA BRA	O.X KEYSET PEND	Add data table ad Store ASCII in RAM End of program ************************************	1
00051					*			(KEY SCAN)	*
00052 00053					*				*
00054 00055					*			***************	*
00056 00057					* R		: NOTHING : KEYDAT (	(KEY DATA)	*

	*	KEYONF	(KEY DATA VALID/INVALID * FLAG) *
		***	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	K84SCN LDAA	TCSR1	Clear interrupt request flag
00062A C027 DC 0B A	LDD	OCR1	Initialize OCR1
00063A C029 C3 1F40 A	ADDD	#\$1F40	INTERECTZE CONT
00064A CO2C DD 0B A	STD	DCR1	
00065A CO2E 7B 01 44	BTST		Test if Key data processed in MAIN
00066A C031 26 69 C09C	BNE	K84SN9	rest in key data processed in main
00067A C031 26 67 C07C	LDAA	#\$08	Initialize strobe signal data
00068A C035 97 48 A	STAA	STBDAT	Intractize strobe signat data
00069A C033 71 48 A	LDAA	#\$01	Initialize key number
00070A C039 97 47 A	STAA	KEYNUM	THICIDE IZE KEY HAMBEI
00071A C03B 7F 0046 A	CLR	TOTLKY	Initialize total key number
00072A CO3E 7F 0042 A	CLR	NEWKEY	Initialize current key number
	K84SN1 LDAA	STBDAT	Output strobe signal
00074A C043 97 05 A	STAA	P4DDR	Sacpat Strobe Signat
00075A C045 96 06 A	LDAA	P3DTR	Load Key data
00076A C047 81 FF A	CMPA	#\$FF	Test if Key is pressed
00077A C049 26 08 C053	BNE	K84SN2	Branch if pressed
00078A C04B C6 08 A	LDAB	#8	Store next key number
00079A C04D DB 47 A	ADDB	KEYNUM	Store Hext Rey Hamber
00080A C04F D7 47 A	STAB	KEYNUM	
00081A C051 20 19 C06C	BRA	K84SN5	
	K84SN2 LDX	#8	Initialize shift counter
	K84SN3 LSRA		Test if Key is pressed
00084A C057 25 0D C066	BCS	K84SN4	Branch if not pressed
00085A C059 7C 0046 A	INC	TOTLKY	Increment total key number
00086A C05C D6 46 A	LDAB	TOTLKY	Check key chatter generation
00087A C05E C1 01 A	CMPB	#1	
00088A C060 25 3A C09C	BCS	K84SN9	Branch if key chatter generated
00089A C062 D6 47 A	LDAB	KEYNUM	Store key data in current key
00090A C064 D7 42 A	STAB	NEWKEY	
00091A C066 7C 0047 A	K84SN4 INC	KEYNUM	Increment key number
00092A C069 09	DEX		Decrement shift counter
00093A C06A 26 EA C056	BNE	K84SN3	Test if 8 bits shifted
	K84SN5 LSR	STBDAT	Output next strobe signal
00095A CO6F 26 DO CO41	BNE	K84SN1	Test if all scan is completed
00096A C071 96 42 A	LDAA	NEWKEY	Test if new Key is pressed
00097A C073 27 04 C079	BEQ	K84SN6	
00098A C075 91 41 A	CMPA	OLDKEY	Current key = previous key?
00099A C077 27 07 C080	BEQ	K84SN7	Branch if equal
	K84SN6 STAA	OLDKEY	Store current key in previous key
00101A C07B 7F 0043 A	CLR	CHATFL	Clear chatter counter
00102A CO7E 20 1C CO9C	BRA	K84SN9	
	K84SN7 BTST		Test if Key data is valid
00104A C083 26 17 C09C	BNE	K84SN9	
00105A C085 86 0F A	LDAA	#\$OF	Test if Key scan executed 3 times
00106A C087 94 43 A	ANDA	CHATFL	
00107A C089 81 03 A	CMPA	#CMPNUM	D
00108A C08B 27 05 C092	BEQ	K84SN8	Branch if chatter number=3
00109A C08D 7C 0043 A	INC	CHATFL	Increment chatter counter
00110A C090 20 0A C09C	BRA	K84SN9	Sat abotton floa
	K84SN8 BSET		Set chatter flag
00112A C095 96 42 A 00113A C097 97 45 A	LDAA STAA	NEWKEY KEYDAT	Store valid key data in RAM
00113H C097 97 45 H	BSET		Set key data valid flag
00114H C0// 12 01 44	ואכט	O I IVE I DINF	See key durin vacia icas



00115A C09C 3B 00116 00117 00118 00119 00120	* * *	*********	A TABLE	* * *
00121A C09D 00122A C0AS 00123A C0AD 00124A C0BS 00125	41 A KEYCD 49 A 51 A 59 A	FCC "ABCDEFI FCC "IJKLMN FCC "ORSTUV FCC "YZ1234	GH" OP" WX" 56"	
00126 00127 00128 00129 00130	* * * *****	VECTOR A		* * * *****
00131A FFEA 00132 00133A FFEA	* C000 A	ORG \$FFEA	IRO2	
00134A FFEC 00135A FFEE 00136A FFF0 00137A FFF2 00138A FFF4 00139A FFF6 00140A FFF8 00141A FFFA 00142A FFFC 00143A FFFE	C000 A C000 A C000 A C000 A C025 A C000 A C000 A C000 A C000 A	FDB K84MN FDB K84MN FDB K84MN FDB K84SCN FDB K84MN FDB K84MN FDB K84MN FDB K84MN FDB K84MN FDB K84MN FDB K84MN	CMI TRAP SCI TOI OCI ICI IRQ1/ISF SWI NMI RES	
00145		END		

#### 7.1 HARDWARE DESCRIPTION

### 7.1.1 Function

Performs 8-bit analog-to-digital (A/D) conversion and stores result as a binary coded decimal (BCD) number  $(0^{\circ}255)$ .

### 7.1.2 Microcomputer Operation

The HD6301Y0 controls A/D converter. The end of A/D conversion is detected using the  $\overline{\text{IRQ}_1}$  pin and the result of A/D conversion is input into port 3 using an interrupt routine.

### 7.1.3 Peripheral Devices

HA16613A 8-bit dual slope type analog-to-digital A/D converter : Performs 8-bit A/D conversion within the voltage range AC  $0.2V \circ AC$  5.0V.

### 7.1.4 Circuit Diagram

A/D converter control circuit is shown in figure 7-1.




Figure 7-1. A/D Converter Control Circuit



# 7.1.5 Pin Functions

Pin functions at the interface between the HD6301YO and the HA16613A are shown in table 7-1.

Table 7-1. Pin Functions

Pin Name (HD6301Y0)	Input/ Output	Active Level (High or Low)	Function	Pin Name (HA16613A)	Program Label
P ₅₀ /IRQ1	Input	Low	A/D conversion end signal	ADE	P5DTR
P ₅₁	Output	Low	A/D conversion start signal	ADS	_
P ₅₂	Output	Low	Selects analog input $IN_{\underline{l}}$	CHS	
		High	Selects analog input IN2		
P ₃₀	Input		A/D conversion data	20	P3DTR ·
P ₃₁	Input			21	_
P ₃₂	Input			2 ²	
P 3 3	Input			2 ³	
P ₃₄	Input			24	_
P ₃₅	Input			25	_
P ₃₆	Input			2 ⁶	<del>-</del> _
P ₃₇	Input			27	_

## 7.1.6 Hardware Operation

The timing chart between the HD6301Y0 and the HA16613A is shown in figure 7-2.




Figure 7-2. HD6301Y0←→ HA16613A Timing Chart



## 7.2 SOFTWARE DESCRIPTION

# 7.2.1 Program Module Configuration

The program module configuration for A/D conversion using the HA16613A is shown in figure 7-3.




Figure 7-3. Program Module Configuration

# 7.2.2 Program Module Functions

Program module functions are summarized in table 7-2.

Table 7-2. Program Module Functions

No.	Program Module Name	Label	Function
0	MAIN PROGRAM	ADMN	Stores A/D conversion result as a BCD number.
1	INPUT A/D CONVERSION RESULT	ADIN	Inputs A/D conversion result.
2	CONVERT 2-BYTE HEXADECIMALS INTO 5-DIGIT BCD	нех	Converts 2-byte hexadecimal number into 5-digit BCD. Refer to HEX in HD6301/HD6303 FAMILY APPLICATION NOTES (SOFTWARE) for details.

## 7.2.3 Program Module Process Flow (Main Program)

The flowchart in figure 7-4 shows the procedure for performing A/D conversion, using the program module in figure 7-3.




Figure 7-4. Program Module Flowchart



Program Module Name: INPUT A/D
CONVERSION
RESULT


MCU/MPU: HD6301Y0


Label: ADIN

### Function:

Stores A/D conversion result in ADDAT(RAM).

Arguments:			
Conter	nts	Storage Location	
Entry		·	
Re- turns	A/D con- version result	ADDAT (RAM)	1
	A/D con- version complete flag	ADEND (RAM)	1





## Description:

- 1. Function Details
  - a. Argument details

ADDAT (RAM): Contains A/D conversion result in 1 byte hexadecimal. ADEND (RAM): Contains a flag indicating whether or not A/D conversion

is completed.

Table 7-3. Flag Functions

Label	bit 0	Functions
ADEND	0	Indicates A/D conversion is not completed.
	1	Indicates A/D conversion is completed.

# Specifications Notes:

N/A



Program Module Name: INPUT A/D CON-VERSION RESULT MCU/MPU: HD6301Y0

Label: ADIN

### Description:


- b. After ADIN execution, A/D conversion result (\$00-\$FF) is stored in ADDAT(RAM) and A/D conversion complete flag is set in ADEND(RAM).
- c. ADIN calls neither the program modules nor subroutines.

### 2. User Notes


The following procedure must be executed before ADIN execution.

- a. Select DDR of port 5 as output.
- b. Initialize RAM/port 5 control register so that IRQ1 interrupt can be executed.
- c. Enable interrupts.

### 3. RAM Allocation




4. Sample Application



- 5. Basic Operation
  - a. When signal ADE is Low, ADIN is executed.
  - b. ADIN stores A/D conversion result, contained in port 3, in ADDAT(RAM).

VERSION RESULT

Flowchart:



### 7.4 SUBROUTINE DESCRIPTION

This application example calls no subroutines.

### 7.5 PROGRAM LISTING

```
00001
00002
                      ****** RAM ALLOCATION **********
00003
00004A 0040
                            ORG
                                   $40
00005
                            RMB
00006A 0040
              0001
                    A ADEND
                                   1
                                           A/D conversion complete flag
00007A 0041
              0001
                   A ADDAT
                                           A/D conversion rerult
                            RMB
                                   1
00008A 0042
              0002
                   A HEXD
                            RMB
                                           A/D conversion result in HEX data
00009A 0044
                                   3
              0003
                   A DECD
                            RMB
                                           A/D conversion result in BCD data
00010
00011
                      ****** SYMBOL DEFINITIONS *******
00012
00013
              0006
                   A P3DTR
                           EQU
                                   $06
                                           Port 3 data register
                                           RAM/Port 5 control register
00014
              0014
                   A RPSCR
                            EQU
                                   $14
00015
              0015
                   A PSDTR
                            EQU
                                   $15
                                           Port 5 data register
                                           Port 5 data direction register
00016
              0020
                     PSDDR -
                            EQU
                                   $20
00017
                      ******************
00018
00019
                                  MAIN PROGRAM : ADMN
00020
00021
                      ******************
00022
00023A C000
                            DRG
                                   $C000
00024
00025A C000 8E 013F
                    A ADMN
                            LDS
                                   #$13F
                                           Initialize stack pointer
00026A C003 4F
                                           Clear RAM
                            CLRA
00027A C004 97 40
                    Α
                            STAA
                                   ADEND
00028A C006 86 E2
                   Α
                            LDAA
                                   #$E2
                                           Initialize RAM/Port 5 control register
00029A C008 97 14
                                   RP5CR
                    Δ
                            STAA
00030A C00A 86 02
                                   #$02
                   Α
                            LDAA
                                           Initialize port 5
00031A COOC 97 15
                    Α
                            STAA
                                   P5DTR
00032A COOE 97 20
                   Α
                                   PSDDR
                            STAA
00033A C010 0E
                            CLI
                                           Enable
                                                   interrupts
                                           Set ADS to Low
00034A C011
           71 FD 15
                            BCLR
                                   1 PSDIR
                                           Test if A/D conversion complete
00035A C014 7B 01 40
                     ADMN1
                            BTST
                                   O, ADEND
00036A C017 27 FB C014
                            BEQ
                                   ADMN1
00037A C019 71 FE 40
                            BCLR
                                   O, ADEND
                                           Clear complete flag
00038A C01C 4F
                            CLRA
                                           Load A/D conversion result in HEX data
00039A C01D 97 42
                    Α
                            STAA
                                   HEXD
00040A CO1F 96 41
                   Α
                            LDAA
                                   ADDAT
00041A C021 97 43
                            STAA
                                   HEXD+1
00042A C023 BD C036
                   Δ
                            JSR
                                   HFX
                                           Convert HEX data into BCD data
00043A C026 20 EC C014
                            BRA
                                   ADMN1
00044
                      ***********************
00045
00046
                               NAME : ADIN (INPUT A/D CONVERSION
00047
                                           RESULT)
00048
00049
                      00050
00051
                              ENTRY: NOTHING
                            RETURNS : ADDAT (A/D CONVERSION RESULT) *
00052
                                      ADEND (A/D CONVERSION COMPLETE*
00053
00054
                                            FLAG)
00055
00056
                      00057A C028 72 02 15
                     ADTN
                            BSET
                                  1,P5DTR Set ADS to High
```

```
00058A C02B 96 06 A
                                P3DTR Load A/D conversion result
                          LDAA
00059A C02D 97 41 A 00060A C02F 72 01 40 00061A C032 71 FE 15
                   Α
                           STAA
                                  ADDAT
                           BSET
                                  O,ADEND Set A/D conversion complete flag
                                0.PSDIR Set ADS to Low
                           BCLR
00062A C035 3B
                           RTI
                     00063
00064
                     ж
00065
                           NAME : HEX (CONVERT 2-BYTE HEXADECIMALS
00066
                     ж.
                                      INTO 5-DIGIT BCD)
00067
                     ***********************************
83000
00069
00070
                     *
                          ENTRY: HEXD (2-BYTE HEXADECIMAL NUMBER)
                        RETURNS : DECD (5-DIGIT BCD NUMBER)
00071
00072
00073
                     00074A C036 4F
                     HEX CLRA
                                          Clear ACCA
00075A C037 5F
                           CLRB
                                          Clear ACCB
00076A C038 DD 44
                           STD
                                  DECD
                                          Clear 5-digit BCD
                                DECD+2
00077A C03A 97 46
                   Α
                           STAA
00078A C03C C6 10
                   Α
                           LDAB
                                  #16
                                          Store shift counter
00079A CO3E 78 0043 A HEX2
                           ASL
                                  HEXD+1
                                          Shift MSB of HEXD to carry
00080A C041 79 0042 A
                           ROL.
                                  HEXD
00081A C044 CE 0003
                                          Set ADDR pointer (addition counter)
                   Α
                           LDX
                                  #3
00082A C047 A6 43
                   A HEX1
                           LDAA
                                  DECD-1,X DECD * 2 + C -> ACCA
00083A C049 A9 43
                   Α
                           ADCA
                                  DECD-1,X
00084A C04B 19
                           DAA
                                          Convert into BCD data
                                  DECD-1.X Store 5-digit BCD area
00085A C04C A7 43
                           STAA
00086A C04E 09
00087A C04F 26 F6 C047
00088A C051 5A
                           DEX
                                          Decrement ADDR pointer
                           BNE
                                  HEX1
                                          Loop until ADDR pointer=0
                                          Decrement shift counter
                           DECB
00089A C052 26 EA C03E
                                  HEX2
                                          Loop until shift counter=0
                           BNE
00090A C054 39
                           RTS
                     00091
00092
                     ж
00093
                     ж
                                  VECTOR ADDRESSES
00094
00095
                     00096
00097A FFEA
                           ORG
                                  $FFEA
00098
00099A FFEA
             C000 A
                           EDB
                                  ADMN
                                          IRO2
00100A FFEC
             C000 A
                                  ADMN
                           FDB
                                          CMI
00101A FFEE
                                  ADMN
                                          TRAP
             C000 A
                           FDB
00102A FFF0
             C000 A
                           FDB
                                  ADMN
                                          STO
             C000 A
C000 A
00103A FFF2
                           FDB
                                  ADMN
                                          TOI
00104A FFF4
                           FDB
                                  ADMN
                                          OCI
00105A FFF6
             C000 A
                           FDB
                                  ADMN
                                          ICI
00106A FFF8
              C028 A
                           FDB
                                  ADIN
                                          IRQ1/ISF
00107A FFFA
                  Α
                           FDB
                                  ADMN
             C000
                                          TWP
             C000 A
                                  ADMN
00108A FFFC
                           FDB
                                          NMI
                                  ADMN
00109A FFFE
              C000 A
                           FDB
                                          RES
00110
00111
                           END
```



# 8.1 HARDWARE DESCRIPTION

# 8.1.1 Function

Receives key data from a standard ASCII keyboard.

# 8.1.2 Microcomputer Operation

The HD6301Y0 accesses data from an ASCII keyboard using a First In-First Out roll buffer. Port 6 control/status register is selected to perform parallel handshaking between the  $\overline{\text{IS}}$  pin and port 6. Input data is read at the falling edge of the  $\overline{\text{STROBE}}$  signal and data is written to the roll buffer by input strobe interrupt.

# 8.1.3 Peripheral Devices

ASCII keyboard: Outputs ASCII codes and STROBE signal.

# 8.1.4 Circuit Diagram

The interface circuit for reading data from an ASCII keyboard is shown in figure 8-1.




Figure 8-1. Reading Data from ASCII Keyboard



# 8.1.5 Pin Functions

Pin functions at the interface between the HD6301Y0 and ASCII keyboard are shown in table 8-1.

Table 8-1. Pin Functions

Pin Name (HD6301Y0)	Input/ Output	Active Level (High or Low)	Function	Pin Name (Key- board)	Program Label
P ₅₄ /IS	Input	Low	STROBE signal	STROBE	
P ₆₀	Input	******	Key data input signal	B ₁	P6DTR
P ₆₁	Input		•	B ₂	_
P ₆₂	Input	<del></del> .		Вз	_
P ₆₃	Input			В4	
P ₆₄	Input		_	B ₅	
P ₆₅	Input		•	В6	_
P ₆₆	Input			В7	

# 8.1.6 Hardware Operation

The timing chart for the ASCII keyboard is shown in figure 8-2. If a key in ASCII keyboard is depressed, data and  $\overline{\text{STROBE}}$  signal are output as shown in figure 8-2.




Figure 8-2. ASCII Keyboard Timing Chart

# 8.2 SOFTWARE DESCRIPTION

# 8.2.1 Program Module Configuration

The program module configuration for reading key data from ASCII keyboard is shown in figure 8-3




Figure 8-3. Program Module Configuration

# 8.2.2 Program Module Functions

Program module functions are summarized in table 8-2.

Table 8-2. Program Module Functions

No.	Program Module Name	Label	Functions
0	MAIN PROGRAM	KEYMN	Receives key data from ASCII keyboard and accesses roll buffer.
1	RECEIVE KEY DATA	KEYIN	Receives key data and writes then to roll buffer.
2	READ KEY DATA	KEYOUT	Reads data in roll buffer.

# 8.2.3 Program Module Process Flow (Main Program)

The flowchart in figure 8-4 is an example of key data input from ASCII keyboard performed by the program module in figure 8-3.




Figure 8-4. Program Module Flowchart

# 8.3 PROGRAM MODULE DESCRIPTION


Program Module Name: RECEIVE KEY
DATA

MCU/MPU: HD6301Y0/ HD6303Y Label: KEYIN

### Function:

Receives key data from ASCII key board and writes them to roll buffer.

### Arguments: None



# Specifications:

ROM (Bytes): 27

RAM (Bytes): 20

Stack (Bytes):0
No. of cycles: 48
Reentrant: No
Relocatable: No
Interrupt OK?: No

# Description:

- 1. Function Details
  - a. KEYIN has no arguments.
  - b. Example of KEYIN execution is shown in figure 8-5. If "A" in ASCII keyboard is pressed as shown in part ① of figure 8-5, key data is written to roll buffer as shown in part ② of figure 8-5.
  - c. KEYIN calls neither the program modules nor subroutines.

### Specifications Notes:

N/A

Program Module Name: RECEIVE KEY DATA

MCU/MPU: HD6301Y0/ HD6303Y Label: KEYIN





Figure 8-5. Example of KEYIN Execution

### 2. User Notes

- a. Both KEYIN and KEYOUT must use the same roll buffer.
- b. The following procedure must be performed before KEYIN execution.
  - i. Initialize pointers to valid data addresses.
  - ii. Initialize port 6 control/status register to enable latch and input strobe interrupt.
  - iii. Enable interrupts.
    - iv. Press a key in ASCII keyboard.

# 3. RAM Allocation




Program Module Name: RECEIVE KEY
DATA

MCU/MPU: HD6301Y0/ HD6303Y Label: KEYIN

### Description:

4. Sample Application




# 5. Basic Operation

- a. Roll buffer operation
  - Data in roll buffer is accessed using starting pointer PS(RAM), indicating start address, and end pointer PE(RAM), indicating the last address.
  - ii. When data is written to roll buffer, data is stored in the address indicated by PE(RAM); PE(RAM) is then incremented.
  - iii. When data is read from roll buffer, data is loaded from the address indicated by PS(RAM); PS(RAM) is then incremented.
    - iv. When increment of PS(RAM) and PE(RAM) generates overflow, data is stored from the start address again.
    - v. Roll buffer in this program can store 1 \(^15\) bytes of data.

# b. KEYIN Operation

- i. PE(RAM) is incremented and checked if it equals PS(RAM).
- ii. If equal, data cannot be written to roll buffer since roll buffer cannot store more data.
- iii. If not equal, data can written to roll buffer and PE(RAM) is incremented.




Program Module Name: READ KEY DATA

MCU/MPU: HD6301Y0/ HD6303Y Label: KEYOUT

# Function:

Reads key data from roll buffer.

Argume	Arguments:						
Conten	ıts	Storage Location					
Entry							
Re- turns	Data in roll buffe		1				
-	Valid data indicator		1				



# Specifications: ROM (Bytes): 20 RAM (Bytes): 18 Stack (Bytes): 0 No. of cycles: 34 Reentrant: No Relocatable: No Interrupt OK?: Yes

# Description:

- 1. Function Details
  - a. Argument details

ACCB: Contains data read from roll buffer. bit C(CCR): Contains valid data indicator which shows whether or not there are valid data in roll buffer.

bit C=0: Indicates data is read from roll buffer.

Si	ρe	c:	if	ic	a	t	io	ns	No	te	s	:
----	----	----	----	----	---	---	----	----	----	----	---	---

N/A

Description:

bit C=1: Indicates there is no data in roll buffer.

b. Example of KEYOUT execution is shown in figure 8-6. If KEYOUT is executed with the condition shown in part 1 of figure 8-6, data is stored in ACCB as shown in part 2 of figure 8-6.




Figure 8-6. Example of KEYOUT Execution

- c. KEYOUT calls neither the program modules nor subroutines.
- 2. User Notes


Both KEYIN and KEYOUT must use the same roll buffer and must be executed in pairs.

Program Module Name: READ KEY DATA

MCU/MPU: HD6301Y0/ HD6303Y Label: KEYOUT

# Description:

### 3. RAM Allocation




Description

Starting pointer indicating start address of valid data in roll buffer.

End pointer indicating last address of valid data in roll buffer.

16 bytes roll buffer to which key data will be written.


4. Sample Application



---- Call KEYOUT.

--- Test if there is data in roll buffer. --- Store return argument in RAM.

- 5. Basic Operation
  - a. Contents of starting pointer PS(RAM), indicating starting data address in roll buffer, is compared with contents of end pointer PE(RAM), indicating last data address in roll buffer.
  - b. If equal, bit C is set to "l" since there is no data in roll buffer.
  - c. If not equal, data is read from the address indicated by PS+1(RAM) and PS+1(RAM) is incremented. Bit C is cleared to indicate data is read from roll buffer.



# 8.4 SUBROUTINE DESCRIPTION

This application example calls no subroutines.

# 8.5 PROGRAM LISTING

00001 00002	* *****	*****	RAM ALLO	CATION *********	****
00003 00004A 0040	*	ORG	\$40		
00005 00006A 0040 000 00007A 0042 000 00008A 0044 001 00009A 0054 000	)2 A PE 10 A KEYBUF	RMB RMB RMB RMB	2 2 16 1	Starting pointer End pointer Key buffer Work area for data	
00010 00011	*	*****	_	EFINITIONS ******	****
00012 00013 00014 00015 00016	17 A P6DTR 21 A P6CSR	EOU EOU	\$16 \$17 \$21	PORT 6 data direction PORT 6 data register PORT 6 control/statu	us register
00016 00017 00018 00019	* * * *			AM : KEYMN	*
00020 00021	*****	*****	*****	******	****
00022A C000 00023	*	ORG	\$C000		
00025A C000 8E 013 00025A C003 4F 00026A C004 97 40	· · · · · · · · · · · · · · · · · · ·	LDS CLRA STAA	#\$13F PS	Initialize stack po Clear pointers	inter
00027A C006 97 41 00028A C008 97 42 00029A C00A 97 43	A A A	AATZ AATZ AATZ	PS+1 PE PE+1		
00030A C00C 86 48 00031A C00E 97 21 00032A C010 0E	A A	LDAA STAA CLI	#\$48 P6CSR	Initialize port6 CSF Enable interrupts	
00033A C011 BD C01 00034A C014 25 FB 00035A C016 D7 54 00036A C018 20 F7	C011 A	JSR BCS STAB BRA	KEYOUT KEYMN1 WORK KEYMN1	Read key data from r Check data in roll b Store key data in RA	ouffer
00038H C018 20 F7 00037 00038				*******	*****
00038 00039 00040	* *	NAME	: KEYOUT	(READ KEY DATA)	*
00041 00042				***********	
00043 00044 00045	* * *			ING (DATA IN ROLL BUFFER) Y(C=0:TRUE,C=1:FALES)	) *
00046 00047				*******	
00048A C01A DE 40 00049A C01C 9C 42 00050A C01E 27 OC 00051A C020 E6 44	A	CPX BEQ LDAB		Load starting points Check data in roll b Branch if no data Load key data	
00052A C022 96 41 00053A C024 4C 00054A C025 84 0F 00055A C027 97 41	A A A	LDAA INCA ANDA STAA	PS+1 #\$0F PS+1	Increment starting p	pointer
00056A C029 0C 00057A C02A 20 01	C02D	CLC BRA	KEYOT2	Clear carry	

```
KEYOT1 SEC
00058A C02C 0D
                                      Set carry
                   KEYOT2 RTS
00059A CO2D 39
                   00060
00061
                         NAME: KEYIN (RECEIVE KEY DATA)
00062
                   ж
00063
00064
                   00065
                   ж
00066
                          ENTRY: NOTHING
                        RETURNS : NOTHING
00067
                   *
                   ж
86000
                   00069
                  A KEYIN LDAA P6CSR Clear interrupt request flag
00070A CO2E 96 21
                              P6DTR
00071A C030 96 17
                         LDAA
                  Α
00072A C032 DE 42
                         L.DX
                               PE
                                       Load end pointer
                  Α
                        LDAB
                               PE+1
00073A C034 D6 43
                  Α
00074A C036 5C
00075A C037 C4 0F
                         INCB
                                       Increment end pointer
                               #$0F
                  Α
                         ANDB
00076A C039 D1 41
                  Α
                         CMPB
                               PS+1
00077A C03B 27 04 C041
                         BEQ
                               KEYIN1
                                       Test if roll buffer is full?
00078A C03D D7 43
                         STAB
                               PE+1
                                       Store end pointer
                  Α
                               KEYBUF, X Store data in roll buffer
00079A CO3F A7 44
                  Α
                         STAA
00080A C041 3B
                   KEYIN1 RTI
                   00081
00082
                                                           *
00083
                   ж
                              VECTOR ADDRESSES
00084
                   ж
00085
                    ***************
00086
00087A FFEA
                         ORG
                               $FFEA
00088
00089A FFEA
            C000 A
                         FDB
                               KEYMN
                                       IRQ2
00090A FFEC
            C000
                 Α
                         FDB
                               KEYMN
                                       NMI
00091A FFEE
                         FDB
                               KEYMN
                                       TRAP
             C000
                  Α
00092A FFF0
            C000
                 Α
                         FDB
                               KEYMN
                                       SIO
00093A FFF2
            C000
                         FDB
                               KEYMN
                                       TOI
                 Α
00094A FFF4
                         FDB
                               KEYMN
                                       OCI
             C000
00095A FFF6
            C000
                 Α
                         FDB
                               KEYMN
                                       ICI
00096A FFF8
            CO2E
                 Α
                         FDB
                               KEYIN
                                       IRQ1/ISF
                               KEYMN
00097A FFFA
            C000
                 Α
                         FDB
                                       SWI
00098A FFFC
            C000 A
                         FDB
                               KEYMN
                                       CMI
00099A FFFE
                                       RES
            C000 A
                         FDB
                               KEYMN
00100
00101
                         END
```



### 9.1 HARDWARE DESCRIPTION

# 9.1.1 Function

Interfaces the HD6301Y0 with a printer and sends ASCII data, stored in internal RAM, be printed.

# 9.1.2 Microcomputer Operation

The HD6301Y0 defines port 6 control/status register and performs parallel handshaking between the  $\overline{\text{IS}}$  pin,  $\overline{\text{OS}}$  pin, port 6 and the printer. Port 6 input strobe interrupt routine, is executed at the falling edge of the  $\overline{\text{IS}}$  pin to store data in port 6 and output the  $\overline{\text{STROBE}}$  signal.

### 9.1.3 Peripheral Devices

Printer: Uses a centronics interface format.

# 9.1.4 Circuit Diagram

The centronics interface circuit is shown in figure 9-1.




Figure 9-1. Centronics Interface Circuit



# 9.1.5 Pin Functions

Pin functions at the interface between the HD6301YO and the printer are shown in table 9-1.

Table 9-1. Pin Functions

Pin Name (HD6301Y0)	Input/ Output	Active Level (High or Low)	Function	Pin Name (Printer)	Program Label
P ₅₄ /IS	Input	Low	Acknowledge signal	ĀCK	
P ₅₅ / <del>OS</del>	Output	Low	Strobe signal	STROBE	
P ₆₀	Output		Display data	DATA ₁	P6DTR
P ₆₁	Output			DATA ₂	-
P ₆₂	Output		•	DATA ₃	-
P ₆₃	Output			DATA4	
P ₆₄	Output			DATA ₅	-
P ₆₅	Output		•	DATA ₆	-
P ₆₆	Output		•	DATA7	-
P ₆₇	Output			DATA ₈	•

# 9.1.6 Hardware Operation

ACK signal, STROBE signal, and data lines of the printer are controlled by the parallel handshake interface of the HD6301Y0. The timing chart of each signal is shown in figure 9-2.




Figure 9-2. Centronics Interface Timing Chart

# 9.2 SOFTWARE DESCRIPTION

# 9.2.1 Program Module Configuration

The program module configuration for printing characters is shown in figure 9-3.




Figure 9-3. Program Module Configuration

# 9.2.2 Program Module Functions

Program module functions are summarized in table 9-2.

Table 9-2. Program Module Functions

No.	Program Module Name	Label	Function
0	MAIN PROGRAM	SENMN	Initializes the interface between the printer and the HD6301Y0.
. 1	SEND DATA	SEOUT	Sends ASCII character codes to the printer.

### 9.2.3 Program Module Process Flow (Main Program)

The flowchart in figure 9-4 shows the procedure for printing characters as performed by the program module in figure 9-3. An example of printed output is shown in figure 9-5.




Figure 9-4. Program Module Flowchart



Figure 9-5. Example of Printed Characters


Program Module Name: SEND DATA

MCU/MPU: HD6301Y0/ HD6303Y Label: SEOUT

# Function:

- 1. Sends ASCII codes, stored in data table of memory, to the printer.
- 2. Finishes sending if \$FF is found in data table.

Arguments:							
Contents	Storage Location						
Entry address of data table	DATIX (RAM)	2					
Re- turns							



# ROM (Bytes): 20 RAM (Bytes): 2 Stack (Bytes): 0 No. of cycles: 37 Reentrant: No Relocatable: Yes Interrupt OK?: Yes

### Description:

- 1. Function Details
  - a. Argument details

DATIX(RAM): Holds the address of the data table that stores characters to be printed in ASCII.

- b. Example of SEOUT execution is shown in figure 9-6. If entry arguments are as shown in part ① of figure 9-6, data is printed as shown in part ② of figure 9-6.
- c. SEOUT calls neither the program modules nor subroutines.

### Specifications Notes:

"No. of cycles" in "Specifications" indicates the number of cycles required to send data.

Program Module Name: SEND DATA

MCU/MPU: HD6301Y0/

HD6301107

Label: SEOUT

# Description:

### 2. User Notes

- a. The data table can have a maximum size of 65535 bytes, since index addressing mode is used.
- b. The following procedure must be performed before SEOUT execution.
  - i. Initialize part 6 control/status register for input strobe interrupts.
  - ii. Clear bit I and enable interrupts.
  - iii. Set data to port 6 for input strobe interrupt generation.






Figure 9-6. Example of SEOUT Execution

# Description:

### 3. RAM Allocation




# 4. Sample Application



### 5. Basic Operation

- a. Dummy-reading of port6 control/status register is performed and interrupt request flag is cleared.
- b. DATIX(RAM) is loaded into IX and IX is incremented.
- Contents of IX are then restored in DATIX(RAM).
- d. Character data is loaded into ACCA using index addressing mode. Data loaded is tested for \$FF.
- e. Contents of ACCA are stored in port6.

MCU/MPU: HD6301Y0/ HD6303Y Label: SEOUT



# 9.4 SUBROUTINE DESCRIPTION

This application example calls no subroutines.

# 9.5 PROGRAM LISTING

00001	*		
00001 00002	****	RAM ALLOCATION	J ************************************
00003	*	TOTAL PROCESSION TO	•
00004A 0040		ORG \$40	
00005 00006A 0040 0002	* A DATIX	RMB 2	Start address of data table
00007 00008	* ****	SYMBOL DEFINI	NOIT
00009 00010 0016	* A P6DDR	EQU \$16	Port 6 data direction register
00011 0017	A P6DTR	EQU \$17	Port 6 data register
00012 0021	A P6CSR		Port 6 control/status register
00013		******	***********
00014 00015	*	MAIN PROGRAM	* : SENMN *
00015	*	HITH FROGRAM	*
00017	****	******	*******
00018	ж		
00019A C000		ORG \$C000	
00020 00021A C000 8E 013F	* A SENMN	LDS #\$13F	Initialize stack pointer
00021A C000 8E 013	A SCIVINI	LDAA H\$FF	Select port 6 as output
00023A C005 97 16	Α	STAA P6DDR	
00024A C007 86 70	A	LDAA #\$70	Initialize P6CSR
00025A C009 97 21 00026A C00B 0E	Α	STAA P6CSR CLI	Enable interrupts
00028H COOR CE CO2B	Α	LDX #DATA	Load data table pointer
00028A COOF DF 40	A	STX DATIX	Store data table pointer
00029A C011 A6 00	Α	LDAA 0.X	Load data
00030A C013 97 17	A DENE	STAA P6DTR BRA PEND	
00031A C015 20 FE C0 00032			**************
00033	*		<b>¾</b> ′
00034	*	NAME : SEOUT (	
00035	*		*
00036 00037	****	******	**************************************
00037	*	ENTRY : NOTHIG	*
00039	* R	ETURNS : NOTING	*
00040	*		*
00041 00042A C017 96 21	***** A SEOUT	**************************************	**************************************
00042H C017 96 21 00043A C019 DE 40	A 25001	LDX DATIX	Increment data table pointer
00044A C01B 08		INX	
00045A C01C DF 40	Α	XITAG XTZ	
00046A C01E A6 00	A	LDAA 0,X CMPA #\$FF	Load data Test if data=\$FF
00047A C020 81 FF 00048A C022 27 04 C0	A 128	CMPA #\$FF BEQ SEOUT1	Branch if data=\$FF
00049A C024 97 17	A	STAA P6DTR	Store data
00050A C026 20 02 C0		BRA SEOUT2	Branch always to SEOUT2
00051A C028 96 17		1 LDAA P6DTR	Dummy read Port 6
00052A C02A 3B 00053	SEOUT:		********
00054	*		*
00055	*	DATA TABI	
00056	*	ale de de de de de de de de de de de de de	*
00057	****	*******	***********



```
00058A C02B
                 4D
                       A DATA
                                  FCC
                                         /M
                                               M / *1 column data
                                          / CCC /
00059A C031
                 20
                                  FCC
                                          /U
                                               ับ /
00060A C037
                 55
                                  FCC
                       Α
00061A C03D
                 20
                                  FCC
                       Α
                                          /H
00062A C040
                                  FCC
                                               H /
                 48
00063A C046
                 44
                       Α
                                  FCC
                                          /DDD
00064A C04C
                 20
                       Α
                                  FCC
                                          / 66
00065A C052
                 33
                       Α
                                  FCC
                                          /33333 /
00066A C058
                 20
                       Α
                                  FCC
                                          / 000 /
                                          /1/
00067A C05E
                 20
                                  FCC
                                         /Y
00068A C062
                 59
                                  FCC
                                               Y /
                       Α
00069A C068
                 20
                       Α
                                  FCC
                                          / 000
00070A C06E
                 0D
                                  FCB
                                          $0D,$0A
                       Α
00071A C070
                 4D
                                  FCC
                                          /MM MM / *2 column data
                       Α
                                               c /
00072A C076
                 43
                                  FCC
                                          /C
00073A C07C
                                  FCC
                                          /U
                                               U /
                 55
                       Α
00074A C082
                 20
                                  FCC
                       Α
                                              1
00075A C085
                                  FCC
                                          /H
                                               H /
                 48
                       Α
00076A C08B
                 44
                                  FCC
                                          /D
                                              D
                       Α
00077A C091
                 20
                       Α
                                  FCC
                                          16
                                  FCC
00078A C097
                 20
                       Α
                                              3
00079A C09D
                 30
                       Α
                                  FCC
                                          70
                                               0 /
00080A C0A3
                 31
                       Α
                                  FCC
                                          /11
                                          /Y
00081A COA7
                 59
                                  FCC
                                               Y /
                       Α
00082A COAD
                                  FCC
                                          /0
                                               0 /
                 30
                                          $0D,$0A
                                  FCB
00083A C0B3
                 0D
00084A C0B5
                 4D
                       Α
                                  FCC
                                          /M M M / *3 column data
00085A COBB
                 43
                       Α
                                  FCC
                                          /C
                                               U /
                                  FCC
                                          /U
00086A COC1
                 55
                       Α
                                          1
00087A COC7
                 20
                       Α
                                  FCC
                                          /H
                                               H /
00088A COCA
                 48
                                  FCC
                                          /D
00089A CODO
                                  FCC
                                               D /
                 44
00090A COD6
                                  FCC
                 36
                       Α
                                          16
                                  FCC
00091A CODC
                 20
                       Α
                                             3
                                          /0
00092A C0E2
                 30
                                  FCC
                                              00 /
                       Α
00093A C0E8
                 20
                       Α
                                  FCC
                                          / 1
                                          / Ŷ Y
00094A COEC
                 20
                                  FCC
                                          /0 00 /
00095A COF2
                 30
                       Α
                                  FCC
00096A C0F8
                 0D
                       Α
                                  FCB
                                          $0D,$0A
00097A COFA
                                  FCC
                 4D
                       Α
                                          /M M M / *4 column data
00098A C100
                 43
                       Α
                                  FCC
                                          /C
00099A C106
                 55
                                  FCC
                                          /U
                                               U /
00100A C10C
                 20
                       Α
                                  FCC
                 48
                       Α
                                  FCC
                                          /HHHHH /
00101A C10F
                                  FCC
00102A C115
                                          /D D /
                 44
00103A C11B
                                  FCC
                                          /6666 /
                       Α
                 36
00104A C121
                 20
                                  FCC
                                              3
                                          10 0 0 /
00105A C127
                                  FCC
                 30
                                  FCC
                                          / 1
/ Y
00106A C12D
                 20
                       Α
00107A C131
                 20
                       Α
                                  FCC
                                             Υ
                                  FCC
                                          /0 0 0 /
00108A C137
                 30
                       Α
00109A C13D
                 OD
                       Α
                                  FCB
                                          $0D,$0A
                                               M / *5 column data
                       Α
                                  FCC
                                          /M
00110A C13F
                 4D
00111A C145
                 43
                       Δ
                                  FCC
                                          /C
                                  FCC
                                          /U
                                               U /
00112A C14B
                 55
                        Α
                 20
                                  FCC
00113A C151
                       Α
                                          /H
                                               H /
00114A C154
                                  FCC
                 48
```

```
00115A C15A
                                FCC
                                       ZD.
                                            D /
                44
                      Α
                                FCC
00116A C160
                36
                      Α
                                       16
                                             6 /
00117A C166
                20
                                FCC
                                             3 /
                      Α
                                       /00
00118A C16C
                30
                      Α
                                FCC
00119A C172
                20
                                FCC
                                       / 1
00120A C176
                                FCC
                                          Y
                20
                      Δ
00121A C17C
                30
                      Α
                                FCC
                                       /00
                                            0 /
00122A C182
                OD
                                FCB
                                       $0D,$0A
                      Α
00123A C184
                4D
                                FCC
                                       /M
                                            M /
                                                *6 column data
                      Δ
00124A C18A
                43
                                FCC
                                       /C
                                             C /
00125A C190
                55
                                FCC
                      Α
                                       /U
                                            U /
00126A C196
                20
                                FCC
                      Α
00127A C199
                                       /H
                                FCC
                                            H /
                48
                      Α
00128A C19F
                44
                                FCC
                                       /D
                                           D /
                      Δ
00129A C1A5
                36
                                FCC
                                       16
00130A C1AB
                33
                      Α
                                FCC
                                       /3
                                             3 /
00131A C1B1
                30
                      Α
                                FCC
                                       /0
                                            0 /
                                FCC
00132A C1B7
                20
                      Α
                                       / 1
00133A C1BB
                20
                      Δ
                                FCC
                                       /0
00134A C1C1
                30
                                FCC
                                           0 /
00135A C1C7
                OD
                      Α
                                FCB
                                       $0D,$0A
00136A C1C9
                                FCC
                4D
                      Α
                                       /M M / *7 column data
                                       / CCC /
00137A C1CF
                20
                                FCC
                      Α
00138A C1D5
                                FCC
                20
                      Α
00139A C1DB
                20
                                FCC
                                         /
                                       .
/H H /
                                FCC
00140A C1DE
                48
                      Α
                                       /DDD
00141A C1E4
                44
                      Α
                                FCC
00142A C1EA
                20
                      Α
                                FCC
                                       / 666
                                       / 333
                                FCC
00143A C1F0
                20
                      Α
                                       / 000
00144A C1F6
                20
                      Α
                                FCC
00145A C1FC
                31
                                FCC
                                       /111 /
00146A C200
                20
                      Α
                                FCC
                                       / Y
00147A C206
                20
                      Α
                                FCC
                                       / 000
                0D
                                       $0D,$0A,$FF
00148A C20C
                      Α
                                FCB
00149
                        *************
00150
00151
                        ж
                                   VECTOR ADDRESSES
                                                                  ж
00152
00153
                        ************
00154
00155A FFEA
                                ORG
                                       $FFEA
00156
00157A FFEA
                C000
                                FDB
                                       SENMN
                                                 IRQ2
                      Α
00158A FFEC
                                FDB
                C000
                                       SENMN
                                                 CMI
00159A FFEE
                C000
                      Α
                                FDB
                                       SENMN
                                                 TRAP
00160A FFF0
                C000
                                FDB
                                       SENMN
                                                 SIO
00161A FFF2
                                FDB
                                       SENMN
                                                 TOI
                C000
                      Α
00162A FFF4
                C000
                      Α
                                FDB
                                       SENMN
                                                 OCI
00163A FFF6
                C000
                      Α
                                FDB
                                       SENMN
                                                 ICI
00164A FFF8
                C017
                                FDB
                                       SEOUT
                                                 IRQ1/ISF
                      Δ
00165A FFFA
                C000
                                       SENMN
                      Α
                                FDB
                                                 SWI
00166A FFFC
                C000
                      Α
                                FDB
                                       SENMN
                                                 NMI
00167A FFFE
                C000
                      Α
                                FDB
                                       SENMN
                                                 RES
00168
00169
                                END
```



### 10.1 HARDWARE DESCRIPTION

### 10.1.1 Function

Receives ASCII from the console typewriter as asynchronous serial data, and sends ASCII to the console typewriter converting lower case letters into uppercase letters.

# 10.1.2 Microcomputer Operation

The HD6301Y0 sends/receives data to/from the console typewriter by asynchronous SCI (serial communication interface), defining the band rate as 4800 BPS. RS232C level for data transfer should be selected. Transfer format is defined as 1 start bit + 8 bits of data + 1 stop bit by the rate/mode control register. Signals CTS and RTS of the console typewriter are controlled through bits 0 and 1 of port 5.

# 10.1.3 Peripheral Devices

Console Typewriter: Sends/Receives data to/from the microcomputer.

# 10.1.4 Circuit Diagram

Asynchronous SCI circuit is shown in figure 10-1.




Figure 10-1. Asynchronous SCI Circuit



# 10.1.5 Pin Functions

Pin functions at the interface between the HD6301YO and the console typewriter are shown in Table 10-1.

Table 10-1. Pin Functions

Pin Name (HD6301Y0)	Input/ Output	Active Level (High or Low)	Function	Pin Name (Console Typewriter)	Program Label
P ₅₀	Output	Low	Outputs sending data request signal to the console type-writer.	CTS	P5DTR
P ₅₁	Input	Low	Inputs sending data request signal from the console type-writer.	RTS	
P ₂₃ /Rx	Input		Receives serial data from the console typewriter.	Тх	
P ₂₄ /Tx	Output		Sends serial data back to the console typewriter.	Rx	

# 10.1.6 Hardware Operation

The timing chart for sending/receiving data and control signals are shown in figure 10-2. This application example generates the timing by software.




Figure 10-2. Timing Chart for Sending/Receiving Data



### 10.2 SOFTWARE DESCRIPTION

# 10.2.1 Program Module Configuration

The program module configuration for sending/receiving data to/from the console typewriter is shown in figure 10-3.




Figure 10-3. Program Module Configuration

# 10.2.2 Program Module Functions

Program module functions are summarized in table 10-2.

Table 10-2. Program Module Functions

No.	Program Module Name	Label	Function
0	MAIN PROGRAM	SCMN	Send/Receive data to/from the console typewriter using asynchronous SCI.
.1.	RECEIVE DATA	SCIIN	Receive data from the console typewriter.
2	SEND DATA	SCIOUT	Send data back to the console typewriter.
3	CONVERT ASCII LOWERCASE INTO UPPERCASE	TPR	Converts ASCII lowercase into uppercase. Refer to TPR in HD6301/HD6303 FAMILY APPLICATION NOTES (SOFTWARE) for details.

### 10.2.3 Program Module Process Flow (Main Program)

The flowchart in figure 10-4 shows the procedure for sending/receiving data to/from the console typewriter, using the program module in figure 10-3. If ASCII lowercase characters are received, the main program converts them into uppercase.




Figure 10-4. Program Module Flowchart






Figure 10-4. Program Module Flowchart (Cont.)


Program Module Name: RECEIVE DATA

MCU/MPU: HD6301Y0/ HD6303Y Label: SCIIN

Function:

Receives serial data from the console typewriter.

Argum	ents:		
Conte	nts	Storage Location	No. of Bytes
Entry			
Re- turns	Data received	SCIDAT (RAM)	1
	Receiving complete flag	INFLG (RAM)	1



: Result

ROM (Bytes): 22
RAM (Bytes): 2
Stack (Bytes): 0
No. of cycles: 41
Reentrant: No
Relocatable: No
Interrupt OK?: Yes

Specifications:

### Description:

- 1. Function Details
  - a. Argument details

SCIDAT (RAM): Holds data received.

INFLG(RAM) : Used as flag indicating whether or not receiving is

completed.

Table 10-3 shows flag functions.

b. Example of SCIIN execution is shown in figure 10-5. If bit 0 of port5 (signal  $\overline{\text{RTS}}$ ) is set to Low, data sent from the console typewriter is stored in SCIDAT(RAM).

### Specifications Notes:

"No. of cycles" in "Specifications" indicates the number of cycles required to receive data.

MCU/MPU: HD6301Y0/


HD6303Y

Label: SCIIN

# Description:

Table 10-3. Flag Functions

Label	bit 0	Function
INFLG	0	Indicates data is not received.
	1	Indicates data is received.






Figure 10-5. Example of SCIIN Execution


c. SCIIN calls neither the program modules nor subroutines.

# 2. User Notes

The following procedure must be performed before SCIIN execution.


- a. Select DDR of bit 0 of port 5 as output.
- b. Initialize SCI since asynchronous SCI is used.
- c. Enable interrupts for SCI interrupts.

# 3. RAM Allocation



# Description:

4. Sample Application




# 5. Hardware Operation

- a. If data is received in receive data register, an SCI interrupt is generated and SCIIN is executed.
- b. Signal  $\overline{\mathtt{RTS}}$  is set to high to disable the console typewriter from sending data.
- c. Tx/Rx control status register detects whether or not overrun/framing error is generated.
  - If overrun/framing error is generated, receive data register is dummy read and error indicator is cleared.
  - ii. If error is not generated, received data is stored in SCIDAT(RAM).

Program Module Name: RECEIVE DATA


MCU/MPU: HD6301Y0/ HD6303Y Label: SCIIN




### Function:

Sends data, loaded into ACCA, back to the console typewriter.

Argume	nts:				
Conten	ts		Storage Location		
Entry	Data sent	to	be	ACCA	1
Re- turns			-		-





### Description:

- 1. Function Details
  - a. Argument details

ACCA: Holds data to be sent back to the console typewriter.

- b. Example of SCIOUT execution is shown in figure 10-6.

  If entry argument is as shown in part (1) of figure 10-6, data is sent to the console typewriter as shown in part (2) of figure 10-6.
- c. SCIOUT calls neither the program modules nor subroutines.

### Specifications Notes:

N/A



MCU/MPU: HD6301Y0/

HD6301107

Label: SCIOUT





Figure 10-6. Example of SCIOUT Execution

- User Notes
  Initialize SCI for asynchronous SCI.
- RAM Allocation
   RAM is not used during SCIOUT execution.
- 4. Sample Application



Label: SCIOUT

# Description:


## 5. Basic Operation

- a. Whether or not there is a sending data request from the console typewriter is determined by signal  $\overline{\text{CTS}}$ .
- b. If signal CTS is Low, data can be sent to the console typewriter. If signal CTS is High, wait until signal CTS is Low.
- c. Whether or not transmit data register is empty is tested by transmit data register empty bit (bit 5) of Tx/Rx control status register 1.
- d. Transmit enable bit (bit 1) of Tx/Rx control status register 1 is set to "1" and data sending is started.
- e. Data to be sent is stored in transmit data register.

Program Module Name: SEND DATA

MCU/MPU: HD6301Y0/ HD6303Y Label: SCIOUT

# Flowchart:



# 10.4 SUBROUTINE DESCRIPTION

This application example calls no subroutines.

# 10.5 PROGRAM LISTING

00001 00002					*****	RAM ALLOC	CATION ********	*****
00003 00004A 00005	0040			*	ORG	\$40		
00006A 00007A		0001 0001		INFLG SCIDAT	RMB RMB	1	Receiving complete Data received	e flag
00008 00009 00010				* ******	*****	SYMBOL DE	EFINITIONS ******	*****
00011 00012 00013		0010 0011 0012	Α	RMCR TRCSR1 RDR	EQU EQU EQU	\$10 \$11 \$12	RATE/MODE CRTL REG Tx/Rx CRTL REG 1 RECEIVE DATA REG	3
00014 00015		0013 0015	Α	TDR PSDTR	EQU EQU	\$13 \$15	TRANSMIT DATA REG	
00016 00017 00018		001B 001C 001E	Α	TCSR3 TCONR TRCSR2	EQU EQU FQU	\$1B \$1C \$1E	TIMER CRTL REG 3 TIME CONSTANT REG Tx/Rx CRTL REG 2	
00019 00020		0020		PSDDR	EQU	\$20	PORTS DDR ************	<b>***</b> *
00021				*				*
00022				*	MAIN	N PROGAM :	SCMN	*
00023				*				*
00024					*****	*****	·*************************************	кжжж
00025	6000			*	000	<b>#5000</b>		
00026A	L000				ORG	\$C000		
00027		 	_	*				
00028A		0136	Α	SCMN	LDS	#\$13F	Initialize stack	pointer
00029A		40	^		CLRA	THELE	Clear RAM	
00030A			A		STAA	INFLG	* =	
00031A			A		LDAA	#\$01	Initialize port 5	
00032A			Ā		STAA	PSDTR		
00033A			Ā		STAA	PSDDR	T / 1-1 / DMCD	
00034A			À		LDAA	#\$24	Initialize RMCR	
00035A		10	Α		STAA	RMCR	T-1+1-11 IDCCDD	
00036A		1	^		CLRA	TOCCOO	Initialize TRCSR2	
00037A			A		STAA	TRCSR2	T-:+:-!: TCCD7	
00038A		14	Α		LDAA STAA	#\$14 TCSR3	Initialize TCSR3	
00039A		 	A A		LDAA	#\$18	Initialize TRCSR1	
00040A 00041A			A		STAA	TRCSR1	Interactize means	
00041H			A		LDAA	#07	Set 4800BPS	
00042H			A		STAA	TCONR	261 400001 2	
00043H		IC	Н		CLI	I COIVIT	Enable interrupts	
00044A		EE 15			BCLR	0.PSDTR	Set RTS=0	
00045H				SCMN1	BTST	0, INFLG	Test if data is re	ecetved
00047A			7	3011141	BEQ	SCMN1	1030 11 0010 13 1	3001120
00041A		 	A		LDAA	SCIDAT	Load SCI data	
00048A		FE 40	_		BCLR	0, INFLG	Clear SCI flag	
00050A					BCLR	0.PSDTR	Set RTS=0	
00051A			Α		JSR	TPR	Convert Lowercase	into uppercase
00052A			A		JSR	SCIOUT	Send data	477. 640.
00053A					BRA	SCMN1		
00054		 		*****			**********	<b>***</b>
00055				*				*
00056					: TPR	(CONVERT	8 BIT BINARY INTO	*
00057				*		ASCII)		*



```
00058
00059
00060
00061
                         ENTRY: ACCA (8 BIT BINARY)
00062
                        RETURNS : ACCA (8 BIT BINARY)
00063
00064
                     ************
00065
00066A C038 81 61
                   A TPR
                           CMPA
                                  #'a
                                          ACCA-'a'
00067A C03A 25 06 C042
                           BCS
                                  TPR1
                                          Branch if ACCA('a'
                                  #'z
00068A C03C 81 7A
                   Α
                           CMPA
                                          ACCA-'z'
00069A C03E 22 02 C042
                           BHI
                                  TPR1
                                          Branch if ACCA>'z'
00070A C040 84 DF
                   Α
                           ANDA
                                  #$DF
                                          Convert Lowercase into uppercase
00071A C042 39
                     TPR1
                           RTS
00072
                     *************
00073
00074
                     yk.
                         NAME : SCIIN (RECEIVE DATA)
00075
00076
                     ***************
00077
                     ж
00078
                             ENTRY: NOTHING
                           RETURNS : SCIDAT (DATA RECEIVED)
00079
00080
                                    INFLG (RECEIVING COMPLETE*
00081
                                            FLAG)
00082
00083
                     ************
00084A C043 96 11
                   A SCIIN LDAA TRCSR1 Clear interrupt request flag
00085A C045 72 01 15
                           BSET
                                  O.P5DTR Set RTS='1'
00086A C048 7B 40 11
00087A C04B 26 09 C056
                                  6.TRCSR1 ORFE bit='0' or '1'
                           BTST
                                  SCIIN1
                                          Branch if ORFE='1'
                           BNE
00088A C04D 96 12 A
                           LDAA
                                  RDR
                                          Set receiving complete flag
00089A C04F 97 41
                   Α
                           STAA
                                  SCIDAT
00090A C051 72 01 40
                           BSET
                                  O.INFLG Set SCI flag
00091A C054 20 02 C058
                           BRA
                                  SCIIN2
00092A C056 96 12
                   A SCIIN1 LDAA
                                  RDR
                                          Clear error flag
00093A C058 3B
                     SCIIN2 RTI
00094
                     *************
00095
                     ж
00096
                          NAME : SCIOUT (SEND DATA)
00097
                     *
00098
                     **************************************
00099
00100
                             ENTRY : ACCA (DATA TO BE SENT) *
00101
                     *
                          RETURNS : NOTHING
00102
00103
                     00104A C059 7B 02 15
                     SCIOUT BTST 1,P5DTR Loop until CTS=0
00105A C05C 26 FB C059
                          BNE
                                  SCIOUT
00106A COSE 7B 20 11
                     SCIOT1 BTST:
                                  5. TRCSR1 Loop until TDRE=0
00107A C061 27 FB C05E 00108A C063 72 02 11
                       BEQ
                                  SCIOT1
                           BSET
                                  1.TRCSR1 Start sending data
00109A C066 97 13
                           STAA
                                  TDR
                                       Load data to be sent
00110A C068 39
                           RTS
00111
                     *************************
00112
                     *
00113
                             VECTOR ADDRESSES
00114
```

00115 00116		**** *	*****	******	******
00117A FFEA 00118		*	ORG	\$FFEA	
00119A FFEA		л	FDB	SCMN	IRO2
00120A FFEC		А	FDB	SCMN	CMI
00121A FFEE	C000	A	FDB	SCMN	TRAP
00122A FFF0	C000	A	FDB	SCIIN	SIO
00123A FFF2		A	FDB	SCMN	TOI
00124A FFF4	C000	A	FDB	SCMN	OCI
00125A FFF6		A	FDB	SCMN	ICI
00126A FFF8		A	FDB	SCMN	IRO1/ISF
00127A FFFA		A	FDB	SCMN	SWI
00128A FFFC		A	FDB	SCMN	NMI
00129A FFFE		A	FDB	SCMN	RES
00130 00131		*	END		



### 11.1 HARDWARE DESCRIPTION

### 11.1.1 Function

Controls the HD61100A liquid crystal driver and displays "9876543210" on an LCD display.

### 11.1.2 Microcomputer Operation

The HD6301YO sends display data and control signals to the HD61100A to display graphics on the LCD. Signals M and  $\rm CL_1$  of the HD61100A and signal COMMON of the liquid crystal are controlled through port 2. In addition, the HD61100A control signals (signals  $\rm CL_2$ , DL) are controlled using the clock synchronous SCI (serial communication interface) of port 2 to enable sending of display data to the HD61100A.

### 11.1.3 Peripheral Devices

HD61100A LCD Driver: Performs static drive on an 8-segment  $\times$  10-digit LCD.

# 11.1.4 Circuit Diagram

LCD driver (HD61100A) control circuit is shown in figure 11-1.




Figure 11-1. LCD Driver (HD61100A) Control Circuit



# 11.1.5 Pin Functions

Pin functions at the interface between the HD6301YO and the HD61100A are shown in table 11-1.

Table 11-1. Pin Functions

Pin Name (HD6301Y0)	Input/ Output		Function	Pin Name (HD61100A LCD)	Program Label
P ₂₁	Output	_	Outputs alternate signal for LCD driving output.	М	P2DTR
P ₂₀	Output	<del>-</del>	Resets counter, outputs synchronous signal of latch clock for display data.	CL1	_
P ₂ 3	Output		Outputs common signal to LCD.	COMMON	_
P ₂₂ /SCLK	Output	_	Outputs shift clock for display data.	CL ₂	_
P ₂₄ /Tx	Output	_	Inputs display data.	DL	

# 11.1.6 Hardware Operation

Timing chart of the HD6301Y0, LCD, and the HD61100A is shown in figure 11-2.




Figure 11-2. Timing Chart of HD6301YO, LCD, and HD61100A



## 11.2 SOFTWARE DESCRIPTION

# 11.2.1 Program Module Configuration

The program module configuration for character display on LCD is shown in figure 11-3.




Figure 11-3. Program Module Configuration

# 11.2.2 Program Module Functions

Program module functions are summarized in table 11-2.

Table 11-2. Program Module Functions

No.	Program Module Name	Label	Function
0	MAIN PROGRAM	H61MN	Initializes control registers and data addresses used for the interface between the HD6301YO and the HD61100A.
1	DISPLAY CHARACTER	H61DSP	Performs static drive of LCD using the HD61100A and displays numerals.
2	MOVE DISPLAY DATA	MOVE	Moves display data in data table to display RAM. Refer to MOVE in HD6301/HD6303 FAMILY APPLICATION NOTES (SOFTWARE) for details.

### 11.2.3 Program Module Process Flow (Main Program)

The flowchart in figure 11-4 shows the procedure for displaying numerals on an LCD as performed by the program module in figure 11-3.




Figure 11-4. Program Module Flowchart






Figure 11-5. Example of H61MN Execution


Program Module Name: DISPLAY CHARACTER

MCU/MPU: HD6301Y0/ HD6303Y Label: H61DSP


## Function:

Sends display data to the HD61100A and displays characters on an LCD.

Argume	ents:		
Conten	its	Storage Location	No. of Bytes
Entry	Display data	DDATA (RAM)	10
Re- turns		-	



1 : Result



### Description:

- 1. Function Details
  - a. Argument details

DDATA(RAM): Holds 10 bytes of display data.

- b. Example of H6lDSP execution is shown in figure 11-6. If entry argument is as shown in part 1 of figure 11-6, characters are displayed as shown in part 2 of figure 11-6.
- c. H61DSP calls neither the program modules nor subroutines.

### Specifications Notes:

N/A

MCU/MPU: HD6301Y0/ HD6303Y Label: H61DSP





Figure 11-6. Example of H61DSP Execution

#### 2. User Notes

The following procedure must be performed before H61DSP execution.

- a. Select data direction register (DDR) of port 2 as output.
- b. Initialize clock synchronous SCI to send display data.
- c. Clear bit I to enable TDRE interrupts.
- d. Store display data in TDR to generate TDRE interrupts.


### 3. RAM Allocation



MCU/MPU: HD6301Y0/ HD6303Y


### Description:

Sample Application



## Basic Operation

- 10 bytes of display data are sent to the HD61100A to display numerals on an 8 segments × 10 digits LCD. Shift clock and data signal are controlled by the clock synchronous SCI of the HD6301Y0.
- b. Display data is stored in display RAM before execution. Each TDRE interrupt executes display of 1 byte of data.
- Pointer to display RAM and counter for number of interrupts are decremented every interrupt. CNTR(RAM) is reinitialized each time 10 interrupts are executed.
- The first enabling interrupts are performed by the main program. From then on, TDRE interrupts are generated automatically each time display data are outputted.



# 11.4 SUBROUTINE DESCRIPTION

This application example calls no subroutines.

# 11.5 PROGRAM LISTING

00001					*					
00002					*****	*****	**** RAI	M A	ALLOCATION **********	<b>*</b> *
00003					*					
00004	0040				*	000	<b>*</b> 40			
00005A 00006	0040				*	ORG	\$40			
000000 00007A	0040		000A	Δ	DDATA	RMB	10	ſ	Display data	
00000A			0007		CNTR	RMB	2		Counter for display data	
00009A			0002		DEA	RMB	2		Destination address	
00010					*		_			
00011					*****	*****	** SYMB	OL	DEFINITIONS *********	<b>*</b> *
00012					*					
00013			0003		P2DTR	EQU	\$03		Port 2 data register	
00014			0001		P2DDR	EQU	\$01		Port 2 data direction regis	ster
00015			0010		RMCR	EQU	\$10		Rate/mode control register Tx/Rx control status regis	ton1
00016 00017			0011 0013		TRCSR1	EQU	\$11 \$13		Transmit data register	reir
00017			0013	н					************	*
00019					*					*
00020					*		MAIN PRO	OGF	RAM : H61MN	*
00021					*				,	*
00022					****	*****	*****	**	*********	ĸ
00023					*					
00024A	C000					ORG	\$C000			
00025			0175		*				*	
00026A				Α	H61MN	LDS	#\$13F		Initialize stack pointer	
00027A 00028A				A		LDAA STAA	#\$08 P2DTR	•	Set CL1=0,M=0,COMMON=1	
00029A				Ä		LDAA	#\$FF	,	Select port 2 as output	
00030A				Α		STAA	P2DDR	•	Second political de data de	
00031A			11	Α		LDAA	#\$11		Initialize RMCR	
00032A			10	Α		STAA	RMCR			
00033A	C00F	86	06	Α		LDAA	#\$06	:	Initialize TRCSR1	
00034A			11	Α		AATZ	TRCSR1			
00035A				Α		LDX	#\$0001		Initialize counter	
00036A			4A	Α		STX	CNTR	,		
00037A 00038A			E100	Α		CLI LDX	#\$F100		Enable interrupts Load source address	
00038A			0040	A		LDD	#DDATA		_oad destination address	
00040A				A		OTZ	DEA	•	Ebda destination dadiess	
00041A				Α		LDAB	#\$0A		Initialize transfer counte	r
00042A				Α		JSR	MOVE	ı	Move data table to display	RAM
00043A	C026	20	FE CO:	26	PEND	BRA	PEND		End of program	
00044						*****	*****	**	*********	
00045					*					*
00046					*	NAME	: H61DSP	(1	DIDI CITI CITATIOTETO	*
00047					*	de de de de de de de de	***	<b></b>		*
00048 00049					*	****	****	**	:*************************************	** **
00049					*	ENTRY	: DDATA	CD.		*
00050					-		: NOTHING			*
00051					*	0, ., .	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-		*
00053					*****	*****	*****	**	********	*
00054A	C028	7A	004B	Α	H61DSP	DEC	CNTR+1		Decrement counter	
00055A	C02B	DE	4A	Α		LDX	CNTR		Test if CNTR=0 ?	
00056A				-		BNE	H61DP1		Branch if not CNTR=0	
00057A	C02F	CE	000A	Α		LDX	#\$000A	ſ	Reinitialize counter	



```
00058A C032 DF 4A
                          STX
                                 CNTR
00059A C034 72 02 03
00060A C037 7B 04 03
                                 1.P2DTR
                                         Set CL1=1
                          BSET
                          BTST
                                 2,P2DTR
                                         Branch if M=1
                                         Branch to H61DP2 if M=1
00061A CO3A 26 0B CO47
                          BNE
                                 H61DP2
00062A C03C 86 02
                          LDAA
                                 #$02
                                         Set CL1=0,M=1,COMMON=0
                  Α
00063A CO3E 97 03
                           STAA
                                 P2DTR
00064A C040 96 11
                  A H61DP1 LDAA
                                 TRCSR1
                                         Clear TDRE
00065A C042 A6 3F
                  Α
                          LDAA
                                 DDATA-1,X Store display data in TDR
00066A C044 97 13
                  Α
                           STAA
                                 TDR
00067A C046 3B
                           RTI
00068A C047 86 08
                  A H61DP2 LDAA
                                 #$08
                                         Set CL1=0.M=0.COMMON=1
00069A C049 97 03
                           AATZ
                                 P2DTR
00070A CO4B 20 F3 CO40
                           BRA
                                 H61DP1
00071
00072
00073
                           NAME : MOVE (MOVING MEMORY BLOCKS)
00074
00075
                    00076
00077
                           ENTRY : IX
                                      (SOURCE ADDRESS)
                                  DEA (DESTINATION ADDRESS)
00078
                                  ACCB (TRANSFER COUNTER)
00079
08000
                         RETURNS : NOTHING
00081
00082
                    *****************
00083A CO4D A6 00
                  A MOVE LDAA 0,X
                                         Load transfer data
00084A CO4F 08
                          INX
                                         Increment source address
00085A C050 3C
                          PSHX
                                         Push source address
00086A C051 DE 4C
                                 DEA
                          LDX
                                         Load destination address
00087A C053 A7 00
                           STAA
                                         Store transfer data
                                 0 · X
00088A C055 08
                                         Increment destination address
                           INX
00089A C056 DF 4C
                           XTZ
                                 DEA
                                         Store destination address
00090A C058 38
                          PULX
                                         Pull source address
00091A C059 5A
                           DECB
                                         Decrement transfer counter
00092A C05A 26 F1 C04D 00093A C05C 39
                                 MOVE
                                         Branch until transfer counter = 0
                          BNE
                          RTS
00094
                        00095
                                                              χķ
00096
                                     DATA TABLE
00097
00098
                    00099
00100A F100
                          ORG
                                 $F100
00101
00102A F100
                          FCB
                                 $E7,$F7,$43,$F6,$E6 *Segment data
                                 $C5,$E3,$B3,$41,$77
00103A F105
             C5
                          FCB
00104
                    00105
00106
                                  VECTOR ADDRESSES
00107
00108
                    00109
00110A FFEA
                          ORG
                                 $FFEA
00111
00112A FFEA
             0000
                          FDB
                                 H61MN
                                         IRQ2
00113A FFEC
             C000 A
                          FDB
                                 H61MN
                                         CMI
00114A FFEE
                 Α
                          FDB
                                 H61MN
                                         TRAP
             C000
```

00115A FFF0	C028	Α	FDB	H61DSP	OIS
00116A FFF2	C000	Α	FDB	H61MN	TOI
00117A FFF4	C000	Α	FDB	H61MN	OCI
00118A FFF6	C000	Α	FDB	H61MN	ICI
00119A FFF8	C000	Α	FDB	H61MN	IRQ1/ISF
00120A FFFA	C000	Α	FDB	H61MN	SWI
00121A FFFC	C000	Α	FDB	H61MN	NMI
00122A FFFE	C000	Α	FDB	H61MN	RES
00123		*			
00124			END		

#### SECTION 12. EXTERNAL EXPANSION

#### 12.1 HARDWARE DESCRIPTION

### 12.1.1 Function

Receives data from the console typewriter, displays it on the H2571 liquid crystal module, and echoes the same data back to the console typewriter.

### 12.1.2 Microcomputer Operation

The HD6301Y0 controls the HM6264 RAM, HN27C64 EPROM, HD6350 ACIA and HD6321 PIA using external expansion mode (mode 1 of this MCU). In this mode,  $P_{50}$  is employed as the  $\overline{IRQ_1}$  pin to receive interrupts from the ACIA. The MCU converts ASCII lowercase, sent from the console typewriter, into uppercase through software.

## 12.1.3 Peripheral Devices

HD6350 ACIA: Performs asynchronous SCI with the console typewriter, controlling signals RTS and CTS at a baud rate of 4800.

HD6321 PIA: Drives the liquid crystal module through ports A and B after receiving control information from the HD6301Y0.

HD74HC183 Address decoder: Decodes address signals from the MCU for control of the RAM, EPROM, PIA, and ACIA.

### 12.1.4 Circuit Diagram

External expansion circuit is shown in figure 12-1.




Figure 12-1. External Expansion Circuit

## 12.1.5 Memory Map

Memories and peripheral LSIs are allocated to external address space using an address decoder (HD74HCl38).

Address buses  $A_{13}$  and  $A_{14}$  are connected to pins A and B of the HD74HC138. Address space \$8000 $^{\$}$ FFFFF is divided into 8-byte units. System Address decoding is shown in Table 12-1.

Table 12-1. System Address Decode

HD	HD74HC138										Address	Allocation			
In	Input Output								space						
Gı	G ₂ A	G ₂ B	С	В	A	Υn	/		٧»	Y ₃ Y ₄ Y ₅ Y ₆		٧c	V-7		
	0211	022	A ₁₅	A ₁₄	A ₁₃	- 0	11 12	12 13 1		-4 -5		- /.			
H	L	L	н	L	L	H	н	H	H	Г	H	н	H	\$8000 ∿ \$9FFF	RAM
н	L	L	н	L	Н	Н	н	Н	н	н	L	н	Н	\$A000	PIA
H	L	L	н	H	L	Н	Н	H	Н	Н	H	L	Н	\$C000 ∿ \$DFFF	ACIA
Н	L	L	н	н	н	н	н	Н	Н	н	н	н	L	\$E000 \cdot \$FFFF	ROM

System memory map is shown in figure 12-2.




Figure 12-2. System Memory Map



The relation between HD6301Y0 specified addresses and selected PIA registers is shown in table 12-2.

Table 12-2. HD6301Y0 addresses and Selected PIA Registers

Address (HD6301Y0)	Program Label	Selected PIA Register	Pin Name (LCD-II)	Note
\$A000	DDRA	Data direction register A	—	When bit 2 of control register A=0.
	PIRA	Peripheral interface register A	Bit 0:signal E Bit 1:signal R/W Bit 2:signal RS	In case of bit 2 of control register A=1
\$A001	CRA	Control register A	_	_
\$A002	DDRB	Data direction register B	_	In case of bit 2 of control register B=0
	PIRB	Peripheral interface register B	<del></del>	In case of bit 2 of control register B=1
\$A003	CRB	Control register B	_	_

### Note:

The timing chart between PIA and LCD-II is shown in figure 12-3.




Figure 12-3. PIA↔LCD-II Timing Chart



The relation between the address of the HD6301YO and the selected ACIA register is shown in table 12-3.

Table 12-3. Relation between the Address of the HD6301Y0 and the Selected ACIA Register

Address (HD6301Y0)	Program Label	Selected ACIA Register	Note
\$C000	CR	Control register	In case of signal $R/\overline{W}=0$
	SR	Status register	In case of signal $R/\overline{W}=1$
\$C001	TDR	Transmit data register	In case of signal $R/\overline{W}=0$
	RDR	Receive data register	In case of signal $R/\overline{W}=1$

# 12.1.6 Hardware Operation

The interface timing chart between the HD6301Y0 and memories (HN27C64, HM6264) is shown in figure 12-4.




Figure 12-4. Interface Timing Chart between HD6301Y0 and Memories



### 12.2 SOFTWARE DESCRIPTION

# 12.2.1 Program Module Configuration

The program module configuration for receiving key data from the console typewriter and displaying data on both the console typewriter and H2571 is shown in figure 12-5.




Figure 12-5. Program Module Configuration

# 12.2.2 Program Module Functions

Program module functions are summarized in table 12-4.

Table 12-4. Program Module Functions

No.	Program Module Name	Label	Functions
0	MAIN PROGRAM	EXPMN	Displays key data, received from the console typewriter, on both the H2571 and console typewriter.
1	INITIALIZE LCD-II	EXPINT	Initializes LCD-II contained in the H2571.
2	DISPLAY CHARACTERS	EXPDSP	Displays characters on the H2571.
3	SEND DATA	EXPOUT	Sends display data to the console type-writer.
4	RECEIVE DATA	EXPINT	Receives display data from the console typewriter.
5	CONVERT ASCII LOWERCASE INTO UPPERCASE	TPR	Converts ASCII lowercase into uppercase. Refer to TPR in HD6301/HD6303 FAMILY APPLICATION NOTES (SOFTWARE).

The flowchart in figure 12-6 demonstrates the procedure for displaying key data received from the console typewriter on both the H2571 and console typewriter, as performed by the program module in figure 12-5.




Figure 12-6. Program Module Flowchart






Figure 12-6. Program Module Flowchart (Cont.)



Program Module Name: INITIALIZE ICD-II


MCU/MPU: HD6301Y0/ HD6303Y Label: EXPINT

### Function:

Initializes LCD-II contained in the H2571 liquid crystal module.

## Arguments:

None



# Specifications:

ROM (Bytes): 37

RAM (Bytes): 1

Stack (Bytes): 2

No. of cycles: 45637

Reentrant: No

Relocatable: No
Interrupt OK?: Yes

### Description:

- 1. Function Details
  - a. EXPINT has no arguments.
  - b. LCD-II is reset by instruction. Data in table 12-5 is sent to initialize display mode.

### Specifications Notes:

- 1. "Specifications" includes those used by called subroutines.
- 2. "No. of cycles" in "Specifications" indicates the number of cycles required when EXPBSY is executed a minimum number of cycles.



Program Module Name: INITIALIZE ICD-II

MCU/MPU: HD6301Y0/ HD6303Y Label: EXPINT

## Description:

Table 12-5. Initialize Data for Display Mode

Data	Function
\$30	Interface length: 8 bits Columns: 1 Display Font: 5 × 7 dots
\$08	Display OFF, Cursor OFF, Blink OFF
\$01	Clear display, set DDRAM address to \$00
\$06	Increment DDRAM address, No display shift

c. EXPINT calls other subroutines as shown in table 12-6.

Table 12-6. Subroutines Called by EXPINT

Subroutine Name	Label	Function		
STORE INSTRUCTION	EXPINS	Store instruction in LCD-II.		
CHECK BUSY FLAG	EXPBSY	Check LCD-II busy flag.		

### 2. User Notes

- a. The following procedure is required before EXPINT execution.
  - i. Initialize control signals (signals RS, R/W, E) of LCD-II.
  - ii. Select ports A and B as output.
  - iii. Initialize control register of PIA to select peripheral interface registers  ${\tt A}$  and  ${\tt B}\text{.}$
- b. Instruction data shown in Table 12-5 must be reserved as data table.
- 3. RAM Allocation

Label		RAM		Description	
	b7		b0	_	
INSDAT				Instruction data	

4. Sample Application

```
LDAA
                  #$04
                               ---- Select peripheral interface register A of
         STAA
                  CRA
                                    PIA.
         LDAA
                  #$02
                              ---- Initialize LCD-II control signal.
         STAA
                  PIPA
         CLR
                  Α
                              ---- Select data direction register A of PIA.
         STAA
                  CRA
                  #$FF
         LDAA
                               ---- Select port A of PIA as output.
         STAA
                  DDRA
         LDAA
                  #$04
                                    Select peripheral interface register A of
         STAA
                  CRA
                                    PIA.
         CLR
                  Α
                              ---- Select data direction register B of PIA.
         STAA
                  CRB
         LDAA
                  #$FF
                              ---- Select port B of PIA as output.
         STAA
                  DDRB
         LDAA
                  #$04
                               ---- Select peripheral register B of PIA.
         STAA
                  CRB
         JSR
                  EXPINT
                              ---- Execute EXPINT to initialize LCD-II.
DMODE
         FCB
                  $30,$08,$01,$06 ---- Reserve data table
```

### 5. Basic Operation

a. If peripheral control pin is not used, read/write operation of PIA is executed as described below. The procedure for initializing port A and read operation is as follows.




Figure 12-7. Read Operation

Program Module Name: INITIALIZE

ICD-II

MCU/MPU: HD6301Y0/ HD6303Y Label: EXPINT

## Description:

The procedure for initializing port A and write operation is as follows:




Figure 12-8. Write Operation

b. LCD-II is software reset by the following procedure:




Figure 12-9. Reset LCD-II

HD630110/

Label: EXPINT


## Description:

c. Software controls the LCD-II control signal using port A of PIA, and the data bus using port B.

# d. Programming notes

- i. Both a 15ms wait by software timer and transfer of \$30 to the data bus three times is needed reset LCD-II.
- ii. Index register is used both as a pointer to the instruction data table and as a counter of the number of data transfers.
- iii. LCD-II busy flag is checked before outputting instruction data.
- iv. After process (iii) is executed four times, display mode is initialized.

MCU/MPU: HD6301Y0/ HD6303Y Label: EXPINT



MCU/MPU: HD6301Y0/ HD6303Y Label: EXPINP

Function:

Receives key data from the console typewriter and stores it in RAM.

Arguments: Storage No. of Contents Location Bytes Entry ----Received KEYDAT 1 Returns data (ASCII) (RAM) Received KEYDRF 1 (RAM) flag

ROM (Bytes): 26
RAM (Bytes): 2
Stack (Bytes): 0
No. of cycles: 43
Reentrant: No
Relocatable: No
Interrupt OK?: Yes

Description:

1. Function Details

a. Argument details

KEYDAT (RAM): Holds key data from

the console typewriter

in ASCII.

KEYDRF (RAM): Key data receive Flag.

Table 12-7 shows flag

functions.

D Entry { Press "a"
('a'=\$61)



② Result




Figure 12-10. Example of EXPINP Execution

Specifications Notes:

MCU/MPU: HD6301Y0/

HD6303Y

Label: EXPINP

## Description:

b. Example of EXPINP execution is shown in figure 12-10. If "a" is depressed in console typewriter as shown in part ① of figure 12-10, key data is stored in KEYDAT(RAM) and \$01 is set in KEYDRF(RAM).

Table 12-7. Flag Functions

Label	bit 0	Function
KEYDRF	0	Indicates key data is not received.
	1	Indicates key data is received.


c. EXPINP calls neither the program modules nor subroutines.

### 2. User Notes


The following procedure must be executed before EXPINP execution.

- a. Initialize ACIA since ACIA must interface with peripheral device (receives data from the console typewriter).
- b. Initialize RAM/port 5 control register since  $\overline{IRQ_1}$  pin is used.
- c. Clear bit I to enable interrupts since  $\overline{\text{IRQ}}_1$  interrupt is used.

### 3. RAM Allocation



4. Sample Application



Description:

### 5. Basic Operation

a. Example of initializing ACIA is shown in figure 12-11.

#### Note:

For master-reset, "ll" is stored in bits 0 and 1 of control register. Bits 5 and 6 must be defined to obtain specified  $\overline{\text{RTS}}$  output.





Figure 12-11. Example of Initializing ACIA

## b. Programming notes

- i. Received data is checked for any errors.
- ii. If an error has ocurred, received data is ignored.
- iii. If an error has not ocurred, received data is stored in KEYDAT (RAM) and received flag is set.
- iv. Receive data register of ACIA is read and interrupts are enabled.

MCU/MPU: HD6301Y0/

Label: EXPINP



MCU/MPU: HD6301Y0/

### Function:

Stores ASCII in display RAM (DDRAM) and displays characters on the LCD.

Arguments:								
Conten	ts	Storage Location	No. of Bytes					
Entry	Display data	DSPDAT (RAM)	1					
Re- turns								

Changes i	n CPU								
Registers and Flags									
	CCD ACCB								
×	×								
IX	1								
•									
C	v								
×	×								
Z	N								
×	×								
I	Н								
•	•								
	affected efined								

: Result

HD6303Y

Specifications: ROM (Bytes): 78 RAM (Bytes): ] Stack (Bytes): 2 No. of cycles: 106 Reentrant: No Relocatable: No Interrupt OK?: Yes

#### Description:

- 1. Function Details
  - a. Argument details DSPDAT(RAM): Holds display data in 1 byte ASCII.
  - b. Example of EXPDSP execution is shown in figure 12-12. If entry argument is as shown in part(1) of figure 12-12, a character is displayed on the LCD as shown in part(2) of figure 12-12.
- b7 DSPDAT b0 (1) Entry DSPDAT(RAM) argument | (Display data 'A') ↓ Displays A Liquid crystal (2) Result

Figure 12-12. Example of EXPDSP Execution

## Specifications Notes:

- 1. Values in "Specifications" include those used by subroutines called by EXPDSP.
- "No. of cycles" in "Specifications" indicates the number of cycles required when EXPBSY is executed the minimum number of cycles.

## Description:

c. EXPDSP calls an other subroutine as shown in table 12-8.

Table 12-8. Subroutine Called by EXPDSP

Subroutine Name	Label	Function
CHECK BUSY FLAG	EXPBSY	Checks LCD-II busy flag.


#### 2. User Notes

The following procedure must be executed before EXPDSP execution.

- Initialize PIA since PIA must interface with peripheral devices (LCD-II is controlled by ports of PIA).
- b. Initialize LCD-II by executing EXPINT.
- 3. RAM Allocation



4. Sample Application



HD6303Y


Label: EXPDSP

## Description:

- 5. Basic Operation
  - a. LCD-II busy flag is checked by EXPBSY execution.
  - b. Control signal of LCD-II is controlled by port A of PIA and display data is output from port B.


MCU/MPU: HD6301Y0/ HD6303Y


Label: EXPDSP



Sends data to the console typewriter.

Arguments:								
Conten	ts	Storage Location	No. of Bytes					
Entry	Sending data	OUTDAT (RAM)	1					
Re- turns								





## Description:

- 1. Function Details
  - a. Argument details

OUTDAT(RAM): Holds data to be sent to the console typewriter in ASCII.

- b. Example of EXPOUT execution is shown in figure 12-13. If entry argument is as shown in part 1 of figure 12-13, a character is printed as shown in part 2 of figure 12-13.
- 1 Entry argument OUTDAT(RAM) b7 OUTDAT b0 Sending data
  ('A' \$41) Type A

  2 Result

Figure 12-13. Example of EXPOUT Execution

### Specifications Notes:

"No. of cycles" in "Specifications" indicates the number of cycles required when the transmit data register is empty.

MCU/MPU: HD6301Y0/

HD6301Y0/ | Label: EXPOUT

### Description:


c. EXPOUT calls neither the program modules nor subroutines.

#### 2. User Notes

- a. The following procedure must be executed before EXPOUT execution.
  - Initialize ACIA since ACIA must interface with peripheral devices (data is sent to the console typewriter).
- b. If data has been previously stored in the transmit data register, EXPOUT waits until it is empty so as not to destroy this data.
- 3. RAM Allocation

Label	]	RAM	Description
	b7	b0	
OUTDAT			Character data to be sent to the console typewriter.


4. Sample Application



### 5. Basic Operation

- a. Transmit data register empty flag of ACIA is tested for 1 or 0. If it is "1", load output data into the transmit data register of ACIA.
- b. Instruction BTST of the HD6301Y0 is replaced by instruction ANDA since instruction BTST cannot be used in extended addressing.





### 12.4 SUBROUTINE DESCRIPTION

Subroutine Name: STORE INSTRUCTION

MCU/MPU: HD6301Y0/ HD6303Y Label: EXPINS


### Function:

Stores instruction data in LCD-II instruction register.

## Basic Operation:

Signals RS, R/W, and E are controlled by port A of PIA, and instruction data is output from port B.

# Program Module Using This Subroutine: EXPINT




### Function:

Checks whether or not LCD-II is in operation and waits until it is ready.

### Basic Operation:

- If LCD-II is in operation, the HD6301YO cannot access if the LCD-II busy flag indicates whether or not it is in operation.
- 2. Signals RS, R/W, and E are controlled by port A of PIA, and the busy flag is read by port B.

Program Module Using This Subroutine: EXPINT, EXPDSP



00001 00002					* ***	RAM	ALI	LOCATION	**************************************
00003 00004A	0040				*	ORG		\$40	
00005 00006A	0040		0001	Α	* KEYDRF	RMB		1	Existence of receive data
00007 00008A 00009A			0001	Α	* INSDAT	ORG RMB		\$8000 1	Instruction data
00010A 00011A	8001		0001 0001	Α	OUTDAT DSPDAT	RMB		1 1	Data to be sent Display data
00011A 00012A 00013			0001		KEYDAT *			1	Receive data
00013 00014 00015					**** *	SYME	BOL	DEFINITI	ONS ************************************
00016 00017			0014 A000		RP5CR	EQU EQU		\$14	Port 5 control register Data direction register A(PIA)
00018			A001		DDRA CRA	EQU		\$A000 \$A001	Control register A(PIA)
00019					DDRB	EQU		\$A002	Data direction register B(PIA)
00020 00021			A003 A000		CRB PIRA	EQU		\$A003 \$A000	Control register B(PIA) Peripheral register A(PIA)
00021			A002		PIRB	EQU		\$A002	Peripheral register B(PIA)
00023			C000	Α	CR	EQU		\$C000	Control register(ACIA)
00024			C000		SR	EQU		\$C000	Status register(ACIA)
00025 00026			C001 C001		RDR TDR	EQU		\$C001 \$C001	Receive data register(ACIA) Transmit data register(ACIA)
00027			0001	н			жжж		*************
00028					*				ж
00029					*	MAIN	I PF	ROGRAM :	
00030 00031					*	***	csk sk si	k sk sk sk sk sk sk sk sk	* ************************************
00032					*				
00033A 00034	C000				*	ORG		\$C000	
00035A	C000	8E	013F	Α	EXPMN	LDS		#\$13F	Initialize stack pointer
00036A				Α		LDAG		#\$04	Select peripheral register A
00037A			A001	Α		STAF		CRA	5-+ D5-0 B (II-0 E-0
00038A 00039A			ΔΩΩΩ	Α		CLRA		PIRA	Set RS=0.R/W=0.E=0
00037N				Ä		STAF		CRA	
00041A	COOF	86	FF	Α		LDAF	À	#\$FF	Select port A as output
00042A				Α		STAF		DDRA	
00043A				Α		LDAA		#\$04	Select peripheral register A
00044A 00045A			HUUI	Α		STAR		CRA	Select data direction register B
00043A			A003	Α		STAP		CRB	Setect data an ection register b
00047A				Α		LDAF		#\$FF	Select port B as output
00048A				Α		STAP		DDRB	
00049A				Α		LDAG		#\$04	Select peripheral register B
00050A 00051A				A		STAF JSR	1	CRB EXPINT	Initialize LCD-II
00052A				Α		LDAF	ì	#\$0E	111111111111111111111111111111111111111
00053A	C02C	В7	8000	Α		STAR		INSDAT	Store LCD display data
00054A						BSR		EXPBSY	Check busy flag
00055A 00056A				A A		JSR		EXPINS #\$97	Store instruction Master-reset ACIA
00057A				А		LDAA		CR	Mayrer Leger HCTH
UUUSA									

```
00058A C039 86 95
                            LDAA
                                  #$95
                                           Initialize ACIA
00059A C03B B7 C000 A
                            STAA
                                  CR
00060A CO3E 71 FE 40
                            BCLR
                                  O, KEYDRF Initialize key receive flag
00061A C041 86 7D
                                           Initialize port 5
                            LDAA
                                  #$7D
00062A C043 97 14
                   Α
                            STAA
                                  RP5CR
00063A C045 0E
                            CLI
                                           Enable interrupt
00065A C045 0E
00065A C046 7B 01 40
00065A C049 27 FB C046
                                  O.KEYDRF Test if data is received
                     EXPMN1 BTST
                       BEO
                                           Branch if not received
                                  EXPMN1
00066A C04B B6 8003 A
                            LDAA
                                 KEYDAT
                                           Store key data
                                 O.KEYDRF Clear receive data flag
00067A CO4E 71 FE 40
                          BCLR
                           LDAB
00068A C051 C6 95
                  Α
                                  #$95
                                           Set RTS=LOW
00069A C053 F7 C000 A
00070A C056 BD C0FA A
                           STAB
                                  CR
                          JSR
STAA
                                           Convert ASCII Lowercase into uppercase
                                  TPR
00071A C059 B7 8001 A
                                  DUTDAT
                                           Store data to be sent
00072A C05C B7 8002 A
                           STAA
                                  DSPDAT
                                           Store display data
00073A COSF 8D 05 CO66
                                           Display characters
                          BSR
                                  EXPDSP
00074A C061 BD COEC A
                            JSR
                                  EXPOUT
                                           Send data
00075A C064 20 E0 C046
                                  EXPMN1
                            BRA
00076
                     ************************************
00077
                     ж
00078
                     ж
                           NAME : EXPOSP (DISPLAY CHARACTERS)
00079
08000
                     *******************************
00081
                         ENTRY : DSPDAT (DISPLAY DATA)
00082
                     * RETURNS : NOTHING
                                                                 ж
00083
00084
                     00085
LDAA #$05
STAA PIRA
LDAA DSPDA
STAA PIRB
00089A CO6D 86 05
                   Α
                                           Set E=1
00090A CO6F B7 A000 A
00091A C072 B6 8002 A
00092A C075 B7 A002 A
                                 DSPDAT
PIRB
                                           Output LCD-II data
                          LDAA
00093A C078 86 04
                                 #$Ū4
                   Α
                                           Set E=0
00094A CO7A B7 A000
                  Α
                           STAA PIRA
00095A C07D 86 02
00096A C07F B7 A000
00097A C082 39
                                 #$02
                                           Set RS=0,R/W=1,E=0
                   Α
                          LDAA
                  Α
                            STAA
                                 PIRA
                           RTS
00098
                     00099
                     ж
                     ж
                           NAME : EXPBSY (CHECK BUSY FLAG)
00100
00101
                     *
                     00102
                     EXPBSY CLRA
                                           Select data direction register B
00103A C083 4F
00104A C084 B7 A003 A
                            STAA CRB
00105A C087 B7 A002 A
                            STAA DDRB
                                           Select port B as input
00106A C08A 86 04
00107A C08C B7 A003
00108A C08F 86 03
                           LDAA #$04
STAA CRB
LDAA #$03
                   Α
                  Α
                                           Select peripheral register B
                   A EXPBY1 LDAA
                                           Set E=1
00109A C091 B7 A000
                  A STAA
                                 PIRA
                                 PIRB
                                           Read busy flag
00110A C094 F6 A002 A
                           LDAB
                          LDAA
STAA
ASLB
                                 #$02
00111A C097 86 02
                   Α
                                           Set E=0
00112A C099 B7 A000
                   Α
                                  PIRA
00113A C09C 58
                                           Set busy flag to bit C
                        BCS EXPBY1 Loop until busy flag=0
00114A CO9D 25 FO CO8F
```



```
00115A CO9F 4F
                                                        CLRA
                                                                                      Select data direction register B
00116A COAO B7 A003
                                                        STAA
                                                                     CRB
00117A COA3 86 FF
                                                                     #$FF
                                       Α
                                                        LDAA
                                                                                      Select port B as output
00118A COA5 B7 A002
                                       Α
                                                        STAA
                                                                     DDRB
00119A COAB 86 04
                                       Α
                                                        LDAA
                                                                     #$04
                                                                                      Select peripheral register B
00120A COAA B7 A003
                                       Α
                                                        AATZ
                                                                     CRR
00121A COAD 39
                                                        RTS
00122
                                           00123
                                           ж
00124
                                                        NAME : EXPINI (INITIALIZE LCD-II)
00125
                                           sk/
00126
                                           SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SECRET SE
00127
                                           ж
00128
                                                        ENTRY: FUNC (FUNCTION DATA)
                                           sk.
                                                                       ENTRY (ENTRY MODE DATA)
00129
00130
                                           ж
                                                    RETURNS : NOTHING
00131
                                           Мc
00132
                                           00133A COAE C6 03
                                       A EXPINT LDAB #$03
                                                                                     Initialize counter
00134A COBO CE OEA6 A EXPITI LDX
                                                                     #3750
                                                                                      Execute softwaer timer
00135A COB3 09
                                           EXPIT2 DEX
00136A COB4 26 FD COB3
                                                        BNE
                                                                     EXPIT2
00137A C0B6 86 30
                                                                                      Store function data
                                       Α
                                                        LDAA
                                                                     #$30
00138A COB8 B7 8000 A
                                                        STAA
                                                                     INSDAT
00139A COBB 8D 16 COD3
                                                                                      Write instraction to LCD-II
                                                        BSR
                                                                     EXPINS
00140A COBD 5A
                                                        DECB
                                                                                      Decrement counter
                                                                     EXPIT1
00141A COBE 26 FO COBO
                                                        BNF
                                                                                     Loop until TNCNT=0
00142A COCO CE C120 A
                                                        LDX
                                                                     #DMODE
                                                                                     Load starting ADDR of display mode data tabl
00143A COC3 A6 00
                                       A EXPITS LDAA
                                                                     0,X
                                                                                      Store instruction data
00144A COC5 B7 8000
                                                                     INSDAT
                                     Α
                                                        STAA
00145A COC8 8D B9 CO83
                                                        BSR
                                                                     EXPBSY
                                                                                      Check busy flag
00146A COCA 8D 07 COD3
                                                        BSR
                                                                     EXPINS
                                                                                      Store instruction
00147A COCC 09
                                                        DEX
                                                                                      Decriment pointer
00148A COCD 8C C124
                                                                     #DMODE+4 Loop until IX=#DMODE+4
                                                        CPX
00149A CODO 26 F1 COC3
                                                                     EXPIT3
                                                        BNE
00150A COD2 39
                                                       RTS
00151
                                           00152
                                           ж
00153
                                           ж
                                                        NAME : EXPINS (STORE INSTRUCTION)
00154
                                           ж
00155
                                           *******************
00156A COD3 4F
                                           EXPINS CLRA
                                                                                      Set R/W=0
00157A COD4 B7 A000
                                                        STAA
                                                                     PIRA
00158A COD7 86 01
                                                        LDAA
                                                                     #$01
                                                                                      Set E=1
                                       Α
00159A COD9 B7 A000
                                                        STAA
                                                                     PIRA
                                       Α
00160A CODC B6 8000
                                       Α
                                                        LDAA
                                                                     INSDAT
                                                                                      Store instruction
00161A CODF B7 A002
                                       Α
                                                        STAA
                                                                     PIRB
00162A COE2 4F
                                                        CLRA
                                                                                      Set E=0
00163A COE3 B7 A000
                                       Δ
                                                        STAA
                                                                     PIRA
00164A COE6 86 02
                                       Α
                                                        LDAA
                                                                     #$02
                                                                                      Set RS=0,R/W=1,E=0
00165A COE8 B7 A000
                                       Α
                                                        STAA
                                                                     PIRA
00166A COEB 39
                                                        RTS
00167
                                           00168
                                           ж
00169
                                                        NAME : EXPOUT (SEND DATA)
00170
00171
```

```
00172
                            ENTRY: OUTDAT (DATA TO BE SENT)
00173
                      ж
00174
                          RETURNS : NOTHING
00175
                     00176
                    A EXPOUT LDAA #$02 Test if TDRE=1
A ANDA SR
EC BEO EXPOUT Loop until TDRE=
A LDAA OUTDAT Store send data
00177A COEC 86 02 A EXPOUT LDAA
00178A COEE 84 COOO A ANDA
00179A COF1 27 F9 COEC BEQ
                                            Loop until TDRE=0
00180A COF3 B6 8001 A
00181A COF6 B7 COO1 A 00182A COF9 39
                           STAA
                                  TDR
                            RTS
00183
                      *********************
00184
                      ж
00185
                         NAME : TPR (CONVERT ASCII LOWERCASE
00186
                                     INTO UPPERCASE)
00187
00188
                      00189
00190
                            ENTRY: ACCA (ASCII LOWERCASE)
00191
                          RETURNS : ACCA (ASCII UPPERCASE)
00192
                      ж
00193
                     *****************
00194A COFA 81 61
                    A TPR CMPA #'a ACCA - 'a' ?
00195A COFC 25 06 C104
00196A COFE 81 7A A
                     CMPA #'z
BHI TPR1
ANDA #$DF
TPR1 RTS
*********
                      CMPA
BUS
                            BCS
                                   TPR1
                                            Branch if ACCA < 'a'
                                           ACCA - 'z' ?
00197A C100 22 02 C104
                                            Branch if ACCA > 'z'
00198A C102 84 DF
                 Α
                                           Convert Lowercase into uppercase
00199A C104 39
00200
                      *******************
00201
00202
                            NAME : EXPINP (RECEIVE DATA)
00203
00204
                     *******************
00205
                            ENTRY
                                    : NOTHING
00206
                     ж
00207
                          RETURNS : KEYDAT (RECEIVED DATA)
                     ж
                                     KEYDRF (RECEIVED FLAG)
00208
                     ж.
00209
                     00210
00211A C105 86 30 A EXPINP LDAA #$30 Test if RDRF=1?
00212A C107 B4 C000 A ANDA SR
00213A C10A 26 0F C11B BNE EXPIP1 Branch if RDRF=0
00214A C10C 86 05 A
00215A C10E B7 C000 A
00216A C111 B6 C001 A
00217A C114 B7 8003 A
                           LDAA #$D5
STAA CR
LDAA RDR
                                           Set RTS=High
                                            Read received data
                                  KEYDAT Store receive data
                            STAA
                                   0.KEYDRF
00218A C117 72 01 40
                            BSET
                      EXPIP2 RTI
00219A C11A 3B
00220A C11B B6 C001 A EXPIP1 LDAA 00221A C11E 20 FA C11A BRA
                                  RDR
                                           Enable interrupts
                                   EXPIP2
                            BRA
00222
                      **************************
00223
00224
                      w
                                   DATA TABLE
                                                                   ж
00225
00226
                      A DMDDE FCB $30,$08,$01,$06
00227A C120
              30
00228
                     *****************
```



00229 00230 00231		* * *			RESSES	* * *
00232 00233		****	*****	*****	******	******
00234A FFEA 00235		*	ORG	\$FFEA		
00236A FFEA	C000	A	FDB	EXPMN	IRO2	
00237A FFEC 00238A FFEE	C000	A A	FDB FDB	EXPMN EXPMN	CMI TRAP	
00239A FFF0	C000	A	FDB	EXPMN	SIO	
00240A FFF2 00241A FFF4	C000	A	FDB FDB	EXPMN EXPMN	TOI	
00242A FFF6	C000	A	FDB	EXPMN	ICI	
00243A FFF8 00244A FFFA	C105 C000	A	FDB FDB	EXPINP EXPMN	IRQ1/ISF SWI	
00245A FFFC	C000	A	FDB	EXPMN	NMI	
00246A FFFE 00247	C000	A *	FDB	EXPMN	RES	
00248			END			

#### 13.1 HARDWARE DESCRIPTION

## 13.1.1 Function

Compares a check sum, obtained from a data block in external memory, with a check sum stored beforehand in the data block and indicates whether or not they are the same using an LED.

## 13.1.2 Microcomputer Operation

The HD63B01Y0 accesses slow devices using the auto-memory-ready function. Signal  $\overline{\text{CS}_1}$  of the slow devices is input directly to the memory-ready pin by setting both the enable bit of memory-ready and the enable bit of auto-memory-ready to "1".

# 13.1.3 Peripheral Devices

HN482764G-3 EPROM: Used as an external memory. Its maximum access time is 300ms.

### 13.1.4 Circuit Diagram

Memory-ready circuit is shown in figure 13-1.




Figure 13-1. Memory-ready Circuit

## 13.1.5 Pin Functions

Pin functions for control of LED connection pins and slow device pins are shown in table 13-1.

Table 13-1. Pin Functions

Pin Name (HD63B01Y0)	Input/ Output	Active Level (High or Low)	Function	Program Label
P60	Output	Low	Turns on LED.	P6DTR
P52/MR	Input	Low	Memory-ready pin.	

## 13.1.6 Memory Map

Address decoding for this application example is shown in table 13-2. A slow memory device, the HN482764G-3, is allocated as external memory by the HD74HCl38 address decoder. Address buses  $A_{13}$ ,  $A_{14}$  and  $A_{15}$  are connected to A, B and C pins, respectively, of the HD74HCl38. Address space \$8000  $^{\circ}$  \$FFFF is divided into 8k-byte sections.

Table 13-2. Address Decoding

HD'	74HC]	L38												Address	Allocation
Inj	put					Ou	tpu	t							
Gı	G ₂ A	G ₂ B	С	В	A	Υn	Y 1	Ϋ́	Υ₂	Υ,,	Ϋ́	Υc	Y 7		
		-22		A ₁₄		- 0	-1	-2	-3	-4	-3	-0	-,		
Н	L	L	H	L	L	н	Н	Н	Н	L	Н	Н	н	8000 ∿ 9FFF	EPROM
H	L	L	H	L	Н	Н	н	H	Н	Н	L	н	н	A000 ∿ BFFF	Not Used
Н	L	L	Н	н	L	Н	Н	Н	н	н	Н	L	Н	C000 ∿ DFFF	Internal ROM
H	L	Ĺ	н	н	Н	Н	Н	Н	Н	Н	Н	Н	L	E000 ∿ FFFF	Internal ROM




Figure 13-2. Memory Map

# 13.1.7 Hardware Operation

Timing chart for the HD63B01Y0 and slow device HN482764G-3 is shown in figure 13-3.




Figure 13-3. Memory-Ready Bus Timing

# 13.2.1 Program Module Configuration

The program module configuration for determing check sum is shown in figure 13-4.




Figure 13-4. Program Module Configuration

# 13.2.2 Program Module Functions

Program module functions are summarized in table 13-3.

Table 13-3. Program Module Functions

No.	Program Module Name	Label	Function
0	MAIN PROGRAM	MRMN	Displays result of comparing check sums.
1	CHECK SUM	MRCHK	Obtains check sum of data block in external memory.

### 13.2.3 Program Module Process Flow (Main Program)

The flowchart in figure 13-5 shows the procedure for testing check sums as performed by the program module in figure 13-4.




Figure 13-5. Program Module Flowchart


Program Module Name: CHECK SUM

MCU/MPU: HD6301Y0/ HD6303Y Label: MRCHK

#### Function:

Obtains check sum of data block and compares check sum obtained with check sum stored beforehand.

Arguments:								
Conten	ts	Storage Location	No. of Bytes					
Entry	Data table starting address	IX	2					
Re- turns	Check sum result indicator	bit C (CCR)	l bit					



ROM (Bytes): 23
RAM (Bytes): 2
Stack (Bytes): 0
No. of cycles: 137
Reentrant: No
Relocatable: No
Interrupt OK?: Yes

#### Description:

- 1. Function Details
  - a. Argument details

IX: Holds the starting address of data table:

1 : Result

b. Example of MRCHK execution is shown in figure 13-6. If entry argument is as shown in part ① of figure 13-6, bit C is set to "1" as shown in part ② of figure 13-6 when the two check sums are the same.

# Specifications Notes:

"No. of cycles" in "Specifications" indicates the number of cycles required to obtain a check sum for  $9\ \mathrm{bytes}$ .

Program Module Name: CHECK SUM

MCU/MPU: HD6301Y0/ HD6303Y Label: MRCHK

# Description:

Table 13-4 Flag Functions

Register	bit C	Function
CCR	0	Indicates contents of external memory is not correct.
	1	Indicates contents of external memory is correct.




Figure 13-6. Example of MRCHK Execution

c. MRCHK calls neither the program modules nor subroutines.

## Description:

### 2. User Notes

- a. Initialize RAM/port 5 control register since the auto-memory-ready function is used.
- b. To check the contents of external memory, data, shown in figure 13-7, must be stored in memory.

#### External ROM





Figure 13-7. External ROM

3. RAM Allocation




Program Module Name: CHECK SUM

MCU/MPU: HD6301Y0/ HD6303Y Label: MRCHK


### Description:

4. Sample Application



# 5. Basic Operation

- a. IX is used as a pointer to data table.
- b. Sum of data is obtained by adding to ACCA.
- c. Data in data table is added to ACCA in sequence using index addressing mode. Carry generation is ignored.
- d. If contents of IX equals the address following the last byte of data, addition is terminated.
- e. LSD of addition result is compared with check sum stored beforehead.
- f. If these two strings of data are the same, bit C is set. If not the same, bit C is cleared and MRCHK execution is terminated.



### 13.4 SUBROUTINE DESCRIPTION

Subroutine Name: DISPLAY LED

MCU/MPU: HD6301Y0/ HD6303Y Label: MRLED


## Function:

Turns LED on and off, and executes software timer for 0.5s intervals (blinking LED)

# Basic Operation:

- Output condition of P₆₀ is tested.
   If Low, output High to turn off LED.
   If High, output Low to turn on LED.
- 2. Software timer for 0.5s intervals is executed.

## Program Module Using This Subroutine: -



00001 00002		*	***	RAM ALLO	CATION *************
00002		*	****	MAIN ACCO	CH LIDIA WANTANIA WANTANIA WANTANIA
00004A 0040			ORG	\$40	
00005		*			
00006A 0040	0002 A	CHEND	RMB	2	Address of check sum
00007		*			======================================
80000		*****	*****	ZWABOL D	EFINITIONS **********
00009 00010	0006 A	* P3DTR	EQU	\$06	Port 3 data register
00010		P4DDR	EQU	\$05	Port 4 data direction register
00012		RPSCR	EQU	\$14	RAM/port5 control register
00013		P6DTR	EQU	\$17	Port 6 data register
00014	0016 A	P6DDR	EQU	\$16	Port 6 data direction register
00015		*			
00016			*****	*****	**********
00017		*	М	ATM DDDGD	* AM : MRMN *
00018 00019		*	111	HIN FROOK	* ************************************
00019			*****	******	*******
00021		*			
00022A C000			ORG	\$C000	
00023	_	*			
00024A C000 8E	-	MRMN	LDS	#\$13F	Initialize stack pointer
00025A C003 86			LDAA	#\$FF P4DDR	Initialize port4 DDR
00026A C005 97 00027A C007 86			STAA LDAA	#\$F4	Initialize RAM/port5 control REG
00021A C001 33			STAA	RPSCR	THIRITIES WITH POLICE CONT. OF NEG
00029A COOB 86			LDAA	#01	Initialize port6
00030A C00D 97			STAA	P6DTR	
00031A COOF 97	16 A		STAA	P6DDR	
00032A C011 CE			LDX	#\$8000	Load strating ADDR of data table
00033A C014 8D			BSR	MRCHK	Execute MRCHK
00034A C016 25		MOMBIA	BCS	MRMN2	Branch if bit C = 1
00035A C018 8D 00036A C01A 20			BSR BRA	MRLED MRMN1	Execute LED Branch MRMN1
00036H C01H 20			BSR	MRLED	Execute LED
00037A CO1E 30			BRA	PEND	End of program
00039	, _ 001-	*			
00040		****	*****	*****	********
00041		*			*
00042		*	NAME :	CHECK SU	M (MRCHK) *
00043 00044		*	***	****	***********
00044		*	***	***	*
00045		*	ENTRY	: IX (D	ATA TABLE STARTING ADDR) *
00047		*	RETURN:		(C=1:TRUE,C=0:FALSE) *
00048		*			*
00049					*******
00050A C020 EC		MRCHK	LDD	0, X	Store correct check sum data ADDR
00051A C022 DD 00052A C024 4F	40 A		STD CLRA	CHEND	Clear register for addition
00052H C024 4F			INX		Load data table starting address
00055A C025 08			INX		
00055A C027 AB	00 A	MRCHK1		0.X	Add data to ACCA
00056A C029 08		····	INX		Increment data table pointer
00057A C02A 9C	40 A		CPX	CHEND	Test if addition is completed



```
00058A CO2C 26 F9 CO27
                           BNE
                                 MRCHK1
                                          Branch if not equal
00059A CO2E A1 00
                           CMPA
                                 0.X
                                          Compare data with check sum
00060A C030 26 02 C034
                           BNE
                                 MRCHK2
                                          Branch if not equal
00061A-C032 0D
                           SEC
                                          Set carry
00062A C033 39
                     MRCHK3 RTS
00063A C034 OC
                     MRCHK2 CLC
                                          Clear carry
00064A C035 20 FC C033
                           BRA
                                 MRCHK3
00065
00066
                     00067
83000
                     ж
                           NAME : MRLED (DISPLAY LED)
                                                                       ¥.
00069
                     ж
                                                                       Sk.
00070
                     00071A C037 7B 01 17
                                 O,P6DTR Test if LED on or off
                     MRLED BTST
                                          Branch if on
00072A C03A 27 05 C041
                           BEQ
                                 MRLED1
00073A C03C 4F
                           CLRA
                                          Load data to turn on LED
00074A C03D 97 17
                           STAA
                                 P6DTR
00075A C03F
          20 04 C045
                           BRA
                                 MRLED2
                                          Branch to LED2
00076A C041 86 01
                   Α
                    MRLED1 LDAA
                                 #$01
                                          Load data to turn off LED
00077A C043 97 17
                   Α
                           STAA
                                 P6DTR
00078A C045 CE 03E8
                   A MRLED2 LDX
                                 #1000
                                          Execute software timer for 0.5s
                   A MRLED3 LDAA
00079A C048 86 FA
                                 #250
00080A C04A 4A
                     MRLED4 DECA
00081A C04B 26 FD C04A
                           BNE
                                 MRLED4
00082A C04D 09
                           DEX
00083A C04E 26 F8 C048
                           BNE
                                 MRLED3
00084A C050 39
                           RTS
00085
00086
                     00087
88000
                                 VECTOR ADDRESSES
00089
00090
                     00091
00092A FFEA
                           ORG
                                 $FFEA
00093
00094A FFEA
             C000
                           FDB
                                 MRMN
                                          IRQ2
00095A FFEC
                                 MRMN
             C000
                           FDB
                                          CMI
00096A FFEE
             C000
                   Α
                           FDB
                                 MRMN
                                          TRAP
00097A FFF0
             C000
                   Α
                           FDB
                                 MRMN
                                          SIO
00098A FFF2
                                          TOI
             0000
                   Δ
                           FDB
                                 MRMN
00099A FFF4
                           FDB
                                 MRMN
                                          OCI
             C000
00100A FFF6
             C000
                   Α
                           FDB
                                 MRMN
                                          ICI
00101A FFF8
             C000
                   Α
                           FDB
                                 MRMN
                                          IRQ1/ISF
00102A FFFA
             C000
                   Α
                           FDB
                                 MRMN
                                          SWI
00103A FFFC
             C000
                   Α
                           FDB
                                 MRMN
                                          NMT
00104A FFFE
             C000
                   Α
                           FDB
                                 MRMN
                                          RES
00105
00106
                           END
```

### 14.1 HARDWARE DESCRIPTION

### 14.1.1 Function

Executes a test program for two low power dissipation mode: sleep mode and standby mode, and displays current mode and an 8-bit counter on LEDs.

### 14.1.2 Microcomputer Operation

The HD6301Y0 executes standby mode by clearing standby flag of RAM/ port 5 control register during  $\overline{\text{NMI}}$  interrupt routine; and executes sleep mode by instruction SLP execution corresponding to switch input. The MCU returns from standby mode by reset; returns from sleep mode by timer 2 interrupt.

### 14.1.3 Peripheral Devices

Switches and LEDs: SW1 and SW2 are used to execute sleep mode and standby mode, respectively, and LED1-LED3 indicate the current operating state of the HD6301Y0. Switch and LED setting for each mode are shown in table 14-1. In addition, LED4-LED11 are used to display an 8-bit counter during sleep mode.

Table 14-1. Switch Setting and Display for Each Mode

Test Mode	Switc]	n Setting	Display		
	SWl	SW2	LED1	LED2	LED3
Active Mode	OFF	OFF	OFF	OFF	ON
Sleep Mode	ON	OFF	OFF	ON	OFF
Standby Mode	OFF	ON	ON	OFF	ON (Note)

#### Note:

In standby mode, LED1 is displayed after returned from standby mode.



Low power dissipation mode circuit is shown in figure 14-1.




Figure 14-1. Low Power Dissipation Mode Circuit

# 14.1.5 Pin Functions

Pin functions at the interface between the HD6301YO and the switches and LEDs are shown in table 14-1.

Table 14-1. Pin Functions

Pin Name (HD6301Y0)	Input/ Output	Active Level (High or Low)	Function	Pin Name (SW, LED)	Program Label
P ₁₀	Output	High	Drives LED indi- cating active mode operation.	LED3	Plotr
P ₁₂	Output	High	Drives LED after exiting standby mode.	LED2	
P ₁₃	Output	High	Drives LED in- dicating sleep mode.	LED1	-
P 3 0	Output	High	Drives LEDs used as 8-bit binary	LED4	P3DTR
P 31	Output	High	counter.	LED5	
P 3 2	Output	High		LED6	
P 33	Output	High		LED7	
P 34	Output	High		LED8	
P 35	Output	High		LED9	
P ₃₆	Output	High		LED10	
P 37	Output	High		LED11	·
P ₆₁	Input	Low	Sleep mode switch input	SWl	P6DTR
NMI .	Input	Low	Standby mode switch input	sw2	
RES	Input	Low	Standby mode reset input	sw3	

## 14.1.6 Hardware Operation

# a. Standby mode

The timing chart for entering and exiting standby mode by the STBY flag is shown in figure 14-2.




Figure 14-2. Timing Chart for Standby Mode

## b. Sleep mode

The timing chart for sleep mode is shown in figure 14-3.




Figure 14-3. Timing Chart for Sleep Mode

# 14.2.1 Program Module Configuration

The program module configuration for low power dissipation mode is shown in figure 14-4.




Figure 14-4. Program Module Configuration

# 14.2.2 Program Module Functions

Program module functions are summarized in table 14-2.

Table 14-2. Program Module Functions

No.	Program Module Name	Label	Function
0	MAIN PROGRAM	LWPMN	Executes low power dissipation mode.
1	SLEEP MODE	LWPSP	Tests sleep mode operation.
2	STANDBY MODE	LWPST	Tests standby mode operation.

# 14.2.3 Program Module Process Flow (Main Program)

The flowchart in figure 14-5 shows the procedure for performing low power dissipation mode, using the program module in figure 14-4.




Figure 14-5. Program Module Flowchart



I

Program Module Name: SLEEP MODE

MCU/MPU: HD6301Y0


Label: LWPSP

### Function:

Tests sleep mode operation.

### Arguments:

None



### Specifications:

ROM (Bytes): 10

RAM (Bytes): 0
Stack (Bytes): 0
No. of cycles: 19
Reentrant: No
Relocatable: No
Interrupt OK?: Yes

### Description:

- 1. Function Details
  - a. LWPSP has no arguments.
  - b. Sleep mode is entered by switch 1 input.
  - LWPSP calls neither the program modules nor subroutines.
- 2. User Note

The following procedure must be executed before LWPSP execution.

a. Select DDR of port 1 as output.

### Specifications Notes:

N/A



MCU/MPU: HD6301Y0


Label: LWPSP

### Description:


3. RAM Allocation

RAM is not used during LWPSP execution.

4. Sample Application



- 5. Basic Operation
  - a. The LED indicating sleep mode is turned on and sleep mode is entered by the sleep instruction(SLP).
  - b. Timer 2 interrupt executes return from sleep mode, and the LED indicating sleep mode is turned off.




MCU/MPU: HD6301Y0


Label: LWPST

#### Function:

Tests standby mode operation.

Argume	ents:		
Conter	nts	Storage Location	No. of Bytes
Entry		. ———	
Re- turns	Value of stack pointer	STACK (RAM)	2
	LWPST execution flag	NMIF (RAM)	1





# Description:

- 1. Function Details
  - a. Argument details

STACK(RAM): Value of stack pointer when  $\overline{NMI}$  interrupt is executed.

NMIF(RAM): Used as flag indicating LWPST execution, i.e., standby mode.

b. Example of LWPST execution is shown in figure 14-6. Contents of CPU registers, before NMI interrupt by switch 2 input, are saved and LWPST is executed. Value of stack pointer is saved in STACK(RAM) and \$01 is stored in NMIF(RAM).

S	ne	ci	fί	ca	t. i	ons	No	te	s	:

N/A

# Description:





Figure 14-6. Example of LWPST Execution


- c. LWPST calls neither the program modules nor subroutines.
- 2. User Notes

The following procedure must be executed before LWPST execution.

- a. Initialize stack pointer since MMI interrupt is executed.
- 3. RAM Allocation



4. Sample Application



Program Module Name: STANDBY MODE

MCU/MPU: HD6301Y0

Label: LWPST

### Description:


### 5. Basic Operation

- a. Set flag NMIF(RAM) indicating LWPST execution.
- b. Save stack pointer in STACK (RAM).
- c. Set standby power bit of RAM/port 5 control register.
- d. Clear RAM enable bit of RAM/port 5 control register and disable RAM access to protect RAM data.
- e. Clear standby flag and enter standby mode.

MCU/MPU: HD6301Y0

Label: LWPST

### Flowchart:



### 14.4 SUBROUTINE DESCRIPTION

Subroutine Name: INCREMENT COUNTER

MCU/MPU: HD6301Y0

Label: LWPCN


### Function:

Increment counter for LED binary display.

### Basic Operation:

- 1. This subroutine is executed at every 32ms interrupt.
- 2. Two counters are used to count one second.
- LED counter is incremented at every interrupt. When this counter is "31", 1-second counter is counted up.

# Program Module Using This Subroutine: -



00001 00002					* ******	* RAM 6	ALLOCATION	*******
00003 00004A 00005	0040				*	ORG	\$40	
00005A 00007A 00008A 00009A 00010	0041 0042		0001 0001 0001 0002	A A	CNTRD CNTRI NMIF STACK	RMB RMB RMB RMB	1 1 1 2	1-second counter LED counter LWPST execution flag Value of stack pointer
00011 00012					*****	* SYMBO	OL DEFINIT	IONS ***********
00012 00013 00014 00015 00016 00017 00018 00019 00020 00021			0000 0002 0004 0006 0016 0017 001B 001C 001D 0014	AAAAAAA	P1DDR P1DTR P3DDR P3DTR P6DDR P6DTR TCSR3 TCONR T2CNT RP5CR	E0U E0U E0U E0U E0U E0U E0U E0U E0U	\$00 \$02 \$04 \$06 \$16 \$17 \$1B \$1C \$1D	Port1 data direction register Port1 data register Port3 data direction register Port3 data register Port6 data direction register Port6 data register Timer control register3 Time constant register Timer2 up counter RAM/port5 control register
00023 00024					******	******		**************************************
00025 00026					*		MAIN PRO	GRAM : LWPMN * *
00027 00028					*****	*****	**********	*******
00029A 00030	C000				*	ORG	\$C000	
00031A 00032A	C003	26	OD CO		LWPMN	BTST BNE	7,RPSCR LWPMN2	Test standby power bit
00033A 00034A 00035A 00036A 00037A 00038A	C007 C009 C00B C00D	97 86 97 8E	02 FF 06 013F	A A A A A A	LWPMN1	LDAA STAA LDAA STAA LDS BRA	#\$FE P1DTR #\$FF P3DTR #\$13F LWPMN3	Turn on active mode LED  Initialize stack pointer
00039A 00040A	C012	7B	01 42		LWPMN2		0,NMIF	Test if standby mode execution
00041A 00042A	C017	86	F6	A		LDAA STAA	#\$F6 P1DTR	Turn on standby mode LED
00043A 00044A 00045A 00046A	C01B C01D C01F C021	9E 86 97 97	43 01 00 04	AAAA	LWPMN3	LDS LDAA STAA STAA	STACK #\$01 P1DDR P3DDR	Load stack pointer Select ports 1 and 3 as output
00047A 00048A 00049A 00050A	C025 C027 C028	97 0E 4F	18	A		LDAA STAA CLI CLRA	#\$52 TCSR3	Initialize TCSR3 Enable interrupts Clear RAM
00051A 00052A 00053A 00054A	C02B C02D	97 97	40 41	A A	LWPMN4	STAA STAA SATS STST	NMIF CNTRD CNTRI 1,P6DTR	Test if sleep mode execution
00055A 00056A 00057A	C032 C034	27 BD	05 C0 C040	A	CM11114	BEQ JSR BRA	LWPMN5 LWPSP LWPMN4	Execute sleep mode



```
00058A C039 96 40 A LWPMN5 LDAA
                                 CNTRD
00059A C03B 43
                           COMA
00060A C03C 97 06 A
00061A C03E 20 EF C02F
                                 P3DTR
                           STAA
                                         Turn on LED binary counter
                          BRA
                                 I WPMN4
00062
                     ***************
00063
00064
                             NAME : LWPSP (SLEEP MODE)
00065
00066
                     *************
00067
00068
                            ENTER : NOTHING
00069
                          RETURNS : NOTHING
00070
00071
                    ****************
00072A C040 86 FB
                   A LWPSP LDAA #$FB
00073A C042 97 02
                           STAA
                                 P1DTR
                   Α
                                          Turn on sleep mode LED
00074A C044 1A
                           SLP
                                         Execute sleep mode
00075A C045 86 FE
                                 #$FE
                           LDAA
00076A C047 97 02
                                 P1DTR
                   Α
                           STAA
                                          Turn on active mode LED
00077A C049 39
                           RTS
00078
                     *************************************
00079
                     ж
                           NAME : LWPST (STANDBY MODE)
00080
00081
00082
                     *****************
00083
00084
                     ж
                            ENTER: NOTHING
                          RETURNS : STACK (STACK POINTER)
00085
00086
                                   NMIF (LWPST EXECUTION FLAG)*
00087
00088
                    **************
00089A CO4A 72 01 42 LWPST BSET 0.NMIF Set LWPST execution flag
                      STS
00090A C04D 9F 43 A
                                 STACK
                                         Store stack pointer
                                7.RPSCR Set standby power bit
1.RPSCR Clear RAM enable bit
00091A CO4F 72 80 14
                           BSET
00092A C052 71 FD 14
00093A C055 71 DF 14
                           BCLR
                          BCLR
                                 5,RP5CR Clear standby flag
00094A C058 20 FE C058 LWPST1 BRA LWPST1
00095
                     ***************
00096
                     ж
00097
                           NAME : LWPCN (INCREMENT COUNTER)
00098
                     *
00099
                     **************
00100A C05A 71 7F 1B
00101A C05D 7C 0041 A
                    LWPCN BCLR 7.TCSR3 Clear interrupt request flag
                      INC
LDAA
                                 CNTRI
                                         Increment LED counter
00102A C060 96 41
                   Α
                                 CNTRI
00103A C062 81 1F
                           CMPA
                                 #31
                   Α
00104A C064 27 01 C067
                          BEQ
                                 LWPCN1
                    LWPCN2 RTI
00105A C066 3B
00106A C067 4F
                    LWPCN1 CLRA
00107A C068 97 41
                                 CNTRI
                           STAA
                                          Turn on LED binary counter
00108A CO6A 7C 0040 A
                           INC
                                 CNTRD
                                          Increment 1-second counter
00109A C06D 20 F7 C066
                          BRA
                                 LWPCN2
00110
00111
                     *************
00112
                     *
00113
                                 VECTOR ADDRESSES
00114
```

00115		***	******	******	********	
00116		*				
00117A FFEA			ORG	\$FFEA		
00118A FFEA	C000	Α	FDB	LWPMN	IRQ2	
00119A FFEC	C05A	Α	FDB	LWPCN	CMI	
00120A FFEE	C000	Α	FDB	LWPMN	TRAP	
00121A FFF0	C000	Α	FDB	LWPMN	SIO	
00122A FFF2	C000	Α	FDB	LWPMN	TOI	
00123A FFF4	C000	Α	FDB	LWPMN	OCI	
00124A FFF6	C000	Α	FDB	LWPMN	ICI	
00125A FFF8	C000	Α	FDB	LWPMN	IRQ1/ISF	
00126A FFFA	C000	Α	FDB	LWPMN	SWI	
00127A FFFC	CO4A	Α	FDB	LWPST	NMI	
00128A FFFE	C000	Α	FDB	LWPMN	RES	
00129		*				
00130			END			



### 15.1 HARDWARE DESCRIPTION

### 15.1.1 Function

Executes test program of MCU runaway error and trap error detection (operation code error and address error), and displays result on LED.

### 15.1.2 Microcomputer Operation

The HD6301YO sends pulse to the HA1835P voltage regulator controlling bit 0 of port 7 and detects watchdog timer error. In addition, detects operation code error and address error using the trap function.

### 15.1.3 Peripheral Devices

Switches and LEDs: Switches SW1-SW3 are used to indicate the above three errors for testing. The generation of those errors and subsequent error handling is indicated by LED1-LED3. The relationship between switch settings and LED display is shown in table 15-1.

Table 15-1. Switch Setting and Display for Each Mode

Test Mode	Switc	h Setti	ng	Displa	У	
	SWl	sw2	sw3	LED1	LED2	LED3
Normal Operation	OFF	OFF	OFF	OFF	OFF	OFF
Watchdog Timer Error	ON	OFF	OFF	ON	OFF	OFF
Operation Code Error	OFF	ON	OFF	OFF	ON	OFF
Address Trap Error	OFF	OFF	ON	OFF	OFF	ON

HA1835P and Error Detection Circuit is shown in figure 15-1.




Figure 15-1. HA1835P and Error Detection Circuit

### 15.1.5 Pin Functions

Pin functions at the interface between the HD6301YO and switches, LEDs, and the HA1835P are shown in table 15-2.

Table 15-2. Pin Functions

Pin Name (HD6301Y0)	Input/ Output		Function	Pin Name (SW, LED, HA1835P)	Program Label
P ₅₀	Input	Low	Watchdog timer error generation switch	swl	P5DTR
P ₅₁	Input	Low	Operation code trap error generation switch	SW2	
P ₅₂	Input	Low	Address trap error generation switch	sw3	
P ₇₀	Output	E-144-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0	Outputs pulse to CLK pin of HA1835P	CLK	P7DTR
P ₇₁	Output	High	Drives LED indicating watchdog timer error generation	LED1	
P ₇₂	Output	High	Drives LED indicating operation code trap error generation	LED2	
P ₇₃	Output	High	Drives LED indicating address trap error generation	LED3	
RES	Input	Low	Inputs reset.	RES	

### 15.1.6 Hardware Operation

The timing chart for the watchdog timer function using the HA1835P is shown in figure 15-2.




Figure 15-2. Timing Chart for Watchdog Timer



### 15.2.1 Program Module Configuration

The program module configuration for the HA1835P control and error detection function is shown in figure 15-3.




Figure 15-3. Program Module Configuration

### 15.2.2 Program Module Functions

Program module functions are summarized in table 15-3.

Table 15-3. Program Module Functions

No.	Program Module Name	Label	Functions
0	MAIN PROGRAM	FSMN	Perform HA1835P control and error detection.
1	DETECT WATCHDOG TIMER ERROR	FSWD	Stop pulse output to HA1835P and check RES input.
2	DETECT OPERATION CODE ERROR	FSOP	Execute undefined operation code and check operation code error generation.
3	DETECT ADDRESS ERROR	FSADDR	Fetch instruction from other than ROM, RAM and check address error.
4	RETURN FROM ERROR BY TRAP	FSTRP	Return from operation code error and address error.



### 15.2.3 Program Module Process Flow (Main Program)

The flowchart in figure 15-4 demonstrates the procedure for detecting watchdog timer error, operation code error, and address error by SW1-3, using the program module in figure 15-3.




Figure 15-4. Program Module Flowchart

Program Module Name: DETECT WATCHDOG TIMER ERROR


MCU/MPU: HD6301Y0/ HD6303Y Label: FSWD

### Function:

When SWl is ON, detect watchdog timer error. When SWl is OFF, output pulse to bit 0 of port 7 every 20ms.

# Arguments:

None



### Specifications:

ROM (Bytes): 64

RAM (Bytes): 2
Stack (Bytes): 0
No. of cycles: 10041
Reentrant: No
Relocatable: No
Interrupt OK?: Yes

### Description:

- 1. Function Details
  - a. FSWD has no arguments.
  - b. Example of FSWD execution is shown in figure 15-5. When SWl is OFF, output pulse to bit 0 of port 7 every 20ms. When SWl is ON, stop pulse output

and turn on LED1 after reset.
When SW1 is OFF again, output pulse
to bit 0 of port 7 and turn off LED1.




Figure 15-5. Example of FSWD Execution

# Specifications Notes:




MCU/MPU: HD6301Y0/ HD6303Y Label: FSWD

# Description:

- c. FSWD calls neither the program modules nor subroutines.
- 2. User Notes

Use SWl independently of other switches.

3. RAM Allocation



4. Sample Application



- 5. Basic Operation
  - a. When SWl is ON, the following operations are performed.
    - i. After power ON, data is stored in CMRAM(RAM), an infinite loop is executed, and pulse output to the HA1835P is stop.
    - ii. The HA1835P determines this status as system runaway and sets RES pin to LOW.
    - iii. After reset, data in CMRAM(RAM) is compared with data previously stored. If these are the same, LED1 is turned on.
  - b. When SW1 is OFF, 10 ms software timer is executed and the output to bit 0 of port 7 is inversed.

MCU/MPU: HD6301Y0/ HD6303Y


Flowchart: FSWD FSWD (0, P5DTR)=0(0,P5DTR)= Test if SWl is ON. (0,P5DTR)=1 $0 \rightarrow 1$ , P7DTR Turn off LED1.  $0 \rightarrow C M R A M$ Initialize RAM for comparison data.  $0 \rightarrow CMRAM+1$  $$682 \rightarrow ACCD$ FSWD1 (ACCD) - 1→ACCD Execute 10 ms software timer.  $(ACCD) \neq 0$ (ACCD)=0(ACCD) = 0(0, P7DTR)=1(0, P7DTR) =Test if bit 0 of port 7 is 1. (0,P7DTR)=0FSWD2 Output High to bit 0 of port 7.  $1\rightarrow 0$ , P7DTR  $0 \rightarrow 0$ , P7DTR Output Low to bit 0 of port 7. FSWD3 R T S

Program Module Name: DETECT WATCHDOG

TIMER ERROR

MCU/MPU: HD6301Y0/ HD6303Y

Label: FSWD




OPERATION CODE


ERROR

MCU/MPU: HD6301Y0/ HD6303Y Label: FSOP

### Function:

When SW2 is ON, execute an undefined operation code and generate an operation code error. If operation code error is detected, turn on LED2. When SW2 is turned OFF, turn off LED2.





### Description:

- 1. Function Details
  - a. Argument details

TRMD(RAM): Contains data indicating operation code error.

- b. Example of FSOP execution is shown in figure 15-6. When operation error is generated, turn on LED2.
- c. FSOP calls an other program module as shown in Table 15-4.




Figure 15-6. Example of FSOP Execution

# Specifications Notes:

"No. of cycles" in "Specifications" indicates the number of cycles required to handle an operation code error.

Program Module Name: DETECT

OPERATION CODE ERROR

MCU/MPU: HD6301Y0/

HD6303Y

Label: FSOP

# Description:

Table 15-4. Program Module Called by FSOP


Program Module Name Label Function

RETURN FROM ERROR FSTRP Return from operation code error or address BY TRAP error.

2. User Notes

Use SW2 independentry.

3. RAM Allocation




4. Sample Application



- 5. Basic Operation
  - a. When SW2 is ON, execute operation as follows;
    - i. TRMD(RAM) is cleared to indicate operation code error.
    - ii. Undefined operation code "\$87" is executed.
    - iii. LED2 is turned on after returning from trap interrupts.
  - b. When SW2 is turned OFF, turn off LED2.

ERROR




Program Module Name: DETECT ADDRESS ERROR


MCU/MPU: HD6301Y0/ HD6303Y Label: FSADDR

### Function:

When SW3 is ON, jump to address for I/O ports and generate address error. If address error is detected, turn on LED3. When SW3 is turned OFF, turn off LED3.

Arguments	<u>:</u>		
Contents		Storage Location	No. of Bytes
Entry			
Re- Err		TRMD (RAM)	1
		•	





### Description:

- 1. Function Details
  - a. Argument details

TRMD(RAM): Contains data indicating address error.

b. Example of FSADDR execution is shown in figure 15-7. When address error is generated, turn on LED3.




Figure 15-7. Example of FSADDR Execution

generation

### Specifications Notes:

"No. of cycles" in "Specifications" indicates the number of cycles required when address error is generated.

MCU/MPU: HD6301Y0/ HD6303Y Label: FSADDR

# Description:

c. FSADDR calls an other program module as shown in Table 15-5.

Table 15-5. Program Module Called in FSADDR


Program Module Name Label Functions

RETURN FROM ERROR FSADDR Return from operation code error or BY TRAP address error.

2. User Notes

Use SW3 independently of other switches.

3. RAM Allocation




4. Sample Application



- 5. Basic Operation
  - a. When SW3 is ON, execute operations as follows;
    - i. Store "1" in TRMD(RAM) to indicate address error.
    - ii. Execute "JMP 3" to jump to port 3 data register.
    - iii. Turn on LED3 after returning from trap interrupts.
  - b. When SW3 is turned OFF, turn off LED3.

MCU/MPU: HD6301Y0/

Label: FSADDR





RETURN FROM MCU/MPU: HD6301Y0/
ERROR BY TRAP HD6303Y

### Function:

When operation code error or address error is generated, return to the program where interrupts are generated by controlling the program counter.

Argume	nts:			
Conten	ts 		Storage Location	
Entry	Error M	iode	TRMD (RAM)	1
Re- turns				





### Description:

- 1. Function Details
  - a. Argument details

TRMD(RAM): Holds data indicating what error is generated.

Table 15-6 shows flag functions.

b. Example of FSTRP execution is shown in figure 15-8. If entry argument is as shown in part (1) of figure 15-8, data for program counter in stack area is changed as shown in part (2) of figure 15-8.

#### Specifications Notes:

"No of cycles" in "Specifications" indicates the number of cycles required when operation code error is generated.



Program Module Name: RETURN FROM ERROR BY TRAP

MCU/MPU: HD6301Y0/ HD6303Y Label: FSTRP

# Description:

Table 15-6. Flag Functions

Label	bit 0	Function
TRMD	0	Execute routine for operation code error generation.
	1	Execute routine for address error generation.




Figure 15-8. Example of FSTRP Execution

### 2. User Notes

Execute FSTRP with routines beginning of labels FSOP or FSADDR.

# 3. RAM Allocation

Label	pel RAM		Description			
	b7	р0				
TRMD			Data indicating operation address error.	on code	error	or

ERROR BY TRAP

MCU/MPU: HD6301Y0/ HD6303Y

Description:

4. Sample Application



# 5. Basic Operation

- Depending on data in TRMD(RAM), either an operation code error or address error has occurred.
- b. In the case of an operation code error, add "1" to the program counter saved on the stack, and execute the program from the instruction address following that where the operation code error was generated.
- c. In the case of an address error, change data in the stack area to execute the program from the label "FSADR1" in routine FSADDR. An address error is generated when "JMP 3" is executed and the program attempts to execute address \$3.


Program Module Name: RETURN FROM

ERROR BY TRAP

MCU/MPU: HD6301Y0/ HD6303Y

1

Label: FSTRP



# 15.4 SUBROUTINE DESCRIPTION

This application example calls no subroutines.

# 15.5 PROGRAM LISTING

00001	*			
00002 00003	****	RAM ALLOCATION	*****************	**
00004A 0040 00005	ж	ORG \$40		
00006A 0040 0002 00007A 0042 0001		RMB 2 RMB 1	Data for comparing Error mode	
00008	*			
00009 00010	**** *	SYMBOL DEFINI	**************************************	: <b>*</b> *
00011 0018 00012 0014		EQU \$18 EQU \$14	Port 7 data register RAM/PORT5 control regis	tor
00013 0019	A PSDTR	EQU \$15	Port 5 data register	
00014 0020 00015		EQU \$20 *******	Port 5 data direction r	
00016 00017	* *	MAIN PROGRAM	FSMN	*
00018	*			*
00019 00020	*****	*********	**************************************	:жж
00021A C000 00022	*	DRG \$C000		
00023A C000 8E 013F		LDS #\$13F	Initialize stack pointe Check watchdog timer er	
00025A C005 8D 43 0		BSR FSWD BSR FSOP	Check operation error	1.01.
00026A C007 8D 5A 0	• • • •	BSR FSADDR BRA FSMN1	Check address error	
00028 00029		********	**************	*** *
00030	* NA	AME : FSWD (DETE	CT WATCHDOG TIMER ERROR)	*
00031 00032	* ****	******	**********	* ***
00033 00034	*	ENTRY : NO	HING	* .
00035 00036	*	RETURNS : NO		*
00037	****		***************	
00038A C00B 7B 01 1		BTST 0,P5DTF BEQ FSWD4	R Test if SW1=ON Branch if SW1=ON	
00040A C010 71 FD 1		BCLR 1,P7DTF	R Turn off LED1 Clear CMRAM	
00042A C016 7F 0041	l A	CLR CMRAM+1		
00043A C019 CC 0682 00044A C01C 83 0001		LDD #\$682 SUBD #1	Execute 10 ms software	timer
00045A C01F 26 FB 0		BNE FSWD1 BTST 0,P7DTF	R Test if P70 = 1	
00047A C024 27 05 0	02B	BEQ FSWD2	Branch if P70 = 0	
00048A C026 71 FE 1		BCLR 0,P7DTF BRA FSWD3	R Output Low to P70	
00050A C02B 72 01 1 00051A C02E 39	LB FSWD2 FSWD3	BSET 0,P7DTF	R Output High to P70	
00052A C02F 86 55	A FSWD4	LDAA #\$55	Test if CMRAM=\$55	
00053A C031 91 40 00054A C033 26 0B (	A 0040	CMPA CMRAM BNE FSWD5	Branch if not equal	
00055A C035 86 AA 00056A C037 91 41	A A	LDAA #\$AA CMPA CMRAM+1	Test if CMRAM+1=\$AA	
00057A C039 26 05 0		BNE FSWD5	Branch if not equal	



```
00058A C03B 72 02 18
00059A C03E 20 EE C02E
                            BSET
                                  1,P7DTR Turn on LED1
                            BRA
                                  FSWD3
00060A C040 86 55
                   A FSWDS
                           LDAA
                                  #$55
                                          Initialize CMRAM: CMRAM+1
00061A C042 97 40
                            STAA
                                  CMRAM
                   Α
00062A C044 86 AA
                   Α
                            LDAA
                                  #$AA
00063A C046 97 41
                   Α
                            STAA
                                  CMRAM+1
00064A C048 20 FE C048 FSWD6 BRA
                                  FSWD6
00065
                     *****************
00066
                         NAME : FSOP (DETECT OPERATION CODE ERROR)
00067
00068
00069
                     ******************
00070
00071
                            ENTRY
                                   : NOTHING
00072
                           RETURNS : TRMD (ERROR MODE)
                     ж
00073
00074
                     ***************
                            BTST 1,P5DTR Test if SW2=ON
00075A C04A 7B 02 15
                     FSOP.
00076A CO4D 26 10 CO5F
                            BNE
                                  FSOP2
                                          Branch if SW2=DN
00077A CO4F 7F 0042 A
                            CLR
                                  TRMD
                                          Clear TRMD
                                  $87
00078A C052
              87
                            FCB
                                          Execut undefined op-code
00079A C053 96 42
                   Α
                            LDAA
                                  TRMD
                                          Test if TRMD=1?
00080A C055 27 03 C05A 00081A C057 72 04 18
                            BEQ
                                  FSOP1
                                          Branch if TRMD=0
                                  2.P7DTR
                            BSET
                                          Turn on LED2
00082A C05A 7B 02 15
                     FSOP1
                                  1,PSDTR
                                          Test if SW2=OFF
                           BTST
                                          Branch if SW2=OFF
                                  FSOP3
00083A C05D 27 03 C062
                            BEQ
00084A COSF 71 FB 18
                     ESOP2
                           BCL R
                                  2.P7DTR
                                          Turn off LED2
00085A C062 39
                     FSOP3
                           RTS
                     ******************
00086
00087
88000
                            NAME : FSADDR (DETECT ADDRESS ERROR)
00089
00090
                     ****************
00091
                     ж
00092
                           FNTRY
                                   : NOTHING
                            RETURNS : TRMD (ERROR MODE)
00093
00094
00095
                     *****************
00096A C063 7B 04 15
00097A C066 26 13 C07B
                     FSADDR BTST 2,PSDTR Test if SW3=ON
                                  FSADR3
                                          Branch if SW3=ON
                           BNE
                                  #1
                                          Store 1 in TRMD
00098A C068 86 01
                   Α
                            LDAA
00099A C06A 97 42
                            STAA
                                  TRMD
                                          Execute address error mode Test if TRMD=0?
00100A CO6C 7E 0003 A
                            JMP
                                  3
00101A CO6F
          96 42
                   Α
                            LDAA
                                  TRMD
                                          Branch if TRMD=L
00102A C071 26 03 C076
                            BNE
                                  FSADR2
00103A C073 72 08 18
                     FSADR1 BSET
                                  3,P7DTR
                                          Turn on LED3
                                  2.PSDTR
00104A C076 7B 04 15
                     FSADR2 BTST
                                          Test if SW3=OFF
00105A C079 26 03 C07E
                                  FSADR4
                                          Branch if SW3=ON
                            BNE
00106A C07B 71 F7 18
                     FSADR3 BCLR
                                  3, P7DTR
                                          Turn off LED3
00107A CO7E 39
                     FSADR4 RTS
                     *******************
00108
00109
                          NAME : FSTRP (RETURN FROM ERROR BY TRAP)
00110
00111
00112
                     00113
00114
                            ENTRY : TRMD (ERROR MODE)
```

```
00115
                             RETURNS : NOTHING
00116
00117
                      ***************
00118A CO7F 30
                      FSTRP TSX
                                            Load stack pointer into ACCD
00119A C080 18
                             XGDX
00120A C081 C3 0005
                             ADDD
                                    #$5
                                            Calcurate program counter
00121A C084 18
                             XGDX
00122A C085 96 42
                                   TRMD
                             LDAA
                                            Test if op-code or address error?
00123A C087 26 0B C094
                             BNE
                                   FSTRP1
                                            Branch if address error
00124A C089 86 01
                    Α
                             LDAA
                                            Store 1 in TRMD
                                   #1
00125A C08B 97 42
                                    TRMD
                    Α
                             STAA
00126A COBD EC 00
                             LDD
                                    0,X
                                            Increment program counter
                             ADDD
00127A CO8F C3 0001
                    Α
                                   #1
00128A C092 20 06 C09A
00129A C094 7F 0042 A
                             BRA
                                   FSTRP2
                    A FSTRP1 CLR
                                   TRMD
                                            Clear TRMD
00130A C097 FC C073
                    Α
                             LDD
                                   ESADR1
00131A C09A ED 00
                    A FSTRP2 STD
                                   0,X
                                            Store program counter
00132A C09C 3B
                             RTI
00133
                      00134
                      ж
00135
                      *
                             VECTOR ADDRESSES
00136
                      ж
00137
                      00138
00139A FFEA
                             ORG
                                   $FFEA
00140
00141A FFEA
              C000
                             FDB
                                   FSMN
                                            IRQ2
00142A FFEC
              C000
                             FDB
                                   FSMN
                    Α
                                            CMI
00143A FFEE
              CO7F
                             FDB
                                   FSTRP
                                            TRAP
                    Δ
00144A FFF0
              C000
                    Α
                             FDB
                                   FSMN
                                            SIO
00145A FFF2
              C000
                             FDB
                                   FSMN
                    Α
                                            TOI
00146A FFF4
              C000
                    Α
                             FDB
                                   FSMN
                                            DCI
00147A FFF6
              C000
                             FDB
                                   FSMN
                                            ICI
00148A FFF8
              C000
                    Α
                             FDB
                                   FSMN
                                            IRQ1/ISF
00149A FFFA
              C000
                    Α
                             FDB
                                   ĖSMN
                                            SWI
00150A FFFC
              C000
                    Α
                             FDB
                                   FSMN
                                            NMI
00151A FFFE
              C000
                    Α
                             FDB
                                   FSMN
                                            RES
00152
00153
                             END
```



# HD6301/HD6303 SERIES HANDBOOK

Section Nine

C Language Programming Techniques

# Section 9 C Language Programming Techniques Table of Contents

		Page
1. HC	W TO USE APPLICATION NOTES	1105
1.1 H	ardware Section	1107
1.1.1	Function	1107
1.1.2	Microcontroller Applications	1107
1.1.3	Circuit Diagram	1108
1.1.4	Memory Map	1109
1.1.5	Pin Functions	1110
1.1.6	Hardware Operation	1111
1.2 S	oftware Section	1112
1.2.1	Program Module Configuration	1112
1.2.2	Program Module Functions	1113
1.2.3	Program Module Sample Application (Main Program)	1114
1.3 P	rogram Module Section	1116
1.3.1	Page Heading	1117
1.3.2	Function	1117
1.3.3	Arguments	1117
1.3.4	Libraries Required for Program Execution	1118
1.3.5	Specifications	1119
1.3.6	Description	1120
1.3.7	PAD	1123
1.4 S	ubroutine Section	1124
1.4.1	Page Heading	1125
1.4.2	Function	1125
1.4.3	Basic Operation	1125
1.4.4	Program Modules That Use This Function	1126
1.4.5	PAD	1126
1.5 P	rogram Listing Section	1127
1.5.1	Main Program Listing	1127
1.5.2	C Source Listing	1128
1.5.3	Output Object Listing of C Compliler	1131
1.5.4	Linkage Listing	1132

1.6 P	Program Module Use					
1.7 P	ad Symbols Description					
1.8 S	ymbols	1138				
2. DA	RLINGTON TRANSISTOR DRIVE (LED DYNAMIC DISPLAY)	1139				
2.1 H	ardware Description	1139				
2.1.1	Function	1139				
2.1.2	Microcontroller Applications	1139				
2.1.3	Circuit Diagram	1139				
2.1.4	Pin Functions	1140				
2.1.5	Hardware Operation	1141				
2.2 S	oftware Description	1142				
2.2.1	Program Module Configuration	1142				
2.2.2	Program Module Functions	1142				
	Program Module Sample Application (Main Program)	1143				
2.2.0	Trogram Module Sample Application (Main Trogram)	1140				
2.3 P	rogram Module Description	1144				
2.4 P	rogram Listing	1152				
2.4.1	Main Program Listing	1152				
2.4.2	C Source Listing	1153				
2.4.3	Output Object Listing of C Complier	1154				
2.4.4	Linkage Listing	1157				
3. 8×	4 KEY MATRIX	1159				
3.1 H	ardware Description	1159				
3.1.1	Function	1159				
3.1.2	Microcontroller Applications	1159				
3.1.3	Circuit Diagram	1160				
3.1.4	Pin Functions	1161				
3.1.5	Hardware Operation	1161				
3.2 S	oftware Description	1162				
3.2.1	Program Module Configuration	1162				
3.2.2	Program Module Functions	1162				
	Program Module Sample Application (Main Program)	1163				



3.3 Program Module Description	1165
3.4 Program Listing	1177
3.4.1 Main Program Listing	1177
3.4.2 C Source Listing	1178
3.4.3 Output Object Listing of C Compiler	1180
3.4.4 Linkage Listing	1185
4. EXTERNAL EXPANSION	1187
4.1 Hardware Description	1187
4.1.1 Function	1187
4.1.2 Microcontroller Applications	1187
4.1.3 Circuit Diagram	1187
4.1.4 Memory Map	1188
4.1.5 Hardware Operation	1189
4.2 Software Description	1190
4.2.1 Program Module Configuration	1190
4.2.2 Program Module Functions	1190
4.2.3 Program Module Sample Application (Main Program)	1192
4.3 Program Module Description	1194
4.4 Program Listing	1220
4.4.1 Main Program Listing	1220
4.4.2 C Source Listing	1222
4.4.3 Output Object Listing of Compiler	1226
4.4.4 Linkage Listing	1232
APPENDIX A.	
C Program and Assembly Program Comparison	1235



## **FOREWORD**

The HD6301 series is composed of 8-bit single chip CMOS microprogrammed microcontrollers. The HD6301 series provides pipeline Control, halt, and memory-ready functions for processing data. This apprication note contains C language programs which are described using application functions routines as examples. In general, it is difficult to write a program in a high-level language like C which carries out low level functions, such as controlling ports, timer interrupts, etc.

However, this application note's program have been written in C, using mainly the hardware control functions listed above, and have been written to help users design hardware systems, employing specific circuit diagrams, timing charts and program modules.

This application note also contains assembly language program descriptions, with functions equivalent to the C language programs.

Please use these descriptions to compare the two languages.

#### Caution:

Test the application examples, in this application note for proper results before incorporating them into production operations systems.



# REFERENCES

• HD6301 Series Application Notes

• HD6301X0, HD6303X Application Notes

• VAX/VMS6301C Compiler User's Manual

• C Language Manual

(C Language) (ADJ-502-003)

(Hardware) (68-3-11)

(HS31VCLV1S)

(S999CLL1M)

# SECTION 1. HOW TO USE APPLICATION NOTES

This chapter describes the configuration for all system application examples in this application note.

Each application example in this application note is divided into 5 sections, as shown in Figure 1-1.




Figure 1-1. Application Example Configuration



#### 1. Hardware

Describes the function, circuit diagram, and hardware operation of the HD6301 hardware example.

#### 2. Software

Describes the program module which controls the hardware in the hardware section example and shows the main program using all program modules.

## 3. Program Module

Describes the program modules presented in the software section in detail program written in modular format allow more efficient system use.

#### 4. Subroutine

Describes the subroutines used in the above program modules. Refer to this section when necessary while using the program modules.

## 5. Program Listing

Presents the sample application program listings for the above modules.

A detailed explanation of all five sections follows.

## 1.1 Hardware Section

#### 1.1.1 Function

"Function" describes system specifications for the hardware used in the particular application (figure 1-2).

#### 4.1.1 Function

The external expansion application controls external memory and peripheral LSIs using the HD6301Y0. It uses the HD6350 (ACIA) as an asynchronous serial interface with a console typewriter, It also controls a liquid crystal module H2571 and displays console typewriter input characters using the HD6321 (PIA).

Figure 1-2. Function Section

## 1.1.2 Microcontroller Applications

"Microcontroller Applications" describe the functions of the microcontroller, in the particular application (figure 1-3).

#### 4.1.2 Microcontroller Applications

This application interfaces with external LSIs through an address bus, data bus, and control signals  $(R/\overline{W})$  and E) using the HD6301Y0 external expansion function.

Figure 1-3. Microcontroller Applications



# 1.1.3 Circuit Diagram

"Circuit Diagram" shows the circuit diagram for the hardware specified above (figure 1-4). Note: All the microcontrollers described in the application note use plastic DIPs.




Figure 1-4. Circuit Diagram Section

#### 1.1.4 Memory Map

Describes address decoding and system memory map for the application system (figure 1-5). (used in Section 4, "External Expansion" only.)

#### 4.1.4 Memory Map

Memories and peripheral LSIs are allocated in external address space using an address decoder (HD74HC138).

Address lines A13, A14 and A15 are connected to pins A, B and C of the HD74HC138. Address space \$8000-\$FFFF is divided into 8k-byte units. Table 4-1 shows the system address decoding.

Table 4-1. System Address Decoding

HD74HC138 Input						Out	put				
G1	G2A	4 G2	ВС	B A14	A 1 A1:	- Y4	Y 5	Y 6	¥7	Address	Allocation
H	L	L	L	L	L	L	H	Н	H	\$8000-\$9FFF	RAM
H	L	L	L	L	H	H	L	Н	H	\$A000-\$BFFF	PIA
H	L	L	L	Н	L	H	Н	L	H	\$C000-\$DFFF	ACIA
H	L	L	Ĺ	H	Н	H	H	Н	L	\$E000 -\$FFFF	ROM

Figure 4-2 shows system memory map.




Figure 1-5. Memory Map Section

#### 1.1.5 Pin Functions

A table describes the pin functions for interfacing with external circuits (figure 1-6).

#### 2.1.4 Pin Functions

Table 2-1 shows the pin functions at the interface between the HD6301X0 and an 8-digit x 8-segment LED.

Table 2-1. Pin Functions

Pin Name (HD6301X0)	Input/ Output	Active Level (High or Low)	Function	Pin name (LED)	Program Label
P60	Output	High	Outputs digit data to	DIG1	
P61	Output	High	8-digit x 8-segment LED.	DIG2	
P62	Output	High		DIG3	
P63	Output	High		DIG4	P6DTR
P64	Output	High		DIG5	TODIK
P65	Output	High		DIG6	
P66	Output	High		DIG7	
P67	Output	High		DIG8	
P10	Output	Low	Outputs segment data to	a	
P11	Output	Low	8-digit x 8-segment LED.	b	
P12	Output	Low	<u>a</u>	С	
P13	Output	Low	f g b	d	P1DTR
P14	Output	Low	_ min _	е	PIDIR
P15	Output	Low	e c h	f	
P16	Output	Low	d	g	
P17	Output	Low	Segment Pattern	h	

• " Active level" in table 1 indicates the following:

High : logical 1 Low : logical 0

- : logical 1 or logical 0

Figure 1-6. Pin Functions Section

#### 1.1.6 Hardware Operation

Timing charts describe hardware operations required to control external circuits (figure 1-7).




Figure 1-7. Hardware Operation



#### 1.2 Software Section

#### 1.2.1 Program Module Configuration

"Program Module Configuration" describes the program modules for controlling the hardware specified in the hardware section (figure 1-8). Each module in the program module configuration figure has module number (1-N) in the upper right hardcorner. The module number of the main assembly language program is 0.

#### 4.2.1 Program Module Configuration

Figure 4-4 shows the program module configuration which displays data input from a console typewriter, using the circuit in Figure 4-1.




Figure 4-4. Program Module Configuration

Refer to Section 4.3 "Program Module Description" discusses these modules for details.

Figure 1-8. Program Module Configuration Section



## 1.2.2 Program Module Functions

"Program Module Functions" explains the functions of each program module presented in the program module configuration. "No." in the table matches the module number in the program module configuration (figure 1-9).

#### 4.2.2 Program Module Functions

Table 4-2 summaries the program module functions.

Table 4-2. Program Module Functions

Νo.	Program Module Name	Library Function	Function	Language
0	Main program	EXPMN	Initializes instructions, such as ORG, LDS, and CLI, which do not exist in C. Calls expin function and main function	ASM
1	Interrupt reception	EXPINP	Receives and processes IRQ interrupt	ASM
2	Initialization	expin	Initializes global variables, FIA, ACIA, and LCD-II	С
3	Data processing	main	Displays key data, input from console typewriter, on liquid crystal display (H2571 and prints the data on the console typewriter	•
4	Receive data	expip	Receives key data from the console typewriter through an IRQ interrupt	С
5	LCD-II initialization	expint	Initializes LCD-II	С
6	Display Character	expdsp	Displays characters on LCD	С
	Send data	expout	Sends data to console typewriter	С

Figure 1-9. Program Module Functions Section

## 1.2.3 Program Module Sample Application (Main Program)

"Program Module Sample Application (Main Program)" explains a sample program in flowchart format using the program module described in the program module configuration (figure 1-10).




Figure 1-10. Program Module Sample Application (Main Program)

Further figures described the flow of program modules shown in general flowchart of main program (figure 1-11).




Figure 1-11. Sample Application (Other Routines)

# 1.3 Program Module Section

The program module detailed description format is shown in figure 1-12.




Figure 1-12. Program Module Format



#### 1.3.1 Page Heading

Each page in this section is headed by the program modules name and the library function by which it is called (figure 1-12).

#### 1.3.2 Function

"Function" describes the program module functions (figure 1-13).

#### Function

The receive data module receives data from console typewriter and stores key data in global variable 'keydat'.

Figure 1-13. Function Section

## 1.3.3 Arguments

"Arguments" describe both entry and return arguments for the program module (figure 1-14).

- Contents: The contens of the arguments.
- Storage location: Location of arguments (global variables).
- No. of bytes: The argument length.

Entry		_	_
Returns	Received data (ASCII code)	keydat (global variable)	2
	Received data flag	keydrf (global variable)	2

Figure 1-14. Arguments Section



## 1.3.4 Libraries Required for Program Execution

"Libraries Required for Program Execution" describes the libraries which must be linked for the program to execute (figure 1-15).

Standard Library Functions (C31LIB. OBJ): Prior to using a program, the library functions and the subroutines used by the library functions must be linked. The library functions are stored in "C31LIB, OBJ".

Run-Time Routines (C31RUN. OBJ, C31RUNF. OBJ): Run-time routines are called from the object programs, generated by the compiler, during execution.

The following two files are supplied:

- · C31RUN, OBJ
- C31RUNF, OBJ

Link "C31RUN. OBJ" when only integers are used in the module or "C31RUNF. OBJ" when integers and floating point numbers are used. These files should not both be linked.

The module in this example does not use the standard library functions. C31LIB. OBJ should not be linked, but run-time routine, C31RUN. OBJ should be linked, since it uses only integers.			
	Required/Not Required		
C31LIB. OBJ	Not required		
C31RUN. OBJ	Required		
C31RUNF. OBJ	Not required		
· · · · · · · · · · · · · · · · · · ·			
	C31LIB. OBJ		

Figure 1-15. Libraries Required for Program Execution Section

#### 1.3.5 Specifications

"Specifications" describes the program module specifications as follows (figure 1-16):

- ROM (bytes): Amount of ROM used by thr program module.
- RAM (bytes): Amount of RAM used by the program module. RAM used for stack is not included.
- Stack (bytes): Size of the stack used by the program module. The stack area used by a subroutine
  called from a user program is not included. When a program module is executed, memory for the
  stack must be reserved in RAM.
- No. of cycles: Maximum number of execution cycles required by the program module, calculated as follows:

Execution time (s) = Number of cycles x Cycle time

Cycle time (s) = 4/(External oscillator (Hz))

- Reentrant: Indicates whether a program module has a structure which can be called from two or more routines at the same time.
- Relocatable: Indicates whether a program module can be located in any memory space.
- Interruptible: Indicates whether the CPU will continue with normal execution after servicing an interrupt routine. If not, inhibit interrupts before and after the program module is called.

## **Specifications** ROM (bytes): 48 RAM (bytes): 4 Stack (bytes): 0 No of cycles: 63 (Note) Reentrant: No Relocatable: No Interruptible: No Note: Ox indicates a hexadecimal number in C.

Figure 1-16. Specifications Section



#### 1.3.6 Description

"Description" described the functions of the program module in detail and the precautions to follow (figure 1-17).

Function Details: "Function Details" gives an execution example and detailed functions of the program module.

User Notes: "User Notes" explains notes and limitations on executing the program module.

Be sure to read these notes when using the program modules.

Argument details: Global variable 'keydat' contains 1-byte of key data (ASCII) from the console typewriter. Global variable 'keydrf' is a flag indicating that data has been received. Table 4-3 shows flag functions.

**Example:** Figure 4-8 shows an example of program module 'expip' execution. If key "a" on the console typewriter is pressed as shown in  $\Omega$ , the received data is put in the key data buffer and oxff is stored in 'keydrf' as shown in  $\Omega$ .




Figure 4-8. Program Module expip Execution Example

Table 4-3. Flag Functions

Variable Name	Flag	Indicates
Keydrf	0x00	No data has been received
	0xff	Data has been received and stored in buffer

#### User Notes

- Initialize ACIA because ACIA is controlled by the microcontroller external extension. After initialization ACIA can receive data from the console typewriter.
- 2. Clear bit I and enables interrupt for IRQ interrupt.

Figure 1-17. Description Section

**Variable Description:** "Variable Description" explains the names and functions of the global variables used by the program module (figure 1-18).




Figure 1-18. Variable Description Section

**Sample Application:** "Sample Application" gives an example of the program module execution (figure 1-19).




Figure 1-19. Sample Application Example

**Basic Operation:** "Basic Operation" explains the basic operation of the program module (figure 1-20).

#### **Basic Operation**

Figures 4-11 and 4-12 show ACIA control. Figure 4-11 shows ACIA initialization. Figure 4-12 shows now received data is read after an interrupt.

Note that this control method applies to the system in Figure 4-1 and memory map in Figure 4-2.




Figure 4-11. ACIA Control (Initialization)




Figure 4-12. ACIA Control (Receiving Serial Data)

When data reception has been completed, set signal  $\overline{RTS}$  to high to prohibit next data transfer. Finally, store received data from RDR of ACIA in key data buffer.

Figure 1-20. Basic Operation Section

"PAD" described program flow using a PAD diagram (figure 1-21).




Figure 1-21. PAD Section



# 1.4 Subroutine Section

Figure 1-22 shows the subroutine format. This section describes the subroutines used by the program modules.




Figure 1-22. Subroutine Format

## 1.4.1 Page Heading

Each page in this section is headed by the subroutines same and the library function by which it is called (figure 1-22).

#### 1.4.2 Function

"Function" describes the subroutine functions (figure 1-23).

#### Function

The software timer subroutine times a 15 ms delay used in LCD-II initialization.

Figure 1-23. Function Section

#### 1.4.3 Basic Operation

"Basic Operation" describes the basic subroutine operations (figure 1-24).

#### **Basic Operation**

The software timer uses a register to calculate the delay.

Figure 1-24. Basic Operation Section

# 1.4.4 Program Modules That Use This Function

"Program Module That Use This Function" specifics which modules call this subroutine (figure 1-25).




Figure 1-25. Program Modules That Use This Function Section

#### 1.4.5 PAD

"PAD" describes the flow of the subroutine using a PAD (figure 1-26).




Figure 1-26. PAD Section



## 1.5 Program Listing Section

The Main Program listing, C souce listing, C compiler object code listing, and Linkage listing are described as follows:

#### 1.5.1 Main Program Listing

This listings begin with an assembly program listing of the main routine (figure 1-27).




Figure 1-27. Main Program Listing



## Figure 1-27 shows the following parts:

- (a) Main assembly program title

  The title "MAIN PROGRAM" is always used followed by the entry point label in parentheses
- (b) Entry point label
- (c) Common subroutine title
- (d) Entry point label (library function)
- (e) The title is always "VECTOR ADDRESSES".
- (f) End of entire program can be moved if necessary.
- (g) Program module call.

## 1.5.2 C Source Listing

Program Symbol Definitions: The symbols used in a program module or common subroutine are defined as follows (figure 1-28):

- (a) The title is always "DECLARATION OF DEFINE".
- (b) Symbol definitions.

```
****DECLARATION OF DEFINE************
#define
                    ((char*)0x14)
                                        /* Port5 control register */
#define
         DDRA
                    ((char*)0xA000)
                                        /* Data direction register A(PIA) */
#define
         CRA
                    ((char*)0xA001)
                                        /* Control register A(PIA) */
#define
         DDRB
                    ((char*)0xA002)
                                        /* Data direction register B(PIA) */
#define
         CRB
                    ((char*)0xA003)
                                        /* Control register B(PIA) */
         PIRA
#define
                   DDRA
                                        /* Peripheral register A(PIA) *,
#define
         PIRB
                   DDRB
                                        /* Peripheral register B(PIA) */
#define
         CR
                    ((char*)0xC000)
                                        /* Control register (ACIA) */
#define
         SR
                   CR
                                        /* Status register (ACIA) */
#define
                    ((char*)0xC001)
         RDR
                                          Receive data register (ACIA) */
#define
         TDR
                   RDR
                                        /* Transmit data register (ACIA) */
```

Figure 1-28. Program Symbol Definitions

**Declaration of Global Variables:** Global variables used in program modules and common subroutines are defined as follows (figure 1-29):

- (a) The title is always "DECLARATION OF GLOBAL VARIABLES".
- (b) Declaration of global variables

```
***DECLARATION OF GLOBAL VARIABLES********
static
         direct
                                        /* Transmit data */
                              outdat:
static
         direct
                   int
                              dspdat;
                                        /* Display data */
static
         direct
                             keydrf;
                                        /* Flag of receive data */
                   int
static
         direct
                   int
                             keydat;
                                        /* Receive data */
static
         direct
                   int
                             tnent;
                                       /* Counter for initializing LCD-II */
static
         direct
                   int
                             func;
                                        /* Function data */
static
         direct
                   int
                             entry:
                                        /* Entry mode data */
```

Figure 1-29. Declaration of Global Variables

C Language Module: The C language module listing is shown next. Figure 1-30 is an example of C the language main function routine:

- (a) Main Function title
- (b) Library Function

```
MAIN ROUTINE : MAIN (DISPLAY INPUT DATA FROM CONSOLE ON BOTH LCD-2 ./
(a)
                                  AND CONSOLE)
                                                                                 */
            /* Display input data from console on both LCD-II and console */
  main()
            while (1) {
                                           /* Continuous loop */
                 if (keydrf!=0) {
                                          /* Test if data is received */
                      if (keydat>='a' && keydat<='z')
                           keydat-=0x20; /* Change lower case to upper */
                      keydrf=0;
                                          /* Clear flag of receive data */
                      *CR=0x95;
                                          /* Set RTS=low */
                      outdat=dspdat=keydat;
                                               /* Set output data in area */
                      expout();
                                          /* Transmit data to console */
                      expdsp();
                                          /* Display characters on LCD-II */
                 }
            }
  }
```

Figure 1-30. C Language Module

**Program Module:** The program module listing is divided into separate functions (figure 1-31):

- (a) Program module title
- (b) Library Function

Figure 1-31. Program Module

**Common Subroutine:** Next, common subroutines used in the program module are listed (figure 1-32):

- (a) Subroutine title
- (b) Library Function

Figure 1-32. Common Subroutines

#### 1.5.3 Output Object Listing of C Compiler

6301 C compiler outputs an object code listing in 6301 assembler language (figure 1-33):

- (a) Macro definition generated by the compiler
- (b) Global variable definition
- (c) Compilation result (assembly language output listing) of a C language source program




Figure 1-33. Output Object Listing of C Compiler

#### 1.5.4 Linkage Listing

**Linkage Command Listing:** The linkage command listing is a sample command main assembly program and a C language sequence for linking and executing a program (figure 1-34):

- Load relocatable object module for linking modules
- ② Divide into sections, taking the system memory map into consideration
  - STRP Program Section
  - STRB Base Section
  - STRD Data Section
- 3 Output map listing and symbol listing using OPT command
- 4 Input EXEC command to execute linkage editor

Figure 1-34. Linkage Command Listing

Undefined Global Symbol Listing: The compiler outputs an undefined global symbol listing (figure 1-35): (If linkage command errors occor, an ERROR message is issued.)

- (1) Undefined Symbol's name
- ② Section containing undefined symbols
- (3) Undefined symbol relocatable object module name
- (4) Total number of undefined symbols

```
*** HMCS6800 CROSS LINKAGE EDITOR VER 1.2 ***

*** UNDEFINED SYMBOLS ***

NAME ① SECTION ② MODULE NAME ③
ERROR

UNDEFINED SYMBOL = 1 ④ (Note)
```

Figure 1-35. Undefined Global Symbol Listing



Map Listing: The map listing includes the following (figure 1-36):

- Section Load map
   Prints the size of each section (number of bytes), starting address, ending address, and size of common section with name (number of bytes)
- Module load map Prints module name, load address of base section, data section, and program section for each module
- ② Common load map Prints name, section, size (number of bytes), starting address, and total number of common sections with names

```
*** HMCS6800 CROSS LINKAGE EDITOR
                                                 VER 1.2 ***
   MAP LIST ***
  ** SECTION LOAD MAP ①
               SECTION
                        SIZE
                               START
                                       END
                                            COMMON-SIZE
                        0016
                                FFEA
                  В
                        000E
                                0060
                                      006D
                                                 0000
                  C
                        0000
                  D
                        0004
                                0040
                                      0043
                                                 0000
                        07DA
                                F000
                                      F7D9
                                                 0000
     MODULE LOAD MAP @
                        BSCT
              NAME
                                DSCT
                                      PSCT
              EXPC
                        0060
                                      F01A
                                0040
                                      F208
  ** COMMON LOAD MAP 3
              NAME
                      SECTION
                                SIZE
                                      START
COMMON =
```

Figure 1-36. Map Listing



**Global Symbol Table Listing:** Finally, the compiler prints global symbol names, global variable section address, symbol module, and total number of global symbols (figure 1-37):

1	*** HMCS68		LINKAGE	EDITOR	VER	1.2 ***	
***	DEFINED SYMBOLS NAME	SECTION	START	MODULE	NAME		
	. \$DADD		F7D9	(	NAME)		
1	. \$DCMP		F7D9	ì	ý		
1	. \$DDEC		F7D9	(	)		
	. \$DDIV	P	F7D9	(	)		
	. \$DINC	P P	F7D9 F7D9	,	,		
1	.\$DMOV .\$DMUL		F7D9	}	í		
•	. \$DNEG		F7D9	ì	ý		
	. \$DSTK		F7D9	(	)		
i	. \$DSUB		F7D9	(	)		
	. \$DTOF	P P	F7D9 F7D9	}	,		
1	.\$DTOI .\$DTOL	P	F7D9	}	í		
	. \$DTST	P	F7D9	ì	j ,		
1	. \$FDEC		F7D9	(	)		
	.\$FINC		F7D9	(	)	~	
	.\$FMOV		F7D9 0040		) \		
1.	.\$FREG .\$FTOD		F7D9	(	'n		
i	.\$FTST	P	F7D9	į	j		
	.\$IASL		F27D	(	)		
	.\$IASR		F292	(	)		
i	.\$IDIV		F23F F2BC	}	,		
/	.\$IMOD .\$IMUL	P	F208	ì	í		
	.\$ITOD		F7D9	<i>(</i>	ý		
İ	.\$ITOL		F51D	(	)		
1	. \$LADD		F32F	(	)		
1	. \$LAND		F432 F600	}	,		
	.\$LBIT .\$LCMP		F4BF	}	΄,		
i	.\$LCPL	P	F501	ì	ý		
	. \$LDEC	P	F54B	(	)		
	.\$LDIV	P	F3E3	(	)		
	.\$LINC		F53B F40A	(	,		
1	. \$LMOD . \$LMOV		F30B	7	í		
i	. \$LMUL		F361	ì	ý		
`	. \$LNEG	P	F4EC	į.	)		
	.\$LOR	P	F44D	(	)		
	. \$LSHL	P	F483	(	)		
	.\$LSHR .\$LSTK		F4A1 F55B	,	1		
I	.\$LSUB		F348	ì	í		
ì	. \$LTOD	P	F7D9	(	)		
i	.\$LTST		F576	(	)		
1	. \$LXOR		F468	(	)		
1	.\$SBIT .\$SW1	P P	F723 F76B	}	ì		
1	.\$SW2	P	F79A	ì	ý		
1	. SUDIV	P	F25B	į (	)		
1	. \$ULSR		F2A7	(	)		
	. \$UMOD		F2EA	(	, )		
1	. \$UTOD		F7D9	(	)		
1	. \$UTOL EXPBSY		F52E F16F	( EXP	, ) ,		
1	EXPDSP	P	F12B	( EXP			
1	EXPIN	P	F050	( EXP			
1	EXPINS		F1D7	( EXP			
	EXPINT		FOF1	( EXP			
	EXPIP EXPIT	P P	FOCO FOOA	( EXP	- , 1		
1	EXPOUT		F15F	( EXP	ວ ກໍ		
	MAIN	P	FO4D	( EXP	2 )		
I	SETINS		F1FB	( EXP	C )		
DEFI	NED SYMBOL = 6	5					

Figure 1-37. Global Symbol Table Listing



#### 1.6 Program Module Use

This section explains the order in which the program modules described in the application note are executed.

The program shown in figure 1-38, is an example of a C language program module being called from a main assembly language program and/or vice versa.

If a user program uses an application note module, the user program should be called as shown in figure 1-38 or 1-39.

Figure 1-38 shows an example of a user program (assembly language program) in which a C language module is used as a subroutine. In the C language module, an assembly language module is used as a subroutine.




Figure 1-38. Relation between User Program and C Language Module




Figure 1-39. Program Module Execution Example

Figure 1-39 is an example of relocatable assembly language item initialization, for linking an assembly language program and a C language module, externally referenced name (XREF), externally define name (XDEF), input/output ports, and global variable.

The example then, calls a C language module from assembly language program.

The C language module itself calls an assembly language program.

### 1.7 PAD Symbols Description

These application notes uses PAD to describe the flow of the high-level language program. PAD shows the flow of a program by using three basic forms, as shown in table 1-1.

PAD accurately expresses the flow of a program and encourages efficient programming. It is difficult to determine whether a rhombus in a flowchart means repetition or selection, however this is easy to see in PAD.

Table 1-1. Basic PAD Forms

	PAD	C language example	Flowchart
Succession		a = 1; b = 2;	
Repetition		while(a == 0) {	No
Selection	Yes No	if(a==0) {     else {     }	No Yes

### 1.8 Symbols

This application note uses the following Symbols and abbreviations:

DDR = Data Direction Register
OCR1 = Output Compare Register 1

TCSR1 = Timer Control/Status Register 1

RMCR = Transfer Rate/Mode Control Register

TRCSR = Tx/Rx Control Status Register

RDR = Receive Data Register
TDR = Transmit Data Register

# SECTION 2. DARLINGTON TRANSISTOR DRIVE (LED DYNAMIC DISPLAY)

### 2.1 Hardware Description

#### 2.1.1 Function

The darlington transistor drive application displays data on an 8-digit x 8-segment LED using the HD6301X0 it controls the LED using a dynamic drive.

#### 2.1.2 Microcontroller Applications

- 1. Executes an interrupt routine every 1.25 ms using the output compare function with interrupt 1 (OCT1) in a 16-bit programmable built-in timer (timer 1).
- 2. Supplies segment data from port 1 and digit data from port 6 when it executes the interrupt routine.
- 3. Port 6, directly drives the darlington transistor, controlling the digit signal.

### 2.1.3 Circuit Diagram

Figure 2-1 is the application circuit diagram.




Figure 2-1. 8-Digit x 8-Segment LED Control Circuit

### 2.1.4 Pin Functions

Table 2-1 shows the pin functions at the interface between the HD6301X0 and an 8-digit x 8-segment LED.

Table 2-1. Pin Functions

Pin Name (HD6301X0)	Input/ Output	Active Level (High or Low)	Function	Pin name (LED)	Program Label
P60	Output	High	Outputs digit data to	DIG1	-
P61	Output	High	8-digit x 8-segment LED.	DIG2	
P62	Output	High		DIG3	
P63	Output	High		DIG4	P6DTR
P64	Output	High		DIG5	TODIK
P65	Output	High		DIG6	
P66	Output	High		DIG7	· · ·
P67	Output	High		DIG8	
P10	Output	Low	Outputs segment data to	a	
P11	Output	Low	8-digit x 8-segment LED.	b	,
P12	Output	Low	_a_	С	
P13	Output	Low	f g b	d	D1 DTD
P14	Output	Low		е	P1DTR
P15	Output	Low	e c h	f	
P16	Output	Low	<u> </u>	g	
P17	Output	Low	Segment Pattern	h	

#### 2.1.5 Hardware Operation

Figure 2-2 shows the 8-digit x 8-segment dynamic LED display timing, with a frame frequency of 100 Hz and a duty rate of 1/8.




Figure 2-2. Dynamic Drive System



### 2.2 Software Description

#### 2.2.1 Program Module Configuration

Figure 2-3 shows the program module configuration for an 8-digit x 8-segment LED display driver.




Figure 2-3. Program Module Configuration

Refer to Section 2.3, "Program Module Description" discusses these modules for details.

#### 2.2.2 Program Module Functions

Table 2-2 summaries the program module functions.

Table 2-2. Program Module Functions

No.	Program Module Name	Library Function	Function	Language
0	Main program	LEDMN	Initializes instructions, such as ORG, LDS, and CLI, which do not exist in C. Calls ledint function and main function	ASM
1	Interrupt reception	LEDSP	Receives and process OCI interrupt	ASM
2	Initialization	ledint	Initializes global variables, port, and timer	С
3	Drive LED	main	Drives 8-digit x 8-segment LED and displays data	С

Note: C: C Language Program

ASM: Assembly Language Program

#### 2.2.3 Program Module Sample Application (Main Program)

The flowchart in Figure 2-4 is an example of an 8-digit x 8-segment LED display composed of the program modules in figure 2-3. The main program in Figure 2-4 enables the interrupt and then displays the LED display shown in Figure 2-6, using the timer interrupt.




Figure 2-4. Program Module Flowchart



The C Language Program 'ledint' (figure 2-5) initializes the global variable, the timer, and the port.




Figure 2-5. Program Module Flowchart (ledint)




Figure 2-6. 8-Digit x 8-Segment LED Display Example

### 2.3 Program Module Description

The following pages describe the drive LED subroutine.

#### Function

The drive LED module drives an 8-digit x 8-segment LED and displays data.

### **Arguments**

Content	s	Storage Location	No. of Bytes
Entry	Segment data	segd (global variable)	8
Returns			

### Libraries Required for Program Execution

### Library

#### Required/Not Required

Standard Library Function	C31LIB. OBJ	Not required
Run-Time Routine	C31RUN. OBJ C31RUNF. OBJ	Required Not required

### **Specifications**

ROM (bytes):

89

RAM (bytes):

2

Stack (bytes):

2

No of cycles:

158 (Note)

Reentrant:

No

Relocatable:

No

Interruptible:

No

Note: "No. of cycles" in "Specifications" indicates the number of cycles required for a 1-digit display.



### **Description**

#### **Function Details**

Argument Details: Global Variable 'segd' holds segment data for each digit.

**Example:** Figure 2-7 shows an example of program module 'main' execution. If the entry argument is set as shown in  $\odot$ , the LED display will display the data shown in  $\odot$ . Table 2-3 shows relationship between the segment data and the display.

Table 2-3. Segment Data and Display Relationship

Segment Data	Display	Segment Data	Display
0 × C0		0 × 92	5
0 × F9		0 × 82	5
0 x A4	Ū	0 × F8	
0 × B0	3	0 × 80	
0 x 99	닉	0 × 90	. =




Figure 2-7. Program Module Execution Example

#### User Notes

- 1. Store data in display RAM in the form shown in table 2-3.
- 2. Initialize program module 'main' before execution to output segment data and digit data, using global variable 'count' on the LED display.
- 3. Select port 6 as the output port.
- 4. Initialize timer 1.
- 5. Clear bit I to enable interrupt, because OCI 1 interrupt is used.



#### Variable Descriptions

The global variables are stored in static memory (figure 2-8).




Figure 2-8. Global Variable Storage

Local variables are stored is the stack as 'auto #'.

Figure 2-9 shows is an example of a local variable being stored on the stack.




Figure 2-9. Local Variable Storage

ļ

The variable 'work' in RAM is a working area for dummy reads of TCSR 1 (figure 2-10).




Figure 2-10. Working Area

#### Sample Application

After the digit data counter, display counter, port 6, and timer 1 are initialized, 'main' in executed every 1.25 ms, while bit I is cleared, and the LED displays the data (figure 2-11).

* * *	OPT XREF	REL PSCT: MAIN	N, PSCT: LEDINT
LEDMN	LDS JSR CLI	#\$FF LEDINT	Initialize stack pointer Initialize timer, port, and global valiable Enable interrupt
PEND LEDSP	BRA JSR RTI	PEND MAIN	Drive 8-digit x 8-segment LED
* * *	Set vectors ORG FDB FDB FDB FDB FDB FDB FDB FDB FDB FDB	tor address * \$FFEA LEDMN LEDMN LEDMN LEDMN LEDMN LEDMN LEDMN LEDMN LEDMN LEDMN LEDMN LEDMN LEDMN LEDMN	**  IRQ2 CMI TRAP SIO TOI OCI1 ICI IRQ1 SWI NMI RES

Figure 2-11. Sample Application

#### **Basic Operation**

- 1. Uses global variable 'count' to find which segment data (segd) and digit data (decd) pair in the array the routine is currently working on.
- 2. Turns off display for  $58 \mu s$ .
- 3. Outputs segment data and digit data to port.
- 4. Repeats steps 1-3, decrementing the counter each time until it becomes 0, indicating that the routine has gone through all the segment data and digit data pairs.

#### PAD




Figure 2-12. Drive LED Module PAD

### 2.4 Program Listing

### 2.4.1 Main Program Listing

*** CP/M-68K 6301/6801/6800 CROSS MACROASSEMBLER V1.2 ***

ERR	SEQ	LOC	OBJECT	PROGRAM
	00009P 00010P 00011P	0003 0006	BD 0000 A	CLI Enable interrupt
	00012 00013 00014 00015 00016			NAME : MAIN (DRIVE LED)
	00017 00018 00019 00020			ENTRY : SEGD (DISPLAY DATA) RETURNS : NOTHING
	00023P 00024			LEDSP JSR MAIN Drive LED RTI
	00025 00026 00027 00028 00029			* VECTOR ADDRESS *
	00030A 00031 00032A 00033A 00034A 00035A 00036A	FFEA FFEC FFEE FFF0	0000 P 0000 P 0000 P 0000 P	ORG \$FFEA  FDB LEDMN IRQ2 FDB LEDMN CMI FDB LEDMN TRAP FDB LEDMN SIO FDB LEDMN TOI
	00037A 00038A 00039A 00040A 00041A 00042A	FFF4 FFF6 FFF8 FFFA FFFC	0009 P 0000 P 0000 P 0000 P 0000 P	FDB LEDSP OCI1 FDB LEDMN ICI FDB LEDMN IRQ1 FDB LEDMN SWI FDB LEDMN NMI FDB LEDMN RES
****	00043 00044 TOTAL	ERROR	S 0000000	END

#### 2.4.2 C Source Listing

```
/*
#define P1DTR ((char*)0x2) /*Port 1 data register*/
#define TCSR1 ((char*)0x8) /*Timer control status register*/
#define OCR1 ((int*)0xb) /*Output compare register*/
#define P6DDR ((char*)0x16) /*Port 6 data direction register*/
#define P6DTR ((char*)0x17) /*Port 6 data register*/
/ *
                                                                                          */
static direct char decd[8]={128,64,32,16,8,4,2,1}; /*Digit data*/
                                                              /*Segment data*/
static direct char segd[8]={0xf8,0x82,0x92,0x99,0xb0,0xa4,0xf9,0xc0};
static direct int count; /*Segment, Digit counter*/
/*
        MAIN ROUTINE : MAIN (DRIVE LED)
/*
/*
/*************************
         ENTRY : SEGD (DISPLAY DATA)
RETURNS : NOTHING
/*
/ *
/*
main()
       char work;
  {
                                   /*Timer controller access only */
/*Set interrupt every 1.25 ms*/
/*Turn off display*/
/*Output segment data*/
/*Output digit data*/
/*Display 8-digit data?*/
/*Initialaize counter*/
        work= *TCSR1;
        *OCR1 +=1250;
*P6DTR = 0x0;
    *P6DTR = Uxu;
*P1DTR =segd[count];
    *P6DTR=decd[count];
    if(count==0)
             count=7;
   . else
              count--:
                                        /*Decrement segment.digit counter*/
/ *
          NAME : LEDINT (INITIALIZE)
                                                                                           * /
/******
ledint ()
                                     /*Initialaize digit,segment counter*/
/*Select port6 as output*/
/*Set timer*/
/*Set 0 in port6*/
     count=7;
    *P6DDR=Oxff;
    *TCSR1=0x8;
    *OCR1=1250;
  }
```



### 2.4.3 Output Object Listing of C Compiler

*** CP/M-68K 6301/6801/6800 CROSS MACROASSEMBLER V1.2 ***

ERR	SEQ	LOC	овјест	PROGRAM LEDSP
	00001			NAM LEDSP
	00002			OPT REL
	00003			MSEX MACR
	00004			CLRA
	00005			TSTB
	00006			BPL \.0
	00007			COMA
	80000			\.O EQU *
	00009			ENDM
	00010			MLBRA MACR
	00011			JMP \0
	00012			ENDM
	00013			MLBSR MACR
	00014			JSR \0
	00015			ENDM
	00016			MLBEQ MACR
	00017			BNE \.O
	00018			JMP \0
	00019			\.0 EQU *
	00020			ENDM
	00021			MLBNE MACR
	00022			BEQ \.O
	00023			BEQ \.O JMP \O
	00024			\.0 EQU *
	00025			ENDM
	00026			MLBGT MACR
	00027			BLE \.0
	00028		,	JMP \0
	00029			\.0 EQU *
	00030			ENDM
	00031			MLBGE MACR
	00032			BLT \.0
	00033			JMP \0
	00034			\.O EQU *
	00035			ENDM
	00036			MLBLT MACR
	00037			BGE \.0
	00038			JMP \0
	00039			\.0 EQU *
	00040			ENDM
	00041			MLBLE MACR
	00042			BGT \.0
	00043			JMP \0
	00044			\.0 EQU *
	00045			ENDM
	00046			MLBHI MACR
	00047			BLS \.0
	00048			JMP \0
	00049			\.0 EQU *
	00050			ENDM
	00051			MLBLS MACR
	00052			BHI \.O
	00053			JMP \0
	00054			\.0 EQU *
	00055			ENDM
	00056			MLBCC MACR

ERR	SEQ	LOC	овј	ECT		PROGRA	M LEDSP	
	00057 00058 00059 00060					BCS \ JMP \(\)(		
	00061					MLBCS	MACR	
	00062						. 0	
	00063					JMP \		
	00064					\.0 EQ	U *	
	00065					ENDM		
	00066P	0000					PSCT	
	00067P	0000		80	A	DECD	FCB	-128
	00068P	0001		40	Α		FCB	64
	00069P	0002		20	Α		FCB	32
	00070P	0003		10	Α		FCB	16
	00071P	0004		08	A		FCB	8
	00072P	0005		04	Α		FCB	4
	00073P	0006		02	A		FCB	2
	00074P	0007		01	A		FCB	1
	00075P	8000		F0		o E o D	PSCT	
	00076P 00077P	0008		F8 82	A A	SEGD	FCB FCB	-8
	00077F	0003		92	A		FCB	-126 -110
	00079P	000B		99	A		FCB	-103
	000751 00080P	000C		BO	Α		FCB	-80
	00081P	000D		A4	A		FCB	-92
	00082P	000E		F9	A		FCB	-7
	00083P	000F		CO	A		FCB	-64
	00084B	0000					BSCT	٠.
	00085B	0000		0002	Α	COUNT	BSZ	2
	00086P	0010					PSCT	
	00087P	0010	34			MAIN	DES	
	00088P	0011	CE	8000	Α		LDX	#8
	00089P	0014	E6	00	Α		LDAB	0,X
	00090P	0016	30				TSX	
	00091P	0017	E7	00	A		STAB	0 , X
	00092P	0019	CE	000B	Α		LDX	#11
	00093P	001C	EC	00	A		LDD	0,X
	00094P	001E	C3 ED	04E2	A		ADDD	#1250
	00095P 00096P	$0021 \\ 0023$	CE	00 0017	A A		STD LDX	0,X
	00030F	0023	4F	0017	Λ		CLRA	#23
	000371 00098P	0020	5F				CLRB	
	00099P	0028	E7	00	Α		STAB	0,X
	00100P	002A	ČE	0002	A		LDX	#2
	00101P	002D	3C				PSHX	
	00102P	002E	CC	0008	Р		LDD	#SEGD
	00103P	0031	D3	00	В		ADDD	COUNT
	00104P	0033	18				XGDX	
	00105P	0034	E6	00	Α		LDAB	0,X
	00106P	0036	38				PULX	
	00107P	0037	E7	00	Α		STAB	0,X
	00108P	0039	CE	0017	Α		LDX	#23
	00109P	003C	3C				PSHX	
	00110P	003D	CC	0000	P		LDD	#DECD
	00111P	0040	D3	00	В		ADDD	COUNT
	00112P	0042	18				XGDX	

ERR	SEQ	LOC	OB.	JECT	PROGRAM	1 LEDSP	
	00113P			00 A		LDAB	0,X
	00114P	0045	38			PULX	
	00115P	0046	E7	00 A		STAB	0,X
	00116P		DC	00 B		LDD	COUNT
	00117P			05 0051		BNE	.\$A002
	00118P		CC	0007 A		LDD	#7
	00119P	004F	20	05 0056		BRA	1
	00120P		DC	00 B	.\$A002	LDD	COUNT
	00121P	0053	СЗ	FFFF A		ADDD	#-1
	00122P			00 B		STD	COUNT
	00123P				.\$A003	INS	
	00124P	0059	39			RTS	
	00125P	005A				PSCT	
	00126P	005A	CC	0007 A	LEDINT	LDD	#7
	00127P	005D	DD	00 B		STD	COUNT
	00128P		CE	0016 A		LDX	#22
	00129P	0062	CC	OOFF A		LDD	#255
	00130P	0065	E7	00 A		STAB	0,X
	00131P	0067	CE	0008 A		LDX	#8
	00132P	006A	CC	0008 A		LDD	#8
	00133P		E7	00 A		STAB	0,X
	00134P	006F	CE	000B A		LDX	#11
	00135P	0072	CC	04E2 A		LDD	#1250
	00136P	0075	ED	00 A		STD	0,X
	00137P	0077	39			RTS	
	00138					XDEF	LEDINT
	00139					XDEF	MAIN
	00140					END	
***	TOTAL I	ERROR	S 00	00000	000		

**@**HITACHI

#### 2.4.4 Linkage Listing

```
*** HMCS6800 CROSS LINKAGE EDITOR
                                               VER 1.2 ***
LOAD=B:LEDMN.OBJ,B:LEDSP.OBJ,C31RUN.OBJ
STRP=$F000
STRB=$60
STRD=$40
OPT=MAP, SYM
EXEC
          *** HMCS6800 CROSS LINKAGE EDITOR
                                               VER 1.2 ***
*** UNDEFINED SYMBOLS ***
              NAME
                    SECTION MODULE NAME
              . ERROR
                               (
UNDEFINED SYMBOL = 1 (Note)
```

Note: There is an UNDEFINED SYMBOL=1 (library function, ERROR) in the link information but it does not influence the execution of this program. The library function or run-time routines call the ERROR service routine when 0 is used as a divisor in division or modulo operations. Strictly speaking, the user should create an ERROR function. However it is never used in this program, so it is just displayed as an UNDEFINED SYMBOL.

* 1	** HMCS6800	CROSS	LINKAGE	E EDITO	OR VER 1.2	* * *
*** MAP LIST	r ***					
** SECTION	N LOAD MAP					
	SECTION	SIZE	START	END	COMMON-SIZE	
	Α	0016	FFEA	FFFF		
	В	0002	0060	0061	0000	
	С	0000				
	D	0004	0040	0043	0000	
	P	0657	F000	F656	0000	
** MODULE	LOAD MAP					
	NAME	BSCT	DSCT	PSCT		
				F000		
	LEDSP	0060		F00D		
			0040	F085		
** COMMON	LOAD MAP					
	NAME S	SECTION	SIZE	START		
COMMON =	0					

```
*** HMCS6800 CROSS LINKAGE EDITOR
                                                     VER 1.2 ***
*** DEFINED SYMBOLS ***
                        SECTION
                                  START
                                          MODULE NAME
                NAME
                . $DADD
                             Р
                                   F656
                . $DCMP
                             Р
                                   F656
                . $DDEC
                             Р
                                   F656
                .$DDIV
                             P
                                    F656
                             P
                .$DINC
                                    F656
                .$DMOV
                             P
                                   F656
                . $DMUL
                             Р
                                   F656
                             P
                . $DNEG
                                   F656
                . $DSTK
                             Р
                                   F656
                             Р
                .$DSUB
                                   F656
                             Р
                .$DTOF
                                   F656
                .SDTOI
                             P
                                   F656
                .$DTOL
                             P
                                    F656
                             P
                .$DTST
                                    F656
                . $FDEC
                             P
                                    F656
                             P
                .$FINC
                                    F656
                             Р
                .$FMOV
                                   F656
                .$FREG
                             D
                                    0040
                .$FTOD
                             P
                                    F656
                             Р
                .$FTST
                                    F656
                             P
                                    FOFA
                .$IASL
                             P
                .$IASR
                                   F10F
                             P
                .$IDIV
                                   FOBC
                             P
                .$IMOD
                                   F139
                             Р
                .$IMUL
                                   F085
                .$ITOD
                             Р
                                    F656
                .$ITOL
                             Р
                                    F39A
                .$LADD
                             P
                                   F1AC
                .$LAND
                             Р
                                   F2AF
                .$LBIT
                             Р
                                   F47D
                             P
                .$LCMP
                                   F33C
                .$LCPL
                             Р
                                   F37E
                             Р
                .$LDEC
                                   F3C8
                .$LDIV
                             Р
                                   F260
                             Р
                .$LINC
                                    F3B8
                             P
                .$LMOD
                                   F287
                .$LMOV
                             Р
                                    F188
                .$LMUL
                             P
                                    F1DE
                .$LNEG
                             P
                                   F369
                .$LOR
                             P
                                   F2CA
                             P
                .$LSHL
                                    F300
                             Р
                .$LSHR
                                   F31E
                .$LSTK
                             P
                                   F3D8
                .$LSUB
                             P
                                    F1C5
                             P
                .$LTOD
                                   F656
                .$LTST
                             P
                                   F3F3
                .$LXOR
                             P
                                    F2E5
                             P
                .$SBIT
                                   F5A0
                .$SW1
                             P
                                    F5E8
                             P
                .$SW2
                                    F617
                             P
                                   F0D8
                .$UDIV
                .$ULSR
                             P
                                   F124
                             P
                .$UMOD
                                    F167
               HMCS6800 CROSS LINKAGE EDITOR
                                                     VER 1.2 ***
                NAME
                        SECTION
                                  START
                                          MODULE NAME
                .$UTOD
                             Ρ
                                    F656
                                    F3AB
                .$UTOL
                             P
                LEDINT
                             P
                                   F067
                                              LEDSP
                                                      ١
                                            (
                             P
                MAIN
                                    F01D
                                            ( LEDSP
DEFINED SYMBOL =
```

## **SECTION 3. 8 X 4 KEY MATRIX**

### 3.1 Hardware Description

#### 3.1.1 Function

The key matrix routine scans an 8 x 4 key matrix using the HD6301X0. It converts the key data into ASCII (A-Z, 1-6).

If two keys are pressed simultaneously, the data is invalid.

#### 3.1.2 Microcontroller Applications

- 1. The interrupt routine is executed every 8 ms by the built-in 16-bit programmable timer (timer 1) and output compare interrupt 1 (OCI1).
- 2. The interrupt routine executes a key scan outputting a strobe signal from port 6.
- 3. The interrupt routine prevents key chatter errors.
- 4. The key scan strobe signal is controlled by changing the I/O direction of the port 6 data direction register (DDR). A diode is not necessary to prevent output signal collision since all ports that do not output a strobe signal are input ports (high-impedance state).



### 3.1.3 Circuit Diagram

Figure 3-1 is the application circuit diagram.




Figure 3-1. Key Scan Control Circuit

#### 3.1.4 Pin Functions

Table 3-1 shows the pin functions at the interface between the HD6301X0 and the key matrix.

Table 3-1. Pin Functions

Pin Name (HD6301X0)	Input/ Output	Active Level (High or Low)	Function	Pin Name (Key matrix	Program ) Label
P63	Input/ Output	Low	Outputs strobe for	KR3	P6DTR
P62	Input/ Output	Low	8 x 4 key matrix retrieval.	KR2	
P61	Input/ Output	Low	10410144.	KR1	
P60	Input/ Output	Low		KR0	
P30	Input		Inputs 8× 4 key	KC0	P3DTR
P31	Input		matrix key data.	KC1	
P32	Input			KC2	
P33	Input			KC3	
P34	Input			KC4	
P35	Input			KC5	
P36	Input			KC6	
P37	Input			KC7	

#### 3.1.5 Hardware Operation

The program prevents errors caused by key chatter (figure 3-2).




Figure 3-2. Chatter Prevention Timing

The key input signal is sampled every 8 ms.

If three consecutive key input signals are the same, the key input data is defined. If two or fewer signals are the same, the key input data is not defined, assuming that chatter has occurred.



### 3.2 Software Description

#### 3.2.1 Program Module Configuration

Figure 3-3 shows the program module configuration for executing a key scan of an 8 x 4 key matrix.




Figure 3-3. Program Module Configuration

Refer to Section 3.3, "Program Module Description" discusses these modules for details.

#### 3.2.2 Program Module Functions

Table 3-2 summaries the program module functions.

Table 3-2. Program Module Functions

No.	Program Module Name	Library Function	Function	Language
0	Main program	K84MN	Initializes instructions, such as ORG, LDS, and CLI, which do not exist in C. Calls K84int function	ASM
1	Interrupt reception	K84SCN	Receives and process OCI 1 interrupt	ASM
2	Initialization	K84int	Initializes global variables, port, and timer	C
3	Key scan	K84san	Converts key data from 8 x 4 key matrix into ASCII	<b>C</b>


Note: C: C Language Program

ASM: Assembly Language Program



#### 3.2.3 Program Module Sample Application (Main Program)

The flowchart in figure 3-4 is an example of an 8 x 4 key matrix key scan performed by the program module in figure 3-3. The main program in Figure 3-4 calls the C language module and demonstrates storing ASCII in global variable 'keyset'



Fugure 3-4. Program Module Flowchart






Figure 3-5. Program Module Flowchart

The execution sequence of the C Language Program 'main' decides whether a key has been pressed (figure 3-6). If a key has been pressed, K84san converts the scanned data, into ASCII and store the result in grobal variable 'keyset'.




Figure 3-6. Program Module Flowchart

### 3.3 Program Module Description

The following pages describe the key Scan Subroutine.



### Function

The key scan module scans an 8 x 4 key matrix and stores key scan data in global variable keydat.

### **Arguments**

Contents		Storage Locaton	No. of Bytes		
Entry		<del>-</del>			
Returns	key data	keydat (global variable)	1		
	key data Indicator	keyonf (global variable)	1		

### Libraries Required for Program Execution

### Library

### Required/Not Required

Standard Library Function	C31LIB. OBJ	Not required	
Run-Time Routine	C31RUN. OBJ	Required	
	C31RUNF. OBJ	Not required	

## **Specifications**

ROM (bytes):	247
RAM (bytes):	16
Stack (bytes):	8
No of cycles:	1115
Reentrant:	No
Relocatable:	No
Interruptible:	Yes

### **Description**

#### **Function Details**

**Argument Details:** Global variable 'keydat' contains key scan data. Global variable 'keyonf' indicates that program module K84san is done. Flag functions are shown in table 3-3.

Table 3-3. Keyonf Flag

Variable Name	Conditio	n Indicates
Keyonf	0	Key scan data is not stored in global variable 'keydat'
	1	Key scan has executed correctly and the key scan data has been stored in global variable 'keydat'






Figure 3-7. Program Module 'K84san' Execution Example

Example: Figure 3-7 showns an example of program module 'K84san' stoves execution. If a key in  $\odot$  is pressed, the key scan data is stored in global variable 'keydat', as shown in  $\odot$ . Program module K84san does not call any other program modules or subroutines.

#### User Notes

- 1. Clear global variables 'oldkey' and 'keyonf' before executing program module K84san.
- 2. Initialize timer 1.
- 3. Clear bit I and enables OCI 1 interrupt.

## I

### Variable Descriptions

The global variables are stored in static memory (figure 3-8).




Figure 3-8. Global Variables Storage



Local variables are stored in stack as 'auto #'.

Figure 3-9 shows an example of a local variable being stored on the stack.




Figure 3-9. Local Variable Storage

### Sample Application

Program module K84SCN is executed every 8 ms after the global variables are initialized and the interrupt is enabled. Figure 3-10 indicates that the timer routine K84san in K84SCN and the timer interrupt is restored with the RTI instruction.

* * *	OPT XREF	REL PSCT: MAIN	I, PSCT: K84INT, PSCT: K84SCN
K84MN	LDS JSR CLI	#\$FF K84INT	Initialize stack pointer Initialize port, timer, and global valiables Enable interrupt
PEND	JSR BRA	MAIN }	Test if key has been pressed
K84SCN	JSR RTI	K84SAN	
* * *	Set vec	tor address	***
<b>*</b>	ORG FDB FDB FDB FDB FDB FDB FDB FDB FDB FDB	\$FFEA K84MN K84MN K84MN K84MN K84MN K84MN K84SCN K84MN K84MN K84MN K84MN	IRQ2 CMI TRAP SIO TOI OCI 1 ICI IRQ1 SWI NMI RES

Figure 3-10.

#### **Basic Operation**

- Executes key scan at timer interrupt (generated every 8 ms).
   Checks key scan execution flag (global variable 'keyonf') to decide whether to execute key scan.
- 2. Outputs strobe signal from lower 4 bits of port 6. Fetches key scan data from port 3.
- 3. Tests if key scan data, which was fetched in (2), is Oxff.
  - a. If it is Oxff, a key has not been pressed in the current column and the strobe signal for the next column is output.
  - b. If it is not Oxff, the routine tests which row's key has been pressed.
    The routine repeats the following process 8 times. Tests if the data in local variable 'work 1', which holds the key scan data, equals data in 'tbl' (RAM). If the data are equal, a key has been pressed.

There are eight data table patterns in 'tb1'. Each pattern indicates that one specific key has been pressed. So if two keys are pressed, the patterns do not match. When that occurs the module is existed.

4. Compares key data fetched in step 3 with previous key data. If the data matches three times consecutively, key data is valid and is fetched. At that time, the routine gets chatter prevention flag global variable 'chatcnt' to '1' to indicate that the key data is valid. If the data in global variable 'newkey' differs from that in global variable 'oldkey', or no key is pressed, the chatter prevention flag is cleared.




Figure 3-11. Key Scan Module PAD




Figure 3-11. Key Scan Module PAD




Figure 3-11. Key Scan Module PAD (cont)




Figure 3-11. Key Scan Module PAD (cont)

# 3.4 Program Listing

# 3.4.1 Main Program Listing

*** CP/M-68K 6301/6801/6800 CROSS MACROASSEMBLER V1.2 ***

ERR	SEQ	LOC	ов	JECT		PROGRAM	1			
	00001 00002 00003 00004 00005					******	MAIN	PROGRAM :	**************************************	
	00006 00007 00008 00009P 00010P 00011P	0003 0006	BD 0E	0000	Α	K84MN	OPT XREF LDS JSR CLT	REL PSCT:MAIN #\$FF K84INT	**************************************	
	00012P 00013P						BRA	MAIN PEND	Branch main routine Continuous loop	
	00014 00015 00016 00017					* * * * * * * * * * * * * * * * * * * *			(KEY SCAN) *	
	00018 00019 00020 00021 00022 00023					* * * * * * * * * * * * * * * * * * * *	RETURN	NS : KI KI	OTHING * EYDAT (KEYDAT DATA) * EYONF (KEY ON FLAG) *	
	00024 00025P 00026P			0000	Α	K84SCN	JSR RTI	K84SAN	Branch to key scan routine Return from interrupt	
	00027 00028 00029 00030 00031					*******		**************************************	DRESS ***********************************	
	00032 00033A 00034	FFEA				*	ORG	\$FFEA		
	00035A 00036A 00037A 00038A 00039A 00040A 00041A 00042A 00043A 00044A 00045A	FFEC FFF0 FFF2 FFF4 FFF6 FFF8 FFFA FFFC		0000 0000 000C 0000 0000 0000	P P P P P P P P P		FDB FDB FDB FDB FDB FDB FDB FDB FDB FDB	K84MN K84MN K84MN K84MN K84MN K84SCN K84MN K84MN K84MN K84MN K84MN K84MN	IRQ2 CMI TRAP SIO TOI OCI1 ICI IRQ1 SWI NMI RES	
****	00047 TOTAL E	errors	5 00	0000	000	000	END			



#### 3.4.2 C Source Listing

```
**********DECLARATION OF DEFINE*************
/*
#define TCSR1
                  ((char*)0x08)
                                   /* Timer control status reg. */
#define
        OCR1
                  ((int*)0x0b)
                                   /* Interrupt set */
#define P6DTR
                                   /* Port 6 data reg. */
                  ((char*)0x17)
#define P6DDR
                  ((char*)0x16)
                                   /* Port 6 input */
#define P3DTR
                  ((char*)0x06)
                                   /* Port 3 output */
/*
/************DECLARATION OF GLOBAL VARIABLES*****************
/*
                                          /* Comparison area */
static direct int
                         oldkey:
                        newkey;
static direct int
                                          /* New key data */
static direct int
                         chatfl:
                                          /* Chatter flag */
static direct int
                         chatcnt;
                                          /* Chatter counter */
static direct int
                                          /* Key-on flag */
                        kevonf:
                        keydat;
static direct int
                                          /* Set key data */
                                          /* Set ASCII data */
static direct int
                        keyset;
static direct int
                        keynum:
                                          /* Set key number */
                   tb1[8]={0xfffe,0xfffd,0xfffb,0xfff7,
static char
                         Oxffef,Oxffdf,Oxffbf,Oxff7f};
                   /* Compare data with P3DTR */
                   stbdat[4] = \{0x08, 0x04, 0x02, 0x01\};
static char
                   /* Set strobe signal */
/*
/*
        MAIN ROUTINE : MAIN (JUDGE IF KEY IS HIT AND ASCII CODE OF KEY)
                                                                           * /
/*
/***
main()
        if (keyonf!=1)
             return:
        else {
             keydat += (keydat<27)?'A'-1:'1'-27;
             /* change keydat to ascii */
             keyset=keydat;
                               /* set ASCII of keydat */
             keyonf=0:
        }
/*
/*
        NAME : K84INT (INITIALIZE)
                                                                           */
/*
k84int()
        *TCSR1=0x8;
                                   /* Set timer */
                                   /* Set 0 in Port6 */
        *P6DTR=0x0;
        *OCR1=0x1f40:
                                   /* Set direct interrupt every 8ms */
        oldkey=newkey=chatfl=chatcnt=keyonf=keydat=keyset=0;
        /* oldkey:
                          Comparing area */
        /* newkey:
                          New key data */
        /* chatfl:
                          Chattering flag */
        /* chatcht:
                          Chattering counter */
        /* keyonf:
                         Flag of key-on */
        /* keydat:
                         Set key data */
        /* keyset:
                         Set ASCII data */
```

```
NAME: K84SAN (KEY SCAN)
                                                                               */
        ************************************
         ENTRY
                  : NOTHING
                                                                               */
         RETURNS : KEYDAT
                            (KEYDAT DATA)
                    KEYONF (KEY ON FLAG)
/*****
                  /* routine of key scan */
k84san()
{
         char
                 work, work1;
         int
                   i,j;
         work= *TCSR1;
                                      /* Just accessed timer controller */
         *OCR1+=0x1f40:
                                      /* Set interrupt every 8ms */
         if (keyonf==0) {
                                      /* Judge if key is hit */
             for (i=0;i<4;i++) {
                   *P6DDR=stbdat[1];
                                       /* Give strobe data to P6DDR */
                   if (*P3DTR!=0xffff) {
                                      /* For macro expansion,
                                      /* upper two bytes of P3DTR
/* are filled with "$FF"
                      work1= *P3DTR:
                      keynum=0;
                                       /* Check the bit number of 0 */
                      for (j=0; j<8; j++) {
                            if (work1==tbl[i])
                                 keynum=8*i+j+1;
                      newkey=keynum;
                                         /* Set key number */
                                                /* in newkey
                 }
            if (newkey==0){
                                           /* no key-on */
                 oldkey=newkey;
                 chatfl=chatcnt=0;
                 return;
            if (newkey==oldkey) {
                 if (chatfl==1)
                      return;
                 if (chatcnt<3)
                      chatcht++;
                 else{
                      chatfl=1;
                      keydat=newkey:
                      keyonf=1;
                 }
            else {
                 oldkey=newkey:
                 chatfl=0;
            }
       }
```



}

# 3.4.3 Output Object Listing of C Complier

*** CP/M-68K 6301/6801/6800 CROSS MACROASSEMBLER V1.2 ***

ERR	SEQ	LOC	OBJECT	PROGRAM K84SCN
ERR	00001 00002 00003 00004 00005 00006 00007 00008 00010 00011 00012 00013 00014 00017 00018 00019 00020 00021 00022 00023 00024 00025 00026 00027 00028 00030 00031 00032 00031 00032 00033 00034 00035	LOC	OBJECT	NAM K84SCN OPT REL  MSEX MACR CLRA TSTB BPL \ O COMA \ O EQU * ENDM MLBRA MACR JMP \ O ENDM MLBSR MACR JSR \ O ENDM MLBEQ MACR BNE \ O JMP \ O \ O EQU * ENDM MLBEQ MACR BNE \ O JMP \ O \ O EQU * ENDM MLBOR MACR BEQ \ O JMP \ O \ O EQU * ENDM MLBGT MACR BLE \ O JMP \ O \ O EQU * ENDM MLBGT MACR BLE \ O JMP \ O \ O EQU * ENDM MLBGT MACR BLE \ O JMP \ O \ O EQU * ENDM MLBGT MACR BLE \ O JMP \ O \ O EQU * ENDM MLBGT MACR BLE \ O JMP \ O \ O EQU * ENDM MLBGT MACR BLT \ O JMP \ O \ O EQU * ENDM MLBLT MACR BGE \ O JMP \ O \ O EQU * ENDM MLBLT MACR BGE \ O JMP \ O \ O EQU * ENDM MLBLT MACR BGE \ O JMP \ O \ O EQU * ENDM MLBLT MACR BGE \ O JMP \ O \ O EQU * ENDM MLBLT MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MACR BGE \ MAC
	00042 00043 00044 00045			BGT \.0 JMP \0 \.0 EQU * ENDM
	00046 00047 00048 00049 00050 00051 00052			MLBHI MACR BLS \.0 JMP \0 \.0 EQU * ENDM MLBLS MACR BHI \.0
	00052 00053 00054 00055 00056			JMP \0 \.O EQU * ENDM MLBCC MACR

ERR	SEQ	LOC	ова	ECT		PROGRAM	1 K84SCN	1
	00057					BCS \.	0	
	00058					JMP \		
	00059					\.0 EQU		
	00060					ENDM		
	00061					MLBCS	MACR	
	00062					BCC \.	. 0	
	00063					JMP \(		
	00064					\.0 EQU	j *	
	00065					ENDM		
	00066B	0000					BSCT	
	00067B	0000		0002	A	OLDKEY	BSZ	2
	00068B	0002					BSCT	_
	00069B	0002		0002	Α	NEWKEY	BSZ	2
	00070B	0004		0000		OII A MIDT	BSCT	
	00071B 00072B	0004		0002	Α	CHATFL	BSZ	2
	00072B	0006		0000	۸	CHATCH	BSCT	0
	00073B	0006		0002	Α	CHATCN	BSZ BSCT	2
	00074B	0008		0002	Α	KEYONF	BSZ	2
	00073B	0008		0002	А	KEIONF	BSCT	4
	00077B	000A		0002	Α	KEYDAT	BSZ	2
	00078B	000C		0002	11	KLIDNI	BSCT	2
	00079B	000C		0002	Α	KEYSET	BSZ	2
	00080B	000E					BSCT	
	00081B	000E		0002	Α	KEYNUM	BSZ	2
	00082P	0000					PSCT	
	00083P	0000		FE	Α	TBL	FCB	-2
	00084P	0001		FD	Α		FCB	-3
	00085P	0002		FB	Α		FCB	-5
	00086P	0003		F7	Α		FCB	-9
	00087P	0004		EF	Α		FCB	-17
	00088P	0005		DF	Α		FCB	-33
	00089P	0006		BF	A		FCB	-65
	00090P	0007		7F	Α		FCB	127
	00091P	0008		0.0		CMDD AM	PSCT	
	00092P 00093P	0008		08	A	STBDAT	FCB	8
	00093F	0009		04 02	A A		FCB FCB	4 2
	00095P	000A		01	A		FCB	1
	00096P	000C		01	Λ		PSCT	1
	00097P	000C	DE	08	В	MAIN	LDX	KEYONF
	00098P	000E	8C	0001	Ā		CPX	#1
	00099P	0011	27	01 00			BEQ	.\$A002
	00100P	0013	39				RTS	
	00101P	0014	DE	0A	В	.\$A002	LDX	KEYDAT
	00102P	0016	8C	001B	Α		CPX	#27
	00103P	0019	2C	05 00	20		BGE	.\$A004
	00104P	001B	CC	0040	A		LDD	#64
	00105P	001E	20	03 00			BRA	.\$A005
	00106P	0020	CC	0016	A	.\$A004	LDD	#22
	00107P	0023	D3	OA OA	В	.\$A005	ADDD	KEYDAT
	00108P	0025	DD	OA OC	В		STD	KEYDAT
	00109P 00110P	0027 0029	DD 4F	oc	В		STD	KEYSET
	00110F	0029 002A	5F				CLRA CLRB	
	00111P	002A	DD	08	В		STD	KEYONF
	201151	304D	עע	- 0			מוט	METON



ERR	SEQ	LOC	ов	JECT		PROGRAM	1 K84SCI	N
	00113P	002D	39			.\$A003	RTS	
	00114P	002E					PSCT	
	00115P	002E	CE	8000	Α	K84INT	LDX	#8
	00116P	0031	CC	8000	Α		LDD	#8
	00117P	0034	E7	00	Α		STAB	0,X
	00118P	0036	CE	0017	Α		LDX	#23
	00119P	0039	4F				CLRA	
	00120P	003A	5F				CLRB	
	00121P	003B	E7	00	Α		STAB	0,X
	00122P	003D	CE	000B	Α		LDX	#11
	00123P	0040	CC	1F40	Α		LDD	#8000
	00124P	0043	ED	00	Α		STD	0,X
	00125P	0045	4F				CLRA	
	00126P	0046	5F				CLRB	
	00127P	0047	DD	0C	В		STD	KEYSET
	00128P	0049	DD	0A	В		STD	KEYDAT
	00129P	004B	DD	08	В		STD	KEYONF
	00130P	004D	DD	06	В		STD	CHATCN
	00131P	004F	DD	04	В		STD	CHATFL
	00132P	0051	DD	02	В		STD	NEWKEY
	00133P	0053	DD	00	В		STD	OLDKEY
	00134P	0055	39				RTS	
	00135P	0056					PSCT	
	00136P	0056	ЗC			K84SAN	PSHX	
	00137P	0057	3C				PSHX	
	00138P	0058	3C				PSHX	
	00139P	0059	CE	8000	Α		LDX	#8
	00140P	005C	E6	00	Α		LDAB	0,X
	00141P	005E	30				TSX	
	00142P	005F	E7	05	Α		STAB	5,X
	00143P	0061	CE	000B	Α		LDX	#11
	00144P	0064	EC	00	Α		LDD	0.X
	00145P	0066	СЗ	1F40	Α		ADDD	#8000
	00146P	0069	ED	00	Α		STD	0,X
	00147P	006B	DC	08	В		LDD	KEYONF
	00148P	006D					MLBNE	.\$A008
	00149P	0072	4F				CLRA	
	00150P	0073	5F				CLRB	
	00151P	0074	30				TSX	
	00152P	0075					MLBRA	2
	00153P	0078	CE	0016	Α	.\$A009	LDX	#22
	00154P	007B	3C				PSHX	
	00155P	007C	CC	8000	P		LDD	#STBDAT
	00156P	007F	30				TSX	
	00157P	0080	E3	04	Α		ADDD	4,X
	00158P	0082	18				XGDX	
	00159P	0083	E6	00	Α		LDAB	0,X
	00160P	0085	38				PULX	
	00161P	0086	E7	00	Α		STAB	0,X
	00162P	0088	CE	0006	Α		LDX	#6
	00163P	008B	E6	00	Α		LDAB	0,X
	00164P	008D					MSEX	
	00165P	0092	18				XGDX	
	00166P	0093	8C	FFFF	Α		CPX	#-1
	00167P	0096					MLBEQ	.\$A011
	00168P	009B	CE	0006	Α		LDX	#6

ERR	SEQ	LOC	ов	JECT		PROGRAM	1 K84SCN	1
	00169P	009E	E6	00	Α		LDAB	0,X
	00170P	00A0	30				TSX	
	00171P	00A1	E7	04	Α		STAB	4,X
	00172P	00A3	4F				CLRA	
	00173P	00A4	5F				CLRB	
	00174P	00A5	DD	0E	В		STD	KEYNUM
	00175P	00A7	20	31	OODA		BRA	1
	00176P	00A9	30			.\$A012	TSX	
	00177P	OOAA	E6	04	Α		LDAB	4,X
	00178P	OOAC					MSEX	
	00179P	00B1	18				XGDX	
	00180P	00B2	3C				PSHX	
	00181P	00B3	CC	000	00 P		LDD	#TBL
	00182P	00B6	30				TSX	
	00183P	00B7	E3	02	Α		ADDD	2,X
	00184P	00B9	18				XGDX	
	00185P	OOBA	E6	00	Α		LDAB	0,X
	00186P	OOBC					MSEX	
	00187P	00C1	30				TSX	
	00188P	00C2	A3	00	Α		SUBD	0,X
	00189P	00C4	38				PULX	
	00190P	00C5	26	OD	00D4		BNE	.\$A014
	00191P	00C7	30				TSX	
	00192P	00C8	EC	02	Α		LDD	2,X
	00193P	00CA	05				ASLD	
	00194P	00CB	05				ASLD	
	00195P	00CC	05				ASLD	
	00196P	OOCD	E3	00	Α		ADDD	0,X
	00197P	OOCF	СЗ	000	)1 A		ADDD	#1
	00198P	00D2	DD	0E	В		STD	KEYNUM
	00199P	00D4	30			.\$A014	TSX	
	00200P	00D5	EC	00	Α		LDD	0,X
	00201P	00D7	СЗ	000			ADDD	#1
	00202P	OODA	ED	00	Α	$\dots 1$	STD	0,X
	00203P	OODC	30			.\$A013	TSX	
	00204P	OODD	EE	00	Α		LDX	0,X
	00205P	OODF	8C	000	)8 A		CPX	#8
	00206P	00E2	2D	C5	00A9		BLT	.\$A012
	00207P	00E4	DC	0E	В		LDD	KEYNUM
	00208P	00E6	DD	02	В		STD	NEWKEY
	00209P	00E8	30			.\$A011	TSX	
	00210P	00E9	EC	02	Α		LDD	2,X
	00211P	00EB	СЗ	000			ADDD	#1
	00212P	OOEE	ED	02	Α	2	STD	2,X
	00213P	00F0	30			.\$A010	TSX	
	00214P	00F1	EE	02	Α		LDX	2,X
	00215P	00F3	8C	000	)4 A		CPX	#4
	00216P	00F6			_		MLBLT	.\$A009
	00217P	OOFB	DC	02	В		LDD	NEWKEY
	00218P	OOFD	26	0A	0109		BNE	.\$A015
	00219P	OOFF	DD	00	В		STD	OLDKEY
	00220P	0101	4F				CLRA	
	00221P	0102	5F		_		CLRB	
	00222P	0103	DD	06	В		STD	CHATCN
	00223P	0105	DD	04	В		STD	CHATFL
	00224P	0107	20	35	013E		BRA	3



ERR	SEQ	LOC	ов.	JECT	PROGRAM	I K84SCI	N
	00225P	0109	DE	02 B	.\$A015	LDX	NEWKEY
	00226P	010B	9C	00 B		CPX	OLDKEY
	00227P	010D	26	27 0136		BNE	.\$A016
	00228P	010F	DE	04 B		LDX	CHATFL
	00229P	0111	8C	0001 A		CPX	#1
	00230P	0114	27	28 013E		BEQ	3
	00231P	0116	DE	06 B	.\$A017	LDX	CHATCN
	00232P	0118	8C	0003 A		CPX	#3
	00233P	011B	2C	09 0126		BGE	.\$A018
	00234P	011D	DC	06 B		LDD	CHATCN
	00235P	011F	СЗ	0001 A		ADDD	#1
	00236P	0122	DD	06 B		STD	CHATCN
	00237P		20	18 013E		BRA	.\$A019
	00238P				.\$A018		#1
	00239P	0129	DD	04 B		STD	CHATFL
	00240P	012B		02 B		LDD	NEWKEY
	00241P	012D	DD	OA B		STD	KEYDAT
	00242P	012F		0001 A		LDD	#1
	00243P	0132	DD	08 B		STD	KEYONF
	00244P	0134	20	08 013E		BRA	.\$A020
	00245P	0136	DC	02 B	.\$A016	LDD	NEWKEY
	00246P	0138	DD	00 B		STD	OLDKEY
	00247P	013A	4F			CLRA	
	00248P	013B	5F			CLRB	
	00249P	013C	DD			STD	CHATFL
	00250			013E P		EQU	*
	00251			013E P		EQU	*
	00252			013E P	3	EQU	*
	00253P		38		.\$A008	PULX	
	00254P		38			PULX	
	00255P		38			PULX	
	00256P	0141	39			RTS	
	00257					XDEF	K84SAN
	00258					XDEF	K84INT
	00259					XDEF	MAIN
	00260					END	
***	TOTAL I	ERROR	5 00	00000	000		

#### 3.4.4 Linkage Listing

```
*** HMCS6800 CROSS LINKAGE EDITOR
                                                 VER 1.2 ***
LOAD=B: K84MN.OBJ, B: K84SCN.obJ, C31RUN.OBJ
STRP=$F000
STRD=$40
STRB=$60
OPT=MAP.SYM
EXEC
          *** HMCS6800 CROSS LINKAGE EDITOR
                                                 VER 1.2 ***
*** UNDEFINED SYMBOLS ***
                      SECTION
                                MODULE NAME
               NAME
               . ERROR
                                (
                          (Note)
UNDEFINED SYMBOL = 1
```

Note: There is an UNDEFINE SYMBOL=1 (library function ERROR) in the link information but it does not influence the execution of this program. The library function or run-time routines call the ERROR service routine when 0 is used as a divisor in division or module operation. Strictly speaking, the user should create an ERROR function. However it is never used in this program, so it is just displayed as an UNDEFINED SYMBOL.

```
*** HMCS6800 CROSS LINKAGE EDITOR
                                                  VER 1.2 ***
*** MAP LIST ***
  ** SECTION LOAD MAP
               SECTION
                                             COMMON-SIZE
                        SIZE
                               START
                                        END
                         0016
                                FFEA
                                       FFFF
                  Α
                  В
                         0010
                                0060
                                       006F
                                                  0000
                  С
                         0000
                  D
                         0004
                                0040
                                       0043
                                                  0000
                  P
                         0724
                                F000
                                       F723
                                                  0000
  ** MODULE LOAD MAP
               NAME
                         BSCT
                                DSCT
                                       PSCT
                                       F000
               K84SCN
                         0060
                                       F010
                                0040
                                       F152
  ** COMMON LOAD MAP
                      SECTION
                                SIZE
                                      START
               NAME
COMMON =
```



```
*** HMCS6800 CROSS LINKAGE EDITOR
                                                     VER 1.2 ***
*** DEFINED SYMBOLS ***
                NAME
                        SECTION
                                  START
                                          MODULE NAME
                .$DADD
                             P
                                    F723
                . $DCMP
                             P
                                    F723
                . $DDEC
                             P
                                    F723
                            P
                                    F723
                .$DDIV
                .$DINC
                             P
                                    F723
                . $DMOV
                             P
                                    F723
                .$DMUL
                             P
                                    F723
                . $DNEG
                             P
                                    F723
                             P
                . $DSTK
                                    F723
                .$DSUB
                             P
                                    F723
                .$DTOF
                             P
                                    F723
                             P
                .$DTOI
                                    F723
                . $DTOL
                             Р
                                    F723
                . $DTST
                             P
                                    F723
                .$FDEC
                             P
                                    F723
                .$FINC
                             P
                                    F723
                             P
                .$FMOV
                                    F723
                . $FREG
                             D
                                    0040
                .$FTOD
                             P
                                    F723
                             P
                .$FTST
                                    F723
                .$IASL
                             P
                                    F1C7
                             P
                .$IASR
                                    F1DC
                             P
                .$IDIV
                                    F189
                             P
                                    F206
                .$IMOD
                             P
                .$IMUL
                                    F152
                             P
                                    F723
                .$ITOD
                             P
                .$ITOL
                                    F467
                             P
                . $LADD
                                    F279
                .$LAND
                             P
                                    F37C
                             P
                .$LBIT
                                    F54A
                .$LCMP
                             P
                                    F409
                             P
                .$LCPL
                                    F44B
                             P
                . $LDEC
                                    F495
                .$LDIV
                             P
                                    F32D
                             P
                .$LINC
                                    F485
                             P
                .$LMOD
                                    F354
                . $LMOV
                             P
                                    F255
                            P
                .$LMUL
                                    F2AB
                .$LNEG
                             P
                                    F436
                .$LOR
                             P
                                    F397
                .$LSHL
                             P
                                    F3CD
                .$LSHR
                             P
                                    F3EB
                .$LSTK
                             P
                                    F4A5
                             Р
                .$LSUB
                                    F292
                .$LTOD
                             P
                                    F723
                             P
                .$LTST
                                    F4C0
                .$LXOR
                             P
                                    F3B2
                .$SBIT
                             P
                                    F66D
                            P
                .$SW1
                                    F6B5
                .$SW2
                             P
                                    F6E4
                .$UDIV
                             P
                                    F1A5
                .$ULSR
                             P
                                    F1F1
                .$UMOD
                             P
                                    F234
               HMCS6800 CROSS LINKAGE EDITOR
                                                     VER 1.2 ***
                NAME
                        SECTION
                                  START
                                          MODULE NAME
                .$UTOD
                             P
                                    F723
                . $UTOL
                             P
                                    F478
                K84INT
                             P
                                    F03E
                                              K84SCN
                K84SAN
                             Р
                                    F066
                                              K84SCN
                MAIN
                             P
                                    F01C
                                            ( K84SCN
DEFINED SYMBOL =
                      58
```

## SECTION 4. EXTERNAL EXPANSION

## 4.1 Hardware Description

#### 4.1.1 Function

The external expansion application controls external memory and peripheral LSIs using the HD6301Y0. It uses the HD6350 (ACIA) as an asynchronous serial interface with a console typewriter, It also controls a liquid crystal module H2571 and displays console typewriter input characters using the HD6321 (PIA).

### 4.1.2 Microcontroller Applications

This application interfaces with external LSIs through an address bus, data bus, and control signals  $(R/\overline{W})$  and E) using the HD6301Y0 external expansion function.

### 4.1.3 Circuit Diagram

Figure 4-1 is the application circuit diagram.




Figure 4-1. External Expansion Circuit Diagram

### 4.1.4 Memory Map

Memories and peripheral LSIs are allocated in external address space using an address decoder (HD74HC138).

Address lines A13, A14 and A15 are connected to pins A, B and C of the HD74HC138. Address space \$8000-\$FFFF is divided into 8k-byte units. Table 4-1 shows the system address decoding.

Table 4-1. System Address Decoding

HD	74H(	C138									
Inp	ut					Out	put			• •	
G1	G2A	A G2	вс	$\frac{\mathbf{B}}{\mathbf{A}1^4}$	A 4 A1:	<del>3</del> Y4	Y5	Y 6	<b>Y</b> 7	Address	Allocation
H	L	L	L	L	L	L	Н	Н	Н	\$8000-\$9FFF	RAM
H	L	L	L	L	H	H	L	H	Н	\$A000-\$BFFF	PIA
H	L	L	L	H	L	Н	H	L	Н	\$C000-\$DFFF	ACIA
H	L	L	L	Н	Н	H	Н	H	L	\$E000 -\$FFFF	ROM

Figure 4-2 shows system memory map.




Figure 4-2. System Memory Map

## 4.1.5 Hardware Operation

Figure 4-3 shows the interface timing chart for the HD6301Y0 and external memory (HN27C64, HM6117).




Figure 4-3. Interface Timing Chart for HD6301Y0 and External Memory



## 4.2 Software Description

### 4.2.1 Program Module Configuration

Figure 4-4 shows the program module configuration which displays data input from a console typewriter, using the circuit in Figure 4-1.




Figure 4-4. Program Module Configuration

Refer to Section 4.3 "Program Module Description" discusses these modules for details.

# 4.2.2 Program Module Functions

Table 4-2 summaries the program module functions.

Table 4-2. Program Module Functions

No.	Program Module Name	Library Function	Function	Language
0	Main program	EXPMN	Initializes instructions, such as ORG, LDS, and CLI, which do not exist in C. Calls expin function and main function	ASM
1	Interrupt reception	EXPINP	Receives and processes IRQ interrupt	ASM
2	Initialization	expin	Initializes global variables, PIA, ACIA, and LCD-II	С
3	Data processing	main	Displays key data, input from console typewriter, on liquid crystal display (H257) and prints the data on the console typewriter	
4	Receive data	expip	Receives key data from the console typewriter through an IRQ interrupt	C :
5	LCD-II initialization	expint	Initializes LCD-II	C
6	Display Character	expdsp	Displays characters on LCD	С
7	Send data	expout	Sends data to console typewriter	С

Note:

C: C Language Program

ASM: Assembly Language Program

#### 4.2.3 Program Module Sample Application (Main Program)

The flowchart in Figure 4-5 is an example of the execution sequence of the program module in Figure 4-4 when it displays key data input from a console typewriter on a liquid crystal display and prints the data on the console typewriter.




Figure 4-5. Program Module Flowchart



Figure 4-6 shows the execution sequence of C language program 'expin'. In 'expin', key data input from console typewriter is displayed on the liquid crystal display (H2571) and printed on the console typewriter.




Figure 4-6. Program Module Flowchart



Figure 4-7 shows the execution sequence of C language program 'main'. In 'main', key data input from console typewriter is displayed on the liquid crystal display (H2571) and printed on the console typewriter.




Figure 4-7. Program Module Flowchart

# 4.3 Program Module Description

The following pages describle the external expansion modules.



### Function

The receive data module receives data from console typewriter and stores key data in global variable 'keydat'.

## **Arguments**

Contents	3	Storage Location	No. of Bytes
Entry		_	
Returns	Received data (ASCII code)	keydat (global variable)	2
	Received data flag	keydrf (global variable)	2

## Libraries Required for Program Execution

## Library

### Required/Not Required

Standard Library Function	C31LIB. OBJ	Not required	
Run-Time Function	C31RUN. OBJ C31RUNF. OBJ	Required Not required	

## **Specifications**

ROM (bytes):

48

RAM (bytes):

4

Stack (bytes):

0

No of cycles:

63 (Note)

Reentrant:

No

Relocatable:

No

Interruptible:

No

Note: Ox indicates a hexadecimal number in C.

## **Description**

#### **Function Details**

**Argument details:** Global variable 'keydat' contains 1-byte of key data (ASCII) from the console typewriter. Global variable 'keydrf' is a flag indicating that data has been received. Table 4-3 shows flag functions.

**Example:** Figure 4-8 shows an example of program module 'expip' execution. If key "a" on the console typewriter is pressed as shown in  $\Omega$ , the received data is put in the key data buffer and oxff is stored in 'keydrf' as shown in  $\Omega$ .




Figure 4-8. Program Module expip Execution Example

Table 4-3. Flag Functions

Variable Name	Flag	Indicates
Keydrf	0x00	No data has been received
	Oxff	Data has been received and stored in buffer

#### User Notes

- 1. Initialize ACIA because ACIA is controlled by the microcontroller external extension. After initialization ACIA can receive data from the console typewriter.
- 2. Clear bit I and enables interrupt for  $\overline{IRQ}$  interrupt.

### Variable Description

The global variables are stored in static memory (figure 4-9).




Figure 4-9. Global Variable Storage



### Sample Application

After ACIA is initialized and the interrupt is enabled, an  $\overline{IRQ}$ , interrupt initiates program module 'expip' execution (figure 4-10).

```
* CR = 0 x 97;

* CR = 0 x 95;

* P5CR = 0 x 7d;

} ...... Initialize ACIA

Select bit 0 of port 5 as the IRQ,

...... interrupt pin
```

Figure 4-10. Sample Application

#### **Basic Operation**

Figures 4-11 and 4-12 show ACIA control. Figure 4-11 shows ACIA initialization. Figure 4-12 shows now received data is read after an interrupt.

Note that this control method applies to the system in Figure 4-1 and memory map in Figure 4-2.




Figure 4-11. ACIA Control (Initialization)




Figure 4-12. ACIA Control (Receiving Serial Data)

When data reception has been completed, set signal  $\overline{RTS}$  to high to prohibit next data transfer. Finally, store received data from RDR of ACIA in key data buffer.

### PAD




Figure 4-13. Receive Data PAD

### Function

The send data module sends data to console the typewriter.

## **Arguments**

Contents		Storage Location	No. of Bytes
Entry	Data to be sent	outdat (global variable)	2
Returns			

## Libraries Required for Program Execution

Library		Required/Not Required
Standard Library Function	C31LIB. OBJ	Not required
Run-Time Routine	C31RUN. OBJ C31RUNF. OBJ	Required Not required

# **Specifications**

ROM (bytes):

15

RAM (bytes):

2

Stack (bytes):

0

No of cycles:

30 (Note)

Reentrant:

No

Relocatable:

No

Interruptible:

Yes

Note: "No. of cycles" indicates the number of cycles required when TDR is empty.



Library Function: expout

# Description

**Function Details** 

Argument Details: Global variable 'outdat' holds data to be sent in ASCII to a console typewriter.

**Example:** Figure 4-14 shows an example of program module 'expout' execution. If entry argument is as shown in  $\mathbb{O}$ , the console typewriter prints it as shown in  $\mathbb{O}$ .

**External Routine:** Program module 'expout' does not call any other program modules or subroutines.

#### User Notes

- 1. Initialize ACIA because ACIA is controlled by the microcontroller. After initialization the ACIA can transfer data to the console typewriter.
- 2. If previous data remains in TDR, program module 'expout' will not be executed until TDR is cleared, so as not to destroy the remaining data.




Figure 4-14. Program Module 'expout' Execution Example

### Variable Description

The global variable is stored in static memory (figure 4-15).




Figure 4-15. Global Variable Storage

#### Sample Application

Program module 'expout' is called after ACIA is initialized and data to be sent is stored (figure 4-16).




Figure 4-16. Sample Application

#### **Basic Operation**

1. Figure 4-17 shows how to control ACIA to send data.




figure 4-17. ACIA Control (Sending Serial Data)

2. Test if bit 1 of status register (TDRE) is "0" or "1". When TDRE is "1", store data to be sent in TDR. When TDRE is "0", wait until TDRE becomes "1", because TDRE = 0 means data remains in TDR.




Figure 4-18. Send Data Module PAD

#### 3. Diagram Characters Module

#### Function

The display characters module stores ASCII in (DDRAM) LCD-II display RAM, and displays characters on liquid crystal display.

Library Function: expdsp

#### **Arguments**

ts .	Storage Location	No. of Bytes		
Display data (ASCII)	dspdat (global variable)	2		
	Display data	Display data dspdat		

#### Libraries Required for Program Execution

Library		Required/Not Required		
Standard Library Function	C31LIB. OBJ	Not required		
Run-Time Routine	C31RUN. OBJ	Required		

Not required

C31RUNF. OBJ

#### **Specifications**

ROM (	hytes):	144
TATOM (1	Jyws).	177

2 RAM (bytes):

Stack (bytes): 0

No of cycles: 189 (Note)

Reentrant: No

Relocatable: No

Interruptible: Yes

Note: "No. of cycles" in "Specifications" indicates the number of cycles when subroutine expbsy executes in the minimum cycles.

#### **Description**

#### **Function Details**

Argument Details: Global variable 'dspdat' holds display data as 1 ASCII byte.

**Example:** Figure 4-19 shows an example of program module 'expdsp' execution. If entry argument is as shown in  $\mathbb{O}$ , 'expdsp' displays characters on the liquid crystal as shown in  $\mathbb{O}$ .

External Routine: Program module 'expdsp' calls other program modules and subroutines, as shown in table 4-4.

Table 4-4. Program Modules and Subroutines Called in 'expdsp'

Program Module/ Subroutine Name	Function Name	Function
CHECK BUSY FLAG	expbsy	Checks LCD-II busy flag




Figure 4-19. Program Module expdsp Execution Example

#### User Notes

- 1. Initialize PIA because PIA is controlled by external extension, and LCD-II is controlled using PIA port.
- 2. Initialize LCD-II by executing program module expint.

#### Variable Description

The global variables are stored in static memory (figure 4-20).




Figure 4-20. Global Variable Storage

#### Sample Application

Figure 4-21 shows a sample application using 'expdsp'.

```
* CRA
              0 x 00;
* DDRA
              0 x ff;
* CRA
              0 x 04:
* PIRA
              0 x 02;
                                  Select port A and port B of PIA as
* CRB
              0 x 00:
                                   output ports
* DDRB
              0 x ff;
* CRB
              0 x 04;
 func
              0 x 30;
                                   Initialize LCD-II
 entry
              0 x 06;
 expint (
              );
                                   Store display data in entry argument
 dspdat =
              0 x 41:
  expdsp
                          ····· Call expdsp
```

Figure 4-21. Sample Application

#### **Basic Operation**

- 1. Calls subroutine expbsy and waits until LCD-II can receive instructions.
- 2. When LCD-II can receive instructions, the routine controls signals RS, R/W, and E in LCD-II using PIA port A, and the display data, stored in port B of the PIA, in LCI-II to display characters on a liquid crystal display.

#### **PAD**




Figure 4-22. Display Characters Module PAD

The initialize LCD-II module initializes the LCD-II.

#### **Arguments**

Conten	ts	Storage Location	No. of Bytes		
Entry	Function data	func (global variable)	2		
	Entry mode data	entry (global variable)	2		
Returns					

#### Libraries Required for Program Execution

#### Library

#### Required/Not Required

Standard Library Function	C31LIB, OBJ	Not required	
Run-Time Routine	C31RUN. OBJ	Required	
	C31RUNF. OBJ	Not required	

#### **Specifications**

ROM (bytes):

151

RAM (bytes):

8

Stack (bytes):

4

No of cycles:

541,162 (Note)

Reentrant:

No

Relocatable:

No

Interruptible:

Yes

Note: "No of cycles" in "Specifications" indicates the number of cycles needed when subroutine expbsy executes in the minimum number of cycles.

#### **Description**

#### **Function Details**

**Argument Details:** Global variable 'func' holds function data (0 x 30) for LCD-II instructions Global variable 'entry' holds entry mode data (0 x 60) for LCD-II instruction.

Functions: Program module expint initializes LCD-II with instructions, clears display and selects the following functions.

- · Interface data length: 8 bits.
- Display line: 1.
- Character font: 5 x 7 dots.
- Duty rate: 1/8.
- · DDRAM address increment.
- Display shift: no.

External Routines: Program module expin calls other program modules and subroutines as shown in table 4-5.

Table 4-5. Program Modules and Subroutines Called in 'expint'

Program Module/ Subroutine Name	Function Name	Function
STORE INSTRUCTIONS	setins	Stores instructions in LCD-II
CHECK BUSY FLAG	expbsy	Checks LCD-II busy flag

Library Function: expint

#### User Notes

Initialize PIA to control LCD-II through PIA external expansion I/O ports.

#### Variable Description

The global variables are stored in static memory (figure 4-23).




Figure 4-23. Global Variable Storage

#### Sample Application

Call program module 'expint' after initializing PIA and storing entry argument (figure 4-24).

```
0 x 00;
* CRA
              0 x ff;
* DDRA
              0 x 04;
* CRA
              0 x 02;
* PIRA
                                   Initialize PIA
              0 x 00;
* CRB
              0 x ff;
* DDRB
              0 x 04;
* CRB
              0 x 30;
 func
                                   Store LCD-II instruction data in entry
              0 x 06;
                                   argument (func entry)
 entry
                                   Call expint
  expint
              );
```

Figure 4-24. Sample Application

#### **Basic Operation**

Figure 4-25 and 4-26 show PIA control.

Control of PIA is shown in Figs. 12 and 13.

In figure 4-25, port A outputs data (o x 80). In figure 4-26, port A inputs data.

Note that this control method applies to the circuit diagram in figure 4-1, and the Memory Map in Figure 4-2.




Figure 4-25. PIA Control (Port A: Output port)




Figure 4-26. PIA Control (Port A: Input port)



Function data (0 x 30) must be written 3 times into LCD-II as shown below to ensure LCD-II internal reset. Afterwards, the LCD-II busy flag can be checked to select function (figure 4-27).




Figure 4-27. LCD-II Reset

Data shown in table 4-6 is transferred to LCD-II using subroutine 'expins'.

Table 4-6. LCD-II Initialization

Data	Function
0 x 30	Interface length: 8 bits
0 x 01	Clears display, sets DDRAM address to 0 x 00
0 x 08	Turns off display
0 x 06	Specifies cursor direction right  Does not shift display




Figure 4-28. Instruction LCD-II Module PAD



The software timer subroutine times a 15 ms delay used in LCD-II initialization.

#### **Basic Operation**

The software timer uses a register to calculate the delay.

#### **PAD**

#### Program Module That Uses This Function

The 'expint' function uses the 'expit' subroutine.




Figure 4-29. Software Timer Subroutine PAD

The check busy flag subroutine checks the LCD-II to get if it is in operation.

When the LCD-II is in operation, subroutine expbsy loops.

#### **Basic Operation**

When LCD-II is in operation, it cannot receive data from the MCU. The check busy flag subroutine checks the busy flag to determine the LCD-II operating condition.

When signals RS,  $R/\overline{W}$ , and E are set to low, high, and high respectively, the most significant bit of the LCD-II data bus (DB₀-DB₇) becomes the busy flag.

Executes subroutine expbsy while busy flag is "1".

In case of "0", it goes to the next process.

#### **PAD**

#### Program Module That Use This Function

The 'setins' and 'expdsp' functions use the 'expbsy' subroutine.




Figure 4-30. Check Busy Subroutine PAD

The LCD-II instruction set subroutine stores instructions in the LCD-II by setting control signals (RS,  $R/\overline{W}$ , F) in LCD-II and the data bus using the PIA I/O port.

#### **Basic Operation**

The LCD-II instruction set subroutine outputs data from PIA port A to set signals RS,  $R/\overline{W}$ , and E to low.

When signal E is set from high to low, data that is stored in port B of PIA is stored in the LCD-II.

#### **PAD**

#### Program Module That Uses This Functon

The 'expint' function uses the 'expins' subroutine.




Figure 4-31. LCD-II Instruction Set Subroutine PAD

The LCD-II data transfer/receive subroutine checks the LCD-II busy flag and stores instuction data in insdat.

#### **Basic Operation**

The LCD-II data transfer/receive subroutine calls the 'expbsy' function to check the busy flag. It then executes the 'expins' function to store instruction data in 'expins'.

#### **PAD**

#### Program Module That Use This Function

The 'expin' and, 'expint' functions use the 'setins' subroutine.




Figure 4-32. LCD-II Data Transfer/Receive Subroutine PAD

#### 4.4 Program Listing

#### 4.4.1 Main Program Listing

*** CP/M-68K 6301/6801/6800 CROSS MACROASSEMBLER V1.2 *** ERR LOC OBJECT **PROGRAM** 00001 00002 00003 00004 MAIN PROGRAM : EXPMN 00005 00006 00007 OPT REL 80000 **XREF** PSCT:MAIN, PSCT:EXPIP, PSCT:EXPIN 00009 XDEF EXPIT 00010P 0000 PSCT 00011P 0000 8E 00FF A EXPMN LDS #\$FF Set stack pointer 00012P 0003 BD 0000 A JSR EXPIN Initialize PIA, ACIA, and LCD-II 00013P 0006 0E CLI Enable interrupt Branch to main routine 00014P 0007 BD 0000 MAIN JSR 00015 00016 00017 NAME: EXPIT (INITIALIZE LCD-2) 00018 00019 00020P 000A 86 03 A EXPIT LDAA #3 Execute 15ms software timer 00021P 000C CE 3A98 A EXPIT1 LDX #15000 00022P 000F 09 EXPIT2 DEX 00023P 0010 26 FD 000F EXPIT2 BNE 00024P 0012 4A DECA 00025P 0013 26 F7 000C BNE EXPIT1 00026P 0015 39 RTS 00027 00028 00029 NAME : EXPIP (RECEIVE DATA) 00030 00031 00032 00033 **ENTRY: NOTHING** 00034 RETURNS: KEYDAT (RECEIVED DATA) 00035 : KEYDRF (RECEIVED FLAG) 00036 00038P 0016 BD 0000 A EXPINP JSR EXPIP Receive data from console 00039P 0019 3B RTI Return from interrupt 00040 00041 00042 VECTOR ADDRESS 00043 00044 00045 00046A FFEA ORG **\$FFEA** 00047 00048A FFEA 0000 FDB EXPMN IRQ2 00049A FFEC 0000 FDB **EXPMN** CMI 00050A FFEE 0000 Р FDB EXPMN TRAP 00051A FFF0 0000 P FDB **EXPMN** SIO 00052A FFF2 0000 Р FDB **EXPMN** TOT 00053A FFF4 0000 P FDB **EXPMN** OCI 00054A FFF6 0000 P FDB **EXPMN** ICI 00055A FFF8 0016 P FDB EXPINE IRQ1 00056A FFFA 0000 P FDB EXPMN SWI

ERR SEQ LOC OBJECT

PROGRAM

00057A FFFC 00058A FFFE 00059

0000 P 0000 P FDB FDB EXPMN NEXPMN F

NMI RES

00060

END

**** TOTAL ERRORS 00000--00000



#### 4.4.2 C Source Listing

```
*************DECLARATION OF DEFINE*********
/*
#define P5CR
                   ((char*)0x14)
                                      /* Port5 control register */
#define DDRA
                   ((char*)0xA000)
                                      /* Data direction register A(PIA) */
#define CRA
                   ((char*)0xA001)
                                      /* Control register A(PIA) */
#define DDRB
                   ((char*)0xA002)
                                     /* Data direction register B(PIA) */
                                      /* Control register B(PIA) */
#define CRB
                   ((char*)0xA003)
#define
        PTRA
                  DDRA
                                      /* Peripheral register A(PIA) */
#define
        PIRB
                  DDRB
                                      /* Peripheral register B(PIA) */
#define
                                      /* Control register (ACIA) */
        CR
                  ((char*)0xC000)
                                      /* Status register (ACIA) */
#define
        SR
                  CR
                                      /* Receive data register (ACIA) */
#define
        RDR
                   ((char*)0xC001)
#define
        TDR
                  RDR
                                      /* Transmit data register (ACIA) */
/*
static
        direct
                  int
                            outdat:
                                     /* Transmit data */
static
        direct
                  int
                            dspdat;
                                     /* Display data */
                                     /* Flag of receive data */
static
        direct
                  int
                            keydrf:
                                     /* Receive data */
static
        direct
                  int
                            keydat;
                                      /* Counter for initializing LCD-II */
        direct
static
                  int
                            tnent;
                                     /* Function data */
static
        direct
                  int
                            func;
static
        direct
                  int
                            entry:
                                      /* Entry mode data */
/*****************
/*
/*
       MAIN ROUTINE : MAIN (DISPLAY INPUT DATA FROM CONSOLE ON BOTH LCD-2 */
/*
                              AND CONSOLE)
/*
/******
main() /* Display input data from console on both LCD-II and console */
                                      /* Continuous loop */
        while (1) {
             if (keydrf!=0) {
                                      /* Test if data is received */
                  if (keydat>='a' && keydat<='z')
                       keydat-=0x20; /* Change lower case to upper */
                  keydrf=0;
                                      /* Clear flag of receive data */
                                     /* Set RTS=low */
                  *CR=0x95;
                  outdat=dspdat=keydat; /* Set output data in area */
                  expout();
                                     /* Transmit data to console */
                                      /* Display characters on LCD-II */
                  expdsp();
             }
        }
        NAME: EXPIN (INITIALIZE PIA, ACIA AND LCD-2)
                                                                           */
/***
expin()
        outdat=dspdat=keydrf=keydat=tncnt=func=entry=0; /* Initialize */
        *CRA = 0x00;
                                      /* Select data direction register A */
        *DDRA=0xff:
                                      /* Select port A as output */
        *CRA = 0x04;
                                      /* Select peripheral register A */
                                      /* Set RS=0, R/W=1, E=0 */
        *PIRA=0x02:
        *CRB = 0x00;
                                      /* Select data direction register B */
        *DDRB=0xff;
                                      /* Select port B as output */
                                      /* Select peripheral register B */
        *CRB = 0x04;
        func=0x30;
                                      /* Set function data */
                                     /* Set entry mode data */
        entry=0x06;
                                     /* Initialize LCD-II */
        expint();
        setins(0x0e);
                                     /* Set instruction to LCD-II */
                                     /* Master reset of ACIA */
        *CR=0x97:
                                     /* Initialize ACIA */
        *CR=0x95:
        *P5CR=0x7d;
                                      /* Initialize port 5 */
```

```
NAME : EXPIP (RECEIVE DATA)
/*
                   : NOTHING
         RETURNS : KEYDAT (RECEIVED DATA)
: KEYDRF (RECEIVED FLAG)
                                                                                      */
expip()
         }
/************************************
         NAME : EXPINT (INITIALIZE LCD-2)
/*
                                                                                      */
       ************
/*
        ENTRY : FUNC (FUNCTION DATA)
: ENTRY (ENTRY MODE DATA)
RETURNS : NOTHING
                                                                                      */
expint()
          for(tncnt=0;tncnt<3;tncnt++) {     /* Reset LCD-II three times */</pre>
               expit(); /* Execute 15ms software timer */
expins(0x30); /* Write function data to LCD-II */
                                       /* Set R/W=1 */
/* Set function data to LCD-II */
/* Set instruction (display off) */
/* Set instruction (display clear) */
/* Set entry mode data */
          *PIRA=0x02;
         setins(func);
setins(0x08);
setins(0x01);
          setins(entry);
                        ***************************
/*
         NAME : EXPDSP (DISPLAY CHARACTERS)
/****
         ENTRY : DSPDAT (DISPLAY DATA)
        RETURNS : NOTHING
/*
```



```
expdsp()
        expbsy():
                                     /* Check busy flag */
                                    /* Set RS=1, R/W=0, E=0 */
        *PIRA=0x04;
                                    /* Set E=1 */
        *PIRA=0x05:
                                    /* Output data to LCD-II */
        *PIRB=dspdat;
        *PIRA=0x04;
                                    /* Set E=0 */
        *PIRA=0x02:
                                    /* Set R/W=1 */
/*
        NAME : EXPOUT (SEND DATA)
/*
      **********************
/***
/*
/*
        ENTRY : OUTDAT (DATA TO BE SENT)
/*
      RETURNS : NOTHING
/*
/*****
expout()
        while((*SR&2)!=0)
    *TDR=outdat;
                                    /* Transmission has been completed */
                                   /* Set transmit data in TDR */
/*
                                                                         * /
/*
        NAME : EXPBSY (CHECK BUSY FLAG)
                                                                         */
.
expbsy()
        int
                 acca=0x80;
                                    /* Set data direction register B */
        *CRB=0x00;
                                   /* Select port B as input */
        *DDRB=0x00:
                                    /* Select peripheral register B */
        *CRB=0x04;
                                    /* Set RS=0, R/W=1, E=0 */
        *PIRA=0x02:
        do {
                                   /* Set E=1 */
             *PIRA=0x03;
                                  /* Set PIRB in working area */
/* Set E=0 */
/* Read busy flag */
             acca=*PIRB;
             *PIRA=0x02:
             acca &= 0x80;
        } while (acca==0x80);
                                   /* Select data direction register B */
        *CRB=0x0;
                                    /* Select port B as output */
        *DDRB=0xff;
        *CRB=0x04;
                                    /* Select peripheral register B */
                                                                         */
/*
/*
        NAME : EXPINS (STORE INSTRUCTION)
expins(insdat)
int
       insdat:
{
                                  /* Set RS=0, R/W=0, E=0 */
/* Set E=1 */
        *PIRA=0x00:
        *PIRA=0x01;
                                   /* Set instruction in peripheral B */
        *PIRB=insdat;
        *PIRA=0x00;
                                    /*Set E=0 */
```



#### 4.4.3 Output Object Listing of C Compiler

*** CP/M-68K 6301/6801/6800 CROSS MACROASSEMBLER V1.2 ***

ERR	SEQ	LOC	овјест	PROGRAM EXPC	
	00001			NAM	EXPC
	00002			орт	REL
	00003			MSEX MACR	
	00004			CLRA	
	00005			TSTB	
	00006			BPL \.O	
	00007			COMA	
	00008			\.0 EQU *	
	00009 00010			ENDM MIDDA MACD	
	00010			MLBRA MACR JMP \0	
	00012			ENDM	
	00013			MLBSR MACR	
	00014			JSR \0	
	00015			ENDM	
	00016			MLBEQ MACR	
	00017			BNE \.O	
	00018			JMP \0	
	00019			\.0 EQU *	
	00020			ENDM	
	00021 00022			MLBNE MACR	
	00022			BEQ \.O JMP \O	
	00024			\.0 EQU *	
	00025			ENDM	
	00026			MLBGT MACR	
	00027			BLE \.O	
	00028			JMP \0	
	00029			\.0 EQU *	
	00030			ENDM	
	00031 00032			MLBGE MACR BLT \.0	
	00032			JMP \0	
	00034			\.0 EQU *	
	00035			ENDM	
	00036			MLBLT MACR	
	00037			BGE \.0	
	00038			JMP \0	
	00039			\.0 EQU *	
	00040			ENDM	
	00041		)	MLBLE MACR	
	00042			BGT \.0 JMP \0	
	00043 00044			\.0 EQU *	
	00044			ENDM	
	00046			MLBHI MACR	
	00047			BLS \.0	
	00048			JMP \0	
	00049			\.0 EQU *	
	00050			ENDM	
	00051			MLBLS MACR	
	00052			BHI \.0	
	00053			JMP \0	
	00054			\.0 EQU *	
	00055 00056			ENDM MLDCC MACD	
	00000			MLBCC MACR	

	-								
ERR	SEQ	LOC	ов	JEC.	Γ		PROGRAM	1 EXPC	
	00057						BCS \.	0	
	00058						JMP \C		
	00059						\.0 EQU		
	00060						ENDM		
	00061						MLBCS	MACR	
	00062						BCC \.		
	00063						JMP \(	)	
	00064						\.O EQU	J *	
	00065						ENDM		
	00066B							BSCT	_
	00067B			000	02	Α	OUTDAT	BSZ	2
	00068B							BSCT	
	00069B	0002		00	02	Α	DSPDAT	BSZ	2
	00070B			00	0.0		KEKDDE	BSCT	•
	00071B 00072B			00	02	Α	KEYDRF	BSZ	2
	00072B			000	0.0	۸	KEYDAT	BSCT	2
	00073B			001	02	Α	KEIDAI	BSZ BSCT	2
	00074B	0008		000	0.2	Α	TNCNT	BSZ	2
	00076B			00	02	А	INCIT	BSCT	2
	00077B			000	02	Α	FUNC	BSZ	2
	00078B			•	_	••	1 0110	BSCT	-
	00079B	000C		000	02	Α	ENTRY	BSZ	2
	00080P	0000						PSCT	_
	00081P	0000	20	31	00	33		BRA	.\$A002
	00082P	0002	DC	04		В	.\$A003	LDD	KEYDRF
	00083P	0004	27	2D	00	33		BEQ	.\$A004
	00084P	0006	DE	06		В		LDX	KEYDAT
	00085P	0008	8C	000		Α		CPX	#9 <b>7</b>
	00086P	000B	2D	0E	00			BLT	.\$A005
	00087P	000D		06		В		LDX	KEYDAT
	00088P	000F	8C	00'		A		CPX	#122
	00089P	0012	2E	07	00			BGT	.\$A005
	00090P	0014		06		В		LDD	KEYDAT
	00091P	0016	83	00:	20	A		SUBD	#32
	00092P 00093P	0019 001B	DD 4F	06		В	C 4 0 0 F	STD	KEYDAT
	00093P	001B	5F				.\$A005	CLRA CLRB	
	00094F	001C	DD	04		В		STD	KEYDRF
	00096P	001B	CE	CO	۸۸	A		LDX	#-16384
	00097P	0022	CC	009		A		LDD	#149
	00098P	0025	E7	00	00	A		STAB	0,X
	00099P	0027	DC	06		В		LDD	KEYDAT
	00100P	0029	DD	02		B		STD	DSPDAT
	00101P	002B	DD	00		В		STD	OUTDAT
	00102P	002D						MLBSR	EXPOUT
	00103P	0030						MLBSR	EXPDSP
	00104			00	33	P	.\$A004	EQU	*
	00105			00:	33	P	MAIN	EQU	*
	00106P	0033	20	CD	00	02	.\$A002	BRA	.\$A003
	00107P	0035	39					RTS	
	00108P	0036						PSCT	
	00109P	0036	4F				EXPIN	CLRA	
	00110P	0037	5F	00		_		CLRB	F13.1000.41
	00111P	0038 003A	DD DD	0C		В		STD	ENTRY
	00112P	JUJA	עט	0A		В		STD	FUNC



ERR	SEQ	LOC	ова	JECT		PROGRAM	EXPC	
	00113P	003C	DD	08	В		STD	TNCNT
	001137 00114P	003E	DD	06	В		STD	KEYDAT
	00115P	0040	DD	04	В		STD	KEYDRF
	00116P	0042	DD	02	В		STD	DSPDAT
	00117P	0044	DD	00	B		STD	OUTDAT
	00118P	0046	CE	A001	Ā		LDX	#-24575
	00119P	0049	E7	00	A		STAB	0 , X
	00120P	004B	CE	A000	Α		LDX	#-24576
	00121P	004E	CC	00FF	Α		LDD	#255
	00122P	0051	E7	00	Α		STAB	0,X
	00123P	0053	CE	A001	Α		LDX	#-24575
	00124P	0056	CC	0004	Α		LDD	#4
	00125P	0059	E7	00	A		STAB	0,X
	00126P	005B	CE	A000	A		LDX	#-24576
	00127P	005E	CC.	0002	A		LDD	#2
	00128P	0061	E7 CE	00	A		STAB LDX	0,X #-24573
	00129P 00130P	0063 0066	4F	A003	Α		CLRA	#-24513
	00130P	0067	5F				CLRB	
	00131P	0068	E7	00	Α		STAB	0,X
	00132F	006A	CE	A002	A		LDX	#-24574
	00134P	006D	CC	OOFF	A		LDD	#255
	00135P	0070	E7	00	A		STAB	Ö.X
	00136P	0072	CE	A003	A		LDX	#-24573
	00137P	0075	CC	0004	Α		LDD	#4
	00138P	0078	E7	00	Α		STAB	0,X
	00139P	007A	CC	0030	Α		LDD	#48
	00140P	007D	DD	0A	В		STD	FUNC
	00141P	007F	CC	0006	Α		LDD	#6
	00142P	0082	DD	0C	В		STD	ENTRY
	00143P	0084					MLBSR	EXPINT
	00144P	0087	CC	000E	Α		LDD	#14
	00145P	008A					MLBSR	SETINS
	00146P	008D	CE	C000	A		LDX	#-16384
	00147P	0090	CC	0097	A		LDD	#151
	00148P	0093	E7	00	A		STAB	0,X
	00149P	0095 0098	CE	C000	A		LDX	#-16384
	00150P 00151P	009B	E7	0095 00	A A		LDD STAB	#149 0,X
	00151P	009D	CE	0014	A		LDX	#20
	001521 00153P	00A0	CC	007D	A		LDD	#125
	00154P	00A3	E7	00	A		STAB	0,X
	00155P	00A5	39	• •			RTS	-,
	00156P	00A6					PSCT	
	00157P	00A6	CE	C000	Α	EXPIP	LDX	#-16384
	00158P	00A9	E6	00	Α		LDAB	0,%
	00159P	00AB					MSEX	
	00160P	00B0	4F				CLRA	
	00161P	00B1	C4	01	Α		ANDB	#1
	00162P	00B3	27		D6		BEQ	.\$A008
	00163P	00B5	CE	C000	A		LDX	#-16384
	00164P	00B8	CC	00D5	A		LDD	#213
	00165P	OOBB	E7	00	A		STAB	0,X
	00166P	OOBD	CE	C001	A		LDX	#-16383
	00167P	0000	E6	00	Α		LDAB	0,X
	00168P	00C2					MSEX	

ERR	SEQ	LOC	овјест		PROGRAM EXPC				
	00169P	00C7	DD	06		В		STD	KEYDAT
	00170P	00C9	CC	00F		Ā		LDD	#255
	00171P	OOCC	DD	04	_	В		STD	KEYDRF
	00172P	OOCE	CE	C00		Ā		LDX	#-16384
	00173P	00D1	CC	009		A		LDD	#149
	00174P	00D4	E7	00		A		STAB	0,X
	00175P	00D6	39				.\$A008	RTS	
	00176P	00D7						PSCT	
	00177P	00D7	4F				EXPINT	CLRA	
	00178P	00D8	5F					CLRB	
	00179P	00D9	20	0E (	00E	9		BRA	1
	00180P	OODB					.\$A010	MLBSR	EXPIT
	00181P	OODE	CC	003	0.	Α		LDD	#48
	00182P	00E1						MLBSR	EXPINS
	00183P	00E4	DC	80		В		LDD	TNCNT
	00184P	00E6	C3	000		Α		ADDD	#1
	00185P	00E9	DD	80		В	1	STD	TNCNT
	00186P	00EB	DE	80		В	.\$A011	LDX	TNCNT
	00187P	OOED	8C	000		A		CPX	#3
	00188P	00F0	2D	E9 (				BLT	.\$A010
	00189P	00F2	CE	A00		A		LDX	#-24576
	00190P	00F5	CC	000		A		LDD	#2
	00191P	00F8	E7	00		A		STAB	0,X
	00192P	OOFA	DC	0A		В		LDD	FUNC
	00193P	OOFC			_			MLBSR	SETINS
	00194P	OOFF	CC	000	8	A		LDD	#8
	00195P	0102		0.00				MLBSR	SETINS
	00196P	0105	CC	000	1	A		LDD	#1
	00197P	0108	D.C.	0.0		ъ		MLBSR	SETINS
	00198P	010B	DC	0C		В		LDD	ENTRY
	00199P	010D	20					MLBSR	SETINS
	00200P 00201P	0110 0111	39					RTS PSCT	
	00201F	0111					EXPDSP	MLBSR	EXPBSY
	002021 00203P	0114	CE	A00	n	Α	EALDSI	LDX	#-24576
	00204P	0117	CC	000		A		LDD	#4
	00205P	011A	E7	00		A		STAB	ő,x
	00206P	011C	CE	A00		A		LDX	#-24576
	00207P	011F	CC	000		Ā		LDD	#5
	00208P	0122	E7	00		A		STAB	0 . X
	00209P	0124	CE	A00	2	Α		LDX	#-24574
	00210P	0127	DC	02		В		LDD	DSPDAT
	00211P	0129	E7	00		Α		STAB	0,X
	00212P	012B	CE	A00	0	A		LDX	#-24576
	00213P	012E	CC	000	4	Α		LDD	#4
	00214P	0131	E7	00		A		STAB	0,X
	00215P	0133	CE	A000		A		LDX	#-24576
	00216P	0136	CC	000	_	A		LDD	#2
	00217P	0139	E7	00		A		STAB	0,X
	00218P	013B	39					RTS	
	00219P 00220P	013C 013C	20	07 (	01.4	_		PSCT	04014
	00220P	013C	CE	C001		ъ А	¢ 4 0 1 5	BRA	.\$A014
	00221P	013E	DC	00		A B	.\$A015	LDX LDD	#-16383 OUTDAT
	00222P	0141	E7	00		A		STAB	OUTDAT O,X
	00223F	0140	L 1	014		P	EXPOUT	EQU	U, A
	30224			0.14	•	Α.	EAL OUT	E-WO	-



ERR	SEQ	LOC	ов	JECT		PROGRAM	M EXPC	
	00225P	0145	CE	C000	Α	.\$A014	LDX	#-16384
	00226P	0148	E6	00	Α		LDAB	0,X
	00227P	014A					MSEX	
	00228P	014F	4F				CLRA	
	00229P	0150	C4	02	Α		ANDB	#2
	00230P	0152	26	EA 01	3E		BNE	.\$A015
	00231P	0154	39				RTS	
	00232P	0155					PSCT	
	00233P	0155	3C			EXPBSY		
	00234P	0156	CC	0080	A		LDD	#128
	00235P	0159	30 ED	00			TSX	Λ Ψ
	00236P 00237P	015A 015C	CE	A003	A A		STD LDX	0,X #-24573
	00237P	015F	4F	AUUS	А		CLRA	#-24515
	00239P	0160	5F				CLRB	
	00240P	0161	E7	.00	Α		STAB	0,X
	00241P	0163	ČE	A002	A		LDX	#-24574
	00242P	0166	E7	00	Ā		STAB	0 X
	00243P	0168	CE	A003	Ā		LDX	#-24573
	00244P	016B	CC	0004	A		LDD	#4
	00245P	016E	E7	00	A		STAB	0,X
	00246P	0170	CE	A000	Α		LDX	#-24576
	00247P	0173	CC	0002	Α		LDD	#2
	00248P	0176	E7	00	Α		STAB	0,X
	00249P	0178	CE	A000	Α	.\$A017	LDX	#-24576
	00250P	017B	CC	0003	Α		LDD	#3
	00251P	017E	E7	00	A		STAB	0,X
	00252P	0180	CE	A002	A		LDX	#-24574
	00253P	0183	E6	00	Α		LDAB	0,X
	00254P	0185					MSEX	
	00255P	018A	30				TSX	
	00256P 00257P	018B 018D	ED CE		A		STD	0,X
	00257P	0190	CC	A000 0002	A A		LDX LDD	#-24576 #2
	00259P	0193	E7	0002	A		STAB	#2 0,X
	00260P	0195	30	00			TSX	0,11
	00261P	0196	EC	00	Α		LDD	0,X
	00262P	0198	4F		••		CLRA	•,
	00263P	0199	C4	80	Α		ANDB	#128
	00264P	019B	ED	00	Α		STD	0,X
	00265P	019D	EE	00	Α		LDX	0,X
	00266P	019F	8C	0800	Α		CPX	#128
	00267P	01A2	27	D4 01			BEQ	.\$A017
	00268P	01A4	CE	A003	Α		LDX	#-24573
	00269P	01A7	4F				CLRA	
	00270P	01A8	5F				CLRB	
	00271P	01A9	E7	00	A		STAB	0,X
	00272P	01AB	CE	A002	A		LDX	#-24574
	00273P	01AE	CC	OOFF	A		LDD	#255
	00274P 00275P	01B1 01B3	E7 CE	00 A003	A A		STAB	0,X #-24573
	00275P	01B3	CE	0004	A		LDX LDD	#4
	00276F	01B0	E7	0004	A		STAB	0,X
	002711 00278P	01BB	38		**		PULX	0,1
	00279P	01BC	39				RTS	
	00280P	01BD					PSCT	

ERR	SEQ	LOC	ов.	JECT		PROGRAM	1 EXPC	
	00281P		37			EXPINS		
	00282P		36				PSHA	
	00283P			A000	Α		LDX	#-24576
	00284P						CLRA	
	00285P						CLRB	
	00286P	01C4		00	Α		STAB	0,X
	00287P	01C6		A000	Α		LDX	#-24576
	00288P	01C9		0001	Α		LDD	#1
	00289P	01CC		00	Α		STAB	0,X
	00290P			A002	Α		LDX	#-24574
	00291P	01D1					PSHX	
	00292P						TSX	
	00293P			02	Α		LDD	2,X
	00294P		38				PULX	
	00295P			00	Α		STAB	0,X
	00296P			A000	Α		LDX	#-24576
	00297P						CLRA	
	00298P						CLRB	
	00299P	01DD		00	Α		STAB	0,X
	00300P	01DF					PULX	
	00301P	01E0	39				RTS	
	00302P						PSCT	
	00303P					SETINS	PSHB	
	00304P	01E2	36				PSHA	
	00305P						MLBSR	EXPBSY
	00306P		30				TSX	
	00307P		EC	00	Α		LDD	0,X
	00308P						MLBSR	EXPINS
	00309P	01EC					PULX	
	00310P	01ED	39				RTS	
	00311						XDEF	EXPDSP
	00312						XDEF	SETINS
	00313						XDEF	EXPINS
	00314						XDEF	EXPINT
	00315						XDEF	EXPBSY
	00316						XDEF	EXPIN
	00317						XDEF	EXPOUT
	00318						XDEF	MAIN
	00319						XDEF	EXPIP
	00320						XREF	EXPIT
	00321						END	
***	TOTAL I	ERRORS	5 00	0000	000	000		

#### 4.4.4 Linkage Listing

```
*** HMCS6800 CROSS LINKAGE EDITOR
                                                 VER 1.2 ***
LOAD=B: EXPMN, OBJ, B: EXPC, OBJ, C31RUN, OBJ
STRP=$F000
STRB=$60
STRD=$40
OPT=MAP, SYM
EXEC
          *** HMCS6800 CROSS LINKAGE EDITOR
                                                VER 1.2 ***
   UNDEFINED SYMBOLS ***
              NAME
                      SECTION
                               MODULE NAME
               .ERROR
UNDEFINED SYMBOL = 1 (Note)
```

Note: There is an UNDEFINED SYMBOL = 1 (library function, ERROR) in the link information but it does not influence the execution of this program. The library function or run-time routine call the ERROR service routine when 0 is used as a divisor in division or modulo operation. Strictly speaking, the user should create an ERROR funcion. However it is never used in this program, so it is just displayed as an UNDEFINED SYMBOL.

(When the library function and run-time routine are not linked, the UNDEFINED SYMBOL is not displayed.)

```
*** HMCS6800 CROSS LINKAGE EDITOR
                                                  VER 1.2 ***
*** MAP LIST ***
  ** SECTION LOAD MAP
               SECTION
                        SIZE
                               START
                                        END
                                             COMMON-SIZE
                         0016
                                       FFFF
                  Α
                                FFEA
                  В
                         000E
                                0060
                                       006D
                                                  0000
                  С
                         0000
                  D
                         0004
                                0040
                                       0043
                                                  0000
                                F000
                         07DA
                                       F7D9
                                                  0000
  ** MODULE LOAD MAP
               NAME
                         BSCT
                                DSCT
                                       PSCT
                                       F000
               EXPC
                        0060
                                       F01A
                                0040
                                       F208
  ** COMMON LOAD MAP
                      SECTION
               NAME
                                SIZE
                                      START
COMMON =
```

		. IIMOCOOO	NA GDAGG	LTNULOR	DD TMOD	unn		
	DEFINED S	* HMCS680 SYMBOLS *	00 CROSS	LINKAGE	EDITOR	VER	1.2	***
***	DEFINED 3	NAME	SECTION	START	MODULE	NAME		
		. \$DADD	P	F7D9	(	)		
		.\$DCMP	P	F7D9	(	j j		
		. \$DDEC	P	F7D9	ì	í		
		.SDDIV	P	F7D9	ì	í		
		.\$DINC	P	F7D9	ì	)		
		.\$DMOV	P	F7D9	ì	í		
		.\$DMUL	P	F7D9	ì	j		
		. \$DNEG	P	F7D9	į (	j		
		. \$DSTK	P	F7D9	(	)		
		.\$DSUB	P	F7D9	(	)		
		. \$DTOF	P	F7D9	(	)		
		.\$DTOI	P	F7D9	(	)		
		. \$DTOL	P	F7D9	(	)		
		. \$DTST	P	F7D9	(	)		
		.\$FDEC	P	F7D9	(	)		
		.\$FINC	P	F7D9	(	)		
		.\$FMOV	P	F7D9	(	)		
		.\$FREG	D	0040	(	)		
		.\$FTOD	P	F7D9	(	)		
		.\$FTST	P	F7D9	(	)		
		.\$IASL	P	F27D	(	)		
		.\$IASR	P	F292	(	)		
		.\$IDIV	P	F23F	(	)		
		.\$IMOD	P	F2BC	(	)		
		.\$IMUL	P	F208	(	)		
		.\$ITOD	P	F7D9	Ç	)		
		.\$ITOL	P	F51D	5	)		
		. \$LADD	P	F32F	;	)		
		. \$LAND	P	F432	}	)		
		.\$LBIT	P P	F600	}	(		
		. \$LCPL	P	F4BF F501	}	,		
		. \$LDEC	P	F54B	}	,		
		.\$LDIV	P	F3E3	ì	,		
		.\$LINC	P	F53B	ì	í		
		.\$LMOD	P	F40A	}	ί.		
		.\$LMOV	P	F30B	ì	í		
		.\$LMUL	P	F361	ì	í		
		.\$LNEG	P	F4EC	ì	í		
		.\$LOR	P	F44D	ì	í		
		.\$LSHL	P	F483	ì	j.		
		. \$LSHR	P	F4A1	ì	í		
		.\$LSTK	P	F55B	į	j		
		.\$LSUB	P	F348	į.	j		
		. \$LTOD	P	F7D9	į (	j		
		.\$LTST	P	F576	į (	j		
		.\$LXOR	P	F468	(	)		
		.\$SBIT	P	F723	(	)		
		.\$SW1	P	F76B	(	)		
		.\$SW2	P	F79A	(	)		
		.\$UDIV	P	F25B	(	)		
		.\$ULSR	P	F2A7	(	)		
		.\$UMOD	P	F2EA	(	)		



	***	HMCS6	800	CROSS	LINKAGE	ED.	ITOR	VER	1.2	* * *
		NAME	S	ECTION	START	MOI	DULE	NAME		
		. \$UTO	D	P	F7D9	. (		)		
		.\$UTO	L	P	F52E	(		)		
		<b>EXPBS</b>	Y	P	F16F	(	EXPO	; • ( )		
		<b>EXPDS</b>	P	P	F12B	(	EXPO	;		
		EXPIN		P	F050	Ċ	EXPO	;		
		EXPIN	S	P	F1D7	(	EXPO	; (		
		EXPIN	T	P	F0F1	(	EXPC	;		
		EXPIP		P	F0C0	(	EXPC	;		
		EXPIT		P	FOOA	· (		)		
		EXPOU	Т	P	F15F	ĺ.	EXPC	;		
1		MAIN		; P	F04D	(	EXPC	;		
		SETIN	s	P	F1FB	į.	EXPC	; )		
DEFINED	SYMBOI	_ =	65							

# APPENDIX A. C Program and Assembly Program Comparison

This appendix compares application programs previously introduced assembly language system application examples to the C language examples in this application note.

(Assembly language programs are described in the 6301 APPLICATION NOTES (Hardware)).

In general, the size of the C language program is greater than that of the assembly language program. These examples are hardware control programs that are difficult to write in C and show how ro use the 6301 C language compiler. The run-time routines are not included in the C language program size descriptions.

#### A.1 Darlington Transistor Drive (LED Dynamic Display)

Table A-1 compare Darlington Transistor Drive Routines written in C and assembler.

Table A-1. Program Comparison

Item	Memory Size (Bytes)	No. of Cycles (Machine cycle)
C Program	131	200
Assembly program	82	120
C program to assembly program ratio	1.6	1.67

#### A.2 8 x 4 Key Metrix

Table A-2 compares 8 x 4 key Matrix Routines written in C and assembler.

Table A-2. Program Comparison

Item	Memory Size (Bytes)	No. of Cycles (Machine cycle)
C Program	336	1240
Assembly program	181	373
C program to assembly program ratio	1.86	3.32

#### A.3 External Expansion

Table A-3 compares External Expansion Routines written in C and assembler.

Table A-3. Program Comparison

Item	Memory Size (Bytes)	No. of Cycles (Machine cycle)
C Program	518	1347
Assembly program	318	572
C program to assembly program ratio	1.63	2.35

## HD6301/HD6303 SERIES HANDBOOK

### Section Ten

## **APPENDIX**

- 1. HD6301V1/HD6303R Q and A
- 2. HD6301X0/HD6303X Oscillator Circuit
- 3. Wide Temperature Range Specifications –40°C to 85°C (J Version)


# Section 10—Appendix 1. HD6301V1/HD6303R Q and A Table of Contents

1. HD6301V1/HD6303R Q & A       1239         (a) Parallel Port       1         (1) Process to Use a Port as an Output       1241         (b) Serial Port       1         (1) Relation between Writing into the FRC and SCI Operation       1242         (2) Writing into the FRC during Serial Receive/Transmit       1243         (3) RDRF State When SCI Receiving       1244         (4) Serial I/O Operation       1245         (5) Serial I/O Register Read       1246         (6) Detection of the HD6301V1 Serial Start Bit       1247         (c) Timer/Counter       1         (1) Free Running Counter Read       1249         (2) Preset Method of the Free Running Counter       1250         (d) BUS Interface       1         (1) Output of Address Strobe (AS) in the Multiplexed Mode       1252         (e) Interrupt       1         (1) TRQ1 Acceptance       1253         (2) Timer Interrupt and External Interrupt       1254         (3) TRQ1 Interrupt and Other Interrupts       1254         (4) CLI Instruction and Interrupt Operation       1257         (f) Oscillator       1         (g) Reset       1         (1) Constants of the Reset Circuit.       1259         (2) Schmitt Trigger Circuit of RES       12			Page
(1)       Process to Use a Port as an Output       1241         (b)       Serial Port         (1)       Relation between Writing into the FRC and SCI Operation       1242         (2)       Writing into the FRC during Serial Receive/Transmit       1243         (3)       RDRF State When SCI Receiving       1244         (4)       Serial I/O Operation       1245         (5)       Serial I/O Register Read       1246         (6)       Detection of the HD6301V1 Serial Start Bit       1247         (c)       Timer/Counter         (1)       Free Running Counter Read       1249         (2)       Preset Method of the Free Running Counter       1250         (d)       BUS Interface       1250         (d)       BUS Interface       1250         (e)       Interrupt       1252         (e)       Interrupt       1252         (e)       Interrupt       1253         (2)       Timer Interrupt and External Interrupt.       1254         (3)       IRQT Interrupt and Other Interrupts       1255         (4)       CLI Instruction and Interrupt Operation       1257         (f)       Oscillator       1         (l)       Constants of the Reset Circuit.	1. HD	6301V1/HD6303R Q & A	1239
(b)       Serial Port         (1)       Relation between Writing into the FRC and SCI Operation       1242         (2)       Writing into the FRC during Serial Receive/Transmit       1243         (3)       RDRF State When SCI Receiving       1244         (4)       Serial I/O Operation       1245         (5)       Serial I/O Register Read       1246         (6)       Detection of the HD6301V1 Serial Start Bit       1247         (c)       Timer/Counter         (1)       Free Running Counter Read       1249         (2)       Preset Method of the Free Running Counter       1250         (d)       BUS Interface       1250         (1)       Output of Address Strobe (AS) in the Multiplexed Mode       1252         (e)       Interrupt       1         (1)       IRQT Acceptance       1253         (2)       Timer Interrupt and External Interrupt       1254         (3)       IRQT Interrupt and Other Interrupts       1255         (4)       CLI Instruction and Interrupt Operation       1257         (f)       Oscillator         (1)       Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)       1258         (g)       Reset         (1)	(a)	Parallel Port	
(1)       Relation between Writing into the FRC and SCI Operation       1242         (2)       Writing into the FRC during Serial Receive/Transmit       1243         (3)       RDRF State When SCI Receiving       1244         (4)       Serial I/O Operation       1245         (5)       Serial I/O Register Read       1246         (6)       Detection of the HD6301V1 Serial Start Bit       1247         (c)       Timer/Counter       1247         (t)       Free Running Counter Read       1249         (2)       Preset Method of the Free Running Counter       1250         (d)       BUS Interface       1250         (e)       Interrupt       1252         (e)       Interrupt       1252         (f)       Interrupt and External Interrupt       1253         (g)       Timer Interrupt and Other Interrupts       1254         (g)       Timer Interrupt and Other Interrupt Operation       1257         (f)       Oscillator       1257         (f)       Oscillator       1258         (g)       Reset       1259         (1)       Constants of the Reset Circuit       1259         (2)       Schmitt Trigger Circuit of RES       1260         (3) <td>(1)</td> <td>Process to Use a Port as an Output</td> <td>1241</td>	(1)	Process to Use a Port as an Output	1241
(2)       Writing into the FRC during Serial Receive/Transmit       1243         (3)       RDRF State When SCI Receiving       1244         (4)       Serial I/O Operation       1245         (5)       Serial I/O Register Read       1246         (6)       Detection of the HD6301V1 Serial Start Bit       1247         (c)       Timer/Counter       1247         (t)       Free Running Counter Read       1249         (2)       Preset Method of the Free Running Counter       1250         (d)       BUS Interface         (1)       Output of Address Strobe (AS) in the Multiplexed Mode       1252         (e)       Interrupt       1252         (f)       Interrupt and External Interrupt       1253         (g)       Timer Interrupt and Other Interrupts       1254         (g)       Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)       1258         (g)       Reset         (1)       Constants of the Reset Circuit       1259         (2)       Schmitt Trigger Circuit of RES       1260         (3)       I/O Port State on Resetting       1261         (4)       SCI (Pin 39) State on Resetting       1262         (5)       Port Output after Resetting	(b)	Serial Port	
(3)       RDRF State When SCI Receiving       1244         (4)       Serial I/O Operation       1245         (5)       Serial I/O Register Read       1246         (6)       Detection of the HD6301V1 Serial Start Bit       1247         (c)       Timer/Counter       1247         (1)       Free Running Counter Read       1249         (2)       Preset Method of the Free Running Counter       1250         (d)       BUS Interface       1250         (e)       Interrupt       1252         (e)       Interrupt       1252         (e)       Interrupt       1253         (2)       Timer Interrupt and External Interrupt       1254         (3)       IRQT Interrupt and Other Interrupts       1255         (4)       CLI Instruction and Interrupt Operation       1257         (f)       Oscillator       1257         (f)       Oscillator       1258         (g)       Reset       1259         (1)       Constants of the Reset Circuit       1259         (2)       Schmitt Trigger Circuit of RES       1260         (3)       I/O Port State on Resetting       1261         (4)       SCI (Pin 39) State on Resetting       1263	(1)	Relation between Writing into the FRC and SCI Operation	1242
(4)       Serial I/O Operation.       1245         (5)       Serial I/O Register Read       1246         (6)       Detection of the HD6301V1 Serial Start Bit       1247         (c)       Timer/Counter       1247         (1)       Free Running Counter Read       1249         (2)       Preset Method of the Free Running Counter       1250         (d)       BUS Interface       1250         (1)       Output of Address Strobe (AS) in the Multiplexed Mode       1252         (e)       Interrupt       1253         (2)       Timer Interrupt and External Interrupt       1253         (2)       Timer Interrupt and Other Interrupts       1255         (4)       CLI Instruction and Interrupt Operation       1257         (f)       Oscillator       1257         (f)       Oscillator       1258         (g)       Reset         (1)       Constants of the Reset Circuit       1258         (2)       Schmitt Trigger Circuit of RES       1260         (3)       I/O Port State on Resetting       1261         (4)       SCI (Pin 39) State on Resetting       1262         (5)       Port Output after Resetting       1263	(2)	Writing into the FRC during Serial Receive/Transmit	1243
(5)       Serial I/O Register Read       1246         (6)       Detection of the HD6301V1 Serial Start Bit       1247         (c)       Timer/Counter       1249         (1)       Free Running Counter Read       1249         (2)       Preset Method of the Free Running Counter       1250         (d)       BUS Interface       1250         (1)       Output of Address Strobe (AS) in the Multiplexed Mode       1252         (e)       Interrupt       1253         (2)       Timer Interrupt and External Interrupt       1253         (2)       Timer Interrupt and External Interrupts       1254         (3)       IRQ1 Interrupt and Other Interrupts       1255         (4)       CLI Instruction and Interrupt Operation       1257         (f)       Oscillator       1         (1)       Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)       1258         (g)       Reset         (1)       Constants of the Reset Circuit.       1259         (2)       Schmitt Trigger Circuit of RES       1260         (3)       I/O Port State on Resetting       1261         (4)       SCI (Pin 39) State on Resetting       1262         (5)       Port Output after Resetting	(3)	RDRF State When SCI Receiving	1244
(6)       Detection of the HD6301V1 Serial Start Bit       1247         (c)       Timer/Counter       1249         (1)       Free Running Counter Read       1249         (2)       Preset Method of the Free Running Counter       1250         (d)       BUS Interface       1250         (1)       Output of Address Strobe (AS) in the Multiplexed Mode       1252         (e)       Interrupt       1253         (2)       Timer Interrupt and External Interrupt       1254         (3)       IRQ1 Interrupt and Other Interrupts       1255         (4)       CLI Instruction and Interrupt Operation       1257         (f)       Oscillator       1         (1)       Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)       1258         (g)       Reset         (1)       Constants of the Reset Circuit.       1259         (2)       Schmitt Trigger Circuit of RES       1260         (3)       I/O Port State on Resetting       1261         (4)       SCI (Pin 39) State on Resetting       1262         (5)       Port Output after Resetting       1263	(4)	Serial I/O Operation	1245
(c) Timer/Counter       1249         (1) Free Running Counter Read       1249         (2) Preset Method of the Free Running Counter       1250         (d) BUS Interface       1         (1) Output of Address Strobe (AS) in the Multiplexed Mode       1252         (e) Interrupt       1         (1) IRQ1 Acceptance       1253         (2) Timer Interrupt and External Interrupt       1254         (3) IRQ1 Interrupt and Other Interrupts       1255         (4) CLI Instruction and Interrupt Operation       1257         (f) Oscillator       1         (1) Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)       1258         (g) Reset       1         (1) Constants of the Reset Circuit       1259         (2) Schmitt Trigger Circuit of RES       1260         (3) I/O Port State on Resetting       1261         (4) SCI (Pin 39) State on Resetting       1262         (5) Port Output after Resetting       1263	(5)	Serial I/O Register Read	1246
(1)       Free Running Counter Read       1249         (2)       Preset Method of the Free Running Counter       1250         (d)       BUS Interface       1         (1)       Output of Address Strobe (AS) in the Multiplexed Mode       1252         (e)       Interrupt       1         (1)       IRQ1 Acceptance       1253         (2)       Timer Interrupt and External Interrupt       1254         (3)       IRQ1 Interrupt and Other Interrupts       1255         (4)       CLI Instruction and Interrupt Operation       1257         (f)       Oscillator       1         (1)       Reset       1         (2)       Reset       1         (1)       Constants of the Reset Circuit       1259         (2)       Schmitt Trigger Circuit of RES       1260         (3)       I/O Port State on Resetting       1261         (4)       SCI (Pin 39) State on Resetting       1262         (5)       Port Output after Resetting       1263	(6)	Detection of the HD6301V1 Serial Start Bit	1247
(1)       Free Running Counter Read       1249         (2)       Preset Method of the Free Running Counter       1250         (d)       BUS Interface       1         (1)       Output of Address Strobe (AS) in the Multiplexed Mode       1252         (e)       Interrupt       1         (1)       IRQ1 Acceptance       1253         (2)       Timer Interrupt and External Interrupt       1254         (3)       IRQ1 Interrupt and Other Interrupts       1255         (4)       CLI Instruction and Interrupt Operation       1257         (f)       Oscillator       1         (1)       Reset       1         (2)       Reset       1         (1)       Constants of the Reset Circuit       1259         (2)       Schmitt Trigger Circuit of RES       1260         (3)       I/O Port State on Resetting       1261         (4)       SCI (Pin 39) State on Resetting       1262         (5)       Port Output after Resetting       1263	(c)	Timer/Counter	
(2) Preset Method of the Free Running Counter       1250         (d) BUS Interface       1         (1) Output of Address Strobe (AS) in the Multiplexed Mode       1252         (e) Interrupt       1         (1) IRQ1 Acceptance       1253         (2) Timer Interrupt and External Interrupt       1254         (3) IRQ1 Interrupt and Other Interrupts       1255         (4) CLI Instruction and Interrupt Operation       1257         (f) Oscillator       1         (1) Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)       1258         (g) Reset       1         (1) Constants of the Reset Circuit       1259         (2) Schmitt Trigger Circuit of RES       1260         (3) I/O Port State on Resetting       1261         (4) SCI (Pin 39) State on Resetting       1262         (5) Port Output after Resetting       1263			1249
(d)       BUS Interface         (1)       Output of Address Strobe (AS) in the Multiplexed Mode       1252         (e)       Interrupt         (1)       IRQ1 Acceptance       1253         (2)       Timer Interrupt and External Interrupt       1254         (3)       IRQ1 Interrupt and Other Interrupts       1255         (4)       CLI Instruction and Interrupt Operation       1257         (f)       Oscillator         (1)       Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)       1258         (g)       Reset         (1)       Constants of the Reset Circuit       1259         (2)       Schmitt Trigger Circuit of RES       1260         (3)       I/O Port State on Resetting       1261         (4)       SCI (Pin 39) State on Resetting       1262         (5)       Port Output after Resetting       1263		-	
(1)       Output of Address Strobe (AS) in the Multiplexed Mode       1252         (e)       Interrupt         (1)       IRQ1 Acceptance       1253         (2)       Timer Interrupt and External Interrupt       1254         (3)       IRQ1 Interrupt and Other Interrupts       1255         (4)       CLI Instruction and Interrupt Operation       1257         (f)       Oscillator         (1)       Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)       1258         (g)       Reset         (1)       Constants of the Reset Circuit       1259         (2)       Schmitt Trigger Circuit of RES       1260         (3)       I/O Port State on Resetting       1261         (4)       SCI (Pin 39) State on Resetting       1262         (5)       Port Output after Resetting       1263		The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s	
(e)       Interrupt         (1)       IRQ1 Acceptance.       1253         (2)       Timer Interrupt and External Interrupt.       1254         (3)       IRQ1 Interrupt and Other Interrupts       1255         (4)       CLI Instruction and Interrupt Operation       1257         (f)       Oscillator         (1)       Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)       1258         (g)       Reset         (1)       Constants of the Reset Circuit.       1259         (2)       Schmitt Trigger Circuit of RES       1260         (3)       I/O Port State on Resetting       1261         (4)       SCI (Pin 39) State on Resetting       1262         (5)       Port Output after Resetting       1263	(d)	BUS Interface	
(1) IRQ1 Acceptance.       1253         (2) Timer Interrupt and External Interrupt.       1254         (3) IRQ1 Interrupt and Other Interrupts       1255         (4) CLI Instruction and Interrupt Operation       1257         (f) Oscillator       (1) Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)       1258         (g) Reset       (1) Constants of the Reset Circuit.       1259         (2) Schmitt Trigger Circuit of RES       1260         (3) I/O Port State on Resetting       1261         (4) SCI (Pin 39) State on Resetting       1262         (5) Port Output after Resetting       1263	(1)	Output of Address Strobe (AS) in the Multiplexed Mode	1252
(2) Timer Interrupt and External Interrupt.       1254         (3) IRQ1 Interrupt and Other Interrupts       1255         (4) CLI Instruction and Interrupt Operation       1257         (f) Oscillator       (1) Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)       1258         (g) Reset       (1) Constants of the Reset Circuit.       1259         (2) Schmitt Trigger Circuit of RES       1260         (3) I/O Port State on Resetting       1261         (4) SCI (Pin 39) State on Resetting       1262         (5) Port Output after Resetting       1263	(e)	Interrupt	
(3) IRQ1 Interrupt and Other Interrupts       1255         (4) CLI Instruction and Interrupt Operation       1257         (f) Oscillator       (1) Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)       1258         (g) Reset       (1) Constants of the Reset Circuit       1259         (2) Schmitt Trigger Circuit of RES       1260         (3) I/O Port State on Resetting       1261         (4) SCI (Pin 39) State on Resetting       1262         (5) Port Output after Resetting       1263	(1)	TRQ1 Acceptance	1253
(4)CLI Instruction and Interrupt Operation1257(f)Oscillator(1)Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)1258(g)Reset(1)Constants of the Reset Circuit1259(2)Schmitt Trigger Circuit of RES1260(3)I/O Port State on Resetting1261(4)SCI (Pin 39) State on Resetting1262(5)Port Output after Resetting1263	(2)	Timer Interrupt and External Interrupt	1254
(f) Oscillator (1) Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock) 1258 (g) Reset (1) Constants of the Reset Circuit. 1259 (2) Schmitt Trigger Circuit of RES 1260 (3) I/O Port State on Resetting 1261 (4) SCI (Pin 39) State on Resetting 1262 (5) Port Output after Resetting 1263	(3)	TRQ1 Interrupt and Other Interrupts	1255
(1)       Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)       1258         (g)       Reset         (1)       Constants of the Reset Circuit.       1259         (2)       Schmitt Trigger Circuit of RES       1260         (3)       I/O Port State on Resetting.       1261         (4)       SCI (Pin 39) State on Resetting.       1262         (5)       Port Output after Resetting.       1263	(4)	CLI Instruction and Interrupt Operation	1257
(g)       Reset         (1)       Constants of the Reset Circuit.       1259         (2)       Schmitt Trigger Circuit of RES       1260         (3)       I/O Port State on Resetting.       1261         (4)       SCI (Pin 39) State on Resetting.       1262         (5)       Port Output after Resetting.       1263	(f)	Oscillator	
(1) Constants of the Reset Circuit.       1259         (2) Schmitt Trigger Circuit of RES       1260         (3) I/O Port State on Resetting       1261         (4) SCI (Pin 39) State on Resetting       1262         (5) Port Output after Resetting       1263	(1)	Relation between the External Clock (EXTAL Clock) and Enable Clock (E Clock)	1258
(1) Constants of the Reset Circuit.       1259         (2) Schmitt Trigger Circuit of RES       1260         (3) I/O Port State on Resetting       1261         (4) SCI (Pin 39) State on Resetting       1262         (5) Port Output after Resetting       1263	(a)	Reset	
(2) Schmitt Trigger Circuit of RES       1260         (3) I/O Port State on Resetting       1261         (4) SCI (Pin 39) State on Resetting       1262         (5) Port Output after Resetting       1263		Constants of the Reset Circuit.	1259
(3)       I/O Port State on Resetting       1261         (4)       SCI (Pin 39) State on Resetting       1262         (5)       Port Output after Resetting       1263	` '		1260
(4)       SCI (Pin 39) State on Resetting.       1262         (5)       Port Output after Resetting.       1263			1261
(5) Port Output after Resetting	(4)		1262
		. ,	1263
(h) Low Power Consumption	(h)	Low Power Consumption	
(1) Schmitt Trigger Circuit of STBY		·	1264
(2) I/O Port State During Standby		, 55	

(3)	Return from Standby Mode	1266
(4)	Going into the Standby Mode	1267
(5)	Timing for the Standby Mode	1268
(i)	EPROM-on-Package	
(1)	Usage of EPROM Socket Pins for the HD63P01M (No. 1)	1269
(2)	Usage of EPROM Socket Pins for the HD63P01M (No. 2)	1270
(3)	Usage of EPROM Socket Pins for the HD63P01M (No. 3)	1271
(i)	Software	
(1)	Usage of Bit Manipulation Instructions	1272
(2)	Usage of Bit Manipulation Instructions to the Port	1274
(k)	Others	
(1)	RAM Access Disable during Program Execution	1275
2. HD6	6301X0/HD6303X Oscillator Circuit	1276
3. Wid	le Temperature Range Specifications -40°C to +85°C (J Version)	1283
HD6301	V1, HD63A01V1, HD63B01V1	1284
HD6301	X0, HD63A01X0, HD63B01X0	1289
HD6301	Y0, HD63A01Y0, HD63B01Y0, HD63C01Y0	1294
HD6303	BR, HD63A03R, HD63B03R	1300
HD6303	3X, HD63A03X, HD63B03X	1305
HD6303	RY HD63A03Y HD63B03Y HD63C03Y	1310

Type   HD6301V1	Device	4S	*8S	-	M 16M	Soft	ware	
HD6303R		Evalu	ation	kit,	Emulator.	SD	SBC	
Theme Process to Use a Port as a	ın Output	S		Date	Nov. 24,	1983		
Question		_			lassificat			
1, When using an I/O port as an	output,	is the d	lata		arallel Po	rt		
stored to the Data Register (	or is the	Data	}		erial Port imer/Count			
Direction Register (DDR) set	Direction Register (DDR) set at first?							
·			ŀ	BUS Interface Interrupt				
			ŀ		/D Convert	er		
			Ì		scillator			
			Ì		eset			
			[	L	ow Power C	onsm.		
			[	E	PROM-on-pa	ckage		
			ļ		oftware			
					valuation 1	Kit		
			}		mulator			
			}		D ata Buffer			
			}		thers			
Answer					icable Man	ua1		
1, Store the data to the Data Re	egister a	t first	and	Titl				
then set the DDR (DDR=1); if	not, unk	nown dat	ta is		<del></del>			
output from the port.				Comit		Doto P	a a le	
•			1		conductor -Bit Single			
4			1		_	_		
			}	Microcomputer - Other Data				
			}	Title				
			ŀ	1161	<u>e 1</u>			
			Ì					
			ĺ					
			]					
			. [		rence Q & .	A Shee	t	
			1	No.				
Supplement					-,			
The DDR defines an I/O port of DDR=1 : output DDR=0 : input	as an inp	out or ou	ıtput.					

Type	HD6301V1	Tp.:	48	*8S	8M	1 16M	Soft	ware		
٠. ا	HD6303R	Device	Eval	uation	kit,	Emulator	SD	SBC		
Theme	Relation between Writing Operation	into the	FRC and	d SCI	Date	Nov. 24,	1983			
Quest					C1	assificat	ion			
	w are writing into the time	er Free R	unning	. [	Pa	rallel Po	rt			
	unter(FRC) and the Serial			ter-	* Se	rial Port				
fa	ce(SCI) related?				Timer/Counter					
						IS Interfa	ce			
				ļ		terrupt				
						D Convert	er :			
						cillator				
						set w Power Co				
								<del></del>		
				}		ROM-on-pao ftware	скаде			
						aluation l	7i+			
				}		ulator	XI C			
				l	SI					
				Ì		ta Buffer				
				İ	Ot	hers				
Answe	r				Appli	cable Man	ual			
Re; The SC:	e source of the clock inpugisters is the timer FRC. erefore, if new data is wr I operations are disturbed the following diagram.	itten int			Title					
	\$09,\$0A				Other	Data				
					Title	2				
EΠ	R/W FRC   Baud Rate	Recei Regis	ve Shif ter	t						
	Generator -				Refer	ence Q &	A Shee	t		
			mit Shi	ft	No.					
	•	Regis	ter							
.1.						QA631-0024				
	A write into the FRC is properations.	ohibited	during :	SCI		QA631-008	A.			
Suppl	ement	***************************************								
1										



(T)	HD6301V1	T	4S *8S		81	1 16M	Cafe	ware
Type	HD6303R	Device		. Iri		Emulator	SD	ware. SBC
Theme	исособи	J	Evaluacio	I Da	<u> </u>	Nov. 24,		300
	RDRF State When SCI Recei	lving		Da				
Questi				<u></u>		assificat:		
	t is the state of the Rece					rallel Po	<u>ct</u>	
	1(RDRF) flag when the HD63			*		rial Port		
	receive signals (RE=1) ar	id the wa	ke-up flag			mer/Count		
(WU	bit) is set?			-		S Interfac	<u>:e</u>	
	COR			-		terrupt		
TR	CSR	2 1	0			D Converte	<u> </u>	
20011	7 6 5 4 3	2 1	0	<del>     </del>		cillator		
\$0011	<u> </u>	TIE   TE	WU	$\vdash$		set		
	↓ ? ↓		<b>↓</b> 1	$\vdash$		w Power Co		
	: 1		1			ROM-on-pac	:kage	
				$\vdash$		raluation H	7:+	
				$\vdash$		ulator	11.	
					SI		<del></del>	
						ta Buffer		
1						hers		
Answer	. [			AD		cable Manu	121	
l, Whe	in the wake-up flag is set mot be set. s is mentioned in the HD68 ets, but not in the HD6301	301, HD68	03 data		tl∈			
·				0+	her	Data		
}					tle			
						<b></b>	* \	
				Re	fer	ence Q & A	Shee	t
				No				ļ
				1				
Supple	ement			J				
	Transmit/Receive Cont transmitter, receiver rupts, and monitors t	, wake-u	ip feature an	d tw	o i	ndividual		<u>.</u>

Type	HD6301V1		· 4S	*8S	81	1 16M	Soft	ware
1770	HD6303R	Device			-	Emulator		SBC
Theme		l				Nov. 24,		
	Serial I/O Operation			1				
Quest						lassificat		
	e serial I/O does not opera					arallel Po		
	itialization does not seem			the		erial Port		
da	ta is not transmitted. Wha	it is wro	ng?			imer/Count		
		<b></b>		}		US Interfa	ce	
	Initialize by User					nterrupt /D.C.		
	l Set the Rate/M (RMCR) to the					/D Convert scillator	er	
	2 Set the Transm		•	,		eset		
	2 Set the Transi Status Registe					ow Power C	on sm	
ļ	desired operat		.,	-		PROM-on-pa		
	desired operation					oftware	citage	
}						valuation	Kit	
				Ì	E	nulator		
					S	D		
					D	ata Buffer		
						thers		
Answe				icable Man	ual			
	st after the initialization				Titl	e		
	ta transmit is not operativ							
1	Baud Rate after setting th	ie it.	ne reaso	on is				
	follows. tting the transmit enable h	.i.e (TF 1	it) and					
	n consecutive "1" of preamb							
	ansmitter section operative				Othe	r Data	<del>-</del>	
	e transmitter section gets							
	O bits) transmitting time a					<del></del>		
3	ud rate.		,					
(	ex.) When the Baud rate is	set to 9	600 Baud	i		•		
l	(104.2)s at 1 bit),							
Set t	he Baud rate Set TE $$ Ti	ansmit (	)K			rence Q &	A Shee	t
77.77.77		77.77		<b>&gt;</b>	No.			
22222				_				
	$\rightarrow 104.2 \mu s \times 10=1.0$		. T					
		Transmit Period	Inopera	ative				
	∀ Preamble Causin		i					
1.	042ms after setting the TE			r İ				
	ction is operative.	,		-				
	ement							

Type	HD6301V1	Device	4S *8S		8M		Soft	
	HD6303R		Evaluation				SD	SBC
Theme	Serial I/O Register Read			υa	te	Nov. 24,	1983	
Questi	on				C1	assificat	ion	
	n transmitting the data,	is readin	g the Trns-		~	rallel Po		
	:/Receive Control Register			*		rial Port		
	n the transfer interval i					mer/Count		
	h the Baud rate, Transmit				BU	S Interfa	ce	
	ty (TDRE) will be set. I					terrupt		
the	re any problems when tran	smitting	data without			D Convert	er	
che	cking the TDRE flag in the	e TRCSR?				cillator		
						set		
						w Power C		
						ROM-on-pa	ckage	
						ftware		
						aluation 1	<u>Kit</u>	
						ulator		
					SD			
				$\vdash$		ta Buffer		
						hers		
Answer		one :				cable Man	Jal	
	TDRE flag shows if the Tonot. When writing a data			11	tle			1
	E=1, it's not necessary t			١				1
Rt	reading the TDRE flag te	o check t	ne ibke.					.
1	TDR. For example, when n					i i i i i i i i i i i i i i i i i i i		1
	TDR with TDRE "O"(TDR al	ready has	s a data)					. 1
	old data will be erased.	ready had	, a data,,	Ot	her	Data	<del></del>	
	en the transfer interval i	s long er	nough compared		tle			
	th the Baud rate, there's					-		Ì
	eck TRCSR if possible.	•	•					ł
	•							
								ì
				Re	fer	ence Q & .	A Shee	t
				No				
								ļ
				ŀ				
C 1				L				
Supple	ement							
1								
								l
								1

m	I UDC 201 VI	<del> </del>	1 / C	#0C		1 1 (34	C - E +-	
Type	HD6301V1 HD6303R	Device	48	*8S		M 16M Emulator	Soft SD	ware SBC
Theme	\$	Sorial			Date	Ellurator	30	350
THEME	perection of the imposory	Derrar	(No.		Date	Nov. 24	1983	1
Quest	ion		(110.	1		lassificat		
Quest	1011					arallel Po		
1.						erial Port		
(1)	What is the relation between	n the HI	1630171			imer/Count		
(1)	serial sampling clock frequency			•		US Interfa		
	baud rate ?	ienscy ai	id the			nterrupt	Ce	
	baud rate :					D Convert	~~	
(2)	What does "Sampling error"	maan 2				scillator	er	
(2)	what does sampling error	mean :				eset		
						ow Power C		
						PROM-on-pa	ckage	
						oftware	17.1 -	
						valuation	KLT	
						nulator		
					SI			
						ata Buffer		
A = 0 = 1						thers	1	
Answe	er					icable Man	uaı	
					Title	<u>= 1</u>		
1.								1
••								
(1)	The serial sampling clock f	raguance	vice	ai oht				}
(1)	times the baud rate.	.requense	-y 13 c	LEIL				
	times the bada face.				Othe	r Data		
(2)	"Sampling error" means rece	ive mare	rin at	the	Other Data			
(2)	serial operation time.	vc mare	SAII AL	Cite	1161			1
	Refer to the next page for	details.						1
	nerer to the heat page for	decarro.	,					1
								.
					Refer	rence Q &	A Shee	-
					No.	rence q a	n blice	
	,				110.			ł
								l
	1							
								1
Suppl	Lement							
очрр.								
								Ì
								1
								}

Type	HD6301V1			D 2	45	*:	8S	48	1	16M	Soft	ware
	HD6303R			Device	Eva	luat	ion	kit,	Emu	ılator	 SD	SBC
Theme	Detection o	f the HD6	301V1	Serial	Start	Bit	-	(1)	Ю.	2)		
												Į

### Answer

### Receive margin:

The HD6301V1 detects the start bit and samples the data bit using the falling edge of the sampling clock.

The general equation is shown as follows.

### 1. General equation

$$M = [ (0.5-1/N) - (D-0.5)/N - (L-0.5)F ] X 100 (%)$$

M: Receive margin

N: Ratio of baud rate to sampling clock ( 0 to 0.5 )

D: Duty of the longer sampling clock of "H", and "L"

L: Frame length (7 to 12 bits)


F: Absolute value of deviation of sampling clock frequency

### 2. Abbreviated equation

$$M = (0.5-1/N) \times 100 (\%)$$
  
Conditions:  $D = 0.5, F = 0$ 

	N	8	16	32	64	Note
Г	M	37.5	43.75	46.875	48.4375	In the $HD6301V1$ , $N = 8$ .
	(%)		(Fig.1)			

Figure 1



					<u> </u>			
Type H	06801V1	Device	· 4S *8S		8M	16M	Soft	ware
	06301V1		Evaluation	n ki	t, Emu	lator	SD	SBC
Theme P	reset Method of the Free	Running	Counter	Da	te			
			(No.1)			v.24.19		
Question					Class	ificat	Lon	
1.					Paral	lel Por	rt	
						l Port		
What is	the difference between	the HD68	01V and	*		/Counte		
HD6301V	l in writing data into t	he free	running		BUS I	nterfac	ce	
couter	?				Inter	rupt.		
						onverte	er	
					Oscil.	lator		
					Reset			
			•		Low P	ower Co	onsm.	
					EPROM	-on-pac	ckage	
-					Softw	are		
					Evalu-	ation 1	Kit	
					Emula	tor		
	(x,y) = (x,y) + (x,y) + (x,y)				SD			
					Data	Buffer		
n 40					Other			
Answer			×			le Manı	ıal	
	FRC preset method of the	HD6801V	'is differen	4	tle			
rrom	the HD6301VI.					luctor		
				-	- 8-Bit	t Singl	e Chi	P
man a	Preset Method			1	Micro	comput	er -	
Type HD6801V	The FRC is always pr	incot to	"CEEEO"	105	her Da	+ 0		
I DOGOTA	The rkc is always pr	eset to	ŞFFFO .		tle	La		
HD6301V	l 1. Writing to the hig	h byte r	resets		cre 1			
	the FRC to \$FFF8.	ii byce p	resets					
	2. The FRC is set to	docirabl	e data by	1				
	a double byte stor			1				
	a dodore by ce seon	.c insere	iccion.	Re	ferenc	eQ&	A Shee	· F
<u> </u>				No				
				1.10	<u>-1</u>			
"				10	A631-0	01A		
		•		, ,	A631-0			
				`				
Suppleme	nt							
See t	he next page for the exa	ample of	this method.					


		,					
Type	HD6801V1	Device	48	*8S	81		Software
-	HD6301V1					Emulator	SD SBC
Theme	Preset Method of the Free	e Kunning	Counter		(No.	2)	
Answer							
Allswei							
(1) 7	The HD6001V Preset Method						
(1),	ine imoboty freset fiethou						
		•					
	SO9Write SOAV	√rite!				LDD	#\$5AF3
	K	\$F3)				STD	<b>\$</b> 09
E				Γ			,
		-			-		
FRC	;	FFF8 !	\$FFF9	\$FF	FA :	$\rightarrow$	
	i	i	•		1		
7	The FRC is always preset to	sFFF8.					
(0)							
(2)	The HD6301V1 Preset Method						
١,	AFFE						
1	• \$FFF8						
l	\$09Write	ļ.				, LDD	#\$5AF3
	(\$5A)	<del></del>				←STAA	
E	r					Olimi	γos
-		- <u>-</u>			<del> </del>		
FRC	\$1	FFF8	\$FFF9	\$FF	FA .	$\rightarrow$	
		i	. ;	,	i		
Į .	riting to the high byte p	resets th	e FRC to	\$FFF	8.		
] :	2. Optional valve (In this	s case \$5	AF3)				
	1 00017	1				IDD	#AEATTO
	\$09Write \$0AV (\$5A) (	SF3)				$\leftarrow_{\mathtt{STD}}^{\mathtt{LDD}}$	#\$5AF3 \$09
E	(\$JA)	\$F3)	<del></del>	_	<del></del>	מזט	\$09
		⊥ }	<b>-</b> ↓		- }-	-	
FRC		FFF8 ¦	\$5AF3	\$5A	F4 1		
	;		1	ψ <i>J</i> E	1		
1 :	The FRC is set to desirable	e data (\$	5AF3) by	a do	uble	byte store	
	instruction.	``				-	
1							


Type	HD6301V1	Γ .	45	*8S		8M	1 6M	Soft	ware
-,,,,	HD6303R	Device					Emulator	SD	SBC
Theme	Output of Address Strobes	(AS) in	the M	ulti-	Dat	e l	Nov. 24,		
1	plexed Mode								
Questi						C1	assificat	ion	
	AS always output when usir	g the HD	6301 V	l in		Par	rallel Po	rt	
	e expanded multiplexed mode					Se	rial Port		
						Tir	ner/Count	er	
					*	BUS	S Interfa	ce	
						In	terrupt		
							) Convert	er	
						0s	cillator		
				1			set		
				1			v Power Co		
				]			ROM-on-pac	ckage	
							ftware		
				1			aluation H	(it	
							ılator		
				į		SD			
				ļ			ta Buffer		
							ners		
Answer				1			cable Manu	ıal	
mul	. AS is always output in tiplexed mode, even when t ernal RAM, ROM, etc.			es the	Tit	16	1		
				Ī	Oth	er	Data		
					Tit				
				. ].		ere	ence Q & A	A Shee	t
					No.	٦			
Supple	In the expanded multi buses are multiplexed needed to demultiplex Mode 2, 4 and 6 of the	l and out the dat	put f a bus	rom port es and a	3. ddre	AS ss	is the s busses.	r addr signal	ess

**@HITACHI** 

Theme HD6303R  Theme TRQI Acceptance  Question 1, (1) Is IRQI ignored when the Condition Code Register I mask is set?  (2) After the I mask is reset, will the interrupt sequence start by the interrupt request flag having been latched?  A/D Converter Oscillator Reset Low Power Consm. EPROM-on-package Software Evaluation Kit Emulator SD	SBC
Question 1, (1) Is IRQI ignored when the Condition Code Register I mask is set?  (2) After the I mask is reset, will the interrupt sequence start by the interrupt request flag having been latched?  A/D Converter Oscillator Reset Low Power Consm. EPROM-on-package Software Evaluation Kit Emulator	
I, (1) Is IRQI ignored when the Condition Code Register I mask is set?  (2) After the I mask is reset, will the interrupt sequence start by the interrupt request flag having been latched?  A/D Converter Oscillator Reset Low Power Consm. EPROM-on-package Software Evaluation Kit Emulator	
I, (1) Is IRQI ignored when the Condition Code Register I mask is set?  (2) After the I mask is reset, will the interrupt sequence start by the interrupt request flag having been latched?  A/D Converter Oscillator Reset Low Power Consm. EPROM-on-package Software Evaluation Kit Emulator	
Register I mask is set?  (2) After the I mask is reset, will the interrupt sequence start by the interrupt request flag having been latched?  * Interrupt A/D Converter Oscillator Reset Low Power Consm. EPROM-on-package Software Evaluation Kit Emulator	
(2) After the I mask is reset, will the interrupt sequence start by the interrupt request flag having been latched?  * Interrupt A/D Converter Oscillator Reset Low Power Consm.  EPROM-on-package Software  Evaluation Kit  Emulator	
(2) After the I mask is reset, will the interrupt sequence start by the interrupt request flag having been latched?  * Interrupt A/D Converter  Oscillator  Reset Low Power Consm.  EPROM-on-package Software Evaluation Kit Emulator	
sequence start by the interrupt request flag having been latched?  * Interrupt A/D Converter Oscillator Reset Low Power Consm. EPROM-on-package Software Evaluation Kit Emulator	
having been latched?  A/D Converter  Oscillator  Reset  Low Power Consm.  EPROM-on-package  Software  Evaluation Kit  Emulator	
Reset Low Power Consm. EPROM-on-package Software Evaluation Kit Emulator	
Low Power Consm.  EPROM-on-package  Software  Evaluation Kit  Emulator	
EPROM-on-package Software Evaluation Kit Emulator	
Software Evaluation Kit Emulator	
Evaluation Kit Emulator	
Emulator	
SD	
Data Buffer	
Others	
Answer Applicable Manual	
1, (1) If the Condition Code Register I mask is set, Title IRQI is completely ignored.	
(2) With the I mask set, the interrupt request	
flag will not be latched.	
(1) (2)	
Reset starts Reset starts	
N Other Data	
CLI Title	
K-I=1	
SEI	
Reference Q & A Sheet	
No.	
IRQI———————————————————————————————————	
TROL :	
TRQT is ignored. TRQT is ignored.	
adpliement	
CLI : Clears the Condition Code Register I mask	
SEI : Sets the Condition Code Register I mask	
The same sound and the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of	
* NMI is acceptable regardless of the I mask.	

1253






Type HD6301V1	l - ·	4S	*8S				
	Device	i			BM 16M		ware
HD6303R			uation		Emulator		SBC
Theme CLI Instruction and Inter	rupt Oper	ation		Date	Nov. 24,	1983	
Question					Classifica		
1, In the HD6301V, a timer inte					Parallel Po		
in the following program. I	s there a	ny prob	lem?		Serial Por		
F					Timer/Coun		
Main Routine					BUS Interf	ace	
LO1 CLI					Interrupt		
NOP					A/D Conver		
SEI					Scillator		
! :					Reset		
: : : : : : : : : : : : : : : : : : : :					Low Power (		
BRA LO1					EPROM-on-pa	ackage	
					Software	77:4	
					Evaluation Emulator	KIL	
					SD		
					Data Buffe:		
					thers	<u> </u>	
Answer					licable Man	11121	
1, To accept an interrupt, two	machine c	voles a	re	Tit			
necessary between CLI and SE					301X Data	Sheet	
program, two NOP instruction							
same thing can be said when				Sen	niconducto:	r Data	Book
SEI.	J				8-Bit Sing		
					Microcomp	iter -	
Using CLI	Using TAP				er Data		
<u></u>				Tit]	Le		
	AP (Clear	s the I	mask)				
1	IOP		1				
	IOP						
	CAP (Sets	the I m	ask)				
	:		11		erence Q &	A Shee	t
	:		1	No.	1		
BRA LO1			!				
* This is mentioned in the HD63	01V data	ahach L					
in the HD6301V.	olk data	sneet b	ut not				
Supplement	<del></del>	<del></del>					

Type	HD6301V1	Device	4S	*8S		BM 16M Software
	HD6303R	1	Evalu	ation	kit	, Emulator SD SBC
Theme	Relation between the Extended (EXTAL Clock) and Enable				Date	Nov. 24, 1983
Quest						Classification
	th which edges of the EXTAI					Parallel Port
	clock change synchronously,	rising	edge (↑	)		Serial Port
or	falling edge ( $\downarrow$ )?			}		Fimer/Counter BUS Interface
						Interrupt
						A/D Converter
				l		Oscillator
				Ì		Reset
						Low Power Consm.
l						EPROM-on-package
				[		Software
						Evaluation Kit
				}		Emulator
1						SD Data Buffer
						Others
Answe	r					licable Manual
	<u>-1</u> changes synchronously with	n the fal	ling edg	re	Tit	
(\	) of the EXTAL clock.			,-		301V User's Manual
EXTAL					Oth	er Data
					Tit	
E	N N		K			
				}		erence Q & A Sheet
					No.	7
				İ		
Suppl	ement	<del></del>				
1	- Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of the Commence of					
1						
L						

	UD ( 2014)		/.C +0.C		1 1/W C-64	
Type	HD6301V1	Device	4S *8S	48		l l
Theme	HD6303R Constants of the Reset Ci	rcuit	Evaluation		Emulator SD Date Nov. 24, 19	SBC 83
Quest				L	Classificatio	n
	es the capacitor of the rec			. }-	Parallel Port	}
in	the HD6303R (HD6301V1) have	re an upp	er limit?	-	Serial Port	
				-	Timer/Counter BUS Interface	
				-	Interrupt	
				-	A/D Converter	
				H	Oscillator	
				⊢	* Reset	
				T	Low Power Con	sm.
				F	EPROM-on-pack	
				F	Software	
				Ī	Evaluation Ki	t
				[	Emulator	
					SD	
				L	Data Buffer	
	The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the				Others	
Answer	h		. •	-	Applicable Manua	<u> </u>
of the	pacitor Cr does not have up the Schmitt trigger circui e RES. ailable if Rr•Cr>>20ms				Title   HD6301V User's M	anual
To the	e system power supply			<b>-</b>	Other Data	
	R _r	NM	V _{CC}	777	Title	
	, , , , , , , , , , , , , , , , , , ,	STBY D	STBY:	-	Reference Q & A	Sheet
	Rr Cr	RES D	RES	-	No.   QA631-016A	
To	70			}		1
perip	herals ##		HD6301V			1
	R ₄ ≪ R ₂ , R ₁ . C ₁ ≫ 20 ms	ļ				
Supple	ement				· · · · · · · · · · · · · · · · · · ·	
осрріс						I



Тур				Davice	4S *8S				ftware
					Evaluation				
The	me I/O	Port State	on Resetti	.ng		Dat	e Nov.	24, 198	33
	stion						Classif	ication	
1,	What is	the state	of each por	t on res	etting		Paralle:		
	(RES='0'	)?					Serial :		
l		I/O Port State on Resetting  Is the state of each port on resetting is as follows:  It 1				Timer/C			
		Device E  // Port State on Resetting  is the state of each port on resetting  is the state of each port on resetting    State of each port on resetting					BUS Inte		
							Interru		
}							A/D Con		
							Reset	LOI	
}							Low Powe	er Consu	1.
ļ						<del></del>	EPROM-or		
}							Software		2
							Evaluat	ion Kit	
							Emulato	r	
							SD		
1							Data Bu	ffer	
	<del></del>						Others		
	wer						licable	Manual	
1,	it is a	s follows:				Tit	1e		
	Port 1		Uich impo	danaa at	ata				
	Port 2		night impe		ale	1			
	1010 2	Modes			<del></del>	1			
	*			个					
	Port 3		E:	<u></u>		Oth	ner Data		
		0,2,4,6	$\overline{E}$ : "1" is	output.	·		:le		
		1	High impe	dance st	ate		crocomp		
		7				In	nformatio	on (D1-2	23)
	Port 4								
						Def		0 6 4 61	
	* The c	tata of Do	rr 3 diffor		ina an	No.	erence	Q & A Sr	leet
			ic 3 diller	.s depend	ing on		! .631-018.	٨	
	CIIC III					Ų.	1031 010		
l									
Sup	plement								
	E: The E	clock is	"H"•						
1	E: The E	clock is	"L".						
<u> </u>									

T	HD6301V1			48	*8S	0)	1 16M	Soft	
Туре	HD6301V1	1	Device				Emulator	SD	SBC
Theme		o on Poo	ottina	Evalu	lacion		Nov. 24,		350
THEME	SCI (FIN 39) State	e on kes	eccing		1	Date	100. 24,	1703	
Quest	ion					C	lassificat	ion	
	at is the state of	SC1 (Pin	39) on	resetti	10		rallel Po		
	ES='0')?	001 (1111	577 011		-6		rial Port		
(*)	<u> </u>				1		mer/Count		
					1		JS Interfa		
					1		nterrupt		
							D Convert	er	
					1		scillator	<del></del>	
							eset		
					1		ow Power C	onsm.	
							ROM-on-pa		
					- 1		ftware		
					1	E	valuation	Kit	
						Er	nulator		
						SI	)		
						Da	ata Buffer		
							thers		
Answe		,					lcable Man	ual	
1, I	it is as follows:					Title	2		
,									
M		State		_	1				
_	O The address		output.	_					
<u> </u>		^		_					
-		<u> </u>				0.1	. D. t.		
-		<u>^</u>					Data		
<u> </u>	5 "1" is output 6 The address	-•				Title	<u>-1</u>		
-	7 High impedance		output.	-					
ــــا	/   High Impedant	e state							
						Refe	rence Q &	A Shee	t
	No.					No.	ciico q u		
							31-017A		
	Lement								
SC	Cl: Control signal								
	The usage differ			he mode	•				

Type	HD6301V1	D	4S *	·8S	48	1 16M	Soft	ware				
``	HD6303R	Device	Evaluat	ion	kit,	Emulato	r SD	SBC				
Theme	Port Output After Resetti	.ng										
Ouest	ion				C1	assific	ation	~				
		resetting, since the Data Register of a s undefined, undefined data is output when the Data resetting?  resetting, since the Data Register of a s undefined, undefined data is output where the setting in the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Data representation of the Dat		ŀ								
		perice Evaluation Device Evaluation Coutput After Resetting  Idata does a port output when the Data cion Register(DDR)=1 after resetting?  Tesetting, since the Data Register of a is undefined, undefined data is output where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the Data coutput where the D										
	regreen (spin) r dre	resetting, since the Data Register of a is undefined, undefined data is output who DR=1.  definite data by programming in the Data ter before setting the DDR=1.		ŀ								
	Port Output After Resetting    Device   Evalua		ŀ				~					
	Port Output After Resetting  tion hat data does a port output when the Data irection Register(DDR)=1 after resetting?  er fter resetting, since the Data Register of a ort is undefined, undefined data is output whe he DDR=1.  nput definite data by programming in the Data egister before setting the DDR=1.	ŀ										
			ŀ		A/D Converter							
			ı									
			Ī									
				Ì			Consm.					
			Ī									
		Toutput After Resetting  Toutput After Resetting  Toutput After Resetting  Toutput After Resetting  Toutput After Resetting  Toutput After Resetting  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Toutput After Resetting?  Classificati  Parallel Por Serial Port  Timer/Counte  App Converte  Oscillator  * Reset  Low Power Con EFROM-on-pac  Software  Evaluation K  Emulator  SD  Data Buffer  Others  Applicable Manu  Title  Title  Reference Q & A  No.										
			n Kit									
				[	En	ulator						
				[								
					Da	ıta Buff	er					
	HD6303R  The Port Output After Resetting stion  What data does a port output when Direction Register(DDR)=1 after re  After resetting, since the Data Report is undefined, undefined data the DDR=1.  Input definite data by programming Register before setting the DDR=1.											
Answe			L			anual						
1, Af	ter resetting, since the Da	ıta Regis	ter of a	1	Title	<u>:</u>						
		data is	output whe	n								
		l										
In	Port Output After Resetting  Stion  That data does a port output when the Data Direction Register(DDR)=1 after resetting?  After resetting, since the Data Register of a port is undefined, undefined data is output when the DDR=1.  Input definite data by programming in the Data Register before setting the DDR=1.											
Re	gister before setting the D	DR=1.										
				- 1								
				1								
					Title							
				Ì								
	After resetting, since the port is undefined, undefined the DDR=1. Input definite data by progRegister before setting the			- }								
	Swer  After resetting, since the Data Register port is undefined, undefined data is outp the DDR=1.			}		ence Q	A Shee	e t				
				-	No.							
	after resetting, since the Data Register of a port is undefined, undefined data is output when the DDR=1.  Input definite data by programming in the Data Register before setting the DDR=1.											
		- {										
				ļ								
				-								
Suppl	ement											
	•											

	WD ( 20 1 W )		1 100					
Туре	HD6301V1	Device	4S *8S	81		L6M		ware
	HD6303R	L	Evaluation	kit,			SD	SBC
Theme	Schmitt Trigger Circuit	of STBY			Date			1983
Quest	ion				C1	assif	cati	Lon
	the Schmitt trigger circui	t provid	ed with the		Pa	ralle	L Por	:t
HD	6303R STBY?			Γ	Se	rial	Port	
				· [		mer/Co		
				ſ	BU	JS Inte	erfac	e
				Ī	Ir	terru	o t	
				Ī	A/	D Conv	rerte	er
				Ī	Os	cillat	or	
				- 1	Re	set		
				1	* Lo	w Powe	er Co	onsm.
				Ī		ROM-or		
				Ī		ftware		
				Ī	Ev	aluati	on k	it
				Ī		ulator		<del></del>
				Ī	SI	)		
				Ī	Da	ta Bui	fer	*
				Ī	Ot	hers		***************************************
Answe	r				Appli	cable	Manu	ial
l, Ye	. (Mentioned in the HD630	3R User'	s Manual.)	ſ	Title	:		
					HD630	IV Use	er's	Manual
To th	ne system power supply							
	·			į				
-	\$			$\neg \mid$				
ļ	R ₁			7777.				
[	\$ <del>*</del>   ##		v _{ce}	Ĺ	Other	Data		
}	Re	NM	Ī		Title	<u>.</u>		
1	777	STBY	STBY					
	<i>'''</i>							
¥	Rs	≕Cs		1				
	Rr	" RES	RES.	L				
+	,			L	Refer	ence (	) & A	A Sheet
	- To:	-		L	No.			
	777		HD6301A.	l		31-015		
То	R _e ≪ R _e , Rr.Cr≫20 ms	į			QA63	11-016	1	
peri	pherals	•						
						·····		
Supple								
Ef:	fects of the Schmitt trigge							
	Even on the slow rising e	edge of t	he input pulse	e, sta	able a	and cle	ear	
	waveform can be output.							

Type	HD6301V1		D	45	3 *8	S	8M	1 16	M So	ftware
	HD6303R		Device	Εv	aluati	on	kit,	Emulat	or SD	SBC
Theme							Date		24, 198	3
	I/O Port St	ate During Sta	ndby							
Quest	ion						C1	assifi	cation	
		ite of each por	t during	star	ıdby		Pa	rallel	Port	
(S	TBY='0')?							rial F		
								mer/Co		
			1			L		JS Inte		
						L		terrup		
						L		D Conv		
						L		cillat	or	
						L		eset		
						L			er Consm	
						L			n-packag	e .
						L		ftware		
						L			lon Kit	
						Ĺ		ulator	:	
		·				L	SI			
								ata Buf	fer	
						_		hers	· · · · · · · · · · · · · · · · · · ·	
Answe						L			Manual	
1, As	follows:					L	Title	<u> </u>		
		<del></del>		<del></del>						
	Port 1	High impedanc	e state							
	Port 2	<u> </u>								
	Port 3	<u> </u>								
	Port 4	1				-	0.1			
						-		Data		
						}	Title			
								mation	ter tech	nicai
							inioi			
								(D1-2)	23)	
ļ						ŀ	D.f.		Q & A Sh	
						H	No.	ence C	( a A SII	eer
						ŀ		-017A		
								L-017A		
							LCOAD	L-010A		
Suppl	ement									
Subbi	ement									
1										
										1
Í										
L										

T	UD ( 20 1 W 1	Γ	4S *8S	01	1 CM	C - £	
Type	HD6301V1	Device			1 16M	Softw	
	HD6303R	<u> </u>	Evaluation			SD	SBC
Theme			1	Date	Nov. 24,	1983	
	Return from Standby Mode						
Quest					lassificati		
1, Wh.	at occurs when returning fr	om the s	tandby mode	Pa	arallel Por	rt .	
wi	thout using RES?			Se	erial Port		
	· ·			T:	imer/Counte	er	
					JS Interfac		
					nterrupt		
			ŀ	A .	D Converte		
			ł		scillator		
			ŀ		eset.		
			-				
			-		ow Power Co		
				- E	ROM-on-pac	ckage	
			ļ		oftware		
				E	valuation K	lit	
			ļ.		nulator		
-				SI			
					ata Buffer		
					thers	·	
Answe				Appl:	icable Manı	ıal	
1, Th	e MPU does not operate norm	ally bec	ause the	Title	2	-	,
co	ntents of each register <u>are</u>	not def	inite.	HD630	OlVI data s	sheet	]
Th	erefore, always use the RES	when re	turning from	HD630	OlV user's	manual	1
	e standby mode.						1
	•						
				Other	r Data		
				Title			
					=_1		
							J
							l
				D - 6		Chash	
			-		rence Q & A	Sneet	-
			,	No.			\$
		····					
Suppl	ement						
							l
							I

Type   HD6301V1	1	4S *8S	48	1 16M	Soft	ware
HD6303R	Device	Evaluation	kit,	Emulator	SD	SBC
Theme Going into the Standby Moo	de		Date	Nov. 24,	1983	
Question				assificat		
	Because there is no connection betwee ruction execution sequence and the state is latched at the next rising ed k. Then the internal registers are renext falling edge.			rallel Po		
current instruction execution	Because there is no connection between ruction execution sequence and the start is, when the STBY pin goes into state is latched at the next rising edges. Then the internal registers are residued.			rial Port		
				.mer/Count		
•				IS Interfa	ce	
				terrupt		
				D Convert	er	
				cillator		
				set		
				w Power C		
				ROM-on-pa	ckage	
				ftware valuation	Vib	
			<del></del>	ulator	NI L	
			SI			
				ta Buffer		
				hers		
Answer				cable Man	ual	
<del></del>	nection b	etween the	Title			
instruction execution sequen	ce and th	ie standby		<del></del>		
mode. That is, when the STB	₹ pin goe	s into "Low",	.[			İ
						1
	gisters a	re reset at				
the next falling edge.						1
	Inter	mal registers	\$			
<u> </u>	are r	eset.				
Does the MCU go into the standby more current instruction execution is consistent instruction execution sequence and mode. That is, when the STBY pin go the state is latched at the next ricclock. Then the internal registers the next falling edge.  BY  pplement standby mode detection has no connection instruction execution sequence in the standing edge.  Interpolation of the standing edge into the standing edge into the standing edge.				<u>-</u>		
1				Data		
1			Title	<u>:                                    </u>	-	
GMDY						-
STBY						
			Pofor	ence Q &	A Shoo	
			No.	ence Q a	A Silee	-
			<del></del>	) A631–024A		
			)	(11031 02 111		
			į			
			ł			]
Supplement			<del></del>			
						n
	e standby	mode after	prepari	ng for st	andby	
mode with NMI routine.						
						l
						- 1

m up/201V1	-	4S *8S	9)	1 16M	Caffriana		
1 7 1	Device				Software SD SBC		
	1 -	Evaluation	RIL,	N 24	1002		
Theme Timing for the Standby Mo	ode		Date	Nov. 24,	1983		
				l .assificat:	<del> </del>		
Question	HD6303R  Timing for the Standby Mode  ion  timing for the standby mode is shown in the 26301V user's manual. T1 is not defined. How ong is T1?  RAM Control Register Set  T2: Oscillation Stabilization Time  er    ter the RAM Control Register is set in the Not out ine, either STBY or RES can be in the low eate with no priority.						
	HD6303R  Timing for the Standby Mode  tion  he timing for the standby mode is shown in th D6301V user's manual. T ₁ is not defined. Ho ong is T ₁ ?  RAM Control Register Set  T ₂ : Oscillation Stabilization Time  er  fter the RAM Control Register is set in the N outine, either STBY or RES can be in the low tate with no priority.						
	HD6303R  The Timing for the Standby Mode  Stion  The timing for the standby mode is shown in HD6301V user's manual. T1 is not defined. Long is T1?  THE TIME TO THE TIME TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE TO THE T						
long is T _l ?				mer/Count			
, , , , , , , , , , , , , , , , , , ,			BU	JS Interfac	ce		
(1) NMI			Ir	terrupt			
			A/	D Converte	er		
(2) RES			0s	cillator			
			Re	set			
(3) STBY		1		w Power Co	onsm.		
→ <del> </del>		<u>-</u>		ROM-on-pag			
	2		Sc	ftware			
RAM Control .	; R	Reset Start		aluation l	Kit		
Register Set		Ì		ulator			
			SI				
*To: Oscillation Stabilizat	ion Time	·	Da	ta Buffer			
2				hers			
Answer				cable Manı	ıal		
<u></u>	ter is set	in the NMT	Title				
				lV User's	manual		
	can be in	i che tow	шоо	or user s	manual		
state with no priority.							
			044-	- D-+-			
				Data			
			Title				
		[	Refer	ence Q & A	A Sheet		
			No.				
,			QA631	L-023A			
^							
1							
		l					
Supplement		·					
	r Set -> F	RAM E bit = 0					
		STBY PWR bit =	1				
1							
RAM E bit = $0$ : Inter	гпан кам т						
RAM E bit = 0: Inter				andhy RAM	hilev si		
RAM E bit = 0: Inter				andby RAM	is valid.		
				andby RAM	is valid.		

Type	HD6301V	EPROM Socket Pins for the HD63P01M (No.1)  Date Nov. 24, 1983  Classification  Parallel Port  Serial Port  Timer/Counter  BUS Interface  Interrupt  A/D Converter  Oscillator  Reset  Low Power Consm.  * EPROM-on-package  Software  Evaluation Kit  Emulator  SD  Data Buffer  Others  Applicable Manual  output from EPROM socket pins for  Title	ware							
'	HD6303R		Dev	rice	Evaluatio	n ki	Ĺt,	Emulator		SBC
Theme	Usage of		is for	the	HD63P01M	Da	ite	Nov. 24,	1983	
	• • •	(NO.1)				+-		l		
				,		_				
						<u> </u>				
			in or	der	to access no	Ϋ				
on	ry the EP	KON but the KAM!				-				
						-			.ce	
						-				
						-			er_	
						-				
						-			onem	
	HD6303R  me Usage of EPROM Socket Pins for the HD63Pins (No.1)  Stion  Are the data buses of the EPROM socket pins the HD63PO1M bi-directional in order to account only the EPROM but the RAM?  Wer  The data bus output from EPROM socket pins the HD63PO1M is Read only.			-						
						<u> </u>			ckage	
	HD6303R Evaluate Usage of EPROM Socket Pins for the HD63P01M (No.1)  tion  re the data buses of the EPROM socket pins for the HD63P01M bi-directional in order to access that the EPROM but the RAM?  The data bus output from EPROM socket pins for the HD63P01M is Read only.			-			Kit			
						-	KIC			
	HD6303R    Bevice   Evaluati     Usage of EPROM Socket Pins for the HD63P01M (No.1)   Iton     te the data buses of the EPROM socket pins for the HD63P01M bi-directional in order to access not the EPROM but the RAM?    The data bus output from EPROM socket pins for the HD63P01M is Read only.		-							
						-				
ĺ									<del></del>	
Answe	r					Ap			ual	
	HD6303R  Theme Usage of EPROM Socket Pins for the (No.1)  Question  1, Are the data buses of the EPROM socket the HD63P01M bi-directional in order to only the EPROM but the RAM?  Answer  1, The data bus output from EPROM socket the HD63P01M is Read only.				pins for					
					•			<del></del>	Sheet	
1		•				}				
1						}				
						1				
1						1				
						Ot	her	Data		
						Ti	tle			
j						1				
						1				
1	Are the data buses of the EPROM socket pins for the HD63P01M bi-directional in order to access n only the EPROM but the RAM?  The data bus output from EPROM socket pins for the HD63P01M is Read only.									
						ence Q &	A Shee	t		
1	wer  The data bus output from EPROM socket pins for the HD63P01M is Read only.									
	the HD63P01M bi-directional in order to access nonly the EPROM but the RAM?  Swer  The data bus output from EPROM socket pins for the HD63P01M is Read only.									
	the HD63P01M bi-directional in order to ac only the EPROM but the RAM?  Swer  The data bus output from EPROM socket pins the HD63P01M is Read only.					QA	631	. <del>-</del> 027A		
Sunni	ement									
Juppi	emetre 1									
1										
Question  1, Are the data buses of the EPROM socket pins for the HD63P01M bi-directional in order to access only the EPROM but the RAM?  Answer  1, The data bus output from EPROM socket pins for										
1										
1										

m     110/001111	· · · · · · · · · · · · · · · · · · ·	/0 100				
Type HD6301V1	Device	45 *85		1 16M		tware
HD6303R		Evaluation	kit,	Emulator	SD	SBC
Theme Usage of EPROM Socket Pin	s for the	HD63b0IW	Date	Nov. 24,	1983	
(No.2)						
Question				lassificat		~
1, In EPROM socket pins for the	HD63P01M	, what is		arallel Po		
CE composed of?				erial Port		
				Lmer/Count		
				JS Interfa	ace	
				nterrupt		
				D Conver	ter	
				scillator		
				eset		
				ow Power (		
				PROM-on-pa	ackage	
				oftware		
				valuation	Kit	
				nulator		
			SI			
				ata Buffer	<u> </u>	
				thers		
Answer   1, CE is a NAND circuit of the		_	Appl: Title	icable Mar	nual	
A ₁₅ ) and the MCU internal R/\(\bar{V}\) (Refer below.) Therefore, CE does not output (When not accessing EPROM of	t in the	dummy cycle.				
		•••••••••••••••••••••••••••••••••••••••	Other	Data		
R/W			Title			
	:	:				
: A ₀ :						
<b>:</b> ,	:					
	•		Refe	cence Q &	A Shee	e t
A ₁₃	_	_	No.			
A ₁₄	0; C	E	QA63	1 <b>-</b> 025A		
A ₁₅	:	:		1-027A		
••••••	•••••	•				
Supplement						
·						
·						

Type HD6301V1			4S *8S		8M	161	M	Soft	ware		
HD6303R	Devi	1	Evaluation						SBC		
Theme Usage of EPROM Socket Pin (No.3)	is for	the	HD63P01M	Dat	te	Nov.	24,	1983			
Question	Classification										
l, With EPROM socket pins for			rallel		:t						
(1) Can pins drive one TTL			rial Po								
(2) If not, what can pins drive?						Timer/Counter BUS Interface					
<u> </u>						Interrupt					
<u> </u>						A/D Converter					
					Oscillator						
						set		<del></del>			
						w Power	r Co	nsm.			
			İ	*	* EPROM-on-package						
						ftware					
·						aluatio		\it			
						ulator					
·					SD		£				
				-		ta Buf: hers	rer				
Answer	·			Apr		cable 1	Manı	1a 1			
1, (1) The current of each pin one TTL load. (2) Each pin can drive one			ttle to drive		her	Data					
				Ref	for	ence Q	S. 1	\ Shee	t		
				No.	<u>.</u> 631	-025A -026A	O. E	Tollee			
Supplement						ı					

Tuna	HD6301V1	T	4S	* 8S	Qì	1 16M	Soft			
Type	HD6303R	Device				Emulator		ware SBC		
Theme		Tnatruct				Nov. 24,		360		
rueme	usage of bit namipulator	Instiuct	10115	(110.1)	Date	NOV. 24,	1903			
0					C	l lassificat	ion			
	w the bit manipulation ins	Parallel Port								
	6301V should be written?	Serial Port								
	03011 0110111 00 1111111111					imer/Count				
				Ì		US Interfa				
				Ì		nterrupt				
				Ī		D Convert	er			
						scillator				
				1	Re	eset				
					Lo	ow Power C	onsm.			
					E	PROM-on-pa	ckage			
						oftware				
				į	E	valuation	Kit			
						nulator				
					SI					
						ata Buffer				
· · · · · · · · · · · · · · · · · · ·						thers				
A				1		icable Man	ual			
	ey are written as follows;				Title	e				
wr	itten as follows ;			-			_			
	" ^ ^ / ^ / / / / / / / / / / / / / / /					OlV Data S				
OIM	# \$ 0 4 , \$ 1 0 (1 # \$ 0 4 , \$ 1 0, X	Direct Ad	dress.	ing)	HD6301V User's Manual					
OIM	$\frac{\# \$ 0 4}{}, \frac{\$ 1 0}{}, \frac{X}{}$	Index Add	ressi	ng)						
T	dieta Deta Addance Toda	p :		}	0+1	. D. b.				
ımme	diate Data Address Inde	ex Regist	er		Other Data Title					
Thic	is an example of OR opera	tian of t	ho im	madiata	1111	<u>e 1</u>				
	and the memory and storing									
шешо		g che res	urc 1	in che						
	HD6301V has the following 1	hit manin	nleti	On I						
	ructions.	ore manrp	a.a.c.	}	Refe	rence Q &	A Shee	-		
	$0IM \dots (IMM) \cdot (M) \rightarrow$	(M)			No.					
	$AIM \dots (IMM) + (M) \rightarrow$									
	$EIM \dots (IMM) (+) (M) \rightarrow$				QA63	1-029A				
	TIM (IMM) · (M)	• *			(0	<del></del> -				
Thes	e instructions are written	in the s	ame w	ay.						
	* Continue									
Suppl	ement							-		
								į		
	A NOTE OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PART									

Type	HD6301V1	Device	48	*	8S	81	1	16M	Sof	tware
	HD6303R	Device	Εv	alua	tion	kit,	Emu	lator	SD	SBC
Theme	Usage of Bit Manipulator	Instruct	ions	(No	.2)					

The following bit manipulations have different mnumonicss in the same OP code.

OP	code	Bit Manipulation Insturction									
Ľ.		Mı	numonics	Function							
71	61	AIM	BCLR	O - Mi The memory bit i(i=0 to 7) is cleared and the other bits don't change.							
72	62	OIM	BSET	<pre>1 - Mi The memory bit i(i=0 to 7) is set and the other bits don't change.</pre>							
75	65	EIM	BTGL	Mi - $\overline{\text{Mi}}$ The memory bit i(i=0 to 7) is inverted and the other bits don't change.							
7 B	6B	TIM	втѕт	<pre>1 • Mi AND operation test of the memory bit i(i=0 to 7) and "1" is executed and its correspond- ing condition code is changed.</pre>							

Direct Index Addressing Addressing

The mnumonics mentiond above can be written as follows.

B C L R 3, \$ 1 0 
$$\leftrightarrow$$
 A I M # \$ F 7 , \$ 1 0 (Direct Addressing)
B C L R 3, \$ 1 0, X  $\leftrightarrow$  A I M # \$ F 7 , \$ 1 0 , X (Index Addressing)
B S E T 3, \$ 1 0  $\leftrightarrow$  O I M # \$ 0 8 , \$ 1 0 (Direct Addressing)
B S E T  $\frac{3}{\sqrt{1000}}$ ,  $\frac{10}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$  ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{10000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,  $\frac{100}{\sqrt{1000}}$ ,

 $\times$ For details, see HD6301V Users Manual.

Type	HD6301 V1	Device	48		48			twar		
	HD6303R	l	Ev			Emulator	SD	SB		
Theme	Usage of Bit Manipulation	Instruc	tions	to	Date	Nov. 24,	1983			
	the Port									
Q					C1	lassificat	ion			
	e the bit manipulation inst					rallel Po				
EIM	1, TIM) executable when a p	ort is i	n the	output		erial Port				
sta	ate (DDR=1)?					imer/Count				
į.						JS Interfa	ce			
						terrupt				
						D Convert	er			
	e e					scillator				
						eset				
				į		w Power C				
						ROM-on-pa	ckage			
1						ftware				
						valuation	Kit			
						ulator				
					SI					
						ta Buffer				
<u></u>						hers				
A					Appli Title	cable Man	ual			
(DI	can be used if the port is DR=1). However, the bit maon is executed as follows;	nipulati				<b></b>				
1	Reads specified address.									
2	Executes logical operation			1	Other Data					
3	Writes the result into th		ied a	idross	Title					
	writes the result into th	c opcorr			-1010	نا .				
Sir	nce the specified address(1	) reads	the p	in						
	ate of the port, the data i									
	ns even if any data is outp									
	•		•		Refer	ence Q &	A She	eet		
					No.					
				et e						
1					QA631	-028A				
Supple	<del></del>									
	DDR : Data Directio			2	_					
	This register selects wh	ether in	the	port is	the in	iput or th	e outp	out		
	state.	•								
İ	DDR = 0 : Dat									
	DDR = 1 : Dat	a output	:							
L										

m upc201 v1	<del></del>	45 *85		8M 16M	C - 54			
Type HD6301V1	Device							
HD6303R				t, Emulator				
Theme RAM Access Disable during	Program	Execution	Date	e Nov. 24	, 1983			
Question				Classifica	ation			
1, When executing a program wi	th the RA	ME bit of the		Parallel 1	Port			
RAM Control Register disabl				Serial Po	rt			
3 3 3 3	,			Timer/Cou				
(1) What occurs if the inter	nal RAM a	address is		BUS Inter				
accessed?				Interrupt				
(2) What occurs if the inter		A/D Conve	rter					
generated?				Oscillato				
G		× .		Reset				
				Low Power	Consm.			
				EPROM-on-				
				Software				
				Evaluation	n Kit			
				Emulator				
				SD				
				Data Buffe	er			
			*	Others				
Answer			Ap	plicable Ma	anual			
1, (1) The external RAM can be	accessed;	the internal	Ti	Title				
RAM is neither readable RAME bit is disabled.  (2) If there is no stacking	er than the		6301V Data					
internal RAM, the MPU wi				, <u> </u>				
returning from the inter	rupt sequ	ience.		Other Data Title				
			11	tie				
			Re	ference Q 8	A Sheet			
			No					
Supplement			L	<del></del>				
Supplement RAM Control Registe	r							
\$0014								
Tanin UIL								
* RAME='0' : Disable the Inter	nal RAM A	Address						

### 2. HD6301X0/HD6303X OSCILLATOR CIRCUIT

### **Quartz Oscillation Circuit**

# Quartz oscillation circuit and oscillation conditions

A typical quartz oscillation circuit and its equivalent circuit are shown in Fig. 1.

Oscillation conditions can be represented as follows:

$$|-Rz| > Re \dots (1)$$
  
Rz = gm/w²C₁C₂ \dots (2)

Rz: Quartz circuit resistance (based on quartz)

qualiz)

gm: Inverter transfer conductance am: dlout/dVin

Therefore, normal oscillation can be performed if negative resistance is sufficiently high.

However, oscillation stability is affected not only by external capacitance C1 and C2, but also by external factors such as floating capacitance or resistance dependent on substrate circuit patterns, power stability time, and interference from other signal lines. Accordingly, sufficient care should be taken to pattern designing of the oscillation terminal periphery.

Regarding LSI, oscillation stability is affected by the inverter's gm. gm changes depending on inverter input voltage of the inverter, i.e., bias voltage.

#### 2. Oscillation halt and countermeasure

The oscillation circuit works under condition (1) above. However, in some cases, oscillation conditions are not satisfied because of the mutual interference described in 1 above.

To assure oscillation start, add resistance RL to the input (EXTAL) terminal of the oscillation circuit to fix bias voltage. 2 to 5 Mohm resistance is best.

## 3. Explanation of oscillation halt and its countermeasure

This section explains oscillation halt based on LSI internal circuits.

A quartz oscillation circuit built in a microcomputer consists of inverter A used for oscillation and inverter B providing clocks on the LSI internal circuit.

Parasitic capacitance CM between these inverters' output and input generates negative feedback with a feedback ratio of CM/CI. Since inverter B appears in the same phase as inverter A, this negative feedback prevents oscillation.


$$gm' = \frac{Ci}{G.CM + CI}gm ---- (3)$$

G: Inverter B gain (voltage amplification ratio)


Inverter A's gm relatively reduces to (3), and load resistance Rz of equation (2) also decreases, which prevents or stops oscillation.

Reducing inverter B's gain G increases gm according to (3). When resistance RL is added, inverter B's gain G can be reduced since the bias voltage deviates from the maximum gain point.

However, applying resistance RL reduces the gain of oscillation inverter A itself. Too small RL results in adverse effects. A stimulation result of RL's optimized value is shown in Fig. 5. This is a transfer curve showing the change of oscillation circuit loop gain due to presence or absence of RL. It indicates that RL from 2–100 Mohm gives sufficient gain. However, optimum RL is 10 or less due to substrate leak current. 2–5 Mohm is best.



## (a) Quartz oscillation circuit



### (b) Equivalent circuit

Fig. 1 Quartz oscillation circuit and equivalent circuit




Fig. 2 Oscillation stop countermeasure






Fig. 3 Practical oscillation circuit

Rf = 1 Mohm  $R_1$ ,  $R_2$  = 500 ohm (ESD protective resistance)





Fig. 4 Inverter transfer curve (Input/output voltage characteristics)

Bias voltage moves to the left on the transfer curve by adding RL





#### **Supplementary Description**

(1) Inverter parasitic capacitance

The inverter consists of a MOS transistor as shown in Fig. A. The MOS transistor has parasitic capacitance between its gate and drain, and called "mirror capacitance" of the inverter. It is generated since a diffusion layer spreads under the gate during drain formation (Fig. B).

(2) Inverter gain and bias current

The maximum inverter gain is achieved when an inverter is biased by the voltage level where input voltage is equal to output voltage. The maximum inclination point of the transfer curve of Fig. C corresponds to the maximum gain point. This voltage is called logic threshold voltage VLT.

(3) Oscillation circuit loop gain

Gain of an oscillation circuit with open loop modification (Fig. D) is represented as follows:

$$GL = \frac{|V_2|}{|V_1|}$$




Fig. A Inverter circuit

Fig. B MOS transistor cross section




Fig. C Inverter transfer curve




Fig. D Open-loop modification of oscillation circuit



# 3. Wide TemperatureRange Specifications-40°C to +85°C (J Version)

The wide temperature range specifications for HD6301 and HD6303 devices are the same as the standard temperature range specifications, unless otherwise noted in Table I. The J version generic ordering number ends with letter J after the package designation, e.g., HD6301V1PJ.

Table I—Summary of Differences Between Standard and J Version Specifications.

DEVICE TYPE		SYMBOL	STANDARD VERSION	J VERSION
		Ta	0 ~ +70°C	-40°C ~ +85°C
HD6301V1		T _{AHL}	20 (min.)	30 (min.)
HD6303R		Package	DP-40, CP-44, CP-52, FP-54, CG-40	DP-40, CP-44, CP-52, FP-54*
HD6301X0		Ta	0 ~ +70°C	-40°C ~ +85°C
HD6303X		Package	DP-64S, CP-68, FP-80	DP-64S, CP-68, FP-80*
		Ta	-20°C ~ +70°C	-40°C ~ +85°C
	_	(f = 1, 1.5, 2 MHz)	10	5
	T _{HLR}	(f = 3 MHz)	5	5
HD6301Y0		T _{TXD}	220	240
HD6303Y		RES, STBY	V _{CC} - 0.5	Same as standard
	V _{IH}	EXTAL	V _{CC} × 0.7	Same as standard
		Other Inputs	2.0	2.1
		Package	DP-64S, CP-68, FP-64	DP-64S, CP-68, FP-64*

^{*}Please contact Hitachi Sales Office.

## HD6301V1, HD63A01V1, HD63B01V1

The HD6301V1 is an 8-bit CMOS single-chip microcomputer unit, Object Code compatible with the HD6801. 4kB ROM, 128 bytes RAM, Serial Communication Interface (SCI), parallel I/O ports and multi function timer are incorporated in the HD6301V1. It is bus compatible with HMCS6800. Execution time of key instructions are improved and several new instructions are added to increase system throughput. The HD6301V1 can be expanded up to 65k words. Like the HMCS6800 family, I/O level is TTL compatible with +5.0V single power supply. As HD6301V1 is fabricated by the advanced CMOS process technology, power dissipation is extremely reduced. In addition to that, HD6301V1 has Sleep Mode and Standby Mode at lower power dissipation mode. Therefore flexible low power consumption application is possible.

#### FEATURES

- Object Code Upward Compatible with HD6801 Family
- Abundant On-Chip Functions Compatible with HD6801V0;
   4kB ROM,128 Bytes RAM,29 Parallel I/O Lines, 2 Lines of Data Strobe, 16-bit Timer, Serial Communication Interface
- Low Power Consumption Mode: Sleep Mode, Standby Mode
- Minimum Instruction Execution Time

1μs (f=1MHz), 0.67μs (f=1.5MHz), 0.5μs (f=2MHz)

- Bit Manipulation, Bit Test Instruction
- Protection from System Upset: Address Trap, On-Code Trap
- Up to 65k Words Address Space
- Wide Operation Range


 $f = 0.1 \text{ to } 2.0 \text{MHz } (V_{CC} = 5V \pm 10\%)$ 

#### **TYPE OF PRODUCTS**

Type No.	Bus Timing
HD6301V1	1 MHz
HD63A01V1	1.5 MHz
HD63B01V1	2 MHz


#### **■ GENERIC PART NUMBER**

HD6301V1PJ, HD63A01V1PJ, HD63B01V1PJ
HD6301V1LJ, HD63A01V1LJ, HD63B01V1LJ**
HD6301V1CPJ, HD63A01V1CPJ, HD63B01V1CPJ




- * Contact Hitachi Sales Office
- ** HD63B01V1LJ Operates Only in Single Chip Mode


- PIN ARRANGEMENT
- HD6301V1PJ, HD63A01V1PJ, HD63B01V1PJ (DP-40)



 HD6301V1LJ, HD63A01V1LJ, HD63B01V1LJ (CP-44)




 HD6301V1CPJ, HD63A01V1CPJ, HD63B01V1CPJ (CP-52)



- BLOCK DIAGRAM
- Mode CPU P₂₁ P₂₂ Port Port 2 IRQ Time å SCI Address Port Port 4 4k×8 128×8 ROM RAM

 HD6301V1F*, HD63A01V1F*, HD63B01V1F* (FP-54)



*Contact Hitachi Sales Office

#### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 ~ +7.0	V
Input Voltage	V _{in}	-0.3 ~ V _{CC} +0.3	V
Operating Temperature*	T _{opr}	-40 to +85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}: V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.
*K version (–40 to + 125°C) available. Contact sales office.

#### ■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ , Ta = -40 to +85°C, unless otherwise noted.)

lt	em	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	_	Vcc	
Input "High" Voltage	EXTAL	V _{IH}		V _{cc} ×0.7	-	+0.3	V
	Other Inputs			2.0	_	10.0	
Input "Low" Voltage	All Inputs	VIL		-0.3	-	0.8	>
Input Leakage Current	NMI, IRQ ₁ , RES, STBY	ll _{in} l	V _{in} =0.5~V _{CC} -0.5V	-	_	1.0	μΑ
Three State (off-state) Leakage Current	$P_{10} \sim P_{17}, P_{20} \sim P_{24}, P_{30} \sim P_{37}, P_{40} \sim P_{47}, \overline{1S3}$	li _{tsi} l	V _{in} = 0.5~V _{CC} - 0.5V	-	_	1.0	μΑ
Output "High" Voltage	All Outroute	.,	I _{OH} = -200μA	2.4	-	-	٧
Output "High" Voltage	All Outputs	V _{OH}	I _{OH} = -10μA	V _{CC} -0.7	_	-	٧
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA		_	0.55	>
Input Capacitance	All Inputs	C _{in}	$V_{in}$ =0V, f=1.0MHz, Ta = 25°C	-	-	12.5	рF
Standby Current	Non Operation	Icc	$\begin{split} V_{IL}(\overline{STBY}) &= 0 \sim 0.6V \\ V_{IH}(\overline{RES}) &= V_{CC} - 0.5 \sim \\ V_{CC}  V \\ V_{IL}(\overline{RES}) &= 0 \sim 0.6V \end{split}$	_	2.0	15.0	μА
Comment Dissipation*			Operating (f=1MHz**)	_	6.0	10.0	4
Current Dissipation*		Icc	Sleeping (f=1MHz**)	_	1.0	2.0	mA
RAM Stand-By Voltage		VRAM		2.0	-	-	٧

^{*} VIH min = VCC-1.0V, VIL max = 0.8V

typ, value  $\{f = x \text{ MHz}\} = \text{typ}$ , value  $\{f = 1 \text{ MHz}\} \times x$ max, value  $\{f = x \text{ MHz}\} = \text{max}$ , value  $\{f = 1 \text{ MHz}\} \times x$ (both the sleeping and operating)

^{••} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at f = x MHz operation are decided according to the following formula;

#### • AC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ , $V_{SS} = 0V$ , Ta = -40 to +85°C, unless otherwise noted.)

#### BUS TIMING

			Complete	Test	Н	6301	V1	HD	63A0	1V1	HD	63B0	1V1	11
Item			Symbol	Con- dition	min	typ	max	min	typ	max	min	typ	max	Unit
Cycle Time			t _{cyc}		1	_	10	0.666	1	10	0.5	-	10	μs
Address Strobe P "High"	ulse Wi	dth	PWASH		220	-	_	150	1	1	110	ı	1	ns
Address Strobe R	ess Strobe Rise Time		tasr		1	_	20	-	1	20	_	1	20	ns
Address Strobe F	all Tim	е	t _{ASf}	1	1	-	20	-	1	20	-	1	20	ns
Address Strobe D	elay Ti	me	t _{ASD}		60	_	-	40	1	1	20	-	-	ns
Enable Rise Time	;		t _{Er}		-	_	20	1	1	20	_	_	20	ns
Enable Fall Time			t _{Ef}	l	_	_	20		1	20	_	-	20	ns
Enable Pulse Wid	th "Hig	h" Level	PWEH		450	_	1	300	-	-	220	1	-	ns
Enable Pulse Wid	th "Lov	w" Level	PWEL		450	_	_	300	_	-	220	_	_	ns
Address Strobe to Time	o Enabl	e Delay	t _{ASED}		60	_	-	40	-	-	20	1	-	ns
Address Delay Ti	me		t _{AD1}	]	-	_	250	_	_	190	_	-	160	ns
Address Delay 11	1116		t _{AD2}	Fig. 5-1	1	_	250	_	_	190			160	ns
Address Delay Ti	me for	Latch	t _{ADL}		Fig. 5-2	_	-	250	_	-	190	_	-	160
Data Set-up Time		Write	t _{DSW}	•••	230	-	_	150	-	-	100	_	-	ns
Data Set-up Time	•	Read	tosa	1	80	_	_	60	_	-	50	_	_	ns
Data Hold Time		Read	t _{HR}	1	0	_	_	0	_	_	0	_	-	ns
Data Hold Time		Write	t _{HW}	]	20	-	_	20	_	_	20	_	_	ns
Address Set-up T	ime for	Latch	tASL	1	60	_	_	40	-	_	20	_	_	ns
Address Hold Tir	ne for l	_atch	tAHL	]	30	_	_	20	-	-	20	_	_	ns
Address Hold Tir	ne		t _{AH}	]	20	_	-	20	-	-	20	_	-	ns
A ₀ ~ A ₇ Set-up	Time Bo	efore E	t _{ASM}	1	200	_	-	110	-	-	60	-	-	ns
Peripheral Read	Non-N Bus	lultiplexed	(t _{ACCN} )		-	-	650	-	-	395	-	1	270	ns
Access Time	Multip	lexed Bus	(t _{ACCM} )		_	_	650	-	-	395	-	_	270	ns
Oscillator stabiliz	ation T	ime		Fig.2-7-1	20	_	-	20	_	_	20	_	-	ms
Processor Contro	l Set-up	Time	t _{PCS}	Fig.2-8-1	200		_	200	_	_	200	_	_	ns

#### PERIPHERAL PORT TIMING

Item			Symbol	Test Con-	н	6301	V1	HD	63A0	1V1	HD	63B0	1V1	Unit
- item			Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Unit
Peripheral Data Set-up Time	Port 1,	2, 3, 4	t _{PDSU}	Fig. 5-3	200	-	-	200	-	-	200	_	-	ns
Peripheral Data Hold Time	Port 1,	2, 3, 4	t _{PDH}	Fig. 5-3	200	-	-	200	-	-	200	-	-	ns
Delay Time, Enable Transition to OS3 N Transition			t _{OSD1}	Fig. 5-5	_	-	300	-	-	300	_	_	300	ns
Delay Time, Enable Transition to OS3 P Transition		re	t _{OSD2}	Fig. 5-5	-	_	300	-	-	300	-	_	300	ns
Delay Time, Enable tive Transition to Popheral Data Valid		Port 1, 2, 3, 4	t _{PWD}	Fig. 5-4	-	-	300	-	-	300	-	_	300	ns
Input Strobe Pulse Width			tewis	Fig. 5-6	200	1	-	200	_	_	200	_	_	ns
Input Data Hold Ti	me	Port 3	tiH	Fig. 5-6	150	_	_	150	_	_	150	_	-	ns
Input Data Setup T	ime	Port 3	t _{IS}	Fig. 5-6	0	-	_	0	_	_	0	_	_	ns

^{*} Except P21

^{**}Refer to Pages 189-190

^{***}Refer to Pages 159-160

#### TIMER, SCI TIMING

Item	Symbol	Test Con-	Н	06301	V1	H	063A	)1V1	н	Unit		
rtem	Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Onit
Timer Input Pulse Width	t _{PWT}		2.0	_	-	2.0	_	-	2.0	-	_	t _{cyc}
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 5-7	_	-	400	_	-	400	-	_	400	ns
SCI Input Clock Cycle	t _{Scyc}		2.0	-	-	2.0	_	_	2.0	_	_	t _{cyc}
SCI Input Clock Pulse Width	tpwsck		0.4	_	0.6	0.4	-	0.6	0.4	-	0.6	t _{Scyc}

#### MODE PROGRAMMING

Item	Symbol	Test	HE	6301	V1	HC	63A0	1V1	HD63B01V1			Unit
item		dition	min	typ	max	min	typ	max	min	typ	max	Unit
RES "Low" Pulse Width	PWRSTL		3	-	_	3	-	_	3	_	-	t _{cyc}
Mode Programming Set-up Time	t _{MPS}	Fig. 5-8	2	_	_	2	_	_	2	_	-	t _{cyc}
Mode Programming Hold Time	t _{MPH}		150	-	_	150	_	_	150	_	_	ns

^{**}Refer to Pages 189-190

# HD6301X0, HD63A01X0, HD63B01X0

WIDE TEMPERATURE SPECIFICATIONS -40°C TO +85°C (J VERSION)

The HD6301X0 is a CMOS single-chip microcomputer unit (MCU) which includes a CPU compatible with the HD6301V1, 4k bytes of ROM, 192 bytes of RAM, 53 parallel I/O pins, a Serial Communication Interface (SCI) and two timers on chip.

#### **■ FEATURES**

- Instruction Set Compatible with the HD6301V1
- Abundant On-chip Functions

4k Bytes of ROM, 192 Bytes of RAM

53 Parallel I/O Ports

16-Bit Programmable Timer

8-Bit Reloadable Timer

Serial Communication Interface

Memory Ready

Halt

Error-Detection (Address Trap, Op Code Trap)

- Interrupts . . . 3 External, 7 Internal
- Operation Mode

Mode 1 . . . Expanded (Internal ROM Inhibited)

Mode 2 . . . Expanded (Internal ROM Valid)

Mode 3 . . . Single-chip Mode

Low Power Dissipation Mode

Sleep

Standby


Wide Range of Operation

 $V_{CC} = 5V\pm10\%$   $\begin{cases} f = 0.1 \text{ to } 1.0\text{MHz} : \text{HD6303Y} \\ f = 0.1 \text{ to } 1.5\text{MHz} : \text{HD63A03Y} \\ f = 0.1 \text{ to } 2.0\text{MHz} : \text{HD63B03Y} \\ f = 0.1 \text{ to } 3.0\text{MHz} : \text{HD63C03Y} \end{cases}$ 

#### **■ GENERIC PART NUMBER**


HD6301X0PJ, HD63A01X0PJ, HD63B01X0PJ

HD6301X0CPJ, HD63A01X0CPJ, HD63B01X0CPJ




^{*}Contact Hitachi Sales Office

#### **■ PIN ARRANGEMENT**



**BLOCK DIAGRAM** 



#### **ABSOLUTE MAXIMUM RATINGS**

Item	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 ~ +7.0	V
Input Voltage	V _{in}	-0.3 ~ V _{CC} +0.3	٧
Operating Temperature	T _{opr}	-40 to +85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field.

But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}: V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

#### **B ELECTRICAL CHARACTERISTICS**

#### • DC CHARACTERISTICS ( $V_{CC}$ = 5.0V±10%, $V_{SS}$ = 0V, Ta = -40 to +85°C, unless otherwise noted.)

ltem	1	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5	-	\ ,	]
Input "High" Voltage	EXTAL	V _{IH}		V _{cc} x0.7	_	V _{CC} +0.3	V
	Other Inputs			2.0		10.5	
Port 22		V _{IH}		2.2			V
Input "Low" Voltage	All Inputs	VIL		-0.3	_	0.8	٧
Input Leakage Current	NMI, RES, STBY, MP ₀ , MP ₁ , Port 5	I _{in}	V _{in} = 0.5~V _{CC} -0.5V	_	-	1.0	μΑ
Three State (off-state) Leakage Current	Ports 1, 2, 3, 4, 6, 7	I _{TSI}	V _{in} = 0.5~V _{CC} -0.5V	-	_	1.0	μΑ
Output "High" Voltage	All Outputs	VoH	I _{OH} = -200μA	2.4	_		V
	An Outputs	VOH	I _{OH} = -10μA	V _{cc} -0.7	_	_	٧
Output "Low" Voltage	All Outputs	VoL	1 _{OL} = 1.6mA			0.4	V
Darlington Drive Current	Ports 2, 6	-I _{он}	Vout = 1.5V	1.0	_	10.0	mA
Input Capacitance	All Inputs	C _{in}	V _{in} = 0V, f = 1MHz, Ta = 25°C	-	-	12.5	pF
Standby Current	Non Operation	I _{STB}		-	3.0	15.0	μΑ
			Sleeping (f = 1MHz**)	_	1.5	3.0	mA
		ISLP	Sleeping (f = 1.5MHz**)	_	2.3	4.5	mA
Current Dissipation*			Sleeping (f = 2MHz**)	-	3.0	6.0	mA
			Operating (f = 1MHz**)		7.0	10.0	mA
		Icc	Operating (f = 1.5MHz**)	1	10.5	15.0	mA
			Operating (f = 2MHz**)	_	14.0	20.0	mA
RAM Standby Voltage		VRAM		2.0	_	_	V

^{*}VIH min = VCC-1.0V, VIL max = 0.8V (All output terminals are at no load.)

typ. value  $(f = x \text{ MHz}) = \text{typ. value} \quad (f = 1 \text{ MHz}) \times x$ max. value  $(f = x \text{ MHz}) = \text{max. value} \quad (f = 1 \text{ MHz}) \times x$ 

(both the sleeping and operating)

^{**} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at x MHz operation are decided according to the following formula;

#### • AC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = -40 to +85°C, unless otherwise noted.)

#### **BUS TIMING**

ltem		Symbol	Test	Н	D6301>	(0	HD	63A01	X0	HC	63B01	X0	Unit
item		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Cycle Time		t _{cyc}		1	_	10	0.666	_	10	0.5	_	10	μs
Enable Rise Time		t _{Er}		_	-	25	_	_	25	_	_	25	ns
Enable Fall Time		t _{Ef}		-	-	25	_	_	25	_	-	25	ns
Enable Pulse Width "Hi	gh" Level*	PWEH		450	-	_	300	_	_	220	-	-	ns
Enable Pulse Width "Lo	w" Level*	PWEL		450	-	-	300	_	-	220	_	_	ns
Address, R/W Delay Tir	ne*	t _{AD}		-	-	250	_	_	190	_	-	160	ns
Data Delay Time	Write	toow		_	_	200	- 1		160	-	-	120	ns
Data Set-up Time	Read	tosa	Fig. I-1	80	-	_	70	_	-	70	_	_	ns
Address, R/W Hold Tim	ie*	t _{AH}	**	80	-	_	50	_	_	35	_	-	. ns
Data Hold Time	Write*	t _{HW}		80	-	_	50	-	-	40	_	-	ns
Data Hold Time	Read	tHR		0	-	-	0	_	1	0	-	_	ns
RD, WR Pulse Width*		PWRW		450	-	_	300	_	-	220	-	_	ns
RD, WR Delay Time		t _{RWD}		_	_	40		-	40	_	_	40	ns
RD, WR Hold Time		t _{HRW}		-	_	30	_	_	30	_	_	25	ns
LIR Delay Time		tola		_	_	200	_	_	160	_	_	120	ns
LTR Hold Time		tHLR		10	_	_	10	_	_	10	_	_	ns
MR Set-up Time*		t _{SMR}		400	_	_	280		_	230	_	_	ns
MR Hold Time*		t _{HMR}	Fig. I-2	_	_	90	-	}	40	_	_	0	ns
E Clock Pulse Width at	MR	PWEMR	**	-	_	9	_	_	9	_		9	μs
Processor Control Set-u	p Time	t _{PCS}	Fig. I-3 I-11, I-12	200	_	-	200	_	-	200	_	-	ns
Processor Control Rise	Time	t _{PCr}	Fig. I-2.	_	_	100	_	_	100	_	_	100	ns
Processor Control Fall	Time	t _{PCf}	I-3**	_	_	100	-	_	100	_	-	100	ns
BA Delay Time		t _{BA}	Fig. I-3 **	_	-	250	_	_	190	-	_	160	ns
Oscillator Stabilization	Time	t _{RC}	Fig. I-12**	20	_	-	20		-	20	-	_	ms
Reset Pulse Width		PWRST	<u> </u>	3	-	-	3	_	_	3		_	t _{cyc}
			L	L		L	L	L	L	<u> </u>	L		70

These timings change in approximate proportion to t_{CYC}. The figures in this characteristics represent those when t_{CYC} is minimum (= in the highest speed operation).

#### PERIPHERAL PORT TIMING

Ite	<u> </u>		Symbol	Test	Н	D6301)	(0	HE	63A01	X0	НС	63B01	X0	Unit
	•••		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Peripheral Data Set-up Time	Port	2,3,5,6	t _{PDSU}	Fig. I-5	200	_	_	200	-	_	200	_	-	ns
Peripheral Data Hold Time	Port	2, 3, 5, 6	t _{PDH}	Fig. I-5	200	_	-	200	_	_	200	-	-	ns
Delay Time (Enat Negative Transition Peripheral Data V	on to	Ports 1, 2, 3, 4, 6, 7	t _{PWD}	Fig. I-6	_	_	300	_	-	300	_	_	300	ns

^{**}Refer to Pages 466-469



^{**}Refer to Pages 466-469

TIMER, SCI TIMING

	tem	Cb.a.l	Test	Н	D6301	(0	НС	63A01	X0	НС	63B01	X0	Unit
	tem	Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Timer 1 Input	Pulse Width	tpwT	Fig. I-9**	2.0	-	-	2.0	-	_	2.0	_	-	t _{cyc}
	nable Positive Timer Output)	t _{TOD}	Fig. I-7, I-8**	_	-	400	_	_	400	_	_	400	ns
SCI Input	Async. Mode		Fig. I-9**	1.0	_	_	1.0	-	-	1.0	-	_	t _{cyc}
Clock Cycle	Clock Sync.	t _{Scyc}	Fig. 1-4, 1-9**	2.0	_	-	2.0	_		2.0	_	_	t _{cyc}
SCI Transmit Time (Clock S		t _{TXD}		_	_	200	_	-	200	-	-	200	ns
SCI Receive D		t _{SRX}	Fig. I-4**	290	_	_	290	_	-	290	-	_	ns
SCI Receive D (Clock Sync. I	Pata Hold Time Mode)	t _{HRX}		100	_	-	100	_	-	100	_		ns
SCI Input Clo	ck Pulse Width	tpwsck		0.4	_	0.6	0.4	-	0.6	0.4	_	0.6	t _{Scyc}
Timer 2 Input	Clock Cycle	t _{tcyc}		2.0	_	_	2.0	_	-	2.0		-	t _{cyc}
Timer 2 Input Width	Clock Pulse	^t PWTCK	Fig. I-9**	200	_	-	200	-	_	200	_	-	ns
Timer 1·2, SC Rise Time	I Input Clock	t _{CKr}		_	-	100	_	-	100	-	-	100	ns
Timer 1·2, SC Fall Time	I Input Clock	tckf		_	-	100	_	-	100	_	_	100	ns

^{**}Refer to Pages 466-469

## HD6301Y0, HD63A01Y0, HD63B01Y0, HD63C01Y0

The HD6301Y0 is a CMOS 8-bit single-chip microcomputer unit which contains a CPU compatible with the CMOS 8-bit microcomputer HD6301V, 16k bytes of ROM, 256 bytes of RAM, 53 parallel I/O pins, Serial Communication Interface (SCI) and two

#### **■ FEATURES**

- Instruction Set Compatible with the HD6301V1
- 16k Bytes of ROM, 256 Bytes of RAM
- 53 Parallel I/O Pins

(48 I/O Pins, 5 Output Pins)

- Parallel Handshake Interface (Port 6)
- Darlington Transistor Drive (Port 2, 6)
- 16-Bit Programmable Timer

Input Capture Register × 1 Free Running Counter × 1

Output Compare Register × 2

8-Bit Reloadable Timer

**External Event Counter** 

Square Wave Generation

Serial Communication Interface (SCI)

Asynchronous Mode (8 Transmit Formats, Hardware Parity) Clocked Synchronous Mode

Memory Ready

3 Kinds of Memory Ready

- **Error Detection**

(Address Error, Op-code Error)

- interrupt External 3, Internal 7
- Operation Mode

Mode 1; Expanded Mode

(Internal ROM Inhibited) Mode 2; Expanded Mode

(Internal ROM Valid)

- Mode 3; Single Chip Mode
- Maximum 65K Bytes Address Space Low Power Dissipation Mode

Sleep Mode


Standby Mode (Hardware Standby, Software Standby)

- Minimum Instruction Execution Time  $-0.5\mu s$  (f = 2MHz)
- Wide Range of Operation

$$V_{cc} = 5V \pm 10\% \begin{cases} f = 0.1 \text{ to } 1.0\text{MHz} : \text{HD6301YO} \\ f = 0.1 \text{ to } 1.5\text{MHz} : \text{HD63A01YO} \\ f = 0.1 \text{ to } 2.0\text{MHz} : \text{HD63B01YO} \\ f = 0.1 \text{ to } 3.0\text{MHz} : \text{HD63C01YO} \end{cases}$$


#### **■ GENERIC PART NUMBER**

HD6301Y0PJ, HD63A01Y0PJ, HD63B01Y0PJ, HD63C01Y0PJ HD6301Y0CPJ, HD63AA01Y0CPJ, HD63B01Y0CPJ, HD63C01Y0CPJ




*Contact Hitachi Sales Office


- **PIN ARRANGEMENT**
- HD6301Y0PJ, HD63A01Y0PJ, HD63B01Y0PJ, HD63C01Y0PJ



 HD6301Y0CPJ, HD63A01Y0CPJ, HD63B01Y0CPJ, HD6301Y0CPJ




 HD6301Y0F*, HD63A01Y0F*, HD63B01Y0F*, HD63C01Y0F*



*Contact Hitachi Sales Office

#### ■ BLOCK DIAGRAM



## Electrical Characteristics HD6301Y0, HD63A01Y0, HD63B01Y0, and HD63C01Y0 **Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Supply voltage	Vcc	-0.3 to +7.0	٧
Input voltage	V _{in}	-0.3 to V _{CC} +0.3	٧
Operating temperature	Topr	-40 to +85	°C
Storage temperature	T _{stg}	-55 to +150	°C

Note: This product has protection circuits in input terminal from high static electricity voltage and high electric field.

But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}: V_{ss} ≤ (V_{in} or V_{out}) ≤ V_{cc}.

#### **Electrical Characteristics**

#### **DC Characteristics**

 $(VCC = 5.0 \text{ V} \pm 10\%, \text{ f} = 0.1 \text{ to } 3.0 \text{ MHz}, \text{VSS} = 0\text{V}, \text{Ta} = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.})$ 

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Input high voltage	RES, STBY,	V _{IH}	V _{CC} -0.5		Vcc+0.3	٧	_
	EXTAL		V _{CC} ×0.7		V _{CC} +0.3	٧	
	Other inputs	_	2.1		V _{CC} +0.3	٧	_
Input low voltage	All other inputs	VIL	-0.3		0.8/0.6 ³	٧	
Input leakage current	RES, NMI, STBY, MP ₀ , MP ₁	I _{in}			1.0	μΑ	V _{in} =0.5 to V _{CC} -0.5 V
Three state leakage current	A ₀ -A ₁₅ , D ₀ -D ₇ , <del>RD</del> , WR, R/W, Ports 2,5,6	Itsil			1.0	μА	V _{in} =0.5 to V _{CC} -0.5 V
Output high voltage	All Outputs	Vон	2.4			٧	$I_{OH} = -200  \mu A$
	All Outputs		V _{CC} -0.7			٧	$I_{OH} = -10  \mu A$
Output low voltage	All Outputs	VoL			0.4	٧	I _{OL} =1.6 mA
Darlington drive current	Ports 2, 6	-1он	1.0		10.0	mA	V _{out} = 1.5 V
Input capacitance	All other inputs	C _{in}	-		12.5	pF	V _{in} =0 V, f=1 MHz, Ta=25°C
Standby current	Not operating	Іѕтв		3.0	15.0	μА	
Current dissipation ¹		ISLP		1.5	3.0	mA	Sleeping (f=1 MHz ² )
				2.3	4.5	mA	Sleeping (f=1.5 MHz ² )
				3.0	6.0	mA	Sleeping (f=2 MHz ² )
				4.5	9.0	mA	Sleeping (f=3 MHz ² )
		Icc		7.0	10.0	mA	Operating (f=1 MHz ² )
				10.5	15.0	mA	Operating (f=1.5 MHz ² )
				14.0	20.0	mA	Operating (f=2 MHz ² )
				21.0	30.0	mA	Operating (f=3 MHz ² )
RAM standby voltage		VRAM	2.0			٧	

#### Notes :

- 1.  $V_{IH}$  min= $V_{CC}$ -1.0V,  $V_{IL}$  max=0.8V (All output terminals are at no load.)
- Current dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about current dissipations at x MHz operation are decided according to the following formula:

 $\begin{array}{llll} \text{typ. value} & (\text{f=x MHz}) & = \text{typ. value} & (\text{f=1 MHz}) \times x \\ \text{max. value} & (\text{f=x MHz}) & = \text{max. value} & (\text{f=1 MHz}) \times x \\ & = \text{max. value} & (\text{f=1 MHz}) \times x \\ & (\text{both the sleeping and operating}) \end{array}$ 

3. In case of SCLK input,  $\rm V_{IL} = 0.6V \; (-\,20^{\circ}C \, \sim 0^{\circ}C)$ 



#### **AC Characteristics**

(V_{CC} =  $5.0V \pm 10\%$ , f = 0.1 to 3.0 MHz, V_{SS} = 0 V, Ta = -40 to +85 °C, unless otherwise noted)

#### **Bus Timing**

			ŀ	1D6301	YO	H	D63A0	170	н	D63B01	YO	HE	63C01	Y0		
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Cycle time		t _{cyc}	1		10	0.666		10	0.5		10	0.333		10	μS	Fig. I-1*
Enable rise time		tEr			25			25			25			20	ns	_
Enable fall time		ter			25			25			25			20	ns	_
Enable pulse width h	igh level ¹	PWEH	450			300			220			140			ns	
Enable pulse width le	ow level ¹	PWEL	450			300			220			140			ns	-
Address, R/W delay	time ¹	tAD			250			190			160			120	ns	-
Data delay time	(Write)	toow			200			160			120			100	ns	-
Data set-up time	(Read)	tDSR	80			70			60			50			ns	_
Address, R/W hold t	ime¹	tAH	80			50			40			20			ns	
Data hold time	(Write)1	tHW	80			50			40			20			ns	_
	(Read)	tHR	0			0			0			0	-		ns	
RD, WR pulse width		PWRW	450			300			220			140			ns	
RD, WR delay time		tRWD			40			40			40		**	40	ns	Para .
RD, WR hold time		thrw			20			20			20			20	ns	_
LIR delay time		tolr			200			160			120			80	ns	_
LIR hold time		tHLR	5			5			5			5			ns	-
Peripheral read acce	ess time ¹	tacc										180			ns	
MR set-up time ¹		tsmr	400			280			230			170			ns	Fig. I-2*
MR hold time ¹		thmr			100			70			50			25	ns	_
E clock pulse width a	t MR	PWEMR			9			9			9			9	μS	
Processor control <e< td=""><td>t-up time</td><td>tPCS</td><td>200</td><td></td><td></td><td>200</td><td></td><td></td><td>200</td><td></td><td></td><td>100</td><td></td><td></td><td>ns</td><td>Figs. I-3, I-13, I-14°</td></e<>	t-up time	tPCS	200			200			200			100			ns	Figs. I-3, I-13, I-14°
Processor control ris	e time	tpCr			100			100			100			50	ns	Figs. I-2, I-13*
Processor control fai	l time	tpcf			100			100			100			50	ns	<del>-</del>
BA delay time		tBA			250			190			160			120	ns	Fig. I-3*
Oscillator stabilizatio	n time	tRC	20			20			20			20			ms	Fig. I-14*
Reset pulse width		PWRST	3			3			3			3			t _{cyc}	

Note: 1. These timings change in approximate proportion to t_{cyc}. The figures in this characteristics represent those when t_{cyc} is minimum (=in the highest speed operation).



^{*}Refer to Pages 611-614

#### **Peripheral Port Timing**

			F	ID630	1Y0	Н	D63A0	01Y0	Н	D63B0	01Y0	Н	D63C0	01Y0	-	Test
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
Peripheral data set-up time	(Ports 1, 2, 3, 4, 5, 6)	tppsu	200			200			200		19. 114	200	Wa - Car		ns	Fig. 1-5*
Peripheral data hold time	(Ports 1, 2, 3, 4, 5, 6)	tpDH	200			200			200			200			ns	•
Delay time (From enable fall edge peripheral output)	(Ports 1, 2, 3, 4, 5, 6, 7)	t _{PWD}			300			300			300			300	ns	Fig. 1-6*
Input strobe pulse width		tpwis	200			200			200			200			ns	Fig. 1-10*
Input data hold time	(Port 6)	tıн	150			150			150			150			ns	
Input data set-up time	(Port 6)	tis	100			100			100			100			ns	
Output strobe time		tOSD1			200			200			200			200	ns	Fig. 1-11*
		tosp ₂														

^{*}Refer to Pages 611-614

#### **Timer, SCI Timing**

			Н	D630	1Y0	Н	D63A0	01Y0	Н	D63B0	01Y0	Н	D63C	01Y0			
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Con	dition
Timer 1 input pu	lse width	tpwt	2.0			2.0			2.0			2.0			t _{cyc}	Fig.	1-9*
Delay time (enab transition to time		t _{TOD}			400			400			400			400	ns	Fig.	1-7, 1-8*
SCI input	(Async. mode)	tScyc	1.0			1.0			1.0			1.0			t _{cyc}	Fig.	1-9*
clock cycle	(Clock sync.)	-	2.0			2.0			2.0			2.0			t _{cyc}	Fig.	1-4*
SCI transmit data time (Clock sync		t _{TXD}			240			240			240			240	ns	Fig.	1-4*
SCI receive data time (Clock sync		tsax	260			260			260			260			ns		
SCI receive data (Clock sync. mod		tHRX	100			100			100			100			ns		
SCI input clock p	oulse width	tpwsck	0.4		0.6	0.4		0.6	0.4		0.6	0.4		0.6	tscyc	Fig.	1-9*
Timer 2 input clo	ock cycle	t _{tcyc}	2.0			2.0			2.0			2.0			t _{cyc}		
Timer 2 input clo	ock pulse width	tpwtck	200			200			200			200			ns		
Timer 1•2, SCI in	nput clock	tCKr			100			100			100			50	ns		
Timer 1•2, SCI i fall time	nput clock	tCKf			100			100			100			50	ns		

^{*}Refer to Pages 611-614

## HD6303R, HD63A03R, **HD63B03R**

The HD6303R is an 8-bit CMOS micro processing unit which has the completely compatible instruction set with the HD6301V1. 128 bytes RAM, Serial Communication Interface (SCI), parallel I/O ports and multi function timer are incorporated in the HD6303R. It is bus compatible with HMCS6800 and can be expanded up to 65k words. Like the HMCS6800 family, I/O levels is TTL compatible with +5.0V single power supply. As the HD6303R is CMOS MPU, power dissipation is extremely low, And also HD6303R has Sleep Mode and Stand-by Mode as lower power dissipation mode. Therefore, flexible low power consumption application is possible.

#### FEATURES


- Object Code Upward Compatible with the HD6800, HD6801, HD6802
- Multiplexed Bus (D₀~D₇/A₀~A₇), Non Multiplexed Bus
- Abundant On-Chip Functions Compatible with the HD6301V1; 128 Bytes RAM, 13 Parallel I/O Lines, 16-bit Timer, Serial Communication Interface (SCI)
- Low Power Consumption Mode; Sleep Mode, Stand-By Mode
- Minimum Instruction Execution Time 1μs (f=1MHz), 0.67μs (f=1.5MHz), 0.5μs (f=2.0MHz)
- Bit Manipulation, Bit Test Instruction
- Error Detecting Function; Address Trap, Op Code Trap
- Up to 65k Words Address Space

#### TYPE OF PRODUCTS


Type No.	Bus Timing
HD6303R	1.0 MHz
HD63A03R	1.5 MHz
HD63B03R	2.0 MHz

#### **■ GENERIC PART NUMBER**


HD6303RPJ, HD63A03RPJ, HD63B03RPJ HD6303RCPJ, HD63A03RCPJ, HD63B03RCPJ



*Contact Hitachi Sales Office



*Contact Hitachi Sales Office



#### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 ~ +7.0	V
Input Voltage	V _{in}	-0.3 ~ V _{CC} +0.3	V
Operating Temperature*	T _{opr}	-40 to +85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}: V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.
*K version (-40 to + 125°C) available. Contact sales office.

#### • DC CHARACTERISTICS ( $V_{CC}$ = 5.0V±10%, $V_{SS}$ = 0V, Ta = -40 to +85°C, unless otherwise noted.)

It	em	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5		Vcc	
Input "High" Voltage	EXTAL	V _{IH}		V _{cc} x0.7	-	+0.3	V
	Other Inputs			2.0	_	.0.0	
Input "Low" Voltage	All Inputs	VIL		-0.3	-	0.8	V
Input Leakage Current	NMI, IRQ ₁ , RES, STBY	li _{in} l	$V_{in} = 0.5 \sim V_{CC} - 0.5 V$	_	_	1.0	μΑ
Three State (off-state) Leakage Current	$P_{10} \sim P_{17}, P_{20} \sim P_{24},  D_0 \sim D_7, A_8 \sim A_{15}$	I _{TSI}	V _{in} = 0.5~V _{CC} -0.5V	-	-	1.0	μΑ
Output "High" Voltage	All Outroute	V	I _{OH} = -200μA	2.4	_	-	٧
Output "High" Voltage	All Outputs	V _{OH}	I _{OH} = -10μA	V _{cc} -0.7		-	٧
Output "Low" Voltage	All Outputs	Vol	I _{OL} = 1.6mA	-	_	0.55	>
Input Capacitance	All Inputs	C _{in}	$V_{in}$ =0V, f=1.0MHz, Ta = 25°C	-	-	12.5	рF
Standby Current	Non Operation	Icc	V _{IL} (STBY) = 0 ~ 0.6V		2.0	15.0	μΑ
			V _{IH} (RES) = V _{CC} - 0.5 ~ V _{CC} V V _{CC} V V _{IL} (RES) = 0 ~ 0.6V				
Current Dissipation*			Operating (f=1 MHz**)	_	6.0	10.0	mA
Current Dissipation		lcc .	Sleeping (f=1MHz**)		1.0	2.0	IIIA
RAM Stand-By Voltage		VRAM		2.0	_	_	٧

^{*} V_{IH} min = V_{CC}-1.0V, V_{IL} max = 0.8V

typ, value (f = xMHz) = typ, value  $(f = 1MHz) \times x$ max, value (f = xMHz) = max, value  $(f = 1MHz) \times x$ (both the sleeping and operating)

Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max, values about Current Dissipations at f = x MHz operation are decided according to the following formula;

#### • AC CHARACTERISTICS ( $V_{CC}$ = 5.0V±10%, $V_{SS}$ = 0V, Ta = -40 to +85°C, unless otherwise noted.)

#### **BUS TIMING**

Item			Symbol	Test Con-	Н	D630	3R	НС	63A	)3R	н	)63B	03R	Unit						
			Зуппоог	dition	min	typ	max	min	typ	max	min	typ	max	Unit						
Cycle Time			t _{cyc}		1	_	10	0.666	_	10	0.5	_	10	μs						
Address Strobe F "High"	ulse Wi	dth	PWASH		220	-	_	150	-	-	110	-	-	ns						
Address Strobe F	Rise Tim	ne -	t _{ASr}		-	_	20	_	_	20	_	_	20	ns						
Address Strobe F	all Tim	е	t _{ASf}		_	_	20	_	_	20	-	-	20	ns						
Address Strobe D	Delay Ti	me	tASD	1	60	-	-	40	_	_	20	-	-	ns						
Enable Rise Time	9		t _{Er}		1	-	20	1	_	20	_	_	20	ns						
Enable Fall Time			t _{Ef}		-	_	20	-	-	20	_	-	20	ns						
Enable Pulse Wid	th "Hig	h" Level	PWEH	] .	450	_	-	300	_	_	220	_	_	ns						
Enable Pulse Width "Low" Level		w" Level	PWEL		450	-	_	300	_	_	220	_	_	ns						
Address Strobe to Enable Delay Time		t _{ASED}		60	-	-	40	-	-	20	-	-	ns							
Address Delay Time		t _{AD1}		-	_	250	_	_	190	-	-	160	ns							
			t _{AD2}	Fig. 5-1** Fig. 5-2**		_	250	-		190		_	160	ns						
Address Delay Ti	me for	Latch	TADL			_	250	_	_	190	_	_	160	ns						
Data Set-up Time		Write	t _{DSW}		230	_	_	150	_	_	100	_	_	ns						
	<i>,</i>	Read	t _{DSR}						80	_		60			50	_		ns		
Data Hold Time		Read	t _{HR}		0	_	_	0	_	_	0	_	_	ns						
		Write	t _{HW}								20			20	_	_	20	_		ns
Address Set-up T	ime for	Latch	tASL								60	_	-	40	_	_	20		_	ns
Address Hold Tir	ne for L	_atch	t _{AHL}		30	_	1	20	_		20	_	_	ns						
Address Hold Tir	ne		t _{AH}		20	-	-	20	-	_	20	_	_	ns						
A ₀ ~ A ₇ Set-up	A ₀ ~ A ₇ Set-up Time Before E		t _{ASM}		200	_	_	110	_	-	60	-	-	ns						
Peripheral Read Bus Access Time		(t _{ACCN} )		-	_	650	-	-	395	1	-	270	ns							
Access Time	Multip	lexed Bus	(t _{ACCM} )		-	_	650	_	_	395	-	-	270	ns						
Oscillator stabiliz	ation T	ime	t _{RC}	Fig. 2-7-1	20	_	_	20	_	_	20	-	-	ms						
Processor Contro	rocessor Control Set-up Time		t _{PCS}	Fig. 2-8-1	200	_	_	200	_	_	200	-	_	ns						

#### PERIPHERAL PORT TIMING

Item			Symbol	Test Con-	н	D630	3R	Н	D63A	03R	Н	D63B	03R	Unit
item			Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Oint.
Peripheral Data. Set-up Time	Port 1	, 2	teosu	Fig.5-3**	200	-	-	200	-	-	200	-	-	ns
Peripheral Data Hold Time	Port 1,	, 2	t _{PDH}	Fig. 5-3**	200	_	_	200	_	-	200	-	-	ns
Delay Time, Enal tive Transition to pheral Data Valid	Peri-	Port 1, 2*	t _{PWD}	Fig. 5-5**	-	_	300	_	-	300	-	-	300	ns

^{*} Except P21



^{**} Refer to Pages 189-190
*** Refer to Pages 159-160

#### TIMER, SCI TIMING

Item	Cumbal	Test Con-	H	D630	3R	н	D63A	03R	Н	Unit		
item	Symbol	dition	min	typ	max	min	typ	max	min	typ	max	Onit
Timer Input Pulse Width	t _{PWT}		2.0	_	_	2.0	-	_	2.0	_	-	t _{cyc}
Delay Time, Enable Positive Transition to Timer Out	t _{TOD}	Fig. 5-7	-	-	400	-	_	400	-	-	400	ns
SCI Input Clock Cycle	t _{Scyc}		2.0	-	_	2.0	_	- T	2.0	-	_	t _{cyc}
SCI Input Clock Pulse Width	tpwsck		0.4	_	0.6	0.4	_	0.6	0.4	_	0.6	t _{Scyc}

#### MODE PROGRAMMING

Item	Symbol	Test	Н	D630	3R	н	D63A	03R	Н	Unit		
item		dition	min	typ	max	min	typ	max	min	typ	max	Oiiit
RES "Low" Pulse Width	PWRSTL		3	_	_	3	-	-	3	-	-	t _{cyc}
Mode Programming Set-up Time	t _{MPS}	Fig. 5-8	2	_	_	2	1	_	2	_	_	t _{cyc}
Mode Programming Hold Time	t _{MPH}	}	150	- 1	_	150	-	-	150	1	-	ns

^{**}Refer to Pages 189-190

## HD6303X, HD63A03X, HD63B03X

WIDE TEMPERATURE SPECIFICATIONS -40°C TO +85°C (J VERSION)

The HD6303X is a CMOS 8-bit micro processing unit (MPU) which includes a CPU compatible with the HD6301VI, 192 bytes of RAM, 24 parallel I/O pins, a Serial Communication Interface (SCI) and two timers on chip.

#### **■ FEATURES**

- Instruction Set Compatible with the HD6301V1
- Abundant On-chip Functions

192 Bytes of RAM

24 Parallel I/O Ports

10 70 10 10 10 10 10

16-Bit Programmable Timer

8-Bit Reloadable Timer Serial Communication Interface

Memory Ready

Halt

Error-Detection (Address Trap, Op Code Trap)

- Interrupts . . . 3 External, 7 Internal
- Up to 65k Bytes Address Space
- Low Power Dissipation Mode

Sleep

Standby

Minimum Instruction Execution Time

1  $\mu$ s (f = 1 MHz), 0.67  $\mu$ s (f = 1.5 MHz), 0.5  $\mu$ s (f = 2.0 MHz)

Wide Operating Range

 $V_{CC} = 3 \sim 6V$  (f = 0.1  $\sim$  0.5MHz).

 $f = 0.1 \text{ to } 2.0 \text{ MHz } (V_{CC} = 5V \pm 10\%)$ 


#### ■ TYPE OF PRODUCTS

Type No.	Bus Timing
HD6303X	1 MHz
HD63A03X	1.5 MHz
HD63B03X	2 MHz

#### **■ GENERIC PART NUMBER**

HD6303XPJ, HD63A03XPJ, HD63B03XPJ

HD6303XCPJ, HD63A03XCPJ, HD63B03XCPJ



^{*}Contact Hitachi Sales Office






■ PIN ARRANGEMENT

VI I

ATALACE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE TO COLUCTE T


 HD6303XPJ, HD63A03XPJ, HD63B03XPJ

(Top View)




• HD6303XCPJ, HD63A03XCPJ, HD63B03XCPJ

 HD6303XF*, HD63A03XF*, HD63B03XF*



(DP-64S) BLOCK DIAGRAM

*Contact Hitachi Sales Office



#### ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 ~ +7.0	٧
Input Voltage	V _{in}	-0.3 ~ V _{CC} +0.3	٧
Operating Temperature	T _{opr}	-40 to +85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend  $V_{in}$ ,  $V_{out}$ :  $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{CC}$ .

#### **ELECTRICAL CHARACTERISTICS**

#### • DC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ , $V_{SS} = 0V$ , Ta = -40 to +85°C, unless otherwise noted.)

Item	1	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{cc} -0.5	-	, , , , , , , , , , , , , , , , , , ,	
Input "High" Voltage	EXTAL	VIH		V _{cc} x0.7	-	ν _{cc} +0.3	V
	Other Inputs			2.0		1 .0.5	
Port 22	Pin 22	V _{IH}		2.2			V
Input "Low" Voltage	All Inputs	V _{IL}		-0.3	_	0.8	V
Input "Low" Voltage	All Inputs	VIL		-0.3	-	0.8	٧
Input Leakage Current	NMI, RES, STBY, MP ₀ , MP ₁ , Port 5	I _{in}	V _{in} = 0.5 ~ V _{CC} -0.5V	_	_	1.0	μΑ
Three State (off-state) Leakage Current	$A_0 \sim A_{15}$ , $D_0 \sim D_7$ , $\overline{RD}$ , $\overline{WR}$ , $R/\overline{W}$ , Port 2, Port 6	I _{TSI}	$V_{in} = 0.5 \sim V_{CC} - 0.5 V$	_	_	1.0	μΑ
Output "High" Voltage	All Outputs	\ <u>'</u>	I _{OH} = -200μA	2.4	-	_	
Output riigii voitage	All Outputs	V _{OH}	I _{OH} = -10μA	V _{cc} -0.7	_	_	٧
Output "Low" Voltage	All Outputs	VoL	I _{OL} = 1.6mA	-	-	0.4	<b>v</b>
Darlington Drive Current	Ports 2, 6	-l _{oн}	Vout = 1.5V	1.0	_	10.0	mA
Input Capacitance	All Inputs	C _{in}	V _{in} = 0V, f = 1MHz, Ta = 25°C	-	_	12.5	pF
Standby Current	Non Operation	I _{STB}		_	3.0	15.0	μΑ
			Sleeping (f = 1MHz**)	_	1.5	3.0	mΑ
		ISLP	Sleeping (f = 1.5MHz**)	_	2.3	4.5	mA
Current Dissipation*			Sleeping (f = 2MHz**)	-	3.0	6.0	mA
Current Dissipation			Operating (f = 1MHz**)	_	7.0	10.0	mA
		Icc	Operating (f = 1.5MHz**)	-	10.5	15.0	mA
	i		Operating (f = 2MHz**)	-	14.0	20.0	mA
RAM Standby Voltage	·	VRAM		2.0	_	_	V

 $^{^{\}bullet}$  V  $_{IH}$  min = V  $_{CC}$  –1.0V, V  $_{IL}$  max = 0.8V  $\,$  , All output terminals are at no load.

typ. value (f = x MHz) = typ. value  $(f = 1 \text{MHz}) \times x$  max. value (f = x MHz) = max. value  $(f = 1 \text{MHz}) \times x$ 

(both the sleeping and operating)



^{**} Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at x MHz operation are decided according to the following formula;

#### • AC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = -40 to +85°C, unless otherwise noted.)

#### BUS TIMING

item		Symbol	Test	Н	D6303	K	н	D63A03	3X	Н	D63B0	3X	Unit
item		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Cycle Time		t _{cyc}		1	-	10	0.666	-	10	0.5		10	μs
Enable Rise Time		ter	1	-	-	25	_	_	25	-	-	25	ns
Enable Fall Time		tef	]	-	_	25	_	_	25	-	-	25	ns
Enable Pulse Width "Hi	gh" Level*	PWEH		450	-	_	300	-	_	220	_	_	ns
Enable Pulse Width "Lo	w" Level*	PWEL		450	_	-	300	_	-	220	_	-	ns
Address, R/W Delay Tir	ne"	t _{AD}	]	-	-	250	-	-	190	1	_	160	ns
Data Delay Time	Write	toow		_	-	200	_	1	160	1	-	120	ns
Data Set-up Time	Read	tosa		80	-	_	70		-	70		1	ns
Address, R/W Hold Tim	e*	t _{AH}	Fig. I-13**	80	-	1	50	-	-	35	_	1	ns
Data Hold Time	Write*	t _{HW}	Ī	80	1	1	50	-	1	40	-	1	ns
Data Hold Tille	Read	t _{HR}		0		-	0	1	-	0	_	_	ns
RD, WR Pulse Width*		PWRW		450	-	-	300	_	-	220	_	_	ns
RD, WR Delay Time		tRWD		-	-	40	_	-	40	-	_	40	ns
RD, WR Hold Time		tHRW		_	_	30	_	-	30	-	-	25	ns
LIR Delay Time		tolR		1	ı	200	_	1	160	1	_	120	ns
LIR Hold Time		tHLR		10	-	-	10	-	-	10		-	ns
MR Set-up Time*		tsma		400	1	-	280	-	-	230			ns
MR Hold Time*		t _{HMR}	Fig. I-14**	-	1	90	-	-	40	1	_	0	ns
E Clock Pulse Width at	MR	PWEMR		-	_	9		-	9	-	-	9	μs
Processor Control Set-u	p Time	t _{PCS}	Fig. I-15** I-20, I-24	200	-	-	200	ı	ı	200	_	ı	ns
Processor Control Rise	Time	t _{PCr}	Fig. I-14,	1	1	100	-	-	100	-	_	100	ns
Processor Control Fall	Гime	tpcf	I-15**	_	_	100	_	_	100	-	-	100	ns
BA Delay Time		t _{BA}	Fig. I-15**	_	_	250	-	_	190	-	-	160	ns
Oscillator Stabilization	Time	t _{RC}	Fig. I-24**	20	-	_	20	-	_	20		_	ms
Reset Pulse Width		PWRST		3	_	_	3	_	_	3	_	-	t _{cyc}

These timings change in approximate proportion to t_{CYC}. The figures in this characteristics represent those when t_{CYC} is minimum (= in the highest speed operation).

#### PERIPHERAL PORT TIMING

lte			Symbol	Test					HD63A03X			HD63B03X			
110	111		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit	
Peripheral Data Set-up Time	Ports	2, 5, 6	t _{PDSU}	Fig. I-17**	200	-	-	200	-	_	200	_	_	ns	
Peripheral Data Hold Time	Ports	2, 5, 6	t _{PDH}	Fig. I-17**	200	_	-	200	_	-	200	-	-	ns	
Delay Time (Enal Negative Transition Peripheral Data V	on to	Ports 2, 6	t _{PWD}	Fig. I-18**	-	_	300	-	_	300	_	_	300	ns	

^{**}Refer to Pages 472-476

^{**}Refer to Pages 472-476

TIMER, SCI TIMING

1.	tem	S	Test	H	D6303	x	Н	D63A03	3X	н	D63B03	ВX	11-10
	(em	Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Timer 1 Input	Pulse Width	tpwT	Fig. I-21**	2.0	_	_	2.0	_	_	2.0	_	-	t _{cyc}
	nable Positive Timer Output)	t _{TOD}	Fig. I-19** I-20	-	-	400	-	-	400	-	_	400	ns
SCI Input	Async. Mode		Fig. I-21**	1.0	_	-	1.0	_	_	1.0	-	_	t _{cyc}
Clock Cycle	Clock Sync.	t _{Scyc}	Fig. I-16, I-21**	2.0	_	_	2.0		-	2.0	-	-	t _{cyc}
SCI Transmit Time (Clock S		t _{TXD}		-	-	200	_	-	200	_	_	200	ns
SCI Receive D Time (Clock S		t _{SRX}	Fig. I-16**	290	_	-	290	_	_	290	_	-	ns
SCI Receive D (Clock Sync. I	ata Hold Time Mode)	t _{HRX}		100	-	-	100	-	_	100	_	_	ns
SCI Input Clo	ck Pulse Width	[†] PWSCK		0.4	-	0.6	0.4	-	0.6	0.4	_	0.6	t _{Scyc}
Timer 2 Input	Clock Cycle	t _{tcyc}	i	2.0	_	-	2.0	-	_	2.0	_	-	t _{cyc}
Timer 2 Input Width	Clock Pulse	t _{PWTCK}	Fig. I-21**	200	-	-	200	-	-	200	-	-	ns
Timer 1•2, SC Rise Time	Timer 1•2, SCI Input Clock Rise Time			_	_	100	_	_	100	<u>,-</u>	_	100	ns
Timer 1.2, SC Fall Time	I Input Clock	t _{CKf}		_	_	100	_	_	100	-	-	100	ns

^{**}Refer to Pages 472-476

## HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

The HD6303Y is a CMOS 8-bit single-chip microprocessing unit which contains a CPU compatible with the CMOS 8-bit microcomputer HD6301V, 256 bytes of RAM, 24 parallel I/O pins, Serial Communication Interface (SCI) and two timers.

#### **■ FEATURES**

- Instruction Set Compatible with the HD6301V1
- 256 Bytes of RAM
- 24 Parallel I/O Pins
- Parallel Handshake Interface (Port 6)
- Darlington Transistor Drive (Port 2, 6)
- 16-Bit Programmable Timer Input Capture Register × 1 Free Running Counter × 1
- Output Compare Register × 2 8-Bit Reloadable Timer

**External Event Counter** Square Wave Generation

Serial Communication Interface (SCI)

Asynchronous Mode (8 Transmit Formats, Hardware Parity) Clocked Synchronous Mode

- Memory Ready
  - 3 Kinds of Memory Ready
- Halt
- **Error Detection**
- (Address Error, Op-code Error)
- Interrupt External 3, Internal 7
- Maximum 65k Bytes Address Space
- Low Power Dissipation Mode Sleep Mode

Standby Mode (Hardware Standby, Software Standby)


- Minimum Instruction Execution Time  $-0.5\mu s$  (f = 2MHz)
- Wide Range of Operation

 $V_{CC} = 3 \text{ to } 5.5 \text{ V}$ (f=0.1 to 0.5MHz)

f = 0.1 to 1.0MHz : HD6301Y0 f = 0.1 to 1.5MHz : HD63A01Y0 f = 0.1 to 2.0MHz : HD63B01Y0 f = 0.1 to 3.0MHz : HD63C01Y0  $V_{CC} = 5V \pm 10\%$ 


#### ■ GENERIC PART NUMBER

HD6303YPJ, HD63A03YPJ, HD63B03YPJ, HD63C03YPJ HD6303YCPJ, HD63A03YCPJ, HD63B03YCPJ, HD63C03YCPJ




^{*}Contact Hitachi Sales Office


 HD6303YPJ, HD63A03YPJ, HD63B03YPJ, HD63C03YPJ



 HD6303YCPJ, HD63A03YCPJ, HD63B03YCPJ, HD63C03YCPJ




 HD6303YF*, HD63A03YF*, HD63B03YF*, HD63C03YF*



*Contact Hitachi Sales Office

#### **BLOCK DIAGRAM**



#### I.2 HD6303Y, HD63A03Y, HD63B03Y, Electrical Characteristics

#### **Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Supply voltage	Vcc	-0.3 to +7.0	٧
Input voltage	V _{in}	-0.3 to V _{CC} +0.3	٧
Operating temperature	Topr	-40 to +85	°C
Storage temperature	T _{stg}	-55 to +150	°C

Note:

This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend  $V_{IN}$ ,  $V_{SS} = (V_{IN} \text{ or } V_{SN}) \le V_{CC}$ .

#### **Electrical Characteristics**

#### **DC Characteristics**

 $(V_{CC} = 5.0V \pm 10\%, f = 0.1 \text{ to } 3.0 \text{ MHz}, V_{SS} = 0 \text{ V}, Ta = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Input high voltage	RES, STBY	VIH	V _{CC} -0.5		V _{CC} +0.3	٧	
	EXTAL		V _{CC} ×0.7		V _{CC} +0.3	٧	-
	Other inputs		2.1		V _{CC} +0.3	٧	-
Input low voltage	All other inputs	VIL	-0.3		08/0.63	٧	
Input leakage current	RES, NMI, STBY, MP0, MP1	Hinl			1.0	μА	$V_{in}$ =0.5 to $V_{CC}$ -0.5 V
Three state leakage current	A ₀ -A ₁₅ ,D ₀ -D ₇ ,RD WR,R/W,Ports 2,5,6	[ITSI]			1.0	μА	V _{in} =0.5 to V _{CC} -0.5 V
Output high voltage	All outputs	Voн	2.4			٧	I _{OH} = -200 μA
	All outputs		V _{CC} -0.7			٧	$I_{OH} = -10  \mu A$
Output low voltage	All outputs	VoL			0.4	٧	I _{OL} =1.6 mA
Darlington drive current	Ports 2, 6	—10н	1.0		10.0	mA	V _{out} = 1.5 V
Input capacitance	All other inputs	Cin			12.5	pF	V _{in} =0V, f=1 MHz Ta=25°C
Standby current	Not operating	ISTB		3.0	15.0	μА	
Current dissipation1	All Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Committee Co	I _{SLP}		1.5	3.0	mA	Sleeping (f=1 MHz ² )
				2.3	4.5	mA	Sleeping (f=1.5 MHz ² )
				3.0	6.0	mA	Sleeping (f=2 MHz ² )
				4.5	9.0	mA	Sleeping (f=3 MHz ² )
		lcc		7.0	10.0	mA	Operating (f=1 MHz ² )
				10.5	15.0	mA	Operating (f=1.5 MHz ² )
				14.0	20.0	mA	Operating (f=2 MHz ² )
				21.0	30.0	mA	Operating (f=3MHz ²
RAM standby voltage		VRAM	2.0			٧	

#### Notes :

1.  $V_{IH}$  min= $V_{cc}$ =1.0V,  $V_{II}$  max=0.8V (All output terminals are at no load.)

2. Current dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max values about current dissipations at x MHz operation are decided according to the following formula:

typ. value ([Ex MHz] = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]) = typ. value ([Ex MHz]

typ. value (f=x MHz) = typ. value (f=1 MHz)  $\times$ x = max. value (f=1 MHz)  $\times$ x (both the sleeping and operating)

3. In case of SCLK input,  $V_{IL} = 0.6V (-20^{\circ}C \sim 0^{\circ}C)$ 



#### **AC Characteristics**

 $(V_{CC} = 5.0V \pm 10\%, f = 0.1 \text{ to } 3.0 \text{ MHz}, V_{SS} = 0 \text{ V}, Ta = -40 \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted})$ 

#### **Bus Timing**

			н	D6303	Y	н	D63A03	ΒY	н	D63B03	BY	н	D63C03	BY		
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Cycle time		t _{cyc}	1		10	0.666		10	0.5		10	0.333		10	μS	Fig. I-15*
Enable rise time		tEr			25			25			25			20	ns	-
Enable fall time		ter			25			25			25			20	ns	-
Enable pulse width hi	gh level ¹	PWEH	450			300			220			140			ns	-
Enable pulse width lo	w level ¹	PWEL	450			300			220			140			ns	_
Address, R/W delay	time ¹	tAD			250			190			160			120	ns	-
Data delay time	(Write)	toow			200			160			120			100	ns	_
Data set-up time	(Read)	tosa	80			70			60			50			ns	-
Address, R/W hold to	me ¹	tah	80			50			40			20			ns	_
Data hold time	(Write)1	thw	70			50			40			20			ns	<del>-</del>
	(Read)	tHR	0			0			0			0			ns	
RD, WR pulse width		PWRW	450			300			220			140			ns	_
RD, WR delay time		tRWD			40			40			40			40	ns	_
RD, WR hold time		t _{HRW}			20			20			20			20	ns	-
LIR delay time		tDLR			200			160			120			80	ns	_
LIR hold time		tHLR	5			5			5	7		5			ns	<del></del>
Peripheral read access	time ¹	t _{ACC}										180			ns	-
MR set-up time ¹		tsmr	400			280			230			170			ns	Fig. I-16*
MR hold time ¹		tHMR			100			70			50			25	ns	_
E clock pulse width a	at MR	PWEMR			9			9			9			9	μS	
Processor control se	t-up time	tpcs	200			200			200			100			ns	Figs. I-17
Processor control ris	e time	tPCr			100			100			100			50	ns	Figs. I-16
Processor control fa	II time	tpCf			100			100			100			50	ns	"
BA delay time		t _{BA}			250			190			160		•	120	ns	Fig. I-17
Oscillator stabilization	n time	tRC	20			20			. 20			20			ms	Fig. I-28
Reset pulse width		PWRST	3			3			3			3			tcyc	

Note: 1. These timings change in approximate proportion to t_{cyc.} The figures in this characteristics represent those when t_{cyc} is minimum (=in the highest speed operation).



^{*}Refer to Pages 618-621

#### **Peripheral Port Timing**

			н	D630	3Y	Н	063A	03Y	н	063B	03Y		
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Peripheral data set-up time	(Ports 2, 5, 6)	t _{pDSU}	200			200			200			ns	Fig. I-19*
Peripheral data hold time	(Ports 2, 5, 6)	^t pDH	200	****		200			200			ns	
Delay time (From enable fall edge to peripheral output	(Ports 2, 5,	tpWD			300			300	-		300	ns	Fig. I-20*
Input strobe pulse width	9	t _{pWIS}	200			200			200			ns	Fig. I-35*
Input data hold time	(Port 6)	ŧн	150			150			150			ns	
Input data set-up time	(Port 6)	tis	100			100			100		_	ns	
Output strobe time		tosp1			200			200			200	ns	Fig. I-25*
		tOSD2											

^{*}Refer to Pages 618-621

#### Timer, SCI Timing

			HD6303Y			HD63A03Y			HD63B03Y				
Item		Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Timer 1 input pulse width		tpwr	2.0			2.0			2.0			t _{cyc}	Fig. I-23*
Delay time (enable positive transition to timer output)		tTOD			400			400			400	ns	Figs. I-21, I-22*
SCI input clock cycle	(Async mode)	tScyc	1.0			1.0			1.0			t _{cyc}	Fig. I-23*
	(Clock sync.)	-	2.0			2.0			2.0			t _{cyc}	Fig. I-18*
SCI transmit data delay time (Clock sync. mode)		t _{TXD}			240			240			240	ns	Fig. I-18*
SCI receive data set-up time (Clock sync. mode)		tsrx	260			260			260			ns	-
SCI receive data hold time (Clock sync. mode)		tHRX	100			100			100			ns	-
SCI input clock pulse width		[†] PWSCK	0.4		0.6	0.4		0.6	0.4		0.6	tscyc	Fig. I-23*
Timer 2 input clock cycle		t _{tcyc}	2.0			2.0			2.0			tcyc	-
Timer 2 input clock pulse width		tpwtck	200			200			200			ns	-
Timer 1 • 2, SCI input clock rise time		tCKr			100			100			100	ns	-
Timer 1 • 2, SCI input clock fall time		tcki			100			100			100	ns	-

^{*}Refer to Pages 618-621



**NOTES:** 

#### **NOTES:**



## Hitachi America, Ltd.

SEMICONDUCTOR and IC DIVISION

Hitachi America, Ltd. Semiconductor & IC Division Hitachi Plaza 2000 Sierra Point Parkway Brisbane, CA 94005-1819 Telephone: 415-589-8300

Telex: 17-1581 Twx: 910-338-2103 FAX: 415-583-4207

#### **REGIONAL OFFICES**

#### MID-ATLANTIC REGION

Hitachi America, Ltd. 1700 Galloping Hill Rd. Kenilworth, NJ 07033 201/245-6400

#### **NORTHEAST REGION**

Hitachi America, Ltd. 5 Burlington Woods Drive Burlington, MA 01803 617/229-2150

#### **NORTH CENTRAL REGION**

Hitachi America, Ltd. 500 Park Blvd., Suite 415 Itasca, IL 60143 312/773-4864

#### **NORTHWEST REGION**

Hitachi America, Ltd. 2000 Sierra Point Parkway Brisbane, CA 94005-1819 415/589-8300

#### **SOUTH CENTRAL REGION**

Hitachi America, Ltd. Two Lincoln Centre, Suite 865 5420 LBJ Freeway Dallas, TX 75240 214/991-4510

#### **SOUTHWEST REGION**

Hitachi America, Ltd. 18300 Von Karman Avenue, Suite 730 Irvine, CA 92715 714/553-8500

#### **SOUTHEAST REGION**

Hitachi America, Ltd. 4901 N.W. 17th Way, Suite 302 Fort Lauderdale, FL 33309 305/491-6154

#### **AUTOMOTIVE**

Hitachi America, Ltd. 6 Parklane Blvd., #558 Dearborn, MI 48126 313/271-4410


#### **DISTRICT OFFICES**

Hitachi America, Ltd. 3800 W. 80th Street Suite 1050 Bloomington, MN 55431 612/896-3444

Hitachi America, Ltd. 21 Old Main Street, Suite 104 Fishkill, NY 12524 914/897-3000 Hitachi America, Ltd. 6161 Savoy Dr., Suite 850 Houston, TX 77036 713/974-0534

Hitachi (Canadian) Ltd. 2625 Queensview Dr. Ottawa, Ontario, Canada K2A 3Y4 613/596-2777 Hitachi America, Ltd. 401 Harrison Oaks Blvd. Suite #317 Cary, NC 27513 919/481-3908





Our Standards Set Standards

Hitachi America, Ltd.
Semiconductor and IC Division
Hitachi Plaza
2000 Sierra Point Parkway, Brisbane, CA 94005-1819
1-415-589-8300