


4-BIT SINGLE-CHIP MICROCOMPUTER DATA BOOK





4-BIT SINGLE-CHIP MICROCOMPUTER DATABOOK



This advance data has been preliminarily prepared based on manuscript translated in Japan. Use this information with caution, therefore, as the accuracy of the copy cannot be guaranteed. A revised, U.S. edition of this technical data is currently in preparation, and may be ordered by returning the Business Reply Card at the back of this publication.

When using this manual, the reader should keep the following in mind:

- 1. This manual may, wholly or partially, be subject to change without notice.
- 2. All rights reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this manual without Hitachi's permission.
- 3. Hitachi will not be responsible for any damage to the user that may result from accidents or any other reasons during operation of his unit according to this manual.
- 4. This manual neither ensures the enforcement of any industrial properties or other rights, nor sanctions the enforcement right thereof.

INDEX

■ GENERAL INFORMATION
Quick Reference Guide
Introduction of Packages
• Quality Assurance
Reliability Test Data
Design Procedure and Support Tools for 4-bit Single-chip Microcomputers
■ DATA SHEETS
4-bit Single-chip Microcomputer HMCS40 Series
HMCS44C (HD44801), HMCS44CL (HD44808)
HMCS45C (HD44820), HMCS45CL (HD44828)
HMCS46C (HD44840), HMCS46CL (HD44848)
HMCS47C (HD44860), HMCS47CL (HD44868)
4-bit Single-chip Microcomputer HMCS40 Series
Liquid Crystal Display Driving Type
LCD-III (HD44790, HD44795)
LCD-IV (HD613901)
4-bit Single-chip Microcomputer HMCS400 Series
HMCS404C (HD614042)
HD614P080S
Evaluation Chip for 4-bit Single-chip Microcomputers
HD44850E
HD44857E
HD44797E
HMC\$404AC (HD614048)
HMCS404CL (HD614045)

NOTE: No new designs for HMCS 42/43/44A/45A/47A/42C/42CL/43C/43CL accepted after April 1984.

GENERAL INFORMATION

- Quick Reference Guide
- Introduction of Packages
- Quality Assurance
- Reliability Test Data
- Design Procedure and Support Tools for 8-bit Single-chip Microcomputers

-

QUICK REFERENCE GUIDE

■ CMOS 4-BIT SINGLE-CHIP MICROCOMPUTER HMCS40 SERIES

		Family Name (Type Name)		(H HN	1CS44CL D44808) 1CS44C D44801)	(HI HM	ICS45CL D44828) ICS45C D44820)	
8	Supply Voltage		(V)	3/5	3/5		;	
Characteristics	Power Dissipatio	on (typ.)	(mW)	0.4	/0.9	0.4	/0.9	
i i i i i	Max. I/O Termin	al Voltage	(V)	Vc	c+0.3	Vc	c+0.3	
har	Operating Temp	erature Range *1	(°C)	- 2	0 to+75	-20) to +75	
ပ	Package	·······		DP	-42, DP-42S	FP	-54, DP-64S	
	Memory ROM		(bits)		148 x 10 8x10* ²		48 x 10 3x10* ²	
		RAM	(bits)	16	160 x 4		0 x 4	
	Registers			8		6		
	Stack Registers			4		4		
ŝ	I/O Ports	4-Bit Data Input			-		-	
Functions		4-Bit Data Outpu	t	1	-		4 x 1	
Ē		Discrete Output		32	_	44	-	
		4-Bit Data Input/	Output		4 x 4		4 x 6	
		Discrete Input/O	utput		1 x 16		1 x 16	
		External		2		2	2	
	Interrupts	Timer/Counter		1 71		1		
	Instructions	Number of Instru	ctions			71		
	Cycle Time (µs)		20/10		20/	/10		
	Built-in Clock Pu	Ise Generator						
Power on Reset Battery Back-up		No	/Yes	No	/Yes			
		Halt		Ha	lt			
Evaluation Chip			044850E 044857E		044850E 044857E			
F	Reference Page				174		196	

*1 Wide Temperature Range (-40 to +85°C) version is available, except LCD-IV *2 Pattern Memory *3 LCD DRIVE FUNCTION

	Common	4
LCD	Segment	32
Drive	Duty	Static, 1/2, 1/3, 1/4
	Bias	1/2, 1/3
Display	Capability	4x32 Matrix (1/4 Duty)

Expandable using the LCD Driver HD44100H.

HMCS46CL (HD44848) HMCS46C (HD44840)		(HC HM	ICS47CL 044868) ICS47C 044860)	(H)	D-Ⅲ* ³ D44795, 044790)		D-IV* ³ D613901)	
3/5		3/5		3/5	5	3/5	;	
0.4	l/9	0.4	/9	0.4	I/6	0.8	3/13.5	
٧c	c+0.3	Vc	c+0.3	Vc	c+0.3	Vc	c+0.3	
-2	0 to +75	-20) to +75	-2) to +75	- 20) to +75	
DP	-42, DP-42S	FP-	54, DP-64S	FP	-80	FP	-80	
4,0	96 x 10	4,096 x 10			2,048 x 10 128 x 10* ²		96 x 10	
256 x 4 8		256 x 4 6		160 x 4 6		256 x 4 6		
								4
	-				4 x 1		4 x 1	
	-	-	4 x 1	32	4 x 1	32	4 x 1	
32	-	44	-		-		_	
	4 x 4	7	4 x 6	7	4 x 2		4 x 2	
	1 x 16	7	1 x 16		1 x 16	7	1 x 16	
2	•	2		2	2			
1.		1		1		1		
71 20/5		71		71	71			
		20/5		20,	20/10		/5	
			Yes			<u>_</u>		
No/Yes		No	/Yes	Ye	S	No		
Ha	lt	Hal	t	Ha	lt	Ha	lt	
Hait HD44857E		HD44857E			HD44797E		HD44797E	

QUICK REFERENCE GUIDE

CMOS 4-BIT SINGLE-CHIP MICROCOMPUTER HMCS400 SERIES

	Family	y Name (Type	Name)		HMCS404C HD614042)	н	NCS404	AC*	н	MÇS404CL*	HC	0614P080St
8	Supply Voltage (V) Power Dissipation (typ) (mW)			4 to 6		4.5 to 6	.0	1	2,7 to 6.0		4.5 to 5.5	
risti				9.0		13.5			4.5		9.0	
2 8	Max. I/O Tern	ninal Voltage	(V)		Vcc-40		Vcc-4	0	T	V _{CC} -40		V _{CC} -40
ara	Operating Ten	nperature Rar	ige (°C)		-20 to +75		-20 to +	75	1	-20 to +75		-20 to +75
ర్	Package			FI	P-64, DP-64S	FI	-64, DP	-64S	FP	-64, DP-64S		DC-64SP
	Memory	ROM	(bits)		4096 x 10		4096 × 1	10		4096 x 10	with EPR •8,19 with	6-word x 10-bit standard OM 2764 2-word x 10-bit standard OM 27128
		RAM	(bits)			256 × 4		256 x 4		576 x 4		
	Registers	Registers		7		7		7 16			7 16	
	Stack Registers		16			16						
Functions		4-Bit Input	:		4 x 1 2 x 1		4 x 1 2 x 1			4 x 1 2 x 1		4 x 1 2 x 1
ŝ.	I/O Ports	4-Bit Outp	ut	58	4 x 4	58	4 x 4		58	4 x 4	58	4 x 4
	.,	4-Bit Input	t/Output	7	4 × 5	7 **	4 x 5		7	4 x 5		4 x 5
		1-Bit Input	t/Output		1 x 16		1 x 16	6	1	1 x 16		1 x 16
		External			2	<u> </u>	2			2		2
	Interrupts	Timer/Cou	nter	1	2		2			2		2
	1	Serial Inter	face		1	T	1		1	1		1
	Instructions	Number of	Instructions	1	99		99		1	99		99
	Instructions	Cycle Time	e (μs)	1	2		1.33			4		1,33
	Built-in Clock	Pulse Genera	tor				Yes (E	xternal o	lrive is p	oossible)	-	
	Others				Low	Power D	issipatio	n Mode	(Stop n	node, Stand-by	mode)	
1e	ference Page			1	357		394		1	396		398

* Under Development † EPROM on the Package Type

.

.

.

.

~~

INTRODUCTION OF PACKAGES

Hitachi microcomputer devices are offered in a variety of packages, to meet various user requirements.

1. Package Classification

When selecting suitable packaging, please refer to the Package Classifications given in Fig. 1 for pin insertion, surface mount, and multi-function types, in plastic and ceramic.





Fig. 1 Package Classification according to Material and Printed Circuit Board Mounting Type

INTRODUCTION OF PACKAGES

2. Type No. and Package Code Indication

The Hitachi type No. for 4-bit single-chip microcomputer devices is followed by package material and outline specifications, as shown below. The package type used for each device is identified by code as follows, illustrated in the data sheet of each device.

When ordering, please write the package code next to the type number.




SP; EPROM on the shrink package type

3. Package Dimensional Outline


Hitachi 4-bit single-chip microcomputer devices employ the packages shown in Table 1 according to PCB mounting method.

Mounting method	Package classification		Package material	Package code
	Standard outline (DIP) Shrink outline (S-DIP)		Plastic	DP-28 DP-42
Pin insertion type			Plastic	DP-28S DP-42S DP-64S
Surface mounting type	Flat package	FPP	Plastic	FP-54 FP-64 FP-80 FP-100
	FPC		Ceramic	FC-80
Multi-function type	EPROM on the	backage type	Ceramic	DC-64SP


Table 1 Package List




INTRODUCTION OF PACKAGES-




INTRODUCTION OF PACKAGES






15


INTRODUCTION OF PACKAGES-



Flat Package of Ceramic



j¹



4. Mounting Method

Package lead pins are surface treated with solder coating or plating to facilitate PCB mounting. The lead pins are connected to the package by eutectic solder. Common connecting method of leads and precautions are explained as follows:

4.1 Mounting Methods of Pin Insertion Type Package Insert lead pins into the PCB through-holes (usually about

 ϕ 0.8mm). Soak leads in a wave solder tub.

Lead pins held by the through-holes enable handling of the package through the soldering process, and facilitate automated soldering. When soldering leads in the wave solder tub, do not get solder on the package.

4.2 Mounting Method of Surface Mount Type Package

Apply the specified quantity of solder paste to the pattern on any printed board by the screen printing method, to temporarily fix the package to the board. The solder paste melts when heated in a reflowing furnace, and package leads and the pattern of the printed board are fixed by the surface tension of the melted solder and self alignment.

The size of the pattern where leads are attached should be 1.1 to 1.3 times the leads' width, depending on paste material or furnace adjustment.

The temperature of the reflowing furnace is dependent on packaging material and type. Fig. 2 lists the adjustment of the reflowing furnace for FPP. Pre-heat the furnace to 150° C. Surface temperature of the resin should be kept at 235° C maximum for 10 minutes or less.

- (1) The temperature of the leads should be kept at 260° for 10 minutes or less.
- (2) The temperature of the resin should be kept at 235° for 10 minutes or less.
- (3) Below is shown the temperature profile when soldering a package by the reflowing method.




Fig. 2 Reflowing Furnace Adjustment for FPP

Employ adequate heating or temperature control equipment to prevent damage to the plastic package epoxy-resin material. When using an infrared heater, avoid long exposure at temperatures higher than the glass transition point of epoxy-resin (about 150° C), which may cause package damage and loss of reliability characteristics. Equalize the temperature inside and outside of packages by reducing the heat of the upper surface of the packages.

FPP leads may easily bend in shipment or during handling, and impact soldering onto the printed board. Heat the bent leads again with a soldering iron to reshape them.

Use a rosin flux when soldering. Do not use chloric flux because the chlorine in the flux has a tendency to remain on the leads and reduce reliability. Use alcohol, chlorothene or freon to wash away rosin flux from packages. These solvents should not remain on the packages for an excessive length of time, because the package markings may disappear.

QUALITY ASSURANCE

1. VIEWS ON QUALITY AND RELIABILITY

Basic views on quality at Hitachi are to meet the individual uers' required quality level and maintain a general quality level equal to or above that of the general market. The quality required by the user may be specified by contract, or may be indefinite. In either case, efforts are made to assure reliable performance in actual operating circumstances. Quality control during the manufacturing process, and quality awareness from design through production lead to product quality and customer satisfaction. Our quality assurance technique consists basically of the following steps:

- (1) Build in reliability at the design stage of new product development.
- (2) Build in quality at all steps in the manufacturing process.
- (3) Execute stringent inspection and reliability confirmation of final products.
- (4) Enhance quality levels through field data feed back.
- (5) Cooperate with research laboratories for higher quality and reliability.

With the views and methods mentioned above, utmost efforts are made to meet users' requirements.

2. RELIABILITY DESIGN OF SEMICONDUCTOR DEVICES

2.1 Reliability Targets

The reliability target is an important factor in sales, manufacturing, performance, and price. It is not adequate to set a reliability target based on a single set of common test conditions. The reliability target is set based on many factors:

- (1) End use of semiconductor device.
- (2) End use of equipment in which device is used.
- (3) Device manufacturing process.
- (4) End user manufacturing techniques.
- (5) Quality control and screening test methods.
- (6) Reliability target of system.

2.2 Reliability Design

The following steps are taken to meet the reliability targets:

- (1) Design Standardization
 - As for design rules, critical items pertaining to quality and reliability are always studied at circuit

design, device design, layout design, etc. Therefore, as long as standardized processing and materials are used the reliability risk is extremely small even in the case of new development devices, with the exception of special requirements imposed by functional needs.

(2) Device Design

It is important for the device design to consider total balance of process, structure, circuit, and layout design, especially in the case where new processes and/or new materials are employed. Rigorous technical studies are conducted prior to device development.

(3) Reliability Evaluation by Functional Test Functional Testing is a useful method for design and process reliability evaluation of IC's and LSI devices which have complicated functions.

The objectives of Functional Test are:

- Determining the fundamental failure mode.
- Analysis of relation between failure mode and manufacturing process.
- Analysis of failure mechanism.
- Establishment of QC points in manufacturing process.

2.3 Design Review

Design Review is an organized method to confirm that a design satisfies the performance required and meets design specifications. In addition, design review helps to insure quality and reliability of the finished products. At Hitachi, design review is performed from the planning stage to production for new products, and also for design changes on existing products. Items discussed and considered at design review are: (1) Description of the products based on design

- documents.
- (2) From the standpoint of each participant, design documents are studied, and for points needing clarification, further investigation will be carried out.
- (3) Specify quality control and test methods based on design documents and drawings.
- (4) Check process and ability of manufacturing line to achieve design goal.
- (5) Preparation for production.
- (6) Planning and execution of sub-programs for design changes proposed by individual specialists,

for test, experiments, and calculations to confirm the design changes.

(7) Analysis of past failures with similar devices, discussion of methods to prevent them, and planning and execution of test programs to confirm success.

3. QUALITY ASSURANCE SYSTEM

3.1 Activity of Quality Assurance

General views of overall quality assurance in Hitachi are as follows:

- (1) Problems in each individual process should be solved in the process. Therefore, at the finished product stage the potential failure factors have been removed.
- (2) Feedback of information is used to insure a satisfactory level of ability process.


3.2 Quality Approval


To insure quality and reliability, quality approval is carried out at the preproduction stage of device design, as described in section 2. Our views on quality approval are:

- (1) A third party executes approval objectively from the standpoint of the customer.
- (2) Full consideration is given to past failures and information from the field.
- (3) No design change or process change without QA approval.
- (4) Parts, materials, and processes are closely monitored.
- (5) Control points are established in mass production after studying the process abilities and variables.

3.3 Quality and Reliability Control at Mass Production

Quality control is accomplished through division of functions in manufacturing, quality assurance, and other related departments. The total function flow is shown in Fig. 2. The main points are described below.





3.3.1 Quality Control of Parts and Materials

As semiconductor devices tend towards higher performance and higher reliability, the importance of quality control of parts and materials becomes paramount. Items such as crystals, lead frames, fine wire for wire bonding, packages, and materials needed in manufacturing processes such as masks and chemicals, are all subject to rigorous inspection and control. Incoming inspection is performed based on the purchase specification and drawing. The sampling is executed based mainly on MIL-STD-105D.

The other activities of quality assurance are as follows:

- (1) Outside vendor technical information meeting.
- (2) Approval and guidance of outside vendors.
- (3) Chemical analysis and test.

The typical check points of parts and materials are shown in Table 1.

Material, Parts	Importent Control Items	Point for Check
	Appearance	Demage and Contamina- tion on Surface
Nafer	Dimension Sheet Resistance	Flatness Resistance
	Defect Density	Defect Numbers
	Crystel Axis	
	Appearance	Defect Numbers, Scratch
Mask	Dimension	Dimension Level
	Gradation	Uniformity of Gradation
ine	Appearance	Contamination, Scratch,
Vire for	Dimension	Bend, Twist
Vire	Purity	Purity Level
Bonding	Elongation Ratio	Mechanical Strength
	Appearance	Contamination, Scratch Dimension Level
rame	Dimension Processing	Dimension Level
	Accuracy	
	Plating Mounting	Bondability, Solderability Heat Resistance
	Characteristics	near nusicance
	Appearance	Contamination, Scratch
	Dimension Leak Resistance	Dimension Level
	Plating	Bondability, Solderability
eramic	Mounting	Heat Resistance
Package	Characteristics Electrical	
	Characteristics	
	Mechanical Strength	Mechanical Strength
	Composition	Characteristics of
		Plastic Material
	Electrical Characteristics	
lastic	Thermal	
103110	Characteristics	Martin Davidson
	Molding Performance	Molding Performance
	Mounting	Mounting Characteristics
	Characteristics	1

3.3.2 Inner Process Quality Control

Inner Process Quality Control performs very important functions in quality assurance of semiconductor devices. The manufacturing Inner Process Quality Control is shown in Fig. 3.

(1) Quality Control of Semi-final Products and Final Products

Potential failure factors of semiconductor devices are removed in the manufacturing process. To achieve this, check points are set-up in each process and products which have potential failure factors are not moved to the next process step. Manufacturing lines are rigidly selected and tight inner process quality controls are executed—rigid checks in each process and each lot, 100% inspection to remove failure factors caused by manufacturing variables and high temperature aging and temperature cycling. Elements of inner process quality control are as follows:

- Condition control of equipment and workers environment and random sampling of semifinal products.
- Suggestion system for improvement of work.
- Education of workers.
- Maintenance and improvement of yield.
- Determining quality problems, and implementing countermeasures.
- Transfer of quality information.
- (2) Quality Control of Manufacturing Facilities and Measuring Equipment

Manufacturing equipment is improving as higher performance devices are needed. At Hitachi, the automation of manufacturing equipment is encouraged. Maintenance Systems maintain operation of high performance equipment. There are daily inspections which are performed based on related specifications. Inspection points are listed in the specifications and are checked one by one to prevent any omission. As for adjustment and maintenance of measuring equipment, specifications are checked one by one to maintain and improve quality.

(3) Quality Control of Manufacturing Circumstances and Sub-Materials

The quality and reliability of semiconductor devices are highly affected by the manufacturing process. Therefore, controls of manufacturing circumstances such as temperature, humidity and dust, and the control of submaterials, like gas, and pure water used in a manufacturing process, are intensively executed.

Dust control is essential to realize higher integration and higher reliability of devices. At Hitachi, maintenance and improvement of cleanliness at manufacturing sites is accomplished through attention to buildings, facilities, air conditioning systems, delivered materials, clothes, work environment, and periodic inspection of floating dust concentration.

3.3.3 Final Product Inspection and Reliability Assurance

(1) Final Product Inspection

Lot inspection is done by the quality assurance

	Process	Contr	ol Point	Purpose of Control
	∇ Purchase of Material			
er —		Wafer	Characteristics, Appearance	Scratch, Removal of Crystal Defect Wafer
	C Surface Oxidation	Oxidation		Assurance of Resistance
	Inspection on Surface Oxidation		Appearance, Thickness of Oxide Film	Pinhole, Scratch
	OPhoto Resist	Photo		
		Resist	Dimension, Appearance	Dimension Level
	↓ Inspection on Photo Resist ♦ PQC Level Check	ļ	Dimension, Appearance	Check of Photo Resist
		Diffusion	Diffusion Depth, Sheet Resistance	Diffusion Status
	Inspection on Diffusion		Gate Width	Control of Basic Parameters
	♦ PQC Level Check		Characteristics of Oxide Film Breakdown Voltage	(VTH, etc.) Cleanness of sur Prior Check of VIH Breakdown Voltage Check
	C Evaporation	Evapora- tion	Thickness of Vapor Film, Scratch, Contamination	Assurance of Standard Thickness
	Inspection on Evaporation			
	Wafer Inspection	Wafer	Thickness, VTH Characteris- tics	Prevention of Crack, Quality Assurance of Scribe
	Inspection on Chip Electrical Characteristics	Chip	Electrical Characteristics	
	🗘 Chip Scribe		Appearance of Chip	
	Inspection on Chip Appearance			
	PQC Lot Judgement			
		Assembling	Appearance after Chip Bonding Appearance after Wire Bonding	Quality Check of Chip Bonding Quality Check of Wire Bonding
	♦ PQC Level Check		Pull Strength, Compression Width, Shear Strength	Prevention of Open and Short
	L Inspection after		Appearance after Assembling	
	PQC Lot Judgement		1	
age	Sealing	Sealing	Appearance after Sealing Outline, Dimension	Guarantee of Appearance and Dimension
	♦ PQC Level Check	Marking	Marking Strength	
	O Final Electrical Inspection			1
	♦ Failure Analysis		Analysis of Failures, Failure Mode, Mechanism	Feedback of Analysis Infor- mation
	Appearance Inspection			
	Sampling Inspection on Products			
	🗘 Receiving			1
	Shipment		1	

Figure 3 Example of Inner Process Quality Control

department for products which were judged good in 100% test . . . the final process in manufacturing. Though 100% yield is expected, sampling inspection is executed to prevent mixture of bad product by mistake. The inspection is executed not only to confirm that the products have met the users' requirements but also to consider potential

quality factors. Lot inspection is executed based on MIL-STD-105D.

(2) Reliability Assurance Tests To assure the reliability of semiconductor devices, reliability tests and tests on individual manufacturing lots that are required by the user, are periodically performed.




Figure 4 Process Flow Chart of Field Failure

1. INTRODUCTION

Microcomputers provide high reliability and quality to meet the demands of increased functions, enlarging scale, and widening application. Hitachi has improved the quality level of microcomputer products by evaluating reliability, building quality into the manufacturing process, strengthening inspection techniques, and analyzing field data.

The following reliability and quality assurance data for Hitachi 8-bit single-chip microcomputers indicates results from test and failure analysis.

2. PACKAGE AND CHIP STRUCTURE 2.1 Packaging

Production output and application of plastic packaging continues to increase, expanding to automobile measuring and control systems, and computer terminal equipment operating under severe conditions. To meet this demand, Hitachi has significantly improved moisture resistance and operational stability in the plastic manufacturing process.

Plastic and side-brazed ceramic package structures are shown in Figure 1 and Table 1.




Figure 1 Package Structure

Table 1 Package Material and Properties

Item	Plastic DIP	Plastic Flat Package
Package	Ероху	Ероху
Lead	Solder dipping Alloy 42	Solder plating Alloy 42
Die bond	Au-Si or Ag paste	Au-Si or Ag paste
Wire bond	Thermo compression	Thermo compression
Wire	Au	Au

RELIABILITY TEST DATA OF MICROCOMPUTER-

2.2 Chip Structure

The HMCS40 family is produced in low power CMOS technology. The Si-gate process is used because of high reliability and high density.

Chip structure and basic circuitry are shown in Figure 2.




Figure 2 Chip Structure and Basic Circuit

3. QUALITY QUALIFICATION AND EVALUATION

3.1 Reliability Test Methods

Reliability test methods shown in Table 2 are used to qualify and evaluate the new products and new process.

Table 2	Reliability	y Test Methods
---------	-------------	----------------

Test Items	Test Condition	MIL-STD-883B Method No.
Operating Life Test	125°C, 1000hr	1005,2
High Temp, Storage Low Temp, Storage Steady State Humidity Steady State Humidity Biased	Tstg max, 1000hr Tstg min, 1000hr 65°C 95%RH, 1000hr 85°C 85%RH, 1000hr	1008,1
Temperature Cycling Temperature Cycling	-55°C ~ 150°C, 10 cycles -20°C ~ 125°C, 200 cycles	1010,4
Thermal Shock Soldering Heat	0°C ~ 100°C, 100 cycles 260°C, 10 sec	1011,3
Mechanical Shock	1500G 0.5 msec, 3 times/X, Y, Z	2002,2
Vibration Fatigue	60Hz 20G, 32hrs/X, Y, Z	2005,1
Variable Frequency	20~2000Hz 20G, 4 min/X, Y, Z	2007,1
Constant Acceleration	20000G, 1 min/X, Y, Z	2001,2
Lead Integrity (DIP)	225gr, 90° 3 times	2004,3
Lead Integrity (FPP)	225gr, 90° 1 time	2004

3.2 Reliability Test Results

Reliability Test Results of 4-bit single-chip microcomputer devices is shown in Table 3 to Table 7.

Table 3 Dynamic Life Test

Device	Package	Sample Size	Component Hours	Failure
HMCS47C	DP-64S	90	90000	0
	FP-54	90	90000	0
HMCS46C	DP-42	90	90000	0
	DP-42S	45	45000	0
HMCS45C	DP-64S	45	45000	0
	FP-54	120	120000	1 *
HMCS44C	DP-42	162	162000	1 **
	DP-42S	45	45000	0
LCD-III	FP-80	90	90000	0

* Surface contamination ** Aluminum metallization open

Table 4 High Temperature, High Humidity Test (Moisture Resistance Test)

(1) 85°C 85%RH Bias Test

Package	168 hrs	500 hrs	1000 hrs	
DIP-type	0/205	0/205	1*/205	
FP-type	0/185	0/185	1*/185	*Aluminum corrosion

Condition; C MOS: V_{CC} = 5.5V

(2) High Temperature High Humidity Storage Life Test

a) 65°C/95%RH

Package	168 hrs	500 hrs	1000 hrs	
DIP-type	0/870	0/870	1*/870	
FP-type	0/545	0/545	1*/545	*Aluminum corrosion

RELIABILITY TEST DATA OF MICROCOMPUTER-

b)	85°C/95%RH
-	0.1

Package	168 hrs	500 hrs	1000 hrs
DIP-type	0/220	0/220	1*/220
FP-type	0/165	0/165	1*/165

*Aluminum corrosion

(3) Pressure Cooker Test

(121°C, 2 atm)

Package	40 hrs	60 hrs	100 hrs	200 hrs
DIP-type	0/55	0/55	0/55	0/55
FP-type	0/55	0/55	0/55	1*/55

*Current leakage

(4) MIL-STD-883B Moisture Resistance Test

(-65°C ~ - 10°C, 90%RH or more)

Package	10 cycles	20 cycles	40 cycles
DIP-type	0/50	0/50	0/50
FP-type	0/22	0/22	0/22

Table 5 Temperature Cycling Test

(-55°C ~ 150°C)

Package	10 cycles	100 cycles	200 cycles
DIP-type	0/1637	0/1637	0/1637
FP-type	0/1514	0/1514	0/1514

Table 6 High Temperature, Low Temperature Storage Life Test

Package	Temperature	168 hrs	500 hrs	1000 hrs
D10 +	150°C	0/43	0/43	0/43
DIP-type	-55°C	0/50	0/50	0/50
	150°C	0/53	0/53	0/53
FP-type	-55°C	0/40	0/40	0/40

Test Item	Condition	Plastic	DIP	Flat Plastic P	ackage
iest item	Condition	Sample Size	Failure	Sample Size	Failure
Thermal Shock	0°C ~ 100°C 10 cycles	150	0	100	0
Soldering Heat	260°C, 10 sec.	140	0	160	0
Salt Water Spray	35°C, NaCl 5% 24 hrs	40	0	40	0
Solderability	230°C, 5 sec. Rosin flux	34	0	34	0
Drop Test	75cm, maple board 3 times	38	0	38	0
Mechanical Shock	1500G, 0.5ms 3 times/X, Y, Z	45	0	45	0
Vibration Fatigue	60 Hz, 20G 32hrs/X, Y, Z	120	0	45	0
Vibration Variable Freq.	100 ~ 2000Hz 20G, 4 times/X, Y, Z	45	0	45	0
Lead Integrity	225g, 90° Bonding 3 times	45	0	-	-
	225g, 90° Bonding 1 time	-	_	45	0

Table 7 Mechanical and Environmental Test

RELIABILITY TEST DATA

4. PRECAUTIONS

4.1 Storage

To prevent deterioration of electrical characteristics, solderability, appearance or structure, Hitachi recommends semiconductor devices be stored as follows:

- (1) Store in ambient temperatures of 5 to 30° C, with a relative humidity of 40 to 60%.
- (2) Store in a clean, dust- and active gas-free environment.
- (3) Store in conductive containers to prevent static electricity.
- (4) Store without any physical load.
- (5) When storing devices for an extended period, store in an unfabricated form, to minimize corrosion of pre-formed lead wires.
- (6) Unsealed chips should be stored in a cool, dry, dark and dust-free environment. Assembly should be performed within 5 days of unpacking. Devices can be stored for up to 20 days in dry nitrogen gas with a dew point at -30° C or less.
- (7) Prevent condensation during storage due to rapid temperature changes.

4.2 Transportation

General precautions for electronic components are applicable in transporting semiconductors, units incorporating semiconductors, and other similar systems. In addition, Hitachi recommends the following:

- (1) When transporting semiconductor devices or printed circuit boards, minimize mechanical vibration and shock. Use containers or jigs which will not induce static electricity as a result of vibration. Use of an electrically conductive container or aluminum foil is recommended.
- (2) To prevent device deterioration from clothing-induced static electricity, workers should be properly grounded while handling devices. Use of a 1 M ohm resistor is recommended to prevent electric shock.
- (3) When transporting printed curcuit boards containing semiconductor devices, suitable preventive measures against static electricity must be taken. Voltage build-up can be avoided by shorting the card-edge terminals. When a belt conveyor is used, apply some surface treatment to prevent build-up of electrical charge.
- (4) Minimize mechanical vibration and shock when transporting semiconductor devices or printed circuit boards.

4.3 Handling for Measurement

Avoid static electricity, noise and voltage surge when measuring or mounting devices. Precaution should be taken against current leakage through terminals and housings of curve tracers, synchroscopes, pulse generators, and DC power sources.

When testing devices, prevent voltage surges from the tester, attached clamping circuit, and any excessive voltage possible through accidental contact.

In inspecting a printed circuit board, power should not be applied if any solder bridges or foreign matter is present.

4.4 Soldering

Semiconductor devices should not be exposed to high temperatures for excessive periods. Soldering must be performed consistent with temperature conditions of 260° C for 10 seconds, 350° C for 3 seconds, and at a distance of 1 to 1.5mm from the end of the device package.

A soldering iron with secondary voltage supplied through a grounded transformer is recommended to protect against leakage current. Use of alkali or acid flux, which may corrode the leads, is not recommended.

4.5 Removing Residual Flux

Detergent or ultrasonic removal of residual flux from circuit boards is necessary to ensure system reliability. Selection of detergent type and cleaning conditions are important factors.

When chloric detergent is used for plastic packaged devices, care must be taken against package corrosion. Extended cleaning periods and excessive temperature conditions can cause the chip coating to swell due to solvent permeation. Hitachi recommends use of Lotus and Dyfron solvents. Trichloroethvlene solvent is not suitable.

The following conditions are advisable for ultrasonic cleaning:

- Frequency: 28 to 29 k Hz (to avoid device resonation)
- Ultrasonic output: 15W/l
- Keep devices from making direct contact with power generator
- Cleaning time: Less than 30 seconds.


DESIGN PROCEDURE AND SUPPORT TOOLS FOR 4-BIT SINGLE-CHIP MICROCOMPUTER

The cross assembler and the hardware simulator using various types of computer are prepared by Hitachi as supporting systems to develop user's programs.

ered as the LSI by the company.

Fig. 1 shows the typical program design procedure and Table 1 shows the system development support tools for 4-bit single-chip microcomputer family used in these processes.

User's programs are mask programmed into the ROM and deliv-



- (2) A flow chart is designed to achieve the predetermined functions and the flow chart is coded by using the mnemonic code.
- (3) The coded flow chart is punched into the card or the paper tape or written into the floppy disk, to generate a source program.
- The source program is assembled by the evaluation kit or the H68SD5, to generate the object program. In this case, errors during the assembling are also detected.
- (5) Hardware simulation is performed to confirm the program. The company provides four kinds of hardware, the H68SD5, the evaluation kit, the evaluation board and the EPROM on the package type microcomputer. The consumers are able to choose the best suitable tool.
- (6) The completed program is sent to the company in the form of EPROM or the object tape.
- ⑦ Options such as ROM is masked by the company, LSI is testatively produced and the sample is handed in to the user. After the user has evaluated the sample and confirmed that the program is correct, mass production is started.

Figure 1 Program Design Procedure

DESIGN PROCEDURE AND SUPPORT TOOLS FOR 4-BIT SINGLE-CHIP MICROCOMPUTERS

Family No.		Resident System				Cross System			
	*2	Evaluation	EPROM on	H68SD5 +		Intel MDS220/230			
	Evaluation Kit ^{*2}	Board	the Package	Emulator set*3 (Hardware+Software)	1BM370	ISIS-II	CP/M	EXORciser-11	
HMCS44C HMCS45C	H40EVKIT2	H45CEV00 H47CEV00	_	H68SD5+H40MIX1	S40XAM1-T	S40MDS1-F	-	S40EXR1-F	
HMCS46C HMCS47C	H40EVKIT2	H47CEV00	-	H68SD5+H40MIX1	-	S40MDS1-F	-	S40EXR1-F	
LCD-111	H40EVKIT4*1	H40LCEV00 H40LCEV04 *1	-	H68SD5+H40MIX2 H68SD5+H40MIX4*1	S40XAM1-T	S40MDS1-F	-	S40EXR1-F	
LCD-IV	H40EVKIT4*1	H40LCEV04*1	-	H68SD5+H40M1X4*1	-	S40MDS1-F	-	S40EXR1-F	
HMCS404C	-	-	HD614P080S	H68SD5+H400CMIX1	-	S400MDS1F	S400MDS2F	-	
HMCS404CL*1 HMCS404AC*1	-	-	*1	*1	-	S400MDS1 F	S400MDS2 F	-	

Table 1 System Development Support Tools

*1 : Under Davelopment
*2 : Cross Assembler is Supplied with Evaluation Kit.
*3 : Cross Assembler is Supplied with Emulator.

*4 : MDS is a registered trade mark of Mohorwk Data Science Corp. ISIS-II is a registered trade mark of Intel Corp. CP/M is a registered trade mark of Digital Research Inc. EXORciser is a registered trade mark of Motorola Inc.

DESIGN PROCEDURE AND SUPPORT TOOLS FOR 4-BIT SINGLE-CHIP MICROCOMPUTERS

■ SINGLE-CHIP MICROCOMPUTER DEVELOPMENT SYSTEM

The H68SD5 is a development system for Hitachi 4-bit and 8-bit single-chip microcomputers.


It is compact HD6800—based CRT/Key board microcomputer terminal, with two Floppy disk drivers, and has standard interface for the TTY (RS-232C or TTL level) and printer (Centronics parallel interface). An optional EPROM Writer is available.


Features

Supports system development for 8-bit and 4-bit single chip microcomputers


System Configuration

- Disk based low cost system
- Provides the CRT Editor, Assembler, Emulator and EPROM Writer controlled by FDOS-III
- 56k-byte RAM
- Allows linking between the H68SD5 and the I/O devices (TTY and Printer)
- Easy to debug user's prototype system using the Emulator Module





EPROM Writer



Emulator Module

8-bit single-chip microcomputer family HMCS40 series HMCS400 series ----

DATA SHEETS



Preliminary data sheets herein contain information on new products. Specifications and information are subject to change without notice.

Advance Information data sheets herein contain information on a product under development. Hitachi reserves the right to change or discontinue these products without notice.


HMCS44C(HD44801) HMCS44CL(HD44808)

The HMCS44C is the CMOS 4-bit single chip microcomputer which contains ROM, RAM, I/O and Timer/Event Counter on single chip. The HMCS44C is designed to perform efficient controller function as well as arithmetic function for both binary and BCD data. The CMOS technology of the HMCS44C provides the flexibility of microcomputers for battery powered and battery back-up applications.

FEATURES

- 4-bit Architecture
- 2,048 Words of Program ROM (10 bits/Word) . 128 Words of Pattern ROM (10 bits/Word)
- 160 Digits of Data RAM (4 bits/Digit)
- 32 I/O Lines and 2 External Interrupt Lines
- Timer/Event Counter
- Instruction Cycle Time: HMCS44C; 10 μs
- HMCS44CL; 20 µs
- All Instructions except One Instruction; Single Word and Single Cycle
- **BCD** Arithmetic Instructions
- Pattern Generation Instruction •
- Table Look Up Capability -
- Powerful Interrupt Function
 - 3 Interrupt Sources
 - 2 External Interrupt Lines Timer/Event Counter
 - **Multiple Interrupt Capability**
- Bit Manipulation Instructions for Both RAM and I/O Option of I/O Configuration Selectable on Each Pin; Pull Up
- MOS or CMOS or Open Drain
- Built-in Oscillator
- Built-in Power-on Reset Circuit (HMCS44C only)
- Low Operating Power Dissipation; 2mW typ.
- Stand-by Mode (Halt Mode); 50 μW max.
- CMOS Technology
- Single Power Supply: HMCS44C; 5V±10% HMCS44CL; 2.5V to 5.5V

(DP-42) HMCS44C, HMCS44CL




PIN ARRANGEMENT

HMCS44C.HMCS44CL

	-	
o DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD	HMCS44C, HMCS44CL	2 - 0 33 23 1 30 23 22 21 20 T O DDDRREREE E E E E E E E E E E E E E E E
	TT March	

(Top View)

BLOCK DIAGRAM



(ACL) is not built in HMCS44CL.

HMCS44C, HMCS44CL -

■ HMCS44C ELECTRICAL CHARACTERISTICS (V_{CC}=5V + 10%) ● ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Remarks
Supply Voltage	Vcc	-0.3 to +7.0	v	
Terminal Voltage (1)	VT1	-0.3 to V _{cc} +0.3	v	Except for terminals specified by V _{T2}
Terminal Voltage (2)	VT2	-0.3 to +10.0	V	Applied to only open drain output pins, open drain I/O common pins,
Maximum Total Output Current (1)	-Σ Ι 01	45	mA	[NOTE 3]
Maximum Total Output Current (2)	Σlo2	45	mA	[NOTE 3]
Operating Temperature	Topr	-20 to +75	Ĵ	
Storage Temperature	Tstg	-55 to +125	r	

[NOTE 1] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under the conditions of "ELECTRICAL CHARACTERISTICS-1, -2." If these conditions are exceeded, it could affect reliability of LSI.

NOTE 2 All voltages are with respect to GND.

[NOTE 3] Maximum Total Output Current is total sum of output currents which can flow out (or flow in) simultaneously.

ų.

Item	Symbol	Tect	Conditions		Value		Unit	Note
item	Symbol	Test	Jonations	min.	typ.	max.	Omt	NOLE
Input "Low" Voltage	VIL			-	_	1.0	v	
Input "High" Voltage (1)	ViH1			$V_{cc} - 1.0$		Vcc	V	2
Input "High" Voltage (2)	VIH2			$V_{cc} - 1.0$		10	v	3
Output "Low" Voltage	Vol	IoL = 1.6mA	$I_{OL} = 1.6 mA$			0.8	v	
Output "High" Voltage (1)	VoH1	—I _{он} =1.0r	nA	2.4		-	v	4
Output "High" Voltage (2)	Voh2	-Іон=0.01	ImA	V _{cc} -0.3			v	5
Interrupt Input Hold Time	tINT			2 · Tinst			μS	
Interrupt Input Fall Time	tfINT			- 1	-	50	μS	
Interrupt Input Rise Time	trINT	1		-		50	μS	
Output "High" Current	Іон	V _{0H} =10V		-	-	3	μA	6
		V _{in} =0 to V	$V_{in}=0$ to V_{CC}		••	1.0		2
Input Leakage Current	lu.	V _{in} =0 to 1	V _{in} =0 to 10V			3	μA	3
Pull up MOS Current	— Ip	V _{cc} =5V		60	-	250	μA	
Supply Current (1)	Icc1	V _{in} =V _{CC} , Ceramic Filter Oscillation				2	mA	7
Supply Current (2)	Icc2	1	V _{in} =V _{CC} , R _f Oscillation, External Clock Operation		-	1.0	mA	7
Standburk (Oldenburge Current		$\overline{HLT} = 1.0V$	$V_{in}=0$ to V_{CC}		-	1	μA	2, 8
Standby I/O Leakage Current	ILS	HLI = 1.0V	$V_{in}=0$ to $10V$	-		3	μA	3, 8
Standby Supply Current	lccs	Vin=Vcc, Ĥ	LT=0.2V			10	μA	9
External Clock Operation							J	
External Clock Frequency	fcp			200	400	440	kHz	
External Clock Duty	Duty			45	50	55	%	
External Clock Rise Time	trcp			0	-	0.2	μS	
External Clock Fall Time	tfcp			0		0.2	μS	
Instruction Cycle Time	Tinst	$T_{inst} = 4/f_{CP}$		9.1	10	20	μS	
Internal Clock Operation (Rf Oscilla	ation)			••••••				
Clock Oscillation Frequency	fosc	$R_f = 91k\Omega \pm$	2%	300		500	kHz	1
Instruction Cycle Time	Tinst	$T_{inst} = 4/f_{OS}$	iC	8.0		13.3	μs.	
Internal Clock Operation (Ceramic	Filter Oscillat	ion)		·				
Clock Oscillation Frequency	fosc	Ceramic Fil	ter Circuit	392	_	408	kHz	
Instruction Cycle Time	Tinst	Tinst=4/fos	с	9.8		10.2	μS	

•ELECTRICAL CHARACTERISTICS-1 ($V_{CC}=5V\pm10\%$, Ta=-20c to +75c)

[NOTE 1] All voltages are with respect to GND.

[NOTE 2] This is applied to RESET, HLT, OSC1, INT0, INT1 and the With Pull up MOS or CMOS type of I/O pins.

[NOTE 3] This is applied to the Open Drain type of I/O pins.

[NOTE 4] This is applied to the CMOS type of I/O or Output pins.

[NOTE 5] This is applied to the With Pull up MOS or CMOS type of I/O or Output pins.

[NOTE 6] This is applied to the Open Drain type of I/O or Output pins.

[NOTE 7] I/O current is excluded.

[NOTE 8] The Standby I/O Leakage Current is the I/O leakage current in the Halt and Disable State.

[NOTE 9] I/O current is excluded.

The Standby Supply Current is the supply current at $V_{CC}=5V\pm10\%$ in the Halt State. The supply current in the case where the supply voltage falls to the Halt Duration Voltage is called the Halt Current (I_{DH}), and it is shown in "ELECTRICAL CHARACTERISTICS-2."

HMCS44C, HMCS44CL

•ELECTRICAL CHARACTERISTICS-2 (Ta=-20 to +75°C)

Reset and Halt

ltem	Symbol	Test Conditions	Va	Unit	
item	Symbol	Test Conditions	min.	max.	Unit
Halt Duration Voltage	VDH	HLT=0.2V	2.3	-	V
Halt Current	Іон	$V_{in} = V_{CC}$ $\overline{HLT} = 0.2V, V_{DH} = 2.3V$	-	10	μA
Halt Delay Time	tHD		100	-	μS
Operation Recovery Time	tRC		100	-	μS
HLT Fall Time	tfHLT		-	1000	μS
HLT Rise Time	trHLT			1000	μS
HLT "Low" Hold Time	tHLT		400	-	μS
HLT "High" Hold Time		Rr Oscillation, External Clock Operation	0.1	-	
	tOPR	Ceramic Filter Oscillation	4	-	ms
Power Supply Rise Time	^t rCC	Built-in Reset, HLT=V _{CC}	0.1	10	ms
Power Supply OFF Time	tOFF	Built-in Reset, HLT=V _{CC}	1	-	ms
BESET Bulas Width (1)	10074	External Reset, V _{CC} =4.5 to 5.5V, HLT =V _{CC} (R _f Oscillation, External Clock Operation)	1	_	
RESET Pulse Width (1)	tRST1	External Reset V_{CC} =4.5 to 5.5V, \overline{HLT} =V _{CC} (Ceramic Filter Oscillation)	4	-	ms
RESET Pulse Width (2)	tRST2	External Reset V _{CC} =4.5 to 5.5V,HLT=V _{CC}	2 · T _{inst}	-	μS
RESET Rise Time	trRST	External Reset V _{CC} =4.5 to 5.5V,HLT=V _{CC}	-	20	ms
RESET Fall Time	tfRST	External Reset V _{CC} =4.5 to 5.5V, HLT=V _{CC}	-	20	ms

[NOTE] All voltages are with respect to GND.

HMCS44CL ELECTRICAL CHARACTERISTICS (V_{CC}=2.5 to 5.5V) ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Symbol Value Unit		Remarks
Supply Voltage	Vcc	-0.3 to +7.0	V	
Terminal Voltage (1)	VT1	-0.3 to V _{cc} +0.3	V	Except for terminals specified by VT2
Terminal Voltage (2)	VT2	-0.3 to +10.0	V	Applied to only open-drain output pins and open-drain I/O common pins.
Maximum Total Output Current (1)	-Σlo1	45	mA	(Note 3)
Maximum Total Output Current (2)	Σlo2	45	mA	(Note 3)
Operating Temperature	Topr	-20 to +75	r	
Storage Temperature	Tstg	-55 to +125	τ	

[NOTE 1] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under the conditions of "ELECTRICAL CHARACTERISTICS-1, -2." If these conditions are exceeded, it could affect reliability of LSI.

[NOTE 2] All voltages are with respect to GND.

[NOTE 3] Maximum Total Output Current is total sum of output currents which can flow out (or flow in) simultaneously.

1

Value Unit Symbol **Test Conditions** Note Item min. typ. max. Input "Low" Voltage VIL _ 0.15 · Vcc ٧ Input "High" Voltage (1) VIH1 0.85 · Vcc Vcc v 2 0.85 · Vcc Input "High" Voltage (2) VIH2 10 ν 3 _ v Output "Low" Voltage Vol $l_{OL} = 0.4 mA$ 0.4 -lon=0.08mA ٧ 4 Output "High" Voltage Voн $V_{cc} = 0.4$ --------2.Tinst Interrupt Input Hold Time **tINT** μS 50 Interrupt Input Fall Time tfINT ____ ____ μS Interrupt Input Rise Time 50 trINT μS $V_{OH} = 10V$ 3 μA Output "High" Current 5 Ιон ____ Vin=0 to Vcc 1.0 2 Input Leakage Current hг μA Vin=0 to 10V 3 3 Pull-up MOS Current -le $V_{cc} = 3V$ 10 80 μA $V_{in} = V_{CC}, V_{CC} = 3V$ $(f_{OSC}/f_{CD}=200kHz)$ Supply Current 140 6 lcc μA R_f Oscillation, External **Clock Operation** HLT $V_{in} = 0$ to V_{CC} 2, 7 1 μA Standby I/O Leakage Current ILS =0.5V $V_{in} = 0$ to 10V_ 3 μA 3, 7 _ V_{cc}=2.5 to 3.5V 6 Vin=Vcc μA Standby Supply Current 8 lccs HLT = 0.1V Vcc = 2.5 to 5.5V 10 _ _ μA **External Clock Operation** 240 External Clock Frequency 130 200 kHz fcp 45 50 55 External Clock Duty Duty % 0.2 0 **External Clock Rise Time** trcp μS 0 0.2 **External Clock Fall Time** μS tfcp 16.8 20 30.8 Instruction Cycle Time Tinst $T_{inst} = 4/f_{CD}$ μS Internal Clock Operation (Rf Oscillation) $R_f = 180k\Omega \pm 2\%$ 130 250 $V_{cc} = 2.5$ to 3.5V kHz **Clock Oscillation Frequency** fosc $R_f = 180k\Omega \pm 2\%$ 350 130 $V_{cc} = 2.5$ to 5.5V $T_{inst} = 4/f_{OSC}$, 30.8 16 V_{CC} =2.5 to 3.5V Instruction Cycle Time Tinst μS $T_{inst} = 4/f_{OSC}$ 30.8 11.4 $V_{cc} = 2.5$ to 5.5V

\bullet ELECTRICAL CHARACTERISTICS-1 (V_{CC}\!=\!2.5 to 5.5V, Ta = -20 to $+75\, \ensuremath{\mathfrak{C}}$)

[NOTE 1] All voltages are with respect to GND.

NOTE 2] This is applied to RESET, HLT, OSC1, INTo, INT1 and the With Pull up MOS or CMOS type of I/O pins.

[NOTE 3] This is applied to the Open Drain type of I/O pins.

[NOTE 4] This is applied to the CMOS type of I/O or Output pins.

[NOTE 5] This is applied to the Open Drain type of 1/0 or Output pins.

NOTE 6 | 1 O current is excluded.

[NOTE 7] The Standby I O Leakage Current is the I/O leakage current in the Halt and Disable State.

[NOTE 8] I O current is excluded.

The Standby Supply Current is the supply current at V_{CC} = 2.5V to 5.5V in the Halt State. The supply current in the case where the supply voltage falls to the Halt Duration Voltage is called the Halt Current (I_{DH}), and it is shown in "ELECTRICAL CHARACTERISTICS-2."

HMCS44C, HMCS44CL

●ELECTRICAL CHARACTERISTICS-2 (Ta=-20 to +75℃)

Reset and Halt

Item	Symbol	Test Conditions	Va	Unit	
item	Test Conditions		min.	min. max.	
Halt Duration Voltage	VDH	HLT=0.2V	2.0	-	V
Halt Current	Іон	$V_{in} = V_{CC}, HLT = 0.1V$ $V_{DH} = 2.0V$	-	10	μA
Halt Delay Time	tHD		200	-	μS
Operation Recovery Time	tRC		200	-	μS
HLT Fall Time	tfHLT		_	1000	μS
HLT Rise Time	trHLT		-	1000	μS
HLT "Low" Hold Time	tHLT		800	-	μS
HLT "High" Hold Time	tOPR	R _f Oscillation, External Clock Operation $V_{cc} = 2.5$ to 5.5V	0.2	-	ms
RESET Pulse Width (1)	tRST 1	External Reset, V _{CC} =2.5 to 5.5V, HLT=V _{CC} (R _f Oscillation, External Clock Operation)	2	_	ms
RESET Pulse Width (2)	tRST2	External Reset, $V_{cc} = 2.5$ to $5.5V$ $HLT = V_{cc}$	2 · T _{inst}	_	μS
RESET Fall Time	tfRST	HLT=Vcc	-	20	ms
RESET Rise Time	trRST	HLT = V _{cc}	-	20	ms

[NOTE] All voltages are with respect to GND.

SIGNAL DESCRIPTION

The input and output signals for the HMCS44C, shown in PIN ARRANGEMENT, are described in the following paragraphs.

V_{CC} and GND

Power is supplied to the HMCS44C using these two pins. V_{CC} is power and GND is the ground connection.

RESET

This pin allows resetting of the HMCS44C at times other than the automatic resetting capability (ACL; Built-in Reset Circuit) already in the HMCS44C.

The HMCS44C can be reset by pulling RESET high. Refer to **RESET FUNCTION** for additional information.

• OSC, and OSC₂

These pins provide control input for the built-in oscillator circuit. Resistor and capacitor, ceramic filter circuit, or an external oscillator can be connected to these pins to provide a system clock with various degrees of stability/cost tradeoffs.

Lead length and stray capacitance on these two pins should be minimized. Refer to OSCILLATOR for recommendations about these pins.

• HLT

This pin is used to place the HMCS44C in the Halt State. Refer to HALT FUNCTION for details of the Halt Mode.

TEST

This pin is not for user application and must be connected to V_{CC}.

INT_o and INT₁

These pins provide the capability for asynchronously applying external interrupts to the HMCS44C.

Refer to INTERRUPTS for additional information.

 R₀₀ to R₀₃, R₁₀ to R₁₃, R₂₀ to R₂₃, R₃₀ to R₃₃ These 16 lines are arranged into four 4-bit Data Input/Output Common Channels.

The 4-bit registers (Data I/O Register) are attached to these channels. Each channel is directly addressed by the operand of input/output instruction. Refer to INPUT/OUTPUT for additional information.

• D₀ to D₁₅

These lines are 16 1-bit Discrete Input/Output Common Pins. The 1-bit latches are attached to these pins. Each pin is addressed by the Y register. The D_0 to D_3 pins are also addressed directly by the operand of input/output instruction. Refer to INPUT/ OUTPUT for additional information.

ROM

ROM Address Space .

ROM is used as a memory for the instructions and the patterns (constants). The instruction used in the HMCS44C consists of 10 bits. These 10 bits are called "a word", which is a unit for writing into ROM.

The ROM address is composed of the program area (0 page to 31 page) and the pattern area (61, 62 page) (64 words/page).

The ROM capacity is 2,176 words (1 word = 10 bits) in all. Only the program area can contain both the instructions and

the patterns (constants).

The ROM address space is shown in Figure 1.




Figure 1 ROM Address Space

• Program Counter (PC)

The program counter is used for addressing of ROM. It consists of the page part and the address part as shown in Figure 2.

Page Page	rt		— Address Pa	irt
PC10 PC9 PC8	PC7 PC6	PC5 PC	4 PC3 PC2	PC1 PC0

Figure 2 Configurati	on of Program	Counter
----------------------	---------------	---------

Once a certain value is loaded into a page part, the content is unchanged until other value is loaded by the program. The settable value of a page part is any number between 0 to 31.

The address part is a 6-bit polynomial counter and counts up for each instruction cycle time. The sequence in the decimal and hexa-decimal system is shown in Table 1. This sequence is circulating and has neither the starting nor ending point. It doesn't generate an overflow carry. Consequently, the program on a same page is executed in order unless the value of the page part is changed.

Table 1 Program	n Counter	Address	Part	Sequence
-----------------	-----------	---------	------	----------


Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal
63	3F	5	05	9	09
62	3E	11	OB	19	13
61	3D	23	17	38	26
59	3B	46	2E	12	ос
55	37	28	1C	25	19
47	2F	56	38	50	32
30	1E	49	31	37	25
60	3C	35	23	10	OA
57	39	6	06	21	15
51	33	13	OD	42	2A
39	27	27	1B	20	14
14	OE	54	36	40	28
29	1D	45	2D	16	10
58	3A	26	1A	32	20
53	35	52	34	0	00
43	2B	41	29	1	01
22	16	18	12	3	03
44	2C	36	24	7	07
24	18	8	08	15	OF
48	30	17	11	31	1F
33	21	34	22		
2	02	4	04		

• Designation of ROM Address and ROM Code

The page part of the ROM address is represented by decimal and the address part is divided into 2 parts (2 bits and 4 bits) and represented by hexa-decimal.

One word (10 bits) is divided into three parts (2 bits, 4 bits and 4 bits from the most significant bit O_{10}) and represented by hexadecimal. The examples are shown in Figure 3.

(a) ROM Address



(b) ROM Code



Figure 3 Designation of ROM Address and ROM Code

PATTERN GENERATION

The pattern (constants) can be accessed by the pattern instruction (P). The pattern can be written in any address of the ROM address space.

Reference

ROM addressing for reference of the patterns is achieved by modifying the program counter with the accumulator, the B register, the Carry F/F and the operand p. Figure 4 shows how to modify the program counter. The address part is replaced with the accumulator and the lower 2 bits of B register, while the page part is ORed with the upper 2 bits of B register, the Carry F/F and the operand p (p_0, p_1) . The upper bit (p_2) of the operand is for referring to the pattern area.

The value of the operand p is 0 to 7.

The content of the program counter is only modified apparently and is not changed. Then the address is counted up after the execution of the pattern instruction and the next instruction is executed.

The execution time of this instruction is 2-cycle time.

Even when interrupt is enable, interrupt is disabled in the second cycle of the pattern instruction. However, the interrupt request is latched into the interrupt request F/F.

Generation

The pattern of referred ROM address is generated as the following two ways:

(i) The pattern is loaded into the accumulator and B register.

(ii) The pattern is loaded into the Data I/O registers R2 and R3. Selection is determined by the command bits (O_9, O_{10}) in the pattern.

Mode (i) is performed when O_9 is "1" and mode (ii) is performed when O_{10} is "1".

Mode (i) and mode (ii) are simultaneously performed when both O_9 and O_{10} are "1".

The correspondence of each bit of the pattern is shown in Figure 5.

Examples of the pattern instruction usage is shown in Table 2.




Figure 4 ROM Addressing for Pattern Generation

010	O۹	08	07	O ₆	05	0 ₄	O3	O2	01	ROM Pattern
, [1	B3	B ₂	B1	Bo	Ao	A1	A ₂	A ₃	Loaded into Accumulator and B register
		R ₂₀	R ₂₁	R ₂₂	R ₂₃	R ₃₀	R ₃₁	R ₃₂	R ₃₃	Loaded into R2 and R3 registers

Figure 5 Correspondence of Each Bit of Pattern

Be	fore	Executi	on		Referred ROM	Bettern		After E	xecution	
PC Value	р	С	В	A	Address	Pattern	В	Α	R2	R3
0-3F	1	0	Α	0	10-20	12D	2	В		
0-3F	7	1	4	0	61-00	22D			4	В
30-00	4	0/1	0	9	62-09	32D	2	В	4	В
30-00	4	0/1	F	9	63-39					

Table 2 Example of Pattern Instruction Usage

"-" means that the value is unchanged after the execution.

"0/1" means that either "0" or "1" will do.

BRANCH

ROM is accessed according to the program counter sequence and the program is executed. In order to jump to any address out of the sequence, there are four ways.

They are explained in the following paragraphs.

• BR

By BR instruction, the program branches to an address in the current page.


The lower 6 bits of ROM Object Code (operand a, O_6 to O_1) are transferred to the lower 6 bits of the program counter. This instruction is a conditional instruction and executed only when the Status F/F is "1". If it is "0", the instruction is skipped and the Status F/F becomes "1". The operation is shown in Figure 6.

• LPU

By LPU instruction, the jump of page is performed.

The lower 5 bits of the ROM Object Code (operand u) are transferred to the page part of the program counter with a delay of 1 instruction cycle time. Therefore, the cycle just after the issuing of this instruction is on the same page and the page jump is performed at the next cycle.

This instruction is a conditional instruction and performed only when the Status is "1". But the Status is unchanged (remains "0") even if it is skipped. The operation is shown in Figure 7.








Figure 7 LPU Operation

• BRL

By BRL instruction, the program branches to an address in any page.

This instruction is a macro instruction of LPU and BR instructions, which is divided into two instructions as follows.

BRL
$$a - b \rightarrow LPU a$$

 BR b

BRL instruction is a conditional instruction because of characteristics of LPU and BR instructions, and is executed only when the Status F/F is "1". If the Status F/F is "0", the instruction is skipped and the Status F/F becomes "1".

TBR (Table Branch)

By TBR instruction, the program branches by the table.

The program counter is modified with the accumulator, the B register, the Carry F/F, the operand p. The method for modification is shown in Figure 8.

The accumulator and the lower 2 bits of B register are assigned into the address part of the program counter. The upper 2 bits of B register, Carry F/F, and the operand p_1 , p_0 are ORed with the page part of the program counter.

TBR instruction is executed regardless of the Status F/F, and does not affect the Status F/F.

		—— P	age Pa	rt		<u> </u>		-Addre	ss Part		
(PC)	PC10	PC9	PC8	PC7	PC ₆	PC₅	PC₄	PC3	PC₂	PC1	PC₀
Data for p ₂ Modification (0)	P1	po	с	B3	B ₂	B1	Bo	A ₃	A2	A1	Ao
(Modified PC)	PC10 +p1	PC9 + P0	PC8 +C	PC7 +B3	PC ₆ +B ₂	Bı	Bo	A3	A ₂	A1	Ao

Figure 8 Modification of Program Counter by TBR Instruction

SUBROUTINE JUMP

There are two types of subroutine jumps. They are explained in the following paragraphs.

• CAL

By CAL instruction, subroutine jump to an address in the Subroutine Page.

The Subroutine Page is 0 page.

The address next to CAL instruction address is pushed onto the stack ST1 and the contents of the stacks ST1, ST2 and ST3 are pushed onto the stacks ST2, ST3 and ST4 respectively as shown in Figure 9.




Figure 9 Subroutine Jump Stacking Order

The page part of the program counter is 0. The lower 6 bits (operand a, O_6 to O_1) of the ROM Object Code is transferred to the address part of the program counter.

The HMCS44C has 4 levels of stack (ST1, ST2, ST3 and ST4) which allows the programmer to use up to 4 levels of sub-routine jumps (including interrupts).

CAL is a conditional instruction and executed only when the

Status F/F is "1". If the Status F/F is "0", it is skipped and the Status F/F changes to "1".

• CALL

By CALL instruction, subroutine jump to an address in any page.

Subroutine jump to any address can be implemented by the subroutine jump to the page specified by LPU instruction.

This instruction is a macro instruction of LPU and CAL instructions, which is divided into two instructions as follows.

CALL $a - b \rightarrow LPU$ a < Subroutine jump to b address on a page > CAL b

CALL instruction is conditional because of characteristics of LPU and CAL instructions and is executed when the Status F/F is "1". If the Status F/F is "0", it is skipped and the Status F/F changes to "1".

B RAM

RAM is a memory used for storing data and saving the contents of the registers. Its capacity is 160 digits (640 bits) where one digit consists of 4 bits.

Addressing of RAM is performed by a matrix of the file No. and the digit No.

The file No. is set in the X register and the digit No. in the Y register for reading, writing or testing. Specific digits in RAM can be addressed not via the X register and Y register. These digits are called "Memory Register (MR)", 0 to 15 (16 digits in all). The memory register can be exchanged with the accumulator by XAMR instruction.

The RAM address space is shown in Figure 10.

In an instruction in which reading from RAM and writing to RAM coexist (exchange between RAM and the register), reading precedes writing and the write data does not affect the read data.

The RAM bit manipulation instruction enables any addressed RAM bit to be set, reset or tested. The bit assignment is specified by the operand n of the instruction.

The bit test makes the Status F/F "1" and makes it "0" when the assigned bit is "0".


Correspondence between the RAM bit and the operand n is shown in Figure 11.

$\overline{\ }$	Y	15	14	13		11	10	9	8	7	6	5	4	3	2	1	0	
х	f	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	· 0	← digit I
0	0	-										-						Ĩ
-	-	-																
2	2	-																
m	m	-																
4	4	-																
ß	വ																	
9	Q	-																
7	7	-																
8~11.	œ																	
12~15	თ	MR15	MR14	M R13	MR12	MR11	MR10	MR9	MR8	MR7	MR6	MR5	MR4	MR3	MR2	MR1	MRO	

file No.

* The file 8 is selected when X register has any value in 8 to 11, and the file 9 is selected when 12 to 15.





REGISTER

The HMCS44C has six 4-bit registers and two 1-bit registers available to the programmer. The 1-bit registers are the Carry F/ F and the Status F/F. They are explained in the following paragraphs.

• Status F/F (S)

The Status F/F latches the result of logical or arithmetic operations (Not Zero, Overflow) and bit test operations. The Status F/F affects conditional instructions (LPU, BR and CAL instructions). These instructions are executed only when the Status F/F is "1". If it is "0", these instructions are skipped and the Status F/F becomes "1".

Figure 11 RAM Bit and Operand n

Accumulator (A; A Register) and Carry F/F (C)

The result of the Arithmetic Logic Unit (ALU) operation (4 bits) and the overflow of the ALU are loaded into the accumulator and the Carry F/F. The Carry F/F can be set, reset or tested. Combination of the accumulator and the Carry F/F can be right or left rotated. The accumulator is the main register for ALU operation and the Carry F/F is used to store the overflow generated by ALU operation when the calculation of two or more digits (4 bits/digit) is performed.

• B Register (B)

The result of ALU operation (4 bits) is loaded into this register. The B register is used as a sub-accumulator to stack data temporarily and also used as a counter.

X Register (X)

The result of ALU operation (4 bits) is loaded into this register. The X register has exchangeability for the SPX register. The X register addresses the RAM file and is composed of 4-bit register.

• SPX Register (SPX)

The SPX register has exchangeability for the X register.

The SPX register is used to stack the X register and expand the addressing system of RAM in combination with the X register. It is composed of 4-bit register.

• Y Register (Y)

The result of ALU operation (4 bits) is loaded into this register. The Y register has exchangeability for the SPY register. The Y register can calculate itself simultaneously with transferring data by the bus lines, which is usable for the calculation of two or more digits (4 bits/digit). The Y register addresses the RAM digit and 1-bit Discrete I/O.

• SPY Register (SPY)

The SPY register has exchangeability for the Y register. The SPY register is used to stack the Y register and expand the addressing system of RAM and 1-bit Discrete I/O in combination with the Y register.

■ INPUT/OUTPUT

4-bit Data Input/Output Channel (R)

The HMCS44C has four 4-bit Data I/O Common Channels (R0, R1, R2, R3).

The 4-bit registers (Data I/O Register) are attached to R1, R2 and R3 channels.

Each channel is directly addressed by the operand p of input/ output instruction.

The data is transferred from the accumulator and the B register to the Data I/O Registers R0 to R3 via the bus lines. Pattern instruction enables the patterns of ROM to be taken into the Data I/O Registers R2 and R3.

Input instruction enables the 4-bit data to be sent to the accumulator and the B register from R0 to R3. Note that, since the Data I/O Register output is directly connected to the pin even during execution of input instruction, the input data is wired logic of the Data I/O Register output and the pin input.

Therefore, the Data I/O Register should be set to 15 (all bits of the Data I/O Register is "1") not to affect the pin input before execution of input instruction.

The block diagram is shown in Figure 12. The I/O timing is shown in Figure 13.




Figure 12 4-bit Data I/O Block Diagram





Figure 13 4-bit Data I/O Timing


• 1-bit Discrete Input/Output Common Terminals (D)

The HMCS44C has 16 1-bit Discrete I/O Common Terminals. The 1-bit Discrete I/O Common Terminal consists of a 1-bit latch and an I/O common pin.

The 1-bit Discrete I/O is addressed by the Y register. The addressed latch can be set or reset by output instruction and "0" and "1" a level can be tested with the addressed pin by input instruction.

Note that, since the latch output is directly connected to the pin even during execution of input instruction, the input data is wired logic of the latch output and the pin input. Therefore, the latch should be set to "1" not to affect the pin input before execution of input instruction. The D_0 to D_3 terminals are also addressed directly by the operand n of input/output instruction and can be set or reset. The block diagram is shown in Figure 14 and the I/O timing is shown in Figure 15.









Figure 15 1-bit Discrete I/O Timing

• I/O Configuration

The I/O configuration of each pin can be specified among

Open Drain and With Pull up MOS using a mask option as shown in Figure 16.



*When "Disable" is specified for the I/O State at the Halt State, the I/O Enable signal shown in the figure turns off the input circuit, Pull up MOS and NMOS output and sets CMOS output to high impedance (PMOS, NMOS; OFF).

Figure 16 1/O Configuration

TIMER/COUNTER

The timer/counter consists of the 4-bit counter and the 6-bit prescaler as shown in Figure 17. The 4-bit counter may be loaded under program control and is incremented toward 15 by the prescaler overflow output pulse or the input pulse of INT₁ pin (its leading edge is counted). The clock input to the counter is selected by the CF F/F. When the CF F/F is "0", the clock input is the prescaler overflow output pulse (Timer Mode). When the CF F/F is "1", the clock input is the input pulse of INT₁ pin (Counter Mode). When the counter reaches zero (returns from 15 to zero), the overflow output pulse is generated and the counter continues to count $(14 \rightarrow 15 \rightarrow 0 \rightarrow 1 \rightarrow 2 \cdots)$.

The TF F/F is a flip-flop which masks interrupts from the timer/counter. It can be set and reset by interrupt instruction. If the overflow output pulse of the counter is generated when the TF F/F is reset (" 0°), an interrupt request occurs and the TF F/

F becomes "1". If the overflow output pulse is generated when the TF F/F is set ("1"), no interrupt request occurs. The TTF instruction enables the TF F/F to be tested.

The prescaler is a 6-bit frequency divider. It divides a system clock (instruction frequency) by 64 into the overflow output pulses of "instruction frequency + 64".

The prescaler is cleared when data is loaded into the counter (by LTA or LTI instruction). The frequency division is 0 when the prescaler is cleared. At the 64th clock, an overflow output pulse is generated from the prescaler. During operation of the LSI, the prescaler is operating and cannot be stopped. The relation between the specified value of the counter and specified time in the Timer Mode is shown in Table 3.

The pulse width of the INT_1 pin in the Counter Mode must be at least 2-cycle time for both "High" and "Low" levels as shown in Figure 18.




Figure 17 Timer/Counter Block Diagram

Table S Timer hange	Table	3	Timer Range	
---------------------	-------	---	-------------	--

Specified Value	Number of cycles	Time (ms)	Specified Value	Number of cycles	Time (ms
0	1,024	10.24	8	512	5.12
1	960	9.60	9	448	4.48
2	896	8.96	10	384	3.84
3	832	8.32	11	320	3.20
4	768	7.68	12	256	2.56
5	704	7.04	13	192	1.92
6	640	6.40	14	128	1.28
7	576	5.76	15	64	0.64

(NOTE) Time is based on instruction frequency 100kHz. (one instruction cycle = 10μ s)




Figure 18 The Pulse Width of the INT₁ pin in the Counter Mode

INTERRUPT

The HMCS44C can be interrupted in two different ways: through the external interrupt input pins (INT₀, INT₁) and the timer/counter interrupt request. When any interrupt occurs, processing is suspended, the Status F/F is unchanged, the present program counter is pushed onto the stack ST1 and the contents of the stacks ST1, ST2 and ST3 are pushed onto the stacks ST2, ST3 and ST4 respectively. At that time, the Interrupt Enable F/F (I/E) is set and the address jumps to a fixed destination (Interrupt Address), and then the interrupt routine is executed. Stacking the registers other than the program counter must be performed by the program. The interrupt routine must end with RTNI (Return Interrupt) instruction.

The Interrupt Address:

Input Interrupt Address

1 Page 3F Address Timer/Counter Interrupt Address

0 Page 3F Address

The input interrupt has priority over the timer/counter interrupt.

The INT₀ and INT₁ pin have an interrupt request function.

Each terminal consists of a circuit which generates leading pulse and the interrupt mask F/F (IF0, IF1). An interrupt is enabled (unmasked) when the IF0 F/F or IF1 F/F is reset. When the INT₀ or INT₁ pin changes from "0" to "1" (from "Low" level to "High" level), a leading pulse is generated to produce an interrupt request. At the same time, the IF0 F/F or IF1 F/F is set. When the IF0 F/F or IF1 F/F is set, the interrupt masking for the pin will result. (If a leading pulse is generated, no interrupt request occurs.)


An interrupt request generated by the leading pulse is latched into the input interrupt request F/F (I/RI) on the input side. If the Interrupt Enable F/F (I/E) is "1" (Interrupt Enable State), an interrupt occurs immediately and the I/RI F/F and the I/E F/ F are reset. If the I/E F/F is "0" (Interrupt Disable State), the I/ RI F/F is held at "1" until the HMCS44C gets into the Interrupt Enable State.

The IF0 F/F, the IF1 F/F, the INT_0 pin and the INT_1 pin can be tested by interrupt instruction. Therefore, the INT_0 and the INT_1 can be used as additional input pins with latches.

The INT_0 pin and INT_1 pin can be provided with Pull up MOS using a mask option as shown in Figure 19.


An interrupt request from the timer/counter is latched into the timer interrupt request F/F (I/RT). The succeeding operations are the same as an interrupt from the input. Only the exception is that, since an interrupt from the input precedes a timer/counter interrupt, the input interrupt occurs if both the I/ RI F/F and the I/RT F/F are "1" (when the input interrupt and the timer/counter interrupts are generated simultaneously). During this processing, the I/RT F/F remains "1". The timer/counter interrupt can be implemented after the input interrupt processing is achieved.

The interrupt circuit block diagram is shown in Figure 20.



*When "Disable" is specified for the I/O State at the Halt State, the I/O Enable signal shown in the figure turns off the input circuit and Pull up MOS.

Figure 19 Configuration of INT₀ and INT₁



IFO, IF1 : Set has priority over reset.




RESET FUNCTION

The reset is performed by setting the RESET pin to "1" ("High" level) and the HMCS44C gets into operation by setting it to "0" ("Low" level). Refer to Figure 21. Moreover, the HMCS44C has the automatic reset function (ACL; Built-in Reset Circuit). The Built-in Reset Circuit restricts the rise condition of the power supply. Refer to Figure 22. When the Built-in Reset Circuit is used, RESET should be connected to V_{SS} . Internal state of the HMCS44C are specified as follows by the reset function.

- Program Counter (PC) is set to 3F address on 31 page (31-3F).
- I/RI, I/RT, I/E and CF are reset to "0".
- · IF0, IF1 and TF are set to "1".
- Reset/Set of I/O latch and register (D₀ to D₁₅, R0 to R6) are set to "1"


Note that other blocks (Status, Register, Timer/Counter, RAM, etc.) are not cleared.



. tRST1 includes the time required from the power ON until the operation gets into the constant state.

· tRST2 is applied when the operation is in the constant state.

Figure 21 RESET Timing



 t_{OFF} specifies the period when the power supply is OFF in the case that a short break of the power supply occurs and the power supply ON/OFF is repeated.

Figure 22 Power Supply Timing for Built-in Reset Circuit

HALT FUNCTION

When the HLT pin is set to "0" ("Low" level), the internal clock stops and all the internal statuses (RAM, the Registers, the Carry F/F, the Status F/F, the Program Counter, and all the internal statuses) are held. Because all internal logic operation stop, power consumption is reduced. There are two input/output statuses in the Halt State. The user should specify either "Enable" or "Disable" using a mask option at the time of ordering ROM.



"-Output The Status before the Halt State is held.

-Pull up MOS...ON

Input..... No relation to "Halt"

Since Pull up MOS is ON, Pull up MOS current flows with output "0" ("Low" level) in the Halt State (NMOS;ON). When an input signal changes, transmission current flows into an input circuit. Also, current flows into Pull up MOS. These currents are added to the Stand-by Supply Current (or Halt Current).

"Disable" Output High Impedance (NMOS, PMOS: OFF) Pull up MOS... OFF Input...... Input Circuit: OFF Both input and output are at high impedance state. Since an input circuit is OFF, any current other than the Stand-by Supply Current (or Halt Current) does not flow even if an input signal changes.

When the HLT pin is set to "1" ("High" level), the HMCS-44C gets into operation from the status just before the Halt State. The halt timing is shown in Figure 23.

CAUTION

If, during the Halt State, the external reset input is applied (RESET = "1" ("High" level)), the internal status is not held.





Figure 23 Halt Timing

OSCILLATOR


The HMCS44C contains its own oscillator and frequency divider (CPG). The user can obtain the desired timing for operation of the LSI by merely connecting an resistor R_f or ceramic filter circuit (Internal Clock Operation). The OSC_1 clock frequency is internally divided by four to produce the internal system clocks.

The user may exchange the external parts for the same LSI to select either of these two operational modes as shown in Figure 24. There is no need of specifying it by using the mask option.


(a) Internal Clock Operation Using Resistor Rf



(b) Internal Clock Operation Using Ceramic Filter Circuit (Built-in CPG; Ceramic Filter Oscillator) (This is not applied to HMCS44CL.)



The ceramic filter oscillation does not apply when using "Halt" and not resetting at the time of "Halt" cancellation. This circuit is the example of the typical use. As the oscillation characteristics is not guaranteed, please consider and examine the circuit constants carefully on your application.



 $Duty = \frac{T_1}{T_1 + T_1} \times 100\%$

Figure 24 Clock Operation Mode

HMCS44C, HMCS44CL

■ INSTRUCTION LIST The instructions of the HMCS44C are listed according to their functions, as shown in Table 4.

Group	Mnemonic	Function	Status
	LAB	B → Å	
	LBA	$A \rightarrow B$	
Register · Register	LAY	$\mathbf{Y} \rightarrow \mathbf{A}$	
Instruction	LASPX	$SPX \rightarrow A$	
	LASPY	$SPY \rightarrow A$	
	XAMR m	A ↔ MR (m)	
	LXA	$A \rightarrow X$	
	LYA	$A \rightarrow Y$	
	LXI i	i → X	
	LYLi	i → Y	
DARA Adduces Desited	IY	$Y+1 \rightarrow Y$	NZ
RAM Address Register	DY	$Y-1 \rightarrow Y$	NB
Instruction	AYY	$Y + A \rightarrow Y$	с
	SYY	$Y-A \rightarrow Y$	NB
	XSPX	X ↔ SPX	
	XSPY	Y ↔ SPY	
	XSPXY	X ↔ SPX, Y ↔ SPY	
	LAM (XY)	$M \rightarrow A (XY \leftrightarrow SPXY)$	
	LBM (XY)	$M \rightarrow B (XY \leftrightarrow SPXY)$	
RAM · Register Instruction	XMA (XY)	M ↔ A (XY ↔ SPXY)	
	XMB (XY)	M ↔ B (XY ↔ SPXY)	
	LMAIY (X)	$A \rightarrow M, Y+1 \rightarrow Y (X \leftrightarrow SPX)$	NZ
	LMADY (X)	$A \rightarrow M, Y-1 \rightarrow Y (X \leftrightarrow SPX)$	NB
	LMIIY i	$i \rightarrow M, Y+1 \rightarrow Y$	NZ
Immediate Transfer	LALI	$i \rightarrow A$	
Instruction	LBI i	i → B	
	Ali	A+i → A	C
	IB	B+1 → B	NZ
	DB	B−1 → B	NB
	AMC	$M + A + C (F/F) \rightarrow A$	С
	SMC	$M-A-\overline{C}(F/F) \rightarrow A$	NB
	AM	$M + A \rightarrow A$	с
	DAA	Decimal Adjustment (Addition)	
	DAS	Decimal Adjustment (Subtraction)	
Arithmetic Instruction	NEGA	$\overline{A}+1 \rightarrow A$	
	СОМВ	$\overline{B} \rightarrow B$	
	SEC	"1" → C (F/F)	
	REC	"O" → C (F/F)	
	тс	Test C (F/F)	C (F/F)
	ROTL	Rotation Left	/ . /
	ROTR	Rotation Right	
	OR	$A \cup B \rightarrow A$	

Table 4 Instruction Lie

(to be continued)

ų

- HMCS44C, HMCS44CL

Group	Mnemonic	Function	Status
	MNEI i	M≠i	NZ
	YNEI i	Y≠i	NZ
	ANEM	A ≠ M	NZ
Compare Instruction	BNEM	B ≠ M	NZ
	ALEI i	A ≦ i	NB
	ALEM	A ≦ M	NB
	BLEM	B ≦ M	NB
RAM Bit Manipulation	SEM n	"1" → M (n)	
Instruction	REM n	"O" → M (n)	
instruction	TMin	Test M (n)	M(n)
	BR a	Branch on Status 1	1
DOM Address	CAL a	Subroutine Jump on Status 1	1
ROM Address	LPU u	Load Program Counter Upper on Status 1	
Instruction	TBR p	Table Branch	
	RTN	Return from Subroutine	
······································	SEIE	"1" → I/E	
	SEIFO	"1" → IFO	
	SEIF1	"1" → IF1	
	SETF	"1" → TF	
	SECF	"1" → CF	
	REIE	"0" → I/E	
	REIFO	"0" → IFO	
	REIF1	"0" → IF1	
	RETF	"0" → TF	
Interrupt Instruction	RECF	"0" → CF	
	TIO	Test INTo	INT o
	TI1	Test INT1	INT ₁
	TIFO	Test IFO	IFO
	TIF1	Test IF1	IF1
	TTF	Test TF	TF
	LTI i	i → Timer/Counter	
	LTA	A → Timer/Counter	
	LAT	Timer/Counter → A	
	RTNI	Return Interrupt	
	SED	"1" → D (Y)	
	RED	"0" → D (Y)	
	ТD	Test D (Y)	D(Y)
	SEDD n	"1" → D (n)	
Input/Output	REDD n	$"O" \rightarrow D(n)$	
Instruction		$R(p) \rightarrow A$	
	LBR p	$R(p) \rightarrow B$	
	LRA p	$A \rightarrow R(p)$	
		$B \rightarrow R(p)$	
	Pp	Pattern Generation	
	NOP	No Operation	

HMCS44C, HMCS44CL

[NOTE]	1.	(XY) after a mnemonic code	has four meanings as follows.
			Instruction execution only
		Mnemonic with X	After instruction execution, X ↔ SPX
		Mnemonic with Y	After instruction execution, Y ++ SPY
		Mnemonic with XY	After instruction execution, $X \leftrightarrow SPX$, $Y \leftrightarrow SPY$
		[Example] LAM	$M \rightarrow A$
		LAMX	$M \rightarrow A, X \leftrightarrow SPX$
		LAMY	$M \rightarrow A, Y \leftrightarrow SPY$
		LAMXY	$M \rightarrow A$, $X \leftrightarrow SPX$, $Y \leftrightarrow SPY$
	2.	Status column shows the factor	which brings the Status F/F "1" under judgement instruction or instruction accompanying the judgement.
		NZ ······ALU Not Zero	
		C ·····ALU Overflow	v in Addition, that is, Carry
		NB ······ALU Overflow	v in Subtraction, that is, No Borrow
		Except above ······Cor	ntents of the status column affects the Status F/F directly.
	3.	The Carry F/F (C(F/F)) is not alw	rays affected by executing the instruction which affects the Status F/F.
		Instructions which affect the Ca	rry F/F are eight as follows.
		AMC	SEC
		SMC	REC
		DAA	ROTL
		DAS	ROTR
		All 1	the state of the s

4. All instruction except the pattern instruction (P) are executed in 1 instruction cycle. The pattern instruction (P) is executed in 2 instruction cycles.

HMCS44C, HMCS44CL

HMCS44C Mask Option List

Date	
Customer's Name	
ROM CODE ID	
Hitachi P/N	

(1) I/O Option

Pin	1/0	I/O Option			Pin	1/0		I/O Option	n	Remarks	
Name	I/O	Α	В	С	Remarks	Name	1/0	Α	В	С	Remarks
Do	1/0					Roo	1/0				
D1	I/O					R ₀₁	I/O				
D ₂	I/O					R ₀₂	1/0				
D ₃	1/0					R ₀₃	I/O				
D4	I/0					R ₁₀	I/O				
D5	I/O					R11	1/0				
D ₆	I/0			·		R ₁₂	I/O				
D7	1/0					R13	I/O				
D8	I/O			·	1	R ₂₀	1/0				
D9	1/0					R ₂₁	I/O				f
D10	I/O					R22	I/O				
D11	1/0					R ₂₃	1/0				1
D12	I/O					R ₃₀	I/0				
D13	1/0					R ₃₁	I/O		-		
D14	1/0				1	R ₃₂	I/O				
D15	1/0				1	R ₃₃	I/O				<u> </u>
INT ₀	1			/	1						1
INT ₁	1			/	1				-		<u> </u>

☆ Specify the I/O composition with a mark of "○" in the applicable composition column. A : No pull up MOS B : With pull up MOS C : CMOS Output

(2) Oscillator & Halt

Halt Oscillator	Not Used	Used (Reset is applied when Halt release)	Used (Reset is not applied when Halt release)
Resistor			
Ceramic Resonator			
External Clock			

☆ Please check one section on the above chart.

(3) I/O State at "Halt" Mode

I/O State	
Enable	
Disable	

☆ Mark "✓" in "□" for the selected I/O state.

(4) Supply Voltage (V_{cc})

Supply Voltage (V _{CC})
5±0.5V
2.5V to 5.5V

☆ Mark "∨" in "□" for the selected supply voltage.

(5) Package

Package	
DP-42	
DP-42S	

☆ Mark '∨ " in "□" for the selected package.


HMCS45C(HD44820) HMCS45CL(HD44828)

The HMCS45C is the CMOS 4-bit single chip microcomputer which contains ROM, RAM, I/O and Timer/Event Counter on single chip. The HMCS45C is designed to perform efficient controller function as well as arithmetic function for both binary and BCD data. The CMOS technology of the HMCS45C provides the flexibility of microcomputers for battery powered and battery back-up applications.


- FEATURES
- 4-bit Architecture
- 2,048 Words of Program ROM (10 bits/Word) • 128 Words of Pattern ROM (10 bits/Word)
- 160 Digits of Data RAM (4 bits/Digit) .
- 44 I/O Lines and 2 External Interrupt Lines .
- **Timer/Event Counter** • •
- Instruction Cycle Time: HMCS45C; 10 µs HMCS45CL; 20 µs
- All Instructions except One Instruction; Single Word and Single Cycle
- **BCD Arithmetic Instructions**
- Pattern Generation Instruction
- Table Look Up Capability -
 - **Powerful Interrupt Function** 3 Interrupt Sources
 - 2 External Interrupt Lines
 - Timer/Event Counter
 - Multiple Interrupt Capability
- Bit Manipulation Instructions for Both RAM and I/O Option of I/O Configuration Selectable on Each Pin; Pull Up
- MOS or CMOS or Open Drain
- **Built-in Oscillator** ٠
- Built-in Power-on Reset Circuit (HMCS45C only) .
- Low Operating Power Dissipation; 2mW typ. •
- Stand-by Mode (Halt Mode); 50 µW max.
- **CMOS** Technology ٠
- Single Power Supply: HMCS45C; 5V±10% HMCS45CL: 2.5V to 5.5V

HMCS45C.HMCS45CL (FP-54) HMCS45C, HMCS45CL WWWWWWWWWWW (DP-64S)

PIN ARRANGEMENT



(Top View)



(ACL) is not built in HMCS45CL.

HMCS45C, HMCS45CL -----

■ HMCS45C ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%)

ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit	Remarks
Supply Voltage	Vcc	-0.3 to +7.0	v	
Terminal Voltage (1)	V _{T1}	-0.3 to V _{cc} +0.3	v	Except for terminals specified by VT2
Terminal Voltage (2)	V _{T2}	-0.3 to +10.0	v	Applied to only open-drain output pins and open-drain I/O common pins.
Maximum Total Output Current (1)	$-\Sigma I_{01}$	45	mA	[NOTE 3]
Maximum Total Output Current (2)	Σlo2	45	mA	[NOTE 3]
Operating Temperature	Topr	-20 to +75	r	
Storage Temperature	T _{stg}	-55 to +125	r	

[NOTE 1] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under the conditions of "ELECTRICAL [NOTE 2] All voltages are with respect to GND.
 [NOTE 3] Maximum Total Output Current is total sum of output currents which can flow out (or flow in) simultaneously.

1

ltem	Symbol	Teet (Conditions		Value		Unit	Note
item	Symbol	iest t	Jonations	min.	typ.	max.	01	NOU
Input "Low" Voltage	VIL			-	-	1.0	V	
Input "High" Voltage (1)	ViH1			$V_{cc}-1.0$	_	Vcc	V	2
Input "High" Voltage (2)	VIH2		•	$V_{cc} - 1.0$		10	V	3
Output "Low" Voltage	Vol	$I_{OL} = 1.6 mA$	•	- 1	_	0.8	V	
Output "High" Voltage (1)	VoH1	—I _{0н} =1.0mA		2.4	_	-	V	4
Output "High" Voltage (2)	Voh2	-Іон=0.01	-I _{0H} =0.01mA		_	-	V	5
Interrupt Input Hold Time	tINT				_	-	μS	
Interrupt Input Fall Time	tfINT				_	50	μS	
Interrupt Input Rise Time	trINT					50	μS	
Output "High" Current	Іон	V _{0H} =10V				3	μA	6
		V _{in} =0 to V		_	_	1.0		2
Input Leakage Current	իներություներությունենեսեսեսեսեսեսեսեսեսեսեսեսեսեսեսեսեսես	V _{in} =0 to 1	0V			3	μA	3
Pull up MOS Current	Ip	$V_{cc} = 5V$		60	_	250	μA	
Supply Current (1)	Icc1	V _{in} =V _{CC} , Ceramic Filter Oscillation		-	-	2	mA	7
Supply Current (2)	Icc2	V _{in} =V _{CC} , R _f Oscillation, External Clock Operation		-	-	1.0	mA	7
			$V_{in} = 0$ to V_{CC} $V_{in} = 0$ to $10V$	-	-	1	μA	2, 8
Standby I/O Leakage Current	lus	HLI = 1.0V	$V_{in}=0$ to 10V			3	μA	3, 8
Standby Supply Current	lccs	Vin=V _{CC} , H	LT=0.2V	-	-	10	μA	9
External Clock Operation				1			1 m	
External Clock Frequency	f _{cp}	T	· · · · · · · · · · · · · · · · · · ·	200	400	440	kHz	
External Clock Duty	Duty			45	50	55	%	
External Clock Rise Time	trcp		· · · · · · · · · · · · · · · · · · ·	0		0.2	μS	
External Clock Fall Time	tfcp			0	_	0.2	μS	
Instruction Cycle Time	Tinst	T _{inst} =4/f _{CD}		9.1	10	20	μS	
Internal Clock Operation (Rf Oscilla	ation)	·		4		1	L	
Clock Oscillation Frequency	fosc	$R_f=91k\Omega\pm$	2%	300	_	500	kHz	
Instruction Cycle Time	Tinst	T _{inst} =4/f _{OS}	c	8.0	-	13.3	μS	
Internal Clock Operation (Ceramic	Filter Oscillati	ion)		4		<u> </u>	L	L,
Clock Oscillation Frequency	fosc	Ceramic Fil	ter Circuit	392	-	408	kHz	
Instruction Cycle Time	Tinst	T _{inst} =4/f _{OS}		9.8	_	10.2	μS	

\bullet ELECTRICAL CHARACTERISTICS-1 (V_{cc}\!=\!5V\!\pm\!10\%,\,Ta\!=\!-20\% to +75%)

[NOTE 1] All voltages are with respect to GND.

[NOTE 2] This is applied to RESET, HLT, OSC1, INT0, INT1 and the With Pull up MOS or CMOS type of I/O pins.

[NOTE 3] This is applied to the Open Drain type of I/O pins.

[NOTE 4] This is applied to the CMOS type of 1/0 or Output pins. [NOTE 5] This is applied to the With Pull up MOS or CMOS type of 1/0 or Output pins.

[NOTE 6] This is applied to the Open Drain type of I/O or Output pins.

[NOTE 7] I/O current is excluded.

[NOTE 8] The Standby I/O Leakage Current is the I/O leakage current in the Halt and Disable State.

[NOTE 9] I/O current is excluded.

The Standby Supply Current is the supply current at V_{CC} = 5V ± 10% in the Halt State. The supply current in the case where the supply voltage falls to the Halt Duration Voltage is called the Halt Current (IDH), and it is shown in "ELECTRICAL CHARACTERISTICS-2."

HMCS45C, HMCS45CL -

●ELECTRICAL CHARACTERISTICS-2 (Ta=-20 to +75℃)

Reset and Halt

ltem	Symbol	Test Conditions		Unit		
Item	Symbol	Test Conditions	min.	typ.	max.	Unit
Halt Duration Voltage	. Vdн	HLT=0.2V	2.3	_	-	V
Halt Current	Ірн	$V_{in} = V_{CC}$ HLT = 0.2V, V _{DH} = 2.3V	_	-	10	μA
Halt Delay Time	tHD		100		-	μS
Operation Recovery Time	tRC		100	-	-	μS
ALT Fall Time	tfHLT			-	1000	μS
HLT Rise Time	trHLT		_	-	1000	μS
HLT "Low" Hold Time	tHLT		400	-	_	μS
·····		R _f Oscillation, External Clock Operation	0.1		-	
HLT "High" Hold Time	tOPR	Ceramic Filter Oscillation	4	-	-	— ms
Power Supply Rise Time	^t rCC	Built-in Reset, HLT=V _{CC}	0.1	-	10	ms
Power Supply OFF Time	tOFF	Built-in Reset, HLT=V _{CC}	1		-	ms
RESET Dulce Width (1)	tRST1	External Reset, V _{CC} =4.5 to 5.5V,HLT=V _{CC} (R _f Oscillation, External Clock Operation)	1		_	ms
RESET Pulse Width (1)	ווכחי	External Reset V_{cc} =4.5 to 5.5V, \overline{HLT} =V _{cc} (Ceramic Filter Oscillation)	4		_	ms
RESET Pulse Width (2)	tRST2	External Reset V _{CC} =4.5 to 5.5V,HLT=V _{CC}	2 · T _{inst}	-	_	μs
RESET Rise Time	trRST	External Reset V _{CC} =4.5 to 5.5V,HLT=V _{CC}	-	_	20	ms
RESET Fall Time	tfRST	External Reset V _{CC} =4.5 to 5.5V, HLT=V _{CC}	-	-	20	ms

[NOTE] All voltages are with respect to GND.

HMCS45CL ELECTRICAL CHARACTERISTICS (Vcc=2.5V to 5.5V)

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Remarks
Supply Voltage	Vcc	-0.3 to +7.0	V	
Terminal Voltage (1)	VT1	-0.3 to V _{cc} +0.3	V	Except for terminals specified by VT2
Terminal Voltage (2)	VT2	-0.3 to +10.0	V	Applied to only open-drain output pins and open-drain I/O common pins.
Maximum Total Output Current (1)	-Σlo1	45	mA	(Note 3)
Maximum Total Output Current (2)	Σlo2	45	mA	(Note 3)
Operating Temperature	Topr	-20 to +75	r	
Storage Temperature	T _{stg}	-55 to +125	τ	

[NOTE 1] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under the conditions of "ELECTRICAL CHARACTERISTICS-1, -2." If these conditions are exceeded, it could affect reliability of LSI.

[NOTE 2] All voltages are with respect to GND. [NOTE 3] Maximum Total Output Current is total sum of output currents which can flow out (or flow in) simultaneously.

•

ltem	Symbol	Teet	Conditions		Value		Unit	Note
item	Symbol	Test	Conditions	min.	typ.	max.	Unit	Note
Input "Low" Voltage	VIL			-	_	0.15 · V _{CC}	v	
Input "High" Voltage (1)	ViH1			0.85 · V _{CC}	_	Vcc	v	2
Input "High" Voltage (2)	ViH2			0.85 · V _{CC}	_	10	v	3
Output "Low" Voltage	Vol	$l_{OL} = 0.4 mA$	1	-	_	0.4	V	
Output "High" Voltage	Voн	-Іон=0.08	BmA	V _{cc} -0.4		-	v	4
Interrupt Input Hold Time	tINT			2.Tinst	_	-	μS	
Interrupt Input Fall Time	tfINT			-	_	50	μS	
Interrupt Input Rise Time	trINT				-	50	μS	
Output "High" Current	Іон	Von=10V	V _{0H} =10V		·	3	μA	5
		V _{in} =0 to V	V _{in} =0 to V _{CC}		_	1.0		2
Input Leakage Current	հե	V _{in} =0 to 1	ov		_	3	μA	3
Pull-up MOS Current	-lp	V _{cc} =3V		10	_	80	μA	
Supply Current	Icc	V _{in} =V _{CC} , V _{CC} =3V (f _{osc} /f _{CP} =200kHz) Rr Oscillation, External Clock Operation		_	_	140	μA	6
Standby I/O Leakage Current	ILS	HLT	V _{in} =0 to V _{CC}		<u> </u>	1	μA	2, 7
Standby I/O Leakage Current		=0.5V	Vin=0 to 10V	- 1	_	3	μA	3, 7
Standby Suzzly Suzzl		V _{in} =V _{CC}	V _{cc} =2.5 to 3.5V	-	-	6	μA	•
Standby Supply Current	lccs	HLT=0.1V	V _{cc} =2.5 to 5.5V		_	10	μA	8
External Clock Operation						• • •		
External Clock Frequency	fcp			130	200	240	kHz	
External Clock Duty	Duty			45	50	55	%	
External Clock Rise Time	trcp			0	_	0.2	μS	
External Clock Fall Time	tfcp			. 0		0.2	μS	
Instruction Cycle Time	Tinst	T _{inst} =4/f _{cp}		16.8	20	30.8	μS	
Internal Clock Operation (Rf Oscill	ation)							
		$\begin{array}{c} R_{f} = 180 k\Omega \\ V_{CC} = 2.5 tc \end{array}$		130	-	250	kHz	
Clock Oscillation Frequency	fosc	$R_f = 180k\Omega$ $V_{CC} = 2.5 tc$		130		350	Kr12	
	-	$T_{inst} = 4/f_{OS}$ $V_{CC} = 2.5$ to	•	16	_	30.8		
Instruction Cycle Time	Tinst	$V_{CC} = 2.5 \text{ to } 5.5 \text{ V}$ $T_{inst} = 4/f_{OSC},$ $V_{CC} = 2.5 \text{ to } 5.5 \text{ V}$		11.4	_	30.8	μS	

• FI FCTRICAL CHARACTERISTICS-1 ($V_{co}=2.5$ to 5.5V Ta = -20 to +75°)

NOTE 1 All voltages are with respect to GND. NOTE 2 This is applied to RESET, HLT, OSC1, INT0, INT1 and the With Pull up MOS or CMOS type of I/O pins. NOTE 3 This is applied to the Open Drain type of I/O pins.

[NOTE 4] This is applied to the CMOS type of I/O or Output pins.

[NOTE 5]' This is applied to the Open Drain type of I/O or Output pins.

NOTE 6] I/O current is excluded.

[NOTE 7] The Standby I/O Leakage Current is the I/O leakage current in the Halt and Disable State.

[NOTE 8] I/O current is excluded.

The Standby Supply Current is the supply current at V_{CC} = 2.5V to 5.5V in the Halt State. The supply current in the case where the supply voltage fails to the Halt Duration Voltage is called the Halt Current (IDH), and it is shown in "ELECTRICAL CHARACTERISTICS-2."

HMCS45C, HMCS45CL

●ELECTRICAL CHARACTERISTICS-2 (Ta = -20 to +75℃)

Reset and Halt

Item	Symbol	Test Conditions	Va	Unit	
item	Symbol	Test Conditions	min.	max.	Unit
Halt Duration Voltage	VDH	HLT=0.2V	2.0	-	V
Halt Current	Іон	$V_{in} = V_{CC}, HLT = 0.1V$ $V_{DH} = 2.0V$		10	μA
Halt Delay Time	tHD		200	-	μS
Operation Recovery Time	tRC		200	-	μS
HLT Fall Time	tfHLT		-	1000	μS
HLT Rise Time	trHLT		-	1000	μS
HLT "Low" Hold Time	tHLT		800	_	μS
HLT "High" Hold Time	tOPR	R _f Oscillation, External Clock Operation V _{CC} =2.5 to 5.5V	0.2	_	ms
RESET Pulse Width (1)	tRST1	External Reset, V_{cc} = 2.5 to 5.5V, HLT = V_{cc} (R _f Oscillation, External Clock Operation)	2	_	ms
RESET Pulse Width (2)	tRST2	External Reset, V_{cc} = 2.5 to 5.5V $\overline{HLT} = V_{cc}$	2 · T _{inst}		μS
RESET Fall Time	tfRST	HLT = V _{CC}		20	ms
RESET Rise Time	trRST	HLT=Vcc	_	20	ms

[NOTE] All voltages are with respect to GND.

SIGNAL DESCRIPTION

The input and output signals for the HMCS45C, shown in PIN ARRANGEMENT, are described in the following paragraphs.

• V_{CC} and GND

Power is supplied to the HMCS45C using these two pins. V_{CC} is power and GND is the ground connection.

RESET

This pin allows resetting of the HMCS45C at times other than the automatic resetting capability (ACL; Built-in Reset Circuit) already in the HMCS45C.

The HMCS45C can be reset by pulling RESET high. Refer to **RESET FUNCTION** for additional information.

OSC₁ and OSC₂

These pins provide control input for the built-in oscillator circuit. Resistor and capacitor, ceramic filter circuit, or an external oscillator can be connected to these pins to provide a system clock with various degrees of stability/cost tradeoffs.

Lead length and stray capacitance on these two pins should be minimized. Refer to OSCILLATOR for recommendations about these pins.

• HIT

This pin is used to place the HMCS45C in the Halt State. Refer to HALT FUNCTION for details of the Halt Mode.

TEST

This pin is not for user application and must be connected to Vcc

INT₀ and INT₁

These pins provide the capability for asynchronously applying external interrupts to the HMCS45C.

Refer to INTERRUPTS for additional information.

• R_{00} to R_{03} , R_{10} to R_{13} , R_{20} to R_{23} , R_{30} to R_{33} , R_{40} to R_{43} , \mathbf{R}_{50} to \mathbf{R}_{53} These 24 lines are arranged into six 4-bit Data Input/Output

Common Channels.

The 4-bit registers (Data I/O Register) are attached to these channels. Each channel is directly addressed by the operand of input/output instruction. Refer to INPUT/OUTPUT for additional information.

• R₆₀ to R₆₃ These 4 lines are the 4 bit Data Output Channel.

The 4-bit register (Data I/O Register) is attached to this channel. This channel is directly addressed by the operand of input/ output instruction. Refer to INPUT/OUTPUT for additional information.

 D₀ to D₁₅ These lines are 16 1-bit Discrete Input/Output Common Pins. The 1-bit latches are attached to these pins. Each pin is addressed by the Y register. The D_0 to D_3 pins are also addressed directly by the operand of input/output instruction. Refer to INPUT/ OUTPUT for additional information.

ROM

٠ **ROM Address Space**

ROM is used as a memory for the instructions and the patterns (constants). The instruction used in the HMCS45C consists of 10 bits. These 10 bits are called "a word", which is a unit for writing into ROM.

The ROM address is composed of the program area (0 page to 31 page) and the pattern area (61, 62 page) (64 words/page).

The ROM capacity is 2,176 words (1 word = 10 bits) in all. Only the program area can contain both the instructions and

the patterns (constants).

î

The ROM address space is shown in Figure 1.




Figure 1 ROM Address Space

• Program Counter (PC)

The program counter is used for addressing of ROM. It consists of the page part and the address part as shown in Figure 2.

P	age Pa	rt				- Addre	iss Pari	t —	$\overline{}$
PC10 PC9	PC8	PC7	PC ₆	PC₅	PC₄	PC3	PC2	PC1	PC ₀

Figure 2 Configuration of Program Counter

Once a certain value is loaded into a page part, the content is unchanged until other value is loaded by the program. The settable value of a page part is any number between 0 to 31.

The address part is a 6-bit polynomial counter and counts up for each instruction cycle time. The sequence in the decimal and hexa-decimal system is shown in Table 1. This sequence is circulating and has neither the starting nor ending point. It doesn't generate an overflow carry. Consequently, the program on a same page is executed in order unless the value of the page part is changed.

Table 1 Program Counter Address Part Sequence	Table	1	Program	Counter	Address	Part	Sequence
---	-------	---	---------	---------	---------	------	----------


Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal
63	3F	5	05	9	09
62	3E	11	OB	19	13
61	3D	23	17	38	26
59	3B	46	2E	12	oc
55	37	28	1C	25	19
47	2F	56	38	50	32
30	1E	49	31	37	25
60	3C	35	23	10	OA
57	39	6	06	21	15
51	33	13	OD	42	2A
39	27	27	1B	20	14
14	OE	54	36	40	28
29	1D	45	2D	16	10
58	3A	26	1A	32	20
53	35	52	34	0	00
43	2B	41	29	1	01
22	16	18	12	3	03
44	2C	36	24	7	07
24	18	8	08	15	OF
48	30	17	11	31	1F
33	21	34	22		
2	02	4	04		

• Designation of ROM Address and ROM Code

The page part of the ROM address is represented by decimal and the address part is divided into 2 parts (2 bits and 4 bits) and represented by hexa-decimal.

One word (10 bits) is divided into three parts (2 bits, 4 bits and 4 bits from the most significant bit O_{10}) and represented by hexadecimal. The examples are shown in Figure 3.

(a) ROM Address



(b) ROM Code





PATTERN GENERATION

The pattern (constants) can be accessed by the pattern instruction (P). The pattern can be written in any address of the ROM address space.

• Reference

ROM addressing for reference of the patterns is achieved by modifying the program counter with the accumulator, the B register, the Carry F/F and the operand p. Figure 4 shows how to modify the program counter. The address part is replaced with the accumulator and the lower 2 bits of B register, while the page part is ORed with the upper 2 bits of B register, the Carry F/F and the operand p (p_0 , p_1). The upper bit (p_2) of the operand is for referring to the pattern area.

The value of the operand p is 0 to 7.

The content of the program counter is only modified apparently and is not changed. Then the address is counted up after the execution of the pattern instruction and the next instruction is executed.

The execution time of this instruction is 2-cycle time.

Even when interrupt is enable, interrupt is disabled in the second cycle of the pattern instruction. However, the interrupt request is latched into the interrupt request F/F.

Generation

The pattern of referred ROM address is generated as the following two ways:

(i) The pattern is loaded into the accumulator and B register.

(ii) The pattern is loaded into the Data I/O registers R2 and R3.


Selection is determined by the command bits (O_9, O_{10}) in the pattern.

Mode (i) is performed when O_9 is "1" and mode (ii) is performed when O_{10} is "1".

Mode (i) and mode (ii) are simultaneously performed when both O_9 and O_{10} are "1".

The correspondence of each bit of the pattern is shown in Figure 5.

Examples of the pattern instruction usage is shown in Table 2.








Figure 5 Correspondence of Each Bit of Pattern

Be	fore	Executi	on		Referred	Destaura		After E	xecution	
PC Value	р	С	В	A	ROM Address	Pattern	В	A	R2	R3
0-3F	1	0	Α	0	10-20	12D	2	В	-	-
0-3F	7	1	4	0	61-00	22D	-		4	В
30-00	4	0/1	0	9	62-09	32D	2	В	4	В
30-00	4	0/1	F	9	63-39					

Table 2 Example of Pattern Instruction Usage

"-" means that the value is unchanged after the execution.

"O/1" means that either "O" or "1" will do.

BRANCH

ROM is accessed according to the program counter sequence and the program is executed. In order to jump to any address out of the sequence, there are four ways.

They are explained in the following paragraphs.

• BR

By BR instruction, the program branches to an address in the current page.

The lower 6 bits of ROM Object Code (operand a, O_6 to O_1) are transferred to the lower 6 bits of the program counter. This instruction is a conditional instruction and executed only when the Status F/F is "1". If it is "0", the instruction is skipped and the Status F/F becomes "1". The operation is shown in Figure 6.




Figure 6 BR Operation

LPU

By LPU instruction, the jump of page is performed.

The lower 5 bits of the ROM Object Code (operand u) are transferred to the page part of the program counter with a delay of 1 instruction cycle time. Therefore, the cycle just after the issuing of this instruction is on the same page and the page jump is performed at the next cycle.

This instruction is a conditional instruction and performed

only when the Status is "1". But the Status is unchanged (remains "0") even if it is skipped. The operation is shown in Figure 7.




Figure 7 LPU Operation

• BRL

By BRL instruction, the program branches to an address in any page.

This instruction is a macro instruction of LPU and BR instructions, which is divided into two instructions as follows.

BRL
$$a - b \rightarrow LPU$$
 a
 BR b

BRL instruction is a conditional instruction because of characteristics of LPU and BR instructions, and is executed only when the Status F/F is "1". If the Status F/F is "0", the instruction is skipped and the Status F/F becomes "1".

• TBR (Table Branch)

By TBR instruction, the program branches by the table.

The program counter is modified with the accumulator, the B register, the Carry F/F, the operand p. The method for modification is shown in Figure 8.




Figure 8 Modification of Program Counter by TBR Instruction

The accumulator and the lower 2 bits of B register are assigned into the address part of the program counter. The upper 2 bits of B register, Carry F/F, and the operand p_1 , p_0 are ORed with the page part of the program counter.

TBR instruction is executed regardless of the Status F/F, and does not affect the Status F/F.

SUBROUTINE JUMP

There are two types of subroutine jumps. They are explained in the following paragraphs.

• CAL

By CAL instruction, subroutine jump to an address in the Subroutine Page.

The Subroutine Page is 0 page.

The address next to CAL instruction address is pushed onto the stack ST1 and the contents of the stacks ST1, ST2 and ST3 are pushed onto the stacks ST2, ST3 and ST4 respectively as shown in Figure 9.




Figure 9 Subroutine Jump Stacking Order

The page part of the program counter is 0. The lower 6 bits (operand a, O_6 to O_1) of the ROM Object Code is transferred to the address part of the program counter.

The HMCS45C has 4 levels of stack (ST1, ST2, ST3 and

ST4) which allows the programmer to use up to 4 levels of subroutine jumps (including interrupts).

CAL is a conditional instruction and executed only when the Status F/F is "1". If the Status F/F is "0", it is skipped and the Status F/F changes to "1".

CALL

By CALL instruction, subroutine jump to an address in any page.

Subroutine jump to any address can be implemented by the subroutine jump to the page specified by LPU instruction.

This instruction is a macro instruction of LPU and CAL instructions, which is divided into two instructions as follows.

 $\begin{array}{c} \text{CALL} \quad a - b \rightarrow \text{LPU} \ a \\ \text{Subroutine jump to b address on a page} > \quad \text{CAL b} \end{array}$

CALL instruction is conditional because of characteristics of LPU and CAL instructions and is executed when the Status F/F is "1". If the Status F/F is "0", it is skipped and the Status F/F changes to "1"

RAM

RAM is a memory used for storing data and saving the contents of the registers. Its capacity is 160 digits (640 bits) where one digit consists of 4 bits.

Addressing of RAM is performed by a matrix of the file No. and the digit No.

The file No. is set in the X register and the digit No. in the Y register for reading, writing or testing. Specific digits in RAM can be addressed not via the X register and Y register. These digits are called "Memory Register (MR)", 0 to 15 (16 digits in all). The memory register can be exchanged with the accumulator by XAMR instruction.

The RAM address space is shown in Figure 10.

In an instruction in which reading from RAM and writing to RAM coexist (exchange between RAM and the register), reading precedes writing and the write data does not affect the read data.

The RAM bit manipulation instruction enables any addressed RAM bit to be set, reset or tested. The bit assignment is specified by the operand n of the instruction.

The bit test makes the Status F/F "1" and makes it "0" when the assigned bit is "0".

Correspondence between the RAM bit and the operand n is shown in Figure 11.

	Y	15	14	13		11	10	9	8	7	6	5	4	3	2	1	0	
X	i d	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	← digit No
0	0	-																
-	-	-																
2	7	-																
e	с																	
4	4	-]
5	a																	
9	g	-																
7	7	-																
8~11	œ	-																
12-15	თ	MR15	MR14	MR13	MR12	MR11	MR10	MR9	MR8	MR7	MRG	MR5	MR4	MR3	MR2	MR1	MRO	-

file No.

* The file 8 is selected when X register has any value in 8 to 11, and the file 9 is selected when 12 to 15.






Figure 11 RAM Bit and Operand n

REGISTER

The HMCS45C has six 4-bit registers and two 1-bit registers available to the programmer. The 1-bit registers are the Carry F/F and the Status F/F. They are explained in the following paragraphs.

• Status F/F (S)

The Status F/F latches the result of logical or arithmetic operations (Not Zero, Overflow) and bit test operations. The Status F/F affects conditional instructions (LPU, BR and CAL instructions). These instructions are executed only when the Status F/F is "1". If it is "0", these instructions are skipped and the Status F/F becomes "1".

HMCS45C, HMCS45CL

Accumulator (A; A Register) and Carry F/F (C)

The result of the Arithmetic Logic Unit (ALU) operation (4 bits) and the overflow of the ALU are loaded into the accumulator and the Carry F/F. The Carry F/F can be set, reset or tested. Combination of the accumulator and the Carry F/F can be right or left rotated. The accumulator is the main register for ALU operation and the Carry F/F is used to store the overflow generated by ALU operation when the calculation of two or more digits (4 bits/digit) is performed.

• B Register (B)

The result of ALU operation (4 bits) is loaded into this register. The B register is used as a sub-accumulator to stack data temporarily and also used as a counter.

X Register (X)

The result of ALU operation (4 bits) is loaded into this register. The X register has exchangeability for the SPX register. The X register addresses the RAM file and is composed of 4-bit register.

SPX Register (SPX)

The SPX register has exchangeability for the X register.

The SPX register is used to stack the X register and expand the addressing system of RAM in combination with the X register. It is composed of 4-bit register.

Y Register (Y)

The result of ALU operation (4 bits) is loaded into this register. The Y register has exchangeability for the SPY register. The Y register can calculate itself simultaneously with transferring data by the bus lines, which is usable for the calculation of two or more digits (4 bits/digit). The Y register addresses the RAM digit and 1-bit Discrete I/O.

• SPY Register (SPY)

The SP \overline{Y} register has exchangeability for the Y register. The SPY register is used to stack the Y register and expand the addressing system of RAM and 1-bit Discrete I/O in combination with the Y register.

INPUT/OUTPUT

4-bit Data Input/Output Channel (R)

The HMCS45C has four 4-bit Data I/O Common Channels (R0, R1, R2, R3).

The 4-bit registers (Data I/O Register) are attached to R1, R2 and R3 channels.

Each channel is directly addressed by the operand p of input/ output instruction.

The data is transferred from the accumulator and the B register to the Data I/O Registers R0 to R3 via the bus lines. Pattern instruction enables the patterns of ROM to be taken into the Data I/O Registers R2 and R3.

Input instruction enables the 4-bit data to be sent to the accumulator and the B register from R0 to R3. Note that, since the Data I/O Register output is directly connected to the pin even during execution of input instruction, the input data is wired logic of the Data I/O Register output and the pin input.

Therefore, the Data I/O Register should be set to 15 (all bits of the Data I/O Register is "1") not to affect the pin input before execution of input instruction.

The block diagram is shown in Figure 12. The I/O timing is shown in Figure 13.

• 1-bit Discrete Input/Output Common Terminals (D)

The HMCS45C has 16 1-bit Discrete I/O Common Terminals. The 1-bit Discrete I/O Common Terminal consists of a 1-bit latch and a I/O common pin.

The 1-bit Discrete I/O is addressed by the Y register. The addressed latch can be set or reset by output instruction and "0" and "1" a level can be tested with the addressed pin by input instruction.

Note that, since the latch output is directly connected to the pin even during execution of input instruction, the input data is wired logic of the latch output and the pin input. Therefore, the latch should be set to "1" not to affect the pin input before execution of input instruction.

The D_0 to D_3 terminals are also addressed directly by the operand n of input/output instruction and can be set or reset.

The block diagram is shown in Figure 14 and the I/O timing is shown in Figure 15.

I/O Configuration

The I/O configuration of each pin can be specified among Open Drain and With Pull up MOS using a mask option as shown in Figure 16.




Figure 12 4-bit Data I/O Block Diagram







Figure 13 4-bit Data I/O Timing












Figure 15 1-bit Discrete I/O Timing


HMCS45C, HMCS45CL

(a) Configuration of Output Pin



(b) Configuration of I/O Pin





* When "Disable" is specified for the I/O State at the Halt State, the I/O Enable signal shown in the figure turns off the input circuit, Pull up MOS and NMOS output and sets CMOS output to high impedance (PMOS, NMOS; OFF).

Figure 16 I/O Configuration

TIMER/COUNTER

The timer/counter consists of the 4-bit counter and the 6-bit prescaler as shown in Figure 17. The 4-bit counter may be loaded under program control and is incremented toward 15 by the prescaler overflow output pulse or the input pulse of INT₁ pin (its leading edge is counted). The clock input to the counter is selected by the CF F/F. When the CF F/F is "0", the clock input is the prescaler overflow output pulse (Timer Mode). When the CF F/F is "1", the clock input is the input pulse of INT₁ pin (Counter Mode). When the counter reaches zero (returns from 15 to zero), the overflow output pulse is generated and the counter continues to count $(14 \rightarrow 15 \rightarrow 0 \rightarrow 1 \rightarrow 2 \cdots)$.

The TF F/F is a flip-flop which masks interrupts from the timer/counter. It can be set and reset by interrupt instruction. If the overflow output pulse of the counter is generated when the TF F/F is reset (" 0°), an interrupt request occurs and the TF F/

F becomes "1". If the overflow output pulse is generated when the TF F/F is set ("1"), no interrupt request occurs. The TTF instruction enables the TF F/F to be tested.

The prescaler is a 6-bit frequency divider. It divides a system clock (instruction frequency) by 64 into the overflow output pulses of "instruction frequency + 64".

The prescaler is cleared when data is loaded into the counter (by LTA or LTI instruction). The frequency division is 0 when the prescaler is cleared. At the 64th clock, an overflow output pulse is generated from the prescaler. During operation of the LSI, the prescaler is operating and cannot be stopped. The relation between the specified value of the counter and specified time in the Timer Mode is shown in Table 3.

The pulse width of the INT_1 pin in the Counter Mode must be at least 2-cycle time for both "High" and "Low" levels as shown in Figure 18.

Ł




Figure 17 Timer/Counter Block Diagram

Specified Value	Number of cycles	Time (ms)	Specified Value	Number of cycles	Time (ms)
0	1,024	10.24	8	512	5.12
1	960	9.60	9	448	4.48
2	896	8.96	10	384	3.84
3	832	8.32	11	320	3.20
4	768	7.68	12	256	2.56
5	704	7.04	13	192	1.92
6	640	6.40	14	128	1.28
7 576		5.76	15	64	0.64

Table 3 Timer Range

[NOTE] Time is based on instruction frequency 100kHz. (one instruction cycle = 10μ s)




Figure 18 The Pulse Width of the INT₁ pin in the Counter Mode

INTERRUPT

The HMCS45C can be interrupted in two different ways: through the external interrupt input pins (INT_0, INT_1) and the timer/counter interrupt request. When any interrupt occurs, processing is suspended, the Status F/F is unchanged, the present program counter is pushed onto the stack ST1 and the contents of the stacks ST1, ST2 and ST3 are pushed onto the stacks ST2, ST3 and ST4 respectively. At that time, the Interrupt Enable F/F (I/E) is set and the address jumps to a fixed destination (Interrupt Address), and then the interrupt routine is executed. Stacking the registers other than the program counter must be performed by the program. The interrupt routine must end with RTNI (Return Interrupt) instruction.

The Interrupt Address:

Input Interrupt Address

1 Page 3F Address Timer/Counter Interrupt Address

0 Page 3F Address

The input interrupt has priority over the timer/counter interrupt. The INT₀ and INT₁ pin have an interrupt request function.

Each terminal consists of a circuit which generates leading pulse and the interrupt mask F/F (IF0, IF1). An interrupt is enabled (unmasked) when the IF0 F/F or IF1 F/F is reset. When the INT_0 or INT, pin changes from "0" to "1" (from "Low" level to "High" level), a leading pulse is generated to produce an interrupt request. At the same time, the IF0 F/F or IF1 F/F is set. When the IF0 F/F or IF1 F/F is set, the interrupt masking for the pin will result. (If a leading pulse is generated, no interrupt request occurs.)


An interrupt request generated by the leading pulse is latched into the input interrupt request F/F (I/RI) on the input side. If the Interrupt Enable F/F (I/E) is "1" (Interrupt Enable State), an interrupt occurs immediately and the I/RI F/F and the I/E F/ F are reset. If the I/E F/F is "0" (Interrupt Disable State), the I/ RI F/F is held at "1" until the HMCS45C gets into the Interrupt Enable State.

The IF0 F/F, the IF1 F/F, the INT_0 pin and the INT_1 pin can be tested by interrupt instruction. Therefore, the INT_0 and the INT_1 can be used as additional input pins with latches.


The INT_0 pin and INT_1 pin can be provided with Pull up MOS using a mask option as shown in Figure 19.

An interrupt request from the timer/counter is latched into the timer interrupt request F/F (I/RT). The succeeding operations are the same as an interrupt from the input. Only the exception is that, since an interrupt from the input precedes a timer/counter interrupt, the input interrupt occurs if both the I/ RI F/F and the I/RT F/F are "1" (when the input interrupt and the timer/counter interrupts are generated simultaneously). During this processing, the I/RT F/F remains "1". The timer/counter interrupt can be implemented after the input interrupt processing is achieved.

The interrupt circuit block diagram is shown in Figure 20.








* When "Disable" is specified for the I/O State at the Halt State, the I/O Enable signal shown in the figure turns off the input circuit and Pull up MOS.

Figure 19 Configuration of INT₀ and INT₁



IFO, IF1 : Set has priority over reset.

Figure 20 Interrupt Circuit Block Diagram

RESET FUNCTION


The reset is performed by setting the RESET pin to "1" ("High" level) and the HMCS45C gets into operation by setting it to "0" ("Low" level). Refer to Figure 21. Moreover, the HMCS45C has the automatic reset function (ACL; Built-in Reset Circuit). The Built-in Reset Circuit restricts the rise condition of the power supply. Refer to Figure 22. When the Built-in Reset Circuit is used, RESET should be connected to V_{SS}.

Internal state of the HMCS45C are specified as follows by the

reset function.

- Program Counter (PC) is set to 3F address on 31 page (31-3F).
- I/RI, I/RT, I/E and CF are reset to "0".
- IF0, IF1 and TF are set to "1".
- Reset/Set of I/O latch and register (D₀ to D₁₅, R0 to R6) are set to "1"


Note that other blocks (Status, Register, Timer/Counter, RAM, etc.) are not cleared.



. tRST1 includes the time required from the power ON until the operation gets into the constant state.

· tRST2 is applied when the operation is in the constant state.

Figure 21 RESET Timina



tOFF specifies the period when the power supply is OFF in the case that a short break of the power supply occurs and the power supply ON/OFF is repeated.

Figure 22 Power Supply Timing for Built-in Reset Circuit

HALT FUNCTION

When the HLT pin is set to "0" ("Low" level), the internal clock stops and all the internal statuses (RAM, the Registers, the Carry F/F, the Status F/F, the Program Counter, and all the internal statuses) are held. Because all internal logic operation stop, power consumption is reduced. There are two input/output statuses in the Halt State. The user should specify either "Enable" or "Disable" using a mask option at the time of ordering ROM.

"Enable" Output The Status before the Halt State is held.

-Pull up MOS...ON

LInput...... No relation to "Halt" Since Pull up MOS is ON, Pull up MOS current flows with output "0" ("Low" level) in the Halt State (NMOS;ON). When an input signal changes, transmission current flows into an input circuit. Also, current flows into Pull up MOS. These currents are added to the Stand-by Supply Current (or Halt Current).

Both input and output are at high impedance state. Since an input circuit is OFF, any current other than the Stand-by Supply Current (or Halt Current) does not flow even if an input signal changes. When the HLT pin is set to "1" ("High" level), the HMCS-

45C gets into operation from the status just before the Halt State. The halt timing is shown in Figure 23.

CAUTION

If, during the Halt State, the external reset input is applied (RESET = "1" ("High" level)), the internal status is not held.




Figure 23 Halt Timing

OSCILLATOR


The HMCS45C contains its own oscillator and frequency divider (CPG). The user can obtain the desired timing for operation of the LSI by merely connecting an resistor Rf or ceramic filter circuit (Internal Clock Operation).

(a) Internal Clock Operation Using Resistor Rf




Wiring of OSC1 and OSC2 terminals should be as short as possible because the oscillation frequency is modified by capacitance of these terminals.

(b) Internal Clock Operation Using Ceramic Filter Circuit (Built-in CPG; Ceramic Filter Oscillator) (This is not applied to HMCS45CL.)



circuit constants carefully on your application.

(c) External Clock Operation (External CPG)





The OSC₁ clock frequency is internally divided by four to pro-

duce the internal system clocks. The user may exchange the external parts for the same LSI to

select either of these two operational modes as shown in Figure 24. There is no need of specifying it by using the mask option.

■ INSTRUCTION LIST The instructions of the HMCS45C are listed according to their functions, as shown in Table 4.

Group	Mnemonic	Function	Status
	LAB	B → A	
	LBA	$A \rightarrow B$	
Register · Register	LAY	$Y \rightarrow A$	
Instruction	LASPX	SPX → A	
	LASPY	SPY → A	
	XAMR m	A ↔ MR (m)	
	LXA	$A \rightarrow X$	
	LYA	$A \rightarrow Y$	
	LXI i	$i \rightarrow X$	
	LYI i	i → Y	
	IY	$Y+1 \rightarrow Y$	NZ
RAM Address Register	DY	$Y-1 \rightarrow Y$	NB
Instruction	AYY	$Y + A \rightarrow Y$	c
	SYY	$Y - A \rightarrow Y$	NB
	XSPX	X ↔ SPX	
	XSPY	Y ↔ SPY	
	XSPXY	X ↔ SPX, Y ↔ SPY	
	LAM (XY)	$M \rightarrow A (XY \leftrightarrow SPXY)$	
	LBM (XY)	$M \rightarrow B (XY \leftrightarrow SPXY)$	
RAM · Register	XMA (XY)	M ↔ A (XY ↔ SPXY)	
Instruction	XMB (XY)	$M \leftrightarrow B (XY \leftrightarrow SPXY)$	
	LMAIY (X)	$A \rightarrow M, Y+1 \rightarrow Y (X \leftrightarrow SPX)$	NZ
	LMADY (X)	$A \rightarrow M, Y-1 \rightarrow Y (X \leftrightarrow SPX)$	NB
	LMIIY i	$i \rightarrow M, Y+1 \rightarrow Y$	NZ
Immediate Transfer	LALI	i → A	
Instruction	LBI i	i → B	
	Ali	A+i → A	С
	IB	B+1 → B	NZ
	DB	B-1 → B	NB
	AMC	$M + A + C (F/F) \rightarrow A$	С
	SMC	$M - A - \overline{C} (F/F) \rightarrow A$	NB
	AM	M+A → A	С
	DAA	Decimal Adjustment (Addition)	
	DAS	Decimal Adjustment (Subtraction)	
Arithmetic Instruction	NEGA	$\overline{A}+1 \rightarrow A$	
	СОМВ	B → B	
	SEC	"1" → C (F/F)	
	REC	"0" → C (F/F)	
	тс	Test C (F/F)	C (F/F)
	ROTL	Rotation Left	
	ROTR	Rotation Right	
	OR	$A \cup B \rightarrow A$	

(to be continued)

ł

- HMCS45C, HMCS45CL

Group	Mnemonic	Function	Status
	MNEI i	M ≠ i	NZ
	YNEI i	Y≠i	NZ
	ANEM	A ≠ M	NZ
Compare Instruction	BNEM	B≠M	NZ
	ALEI i	A ≦ i	NB
	ALEM	A ≦ M	NB
	BLEM	B ≤ M	NB
	SEM n	"1" → M (n)	
RAM Bit Manipulation	REM n	"O" → M (n)	
Instruction	TMin	Test M (n)	M(n)
	BR a	Branch on Status 1	1
	CAL a	Subroutine Jump on Status 1	1
ROM Address	LPU u	Load Program Counter Upper on Status 1	
Instruction	TBR p	Table Branch	
	RTN	Return from Subroutine	
	SEIE	"1" → I/E	
	SEIFO	"1" → IFO	
	SEIF1	"1" → IF1	
	SETF	"1" → TF	
	SECF	"1" → CF	
	REIE	"O" → I/E	
	REIFO	"0" → IF0	
	REIF1	"0" → IF1	
	RETF	"0" → TF	
Interrupt Instruction	RECF	"0" → CF	
	TIO	Test INTo	INTo
	TI1	Test INT1	INT
	TIFO	Test IFO	IFO
	TIF1	Test IF1	IF1
	TTF	Test TF	TF
	LTLi	i → Timer/Counter	
	LTA	A → Timer/Counter	
	LAT	Timer/Counter → A	
	RTNI	Return Interrupt	
	SED	"1" → D (Y)	
	RED	"0" → D (Y)	
	TD	Test D (Y)	D(Y)
	SEDD n	"1" → D (n)	2(1)
nput/Output	REDD n	$"O" \rightarrow D(n)$	
Instruction		$B(p) \rightarrow A$	
	LAR p	$R(p) \rightarrow B$	
		$n(p) \rightarrow b$ $A \rightarrow R(p)$	
		$A \rightarrow n(p)$ $B \rightarrow R(p)$	
	LRB p P p	B → R (p) Pattern Generation	
	гр NOP	No Operation	

HMCS45C, HMCS45CL -----

[NOTE]	1.	(XY) aft	er a mnemonic code	has four meanings as follows.
		Mr	emonic only	Instruction execution only
		Mr	emonic with X	After instruction execution, X ↔ SPX
		Mr	emonic with Y	After instruction execution, Y ++ SPY
		Mr	emonic with XY	After instruction execution, X ↔ SPX, Y ↔ SPY
		[Example]	LAM	$\mathbf{M} \rightarrow \mathbf{A}$
			LAMX	$M \rightarrow A, X \leftrightarrow SPX$
			LAMY	$M \rightarrow A, Y \leftrightarrow SPY$
			LAMXY	$M \rightarrow A, X \leftrightarrow SPX, Y \leftrightarrow SPY$
	2.	Status colu	mn shows the factor	which brings the Status F/F "1" under judgement instruction or instruction accompanying the judgement.
		NZ	······ALU Not Zer	
		с	······ALU Overflov	v in Addition, that is, Carry
		NB	······ALU Overflov	v in Subtraction, that is, No Borrow
		Ex	cept above ······Co	ntents of the status column affects the Status F/F directly.
	З.	The Carry	F/F (C(F/F)) is not alv	vays affected by executing the instruction which affects the Status F/F.
		Instruction	s which affect the Ca	arry F/F are eight as follows.
			AMC	SEC
			SMC	REC
			DAA	ROTL

DAS ROTR

All instruction except the pattern instruction (P) are executed in 1 instruction cycle. The pattern instruction (P) is executed in 2 instruction cycles.

ł

-HMCS45C, HMCS45CL

Date	
Customer's Name	
ROM CODE ID	
Hitachi P/N	

(1) 1/0

Pin	· 1/0		I/O Option		Remarks	Pin	1/0		I/O Option	<u></u>	Remarks
Name	1/0	Α	В	С	Remarks	Name	1/0	Α	В	С	Remarks
Do	i/0					R ₀₀	1/0				
D1	I/0					R ₀₁	1/0				
D2	I/O					R ₀₂	I/O				
D ₃	I/O					R ₀₃	I/0				
D4	I/0					R ₁₀	I/O				
D5	I/0					R11	I/O				
D ₆	I/O					R12	1/0				
D7	1/0					R13	I/O				
D8	I/0					R ₂₀	I/0				
D9	I/0					R ₂₁	I/O				
D10	I/O					R ₂₂	I/O				
D11	I/O					R ₂₃	I/0				
D12	I/O					R ₃₀	I/O				
D13	I/0					R ₃₁	1/0		-		
D14	I/0					R ₃₂	I/0				
D15	1/0					R ₃₃	I/0				
						R40	I/O				
						R41	I/O				
						R42	1/0				
						R43	I/O				
						R50	I/0				
						R51	I/O				
						R52	I/0				
						R53	I/0				
						R60	0				· · · · · ·
						R61	0				
INT ₀	1			/		R62	0				
INT ₁	1			/		R63	0	·			

☆ Specify the I/O composition with a mark of "○" in the applicable composition column. A : No pull up MOS B : With pull up MOS C : CMOS Output

(2) Oscillator & Halt

Halt	Not Used	Used (Reset is applied when Halt release)	Used (Reset is not applied when Halt release)
Resistor			
Ceramic Resonator			
External Clock			

(3) I/O State at "Halt" Mode

 1/0) State
Enable	
Disable	

☆ Mark "v " in "□" for the selected I/O state.

(4) Supply Voltage (V_{CC})

Supply Voltage (V _{CC})
5±0.5V
2.5V to 5.5V

☆ Mark "∨" in "□" for the selected supply voltage.

(5) Package

Package
FP-54
DP-64S

☆ Mark "∨ " in "□" for the selected package.

HMCS46C(HD44840),-HMCS46CL(HD44848)

The HMCS46C is the CMOS 4-bit single chip microcomputer which contains ROM, RAM, I/O and Timer/Counter on single chip. The HMCS46C is designed to perform efficient controller function as well as arithmetic function for both binary and BCD data. The CMOS technology of the HMCS46C provides the flexibility of microcomputers for battery powered and battery back-up applications.

FEATURES

- 4-bit Architecture
- 4,096 Words of Program ROM and Pattern ROM (10 bits/ Word)
- 256 Digits of Data RAM (4 bits/Digit)
- 32 I/O Lines and 2 External Interrupt Lines
- Timer/Counter
- Instruction Cycle Time;
 - HMCS46C: 5µs
 - HMCS46CL: 20µs
- All Instructions except One Instruction; Single Word and Single Cycle
- BCD Arithmetic Instructions
- Pattern Generation Instruction
 Table Look Up Capability —
- Powerful Interrupt Function
 - 3 Interrupt Sources
 - 2 External Interrupt Lines
 - Timer/Counter
 - Multiple Interrupt Capability
- Bit Manipulation Instructions for Both RAM and I/O
- Option of I/O Configuration Selectable on Each Pin; With Puil up MOS or CMOS or Open Drain
- Built-in Oscillator
- Built-in Power-on Reset Circuit (HMCS46C only)
- Low Operating Power Dissipation; 3.3mW typ.
- Stand-by Mode (Half Mode); 66µW max.
- CMOS Technology
- Single Power Supply;
 - HMCS46C: 5V ± 10% HMCS46CL: 2.5V to 5.5V








PIN ARRANGEMENT

⊂ □DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD	HMCS46C HMCS46CL	
--	---------------------	--

BLOCK DIAGRAM



HMCS46C, HMCS46CL -

■ HMCS46C ELECTRICAL CHARACTERISTICS (V_{CC}= 5V ± 10%)

• ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit	Remarks
Supply Voltage	V _{cc}	-0.3 to +7.0	V	
Terminal Voltage (1)	V _{T1}	-0.3 to V _{CC} + 0.3	v	Except for the terminals specified by V_{T2}
Terminal Voltage (2)	V _{T2}	-0.3 to +10.0	v	Applied to the Open Drain type of Output pins and Open Drain type of I/O pins.
Maximum Total Output Current (1)	-Σl ₀₁	45	mA	[NOTE 3]
Maximum Total Output Current (2)	Σι ₀₂	45	mA	[NOTE 3]
Operating Temperature	T _{opr}	-20 to +75	°C	
Storage Temperature	T _{stg}	-55 to +125	°C	

[NOTE 1] Parmanent LSI damage may occur if "Maximum Ratings" are exceeded. Normal operation should be under the conditions of "ELECTRICAL CHARACTERISTICS -1, -2." If these conditions are exceeded, it could be cause of malfunction of LSI and affects reliability of LSI.

[NOTE 2] All voltages are with respect to GND.

[NOTE 3] The Maximum Total Output Current is total sum of output currents which can flow out (or flow in) from or into the I/O pins and Output pins simultaneously.

.

• ELECTRICAL CHARACTERISTICS-1 ($V_{CC} = 5V \pm 10\%$, Ta = -20°C to +75°C)

Item Symbol Test Conditions min. Input "Low" Voltage VIL - - Input "High" Voltage (1) VIH1 V _{CC} - 1.0 - Input "High" Voltage (2) VIH2 V _{CC} - 1.0 -	typ. 	max.	Unit	Note
Input "High" Voltage (1) V _{IH1} V _{CC} - 1.0	-			1
		1.0	V	
Input "High" Voltage (2) VIII-2 Voc - 1.0	-	V _{cc}	v	2
	-	10	V	3
Output "Low" Voltage V _{OL} I _{OL} = 1.6mA -	-	0.8	V	
Output "High" Voltage (1) V _{OH1} -I _{OH} = 1.0mA 2.4	-	-	V	4
Output "High" Voltage (2) V _{OH2} -I _{OH} = 0.01mA V _{CC} - 0.3	-	-	V	5
Interrupt Input Hold Time t _{INT} 2. Tinst	-	-	μs	
Interrupt Input Fall Time t _{fINT} –	-	50	μs	
Interrupt Input Rise Time t _{rINT} -	-	50	μs	
Output "High" Current I _{OH} V _{OH} = 10V -	-	3	μA	6
V _{in} = 0 to V _{CC} -	-	1		2
Input Leakage Current I _{IL} V _{in} = 0 to 10V -	-	3	μA	3
Pull up MOS Current -I _P V _{CC} = 5V 60	-	250	μA	
Supply Current (1) I_{CC1} $Ceramic Filter - Oscillation, (fosc = 800kHz)$	-	2.0	mA	
Supply Current (2) $I_{CC2} = 800 \text{ kHz} $ $- \text{External Clock} $	1	0.85	mA	7
Standby I/O Leakage HLT $V_{in} = 0 \text{ to } V_{CC}$ – Current = 1.0V $V_{in} = 0 \text{ to } V_{CC}$	I	1	μA	5, 8
	-	3	μA	6, 8
Standby Supply Current I _{CCS} V _{in} =V _{CC} , HLT = 0.2V –	-	12	μA	9
External Clock Operation				r
External Clock Frequency f _{cp} 350	-	850	kHz	
External Clock Duty Duty 45	50	55	%	
External Clock Rise Time t _{rcp} 0	-	0.2	μs	
External Clock Fall Time t _{fcp} 0	-	0.2	μs	
Instruction Cycle Time $T_{inst} = 4/f_{cp}$ 4.7	-	11.4	μs	1
Internal Clock Operation (R _f Oscillation)			_	
Clock Oscillation Frequency f_{osc} $R_f = 51k\Omega \pm 2\%$ 540	-	900	kHz	
Instruction Cycle Time T _{inst} T _{inst} = 4/f _{osc} 4.4	-	7.4	μs	
Internal Clock Operation (Ceramic Filter Oscillation)			,	
Clock Oscillation Frequency f _{osc} Ceramic Filter Circuit 784	-	816	kHz	
Instruction Cycle Time T _{inst} T _{inst} = 4/f _{osc} 4.9	-	5.1	μs	

[NOTE 1] All voltages are with respect to GND.

[NOTE 2] This is applied to RESET, HLT, OSC, , INT, INT, and the with Pull up MOS or CMOS type of I/O pins.

[NOTE 3] This is applied to the Open Drain type of I/O pins.

[NOTE 4] This is applied to the CMOS type of I/O pins.

[NOTE 5] This is applied to the with Pull up MOS or CMOS type of I/O pins.

[NOTE 6] This is applied to the Open Drain type of I/O pins.

[NOTE 7] I/O current is excluded.

[NOTE 8] The Standby I/O Leakage Current is the I/O leakage current in the Halt and Disable State.

[NOTE 9] I/O current is excluded.

The Standby Supply Current is the supply current at V_{CC} = 5V ± 10% in the Halt State. The supply current in the case where the supply voltage falls to the Halt Duration voltage is called the Halt Current (I_{DH}), and it is shown in "ELECTRICAL CHARACTERISTICS -2."

HMCS46C, HMCS46CL -

• ELECTRICAL CHARACTERISTICS-2 (Ta = -20°C to +75°C)

Reset and Halt

Item	Symbol	Test Conditions	Va	Unit		
Rem	Symbol	Test Conditions	min.	min. max.		
Halt Duration Voltage	V _{DH}	HLT = 0.2V	2.3	-	v	
Halt Current	I _{DH}	V _{in} = V _{CC} HLT = 0.2V, V _{DH} = 2.3V	-	12	μA	
Halt Delay Time	t _{HD}		100	-	μs	
Operation Recovery Time	t _{RC}		100	-	μs	
HLT Fall Time	t _{fHLT}		-	1000	μs	
HLT Rise Time	t _{rHLT}		-	1000	μs	
HLT "Low" Hold Time	t _{HLT}		400	-	μs	
HLT "High" Hold Time	topp	R _f Oscillation, External Clock Operation	0.1	-	ms	
	0.11	Ceramic Filter Oscillation	4	-		
Power Supply Rise Time	trcc	Built-in Reset, HLT = V _{CC}	0.1	10	rhs	
Power Supply OFF Time	toff	Built-in Reset HLT = V _{CC}	1	-	ms	
		External Reset V _{CC} = 4.5 to 5.5V, HLT = V _{CC} (R _f Oscillation, External Clock Operation)	1			
RESET Pulse Width (1) t _{RST1}		External Reset V_{CC} = 4.5 to 5.5V, HLT = V_{CC} (Ceramic Filter Oscillation)	4	-	ms	
RESET Pulse Width (2)	t _{RST2}	External Reset V _{CC} = 4.5 to 5.5V, HLT = V _{CC}	2.T _{inst}	-	μs	
RESET Fall Time	t _{fRST}		-	20	ms	
RESET Rise Time	t _{rRST}		-	20	ms	

[NOTE] All voltages are with respect to GND.

= HMCS46CL ELECTRICAL CHARACTERISTICS (2.5V to 5.5V)

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Remarks
Supply Voltage	Vcc	-0.3 to +7.0	V	
Terminal Voltage (1)	V _{T1}	-0.3 to V _{CC} + 0.3	V	Except for the terminals specified by V _{T2}
Terminal Voltage (2)	V _{T2}	-0.3 to +10.0	v	Applied to the Open Drain type of Output pins and Oper Drain type of I/O pins.
Maximum Total Output Current (1)	-Σl ₀₁	45	mA	[NOTE 3]
Maximum Total Output Current (2)	ΣΙ02	45	mA	[NOTE 3]
Operating Temperature	Topr	-20 to +75	°C	
Storage Temperature	Teta	-55 to +125	°C	

[NOTE 1] Permanent LSI damage may occur if "Maximum Ratings" are exceeded. Normal operation should be under the conditions of "ELECTRI-CAL CHARACTERISTICS -1, -2." If these conditions are exceeded, it could be cause of maifunction of LSI and affects reliability of LSI.

[NOTE 2] All voltages are with respect to GND.

[NOTE 3] The Maximum Total Output Current is total sum of output currents which can flow out (or flow in) from or into the I/O pins and Output pins simultaneously.

ltem	Symbol	т	est Condition		Value		Unit	Not
item	Symbol		est condition	min.	typ.	max.		
Input "Low" Voltage	VIL					0.15·V _{CC}	V	
Input "High" Voltage (1)	V _{IH1}			0.85 V _{CC}	-	V _{CC}	V	2
Input "High" Voltage (2)	V _{IH2}			0.85 · V _{CC}	-	10	v	3
Output "Low" Voltage	VOL	I _{OL} = 0	.4 mA	-	-	0.4	v	
Output "High" Voltage	V _{OH}	-I _{OH} =	0.08 mA	V _{CC} -0.4	-	_	V	4
Interrupt Input Hold Time	tINT		<u> </u>	2.Tinst	-	-	μs	
Interrupt Input Fall Time	tfINT			. –	-	50	μs	
Interrupt Input Rise Time	t _{rINT}			-	-	50	μs	
Output "High" Level Current	Іон	V _{OH} =	10 V	_	-	3	μA	6
		V _{in} = 0	to V _{CC}	-	-	1.0		2
Input Leakage Current	11	V _{in} = 0	to 10V	-	-	3	μA	3
Pull up MOS Current	-lp	V _{CC} = :	3V	10	-	80	μA	
Supply Current	Icc		I Clock	-	_	140	μΑ	7
Standby I/O Leakage		HLT	V _{in} =0 to V _{CC}	-	-	1	μA	5,
Current	ILS	= 0.5V	V _{in} =0 to 10V	-	-	3	μA	6,
Standby Supply Current	lccs	Vin = V _{CC}	V _{CC} =2.5 to 3.5V	-	-	6	μA	9
		HLT = 0.1 V	V _{CC} =2.5 to 5.5 V	-	-	10	μA	
External Clock Operation				• • • • • • • • • • • • • • • • • • •				
External Clock Frequency	f _{cp} _			130	200	240	kHz	
External Clock Duty	Duty			45	50	55	%	
External Clock Rise Time	t _{rcp}			0	-	0.2	μs	
External Clock Fall Time	t _{fcp}			0	-	0.2	μs	
Instruction Cycle Time	Tinst	T _{inst} = 4	4/f _{cp}	16.8	20	30.8	μs	
Internal Clock Operation (R	f Oscillation	n)			•	•		•
Clock Oscillation	fosc		0kΩ ± 2% 5 to 3.5V	130	_	250	kHz	[
Frequency	f _{osc}		0kΩ±2% 5 to 5.5V	130	-	350	kHz	
	T _{inst}	T _{inst} =4 Vcc=2.	/f _{osc} 5 to 3.5V	16	-	30.8	μs	
Instruction Cycle Time	T _{inst}	T _{inst} =4/ V _{CC} =2.	^{/f} osc 5 to 5,5V	11.4	-	30.8	μs	

• ELECTRICAL CHARACTERISTICS - 1 (V_{CC} = 2.5 to 5.5V, Ta = -20 to +75°C)

[NOTE 1] All voltages are with respect to GND.

[NOTE 2] This is applied to RESET, HLT, OSC, INT, INT, and the with Pull up MOS or CMOS type of I/O pins.

[NOTE 3] This is applied to the Open Drain type of I/O pins.

(NOTE 4) This is applied to the CMOS type of I/O pins.

[NOTE 5] This is applied to the with Pull up MOS or CMOS type of I/O pins.

[NOTE 6] This is applied to the Open Drain type of I/O pins.

[NOTE 7] I/O current is excluded.

[NOTE 8] The Standby I/O Leakage Current is the I/O leakage current in the Halt and Disable State.

[NOTE 9] 1/O current is excluded.

The Standby Supply Current is the supply current at V_{CC}=2.5 to 5.5V in the Halt State. The supply current in the case where the supply voltage falls to the Halt Duration voltage is called the Halt Current (I_{DH}), and it is shown in "ELECTRICAL CHARACTERISTICS-2."

HMCS46C, HMCS46CL -

ELECTRICAL CHARACTERISTICS-2 (Ta = -20 to +75°C) Reset and Halt

·	Gumbal	Test Conditions	Va	Value		
Item	Symbol	Symbol Test Conditions		max.	Unit	
Halt Duration Voltage	VDH	HLT = 0.2V	2.0	-	v	
Halt Current	IDH	V _{in} =V _{CC} , V _{DH} =2.0V HLT = 0.1V	-	12	μA	
Halt Delay Time	thD		200	-	μs	
Operation Recovery Time	tRC		200	-	μs	
HLT Fall Time	t _{fHLT}			1000	μs	
HLT Rise Time	<i>t</i>HLT		-	1000	μs	
HLT "Low" Hold Time	t HLT		800	-	μs	
HLT "High" Hold Time	topr	Rf Oscillation, External Clock Operation, V _{CC} =2.5 to 5.5V	0.2	_	ms	
RESET Pulse Width (1)	^t rst1	External Reset V _{CC} =2.5 to 5.5V HLT = V _{CC} Rf Oscillation, External Clock Operation	2	-	ms	
RESET Pulse Width (2)	trst2	External Reset V_{CC} =2.5 to 5.5V HLT = V _{CC}	2.T _{inst}	-	μs	
RESET Fall Time	trest	HLT = V _{CC}	-	20	ms	
RESET Rise Time	^trRST	HLT = V _{CC}	-	20	ms	

(NOTE) All voltages are with respect to GND.

SIGNAL DESCRIPTION

The input and output signals for the HMCS46C, shown in PIN ARRANGEMENT, are described in the following paragraphs.

V_{CC} and GND

Power is supplied to the HMCS46C using these two pins. V_{CC} is power and GND is the ground connection.

RESET

This pin allows resetting of the HMCS46C at times other than the automatic resetting capability (ACL; Built-in Reset Circuit) already in the HMCS46C. The HMCS46C can be reset by pulling RESET high. Refer to RESET FUNCTION for additional information.

• OSC₁ and OSC₂

These pins provide control input for the built-in oscillator circuit. A resistor, ceramic filter circuit, or an external oscillator can be connected to these pins to provide a system clock with various degrees of stability/cost tradeoffs. Lead length and stray capacitance on these two pins should be minimized. Refer to OSCILLATOR for recommendations about these pins.

• HLT

This pin is used to place the HMCS46C in the Halt State (Stand-by Mode).

The HMCS46C can be moved into the Halt State by pulling HLT low.

In the Halt State, the internal clock stops and all the internal statuses (the RAM, the registers, the Carry F/F, the Status F/F, the Program Counter, and all the internal statuses) are held.

Consequently, the power consumption is reduced. By pulling HLT high, the HMCS46C starts operation from the state just before the Halt State.

Refer to HALT FUNCTION for details of the Halt Mode.

TEST

This pin is not for user application and must be connected to V_{CC} .

INT₀ and INT₁

These pins provide the capability for asynchronously applying external interrupts to the HMCS46C.

Refer to INTERRUPTS for additional information.

 $R_{00} - R_{03}, R_{10} - R_{13}, R_{20} - R_{23}, R_{30} - R_{33}$

These 16 lines are arranged into four 4-bit Data Input/Output Common Channels.

The 4-bit registers (Data I/O Register) are attached to these channels. Each channel is directly addressed by the operand of input/output instruction. Refer to INPUT/OUTPUT for additional information.

D₀ - D₁₅

These lines are 16 1-bit Discrete Input/Output Common Terminals.

ł

The 1-bit latches are attached to these terminals. Each terminal is addressed by the Y register. The D_0 to D_3 terminals are also addressed directly by the operand of input/output instruction. Refer to INPUT/OUTPUT for additional information.

ROM

ROM Address Space

ROM is used as a memory for the instructions and the patterns (constants). The instruction used in the HMCS46C consists of 10 bits. These 10 bits are called "a word", which is a unit for writing into ROM.


The ROM address has been split into two banks.

Each bank is composed of 32 pages (64 words/page).

The ROM capacity is 4,096 words (1 word = 10 bits) in all.

All addresses can contain both the instructions and the patterns (constants).

The ROM address space is shown in Figure 1.




*Bank 0 0 Page (0 Page) is the Subroutine Space.

Note: The parenthesized contents are expressions of the Page, combining the bank part with the page part.

Figure 1 ROM Address Space

Program Counter (PC) program Counter is used for addressing of ROM. The the second secon

program counter consists of the bank part, the page part, and the address part as shown in Figure 2.



Note: The parenthesized contents are expressions of the Page, combining the bank part with the page part.

Figure 2 Configuration of Program Counter

The bank part is a 1-bit register and the page part is a 5-bit register.

Once a certain value is loaded into the bank part or the page part, the content is unchanged until other value is loaded by a program.

The settable value is "0" (the Bank 0) or "1" (the Bank 1) for the bank part, and 0 to 31 for the page part.

The address part is a 6-bit polynomial counter and counts up for each instruction cycle time. The sequence in the decimal and hexa-decimal system is shown in Table 1. This sequence is circulating and has neither the starting nor ending point. It doesn't generate an overflow carry. Consequently, the program on a same page is executed in order unless the value of the bank part or the page part is changed.

Decimal	Hexa- decimal	Decimal	Hexa- decimal	Decimal	Hexa- decimal
63	3F	5	05	9	09
62	3E	11	OB	19	13
61	3D	23	17	38	26
59	3B	46	2E	12	oc
55	37	28	10	25	19
47	2F	56	38	50	32
30	1E	49	31	37	25
60	3C	35	23	10	0A
57	39	6	06	21	15
51	33	13	0D	42	2A
39	27	27	1B	20	14
14	OE	54	36	40	28
29	1D	45	2D	16	10
58	3A	26	1A	32	20
53	35	52	34	0	00
43	28	41	29	1 1	01
22	16	18	12	3	03
44	20	36	24	1 7	07
24	18	8	08	15	OF
48	30	17	11	31	1F
33	21	34	22	- · ·	1
2	02	4	04	1	

Table 1 Program Counter Address Part Sequence

• Designation of ROM Address and ROM Code


The bank part of the ROM address is shown in the binary system and the page part in the decimal system. The address part is divided into 2 bits and 4 bits, and shown in the hexadecimal system.

It is possible to combine the bank part and the page part and show the combined part as the Page (in the decimal system).

(a) ROM Address

In this case, the 0 Page to the 31 Page in the Bank 1 are shown as the 32 Page to the 63 Page. The examples are shown in Figure 3.

One word (10 bits) of ROM is divided into three parts (2 bits, 4 bits and 4 bits from the most significant bit O_{10} in order) shown in the hexa-decimal system. The examples are shown in Figure 3.



(b) ROM Code




Figure 3 Designation of ROM Address and ROM Code

PATTERN GENERATION

The pattern (constant) can be accessed by the pattern instruction (P). The pattern can be written in any address of the ROM address space.

Reference

ROM addressing for reference of the patterns is achieved by modifying the program counter with the accumulator, the B register, the Carry F/F and the operand p. Figure 4 shows how to modify the program counter. The address part is replaced with the accumulator and the lower 2 bits of B register, while the page part and the bank part are ORed with the upper 2 bits of B register, the Carry F/F and the operand p.

The value of the operand $p(p_2, p_1, p_0)$ is 0 to 7 (decimal).

The bank part of the ROM address to be referenced to is determined by the logical equation: $PC_{11} + P_2$ (P_2 = the MSB of the operand p).

If the address where the pattern instruction exists is in the Bank 1, only the pattern of the Bank 1 can be referenced.

If the address where the pattern instruction exists is in the Bank 0, the pattern of the either Bank 1 or Bank 0 can be referenced depending on the value of p_2 . The truth table of the bank part of the ROM address is shown in Table 2.

The value of the program counter is apparently modified and does not change actually. After execution of the pattern instruction, the program counter counts up and the next instruction is executed.

The pattern instruction is executed in 2-cycle time.

Generation

The pattern of referred ROM address is generated as the following two ways:

- (i) The pattern is loaded into the accumulator and B register.
- (ii) The pattern is loaded into the Data I/O Registers R2 and R3.

Selection is determined by the command bits (O_9, O_{10}) in the pattern.


Mode (i) is performed when O_9 is "1" and mode (ii) is performed when O_{10} is "1".

Mode (i) and (ii) are simultaneously performed when both of O_9 and O_{10} are "1". The correspondence of each bit of the pattern is shown in Figure 5.

Examples of the pattern instruction usage is shown in Table 3.

CAUTION

In the program execution, the pattern can not be distinguished from the instruction. When the program is executed at the addresses into which pattern is written, the instruction corresponding to the pattern bit is executed. Take care that a pattern is not executed as an instruction.




.



PC ₁₁	P2	Bank part of ROM address to be referenced to
1 (Dents 1)	1	1 (Bank 1)
1 (Bank 1)	0	1 (Bank 1)
	1	1 (Bank 1)
0 (Bank 0)	0	0 (Bank 0)

Table 2 Bank Part Truth Table of Pattern Generation





	Before	Execution			Referred ROM ROM		After Execution			
PC	р	C	В	A	Address	Pattern	В	A	R2	R3
Bank 0 0-3F (0-3F)	1	0	A	0	Bank 0 10-20 (10-20)	12D	2	В	-	-*
Bank 0 0-3F (0-3F)	7	1	4	0	Bank 1 29-00 (61-00)	22D	-	-	4	В
Bank 1 30-00 (62-00)	4	0/1**	0	9	Bank 1 30-09 (62-09)	32D	2	В	4	В
Bank 1 30-00 (62-00)	1	0/1**	F	9	Bank 1 31-39 (63-39)	223	-	-	4	с

Table 3 Example of Pattern Instructions Usage

* "-" means that the value does not change after execution of the instruction.

** "0/1" means that either "0" or "1" may be selected.

4

BRANCH

ROM is accessed according to the program counter sequence and the program is executed. In order to jump to any address out of the sequence, there are four ways. They are explained in the following paragraphs.

• BR

By BR instruction, the program branches to an address in the current page.

The lower 6 bits of ROM Object Code (operand a, O_6 to O_1) are transferred to the address part of the program counter. This instruction is a conditional instruction and executed only when the Status F/F is "1". If it is "0", the instruction is skipped and the Status F/F becomes "1". The operation is shown in Figure 6. • LPU

By LPU instruction, the jump of the bank and page is performed.

The lower 5 bits of the ROM Object Code (operand u, O_5 to O_1) are transferred to the page part of the program counter with a delay of 1-cycle time. At the same time, the signal $\overline{R_{\infty}}$ (the reversed-phase signal of the Data I/O Register R_{∞}) is transferred to the bank part of the program counter with a delay of 1-cycle time. The operation is shown in Figure 7.

Consequently, the bank and page will remain unchanged in the cycle immediately following this instruction. In the next cycle, a jump of the bank and page is achieved.

This instruction (LPU) is conditional, and is executed only when the Status F/F is "1". Even after a skip, the Status F/F will remain unchanged ("0").

LPU instruction is used in combination with BR instruction or CAL instruction as the macro instruction of BRL or CALL instruction. BRL

By BRL instruction, the program branches to an address in any bank and page.

This instruction is a macro instruction of LPU and BR instructions, which is divided into two instructions as follows.

BRL instruction is a conditional instruction because of characteristics of LPU and BR instructions, and is executed only when the Status F/F is "1". If the Status F/F is "0", the instruction is skipped and the Status F/F becomes "1". The examples of BRL instruction are shown in Figure 8.

TBR (Table Branch)

By TBR instruction, the program branches by the table.

The program counter is modified with the accumulator, the B register, the Carry F/F and the operand p.

The method for modification is shown in Figure 9.

The bank part is determined by the logical equation: $PC_{11} + p_2$, as shown in Table 4.

If the address where TBR instruction exists is in the Bank 1, it is possible to jump to an address only in the Bank 1, not to an address in the Bank 0.

If the address where TBR instruction exists is in the Bank 0, it is possible to jump to an address in either the Bank 1 or the Bank 0 depending on the value of the operand p_2 .

TBR instruction is executed regardless of the Status F/F, and does not affect the Status F/F.




Figure 7 LPU Operation

(5-3F))
F (31-3F))
= (47-3F))
E (42-2E))

Figure 8 BRL Example

Table 4 Bank Part Truth Table of TBR Instruction

PC ₁₁	p2	Bank Part of PC after TBR
	1	1 (Bank 1)
1 (Bank 1)	0	1 (Bank 1)
	1	1 (Bank 1)
0 (Bank 0)	0	0 (Bank 0)

SUBROUTINE JUMP

There are two types of subroutine jumps. They are explained in the following paragraphs.

• CAL

By CAL instruction, subroutine jump to the Subroutine Space is performed.

The Subroutine Space is the Bank 0 0 Page (0 Page).

The address next to CAL instruction address is pushed onto the stack ST1 and the contents of the stacks ST1, ST2 and ST3 are pushed onto the stacks ST2, ST3 and ST4 respectively as shown in Figure 10.

The bank part of the program counter becomes the Bank 0 and the page part becomes the 0 Page. The lower 6 bits (operand a, O_6 to O_1) of the ROM Object Code is transferred to the address part of the program counter.

The HMCS46C has 4 levels of stack (ST1, ST2, ST3 and ST4) which allows the programmer to use up to 4 levels of subroutine jumps (including interrupts).

CAL is a conditional instruction and executed only when the Status F/F is "1". If the Status F/F is "0", it is skipped and the Status F/F changes to "1".

• CALL

By CALL instruction, subroutine jump to an address in any bank and page is performed.

Subroutine jump to any address can be implemented by the subroutine jump to the page specified by LPU instruction in the bank designated by the reversed-phase signal $\overline{R_{70}}$ of the Data I/O Register R_{70} .

This instruction is a macro instruction of LPU and CAL instructions, which is divided into two instructions as follows.

< Subroutine Jump to Bank "R₇₀", a Page - b Address >

CALL instruction is conditional because of characteristics of LPU and CAL instructions, and is executed when the Status F/F is "1" If the Status F/F is "0", the instruction is skipped and the Status F/F changes to "1". The examples of CALL instruction are shown in Figure 11.




Figure 9 Modification of Program Counter by TBR Instruction




Figure 10 Subroutine Jump Stacking Order

Subroutine Jump to Bank 0 LAI 15 $R_{70} = "1" (\overline{R_{70}} = "0")$ 7 +LPU 5 CALL 5-3F 3F CAL (Subroutine Jump to Bank 0 5-3F (5-3F)) I AI 15 IRA $R_{70} = "1" (\overline{R_{70}} = "0")$ LRA 7 сомв 31 3F +LPU CALL 31-3F CAL (Subroutine Jump to Bank 0 31-3F (31-3F)) Subroutine Jump to Bank 1 LAI 0 LRA 7 R₂₀ = "0" (R₂₀ = "1") 15 3F LPU CALL 15-3F CAL (Subroutine Jump to Bank 1 15-3F (47-3F)) 0 LAI LTA $R_{70} = "0" (\overline{R_{70}} = "1")$ IRA 7 3 LYI XMA 10 2E LPU CALL 10-2E CAL (Subroutine Jump to Bank 1 10-2E (42-2E) Figure 11 CALL Example

RAM

RAM is a memory used for storing data and saving the contents of the registers. Its capacity is 256 digits (1,024 bits) where one digit consists of 4 bits.

Addressing of RAM is performed by a matrix of the file No. and the digit No.

The file No. is set in the X register and the digit No. in the Y register for reading, writing or testing. Specific digits in RAM can be addressed not via the X register and Y register. These digits are called "Memory Register (MR)", 0 to 15(16 digits in all). The memory register can be exchanged with the accumulator by XAMR instruction.

The RAM address space is shown in Figure 12.

In an instruction in which reading from RAM and writing to RAM coexist (exchange between RAM and the register), reading precedes writing and the write data does not affect the read data.

The RAM bit manipulation instruction enables any addressed RAM bit to be set, reset or tested. The bit assignment is specified by the operand n of the instruction.


The bit test makes the Status F/F "1" when the assigned bit is "1" and makes it "0" when the assigned bit is "0".

Correspondence between the RAM bit and the operand n is shown in Figure 13.

HMCS46C, HMCS46CL-

	Y	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
X	2	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Y register Digit No.
•	•																	
-	-	-																
2	~																	
3	m																	
4	4	Ē																
5	s	Ē																
9	9	Ē																
2	~																	
8	∞	-																
6	6	Ē																
10	<u>5</u>	Ē																
:	ŧ	Ē																
12	12	Ę																
13	13	F																
14	14	Ē																
15	15	MR15	MR14	MR13	MR12	MR11	MR10	MR9	MR8	MR7	MR6	MR5	MR4	MR3	MR2	MR1	MRO	
	X register						•		•		•	•		•				

Figure 12 RAM Address Space





REGISTER

The HMCS46C has eight 4-bit registers and two 1-bit registers available to the programmer. The 1-bit registers are the Carry F/F and the Status F/F. They are explained in the following paragraphs.

• Status F/F (S)

The Status F/F latches the result of logical or arithmetic operations (Not Zero, Overflow) and bit test operations. The Status F/F affects conditional instructions (LPU, BR and CAL instructions). These instructions are executed only when the Status F/F is "1". If it is "0", these instructions are skipped and the Status F/F becomes "1".

Accumulator (A; A Register) and Carry F/F (C)

The result of the Arithmetic Logic Unit (ALU) operation (4 bits) and the overflow of the ALU are loaded into the accumulator and the Carry F/F. The Carry F/F can be set, reset or tested. Combination of the accumulator and the Carry F/F can be right or left rotated. The accumulator is the main register for ALU operation and the Carry F/F is used to store the overflow generated by ALU operation when the calculation of two or more digits (4 bits/digit) is performed.

• B Register (B)

The result of ALU operation (4 bits) is loaded into this register. The B register is used as a sub-accumulator to stack data temporarily and also used as a counter.

• X Register (X)

The result of ALU operation (4 bits) is loaded into this register. The X register has exchangeability for the SPX register. The X register addresses the RAM file.

SPX Register (SPX)

The SPX register has exchangeability for the X register.

The SPX register is used to stack the X register and expand the addressing system of RAM in combination with the X register.

Y Register (Y)

The result of ALU operation (4 bits) is loaded into this register. The Y register has exchangeability for the SPY register. The Y register can calculate itself simultaneously with transferring data by the bus lines, which is usable for the calculation of two or more digits (4 bits/digit). The Y register addresses the RAM digit and 1-bit Discrete I/O.

SPY Register (SPY)

The SPY register has exchangeability for the Y register. The SPY register is used to stack the Y register and expand the addressing system of RAM and 1-bit Discrete I/O in combination with the Y register.

The Data I/O Registers R4 and R5, which are not connected to the LSI pin, can be used for general purpose registers.

R4 Register (R4)

The contents of the accumulator and the B register are transferred by LRA and LRB instructions, respectively. The contents of the R4 register are sent to the accumulator and the B register by LAR and LBR instructions, respectively.

R5 Register (R5)

The contents of the accumulator and the B register are transferred by LRA and LRB instructions, respectively. The contents of the R5 register are sent to the accumulator and the B register, respectively.

INPUT/OUTPUT

4-bit Data Input/Output Common Channel (R)

The HMCS46C has four 4-bit Data I/O Common Channels (R0, R1, R2 and R3).

The 4-bit registers (Data I/O Register) are attached to these channels.

Each channel is directly addressed by the operand p of input/output instruction.

The data is transferred from the accumulator and the B register to the Data I/O Registers R0 to R3 via the bus lines. Pattern instruction enables the patterns of ROM to be loaded into the Data I/O Registers R2 and R3.

Input instruction enables the 4-bit data to be sent to the accumulator and the B register from R0 to R3. Note that, since the Data I/O Register's output is directly connected to the pin even during execution of input instruction, the input data is wired logic of the Data I/O Register's output and the pin input. Therefore, the Data I/O Register should be set to 15 (all bits of the Data I/O Register is "1") not to affect the pin input before execution of input instruction, and Open Drain or With Pull up MOS should be specified for the I/O configuration of these pins.

The block diagram is shown in Figure 14. The I/O timing is shown in Figure 15.

1-bit Discrete Input/Output Common Terminal (D)

The HMCS46C has 16 1-bit Discrete I/O Common Terminals. The 1-bit Discrete I/O Common Terminal consists of a 1-bit latch and an I/O common pin.

The 1-bit Discrete I/O is addressed by the Y register. The addressed latch can be set or reset by output instruction and "0" and "1" level can be tested with the addressed pin by input instruction.

Note that, since the latch output is directly connected to the pin even during execution of input instruction, the input data is wired logic of the latch's output and the pin input. Therefore, the latch should be set to "1" not to affect the pin input before execution of input instruction and Open Drain or With Pull up MOS should be specified for the I/O configuration of this pin.

The D_0 to D_3 terminal are also addressed directly by the operand n of input/output instruction and can be set or reset. The block diagram is shown in Figure 16 and the I/O timing is shown in Figure 17.

I/O Configuration

The I/O configuration of each pin can be specified among Open Drain, With Pull up MOS and CMOS using a mask option as shown in Figure 18.




Figure 14 4-bit Data I/O Block Diagram




Figure 15 4-bit Data I/O Timing




Figure 16 1-bit Discrete I/O Block Diagram

ł.





Figure 17 1-bit Discrete I/O Timing



 When "Disable" is specified for the I/O State at the Halt State, the I/O Enable signal shown in the figure turns off the input circuit, Pull up MOS, and NMOS output and sets CMOS output to high impedance (PMOS, NMOS; OFF).



TIMER/COUNTER

The timer/counter consists of the 4-bit counter and the 6-bit prescaler as shown in Figure 19. The 4-bit counter may be loaded under program control and is incremented toward 15 by the prescaler overflow output pulse or the input pulse of INT₁ pin (its leading edge is counted). The clock input to the counter is selected by the CF F/F. When the CF F/F is "0", the clock input is the prescaler overflow output pulse (Timer Mode). When the CF F/F is "1", the clock input is the input pulse of INT₁ pin (Counter Mode). When the counter reaches zero (returns from 15 to zero), the overflow output pulse is generated and the counter continues to count ($14 \rightarrow 15 \rightarrow 0 \rightarrow 1 \rightarrow 2$...).

The TF F/F is a flip-flop which masks interrupts from the timer/counter. It can be set and reset by interrupt instruction. If the overflow output pulse of the counter is generated when the TF F/F is reset ("0"), an interrupt request occurs and the TF F/F becomes "1". If the overflow output pulse is generated when the TF F/F is set ("1"), no interrupt request occurs. The TTF instruction enables the TF F/F to be tested.

The prescaler is a 6-bit frequency divider. It divides a system clock (instruction frequency) by 64 into the overflow output pulses of "instruction frequency \div 64".

The prescaler is cleared when data is loaded into the counter (by LTA or LTI instruction). The frequency division is 0 when the prescaler is cleared. At the 64th clock, an overflow output

HMCS46C, HMCS46CL

pulse is generated from the prescaler. During operation of the LSI, the prescaler is operating and cannot be stopped. (In the Halt state, it stops.) The relation between the specified value of the counter and specified time in the Timer Mode is shown in Table 5.

The pulse width of the INT_1 pin in the Counter Mode must be at least 2-cycle time for both "High" and "Low" levels as shown in Figure 19.

INTERRUPT


The HMCS46C can be interrupted in two different ways: through the external interrupt input pins (INT_0, INT_1) and the timer/counter interrupt request. When any interrupt occurs, processing is suspended, the Status F/F is unchanged, the present program counter is pushed onto the stack ST1 and the contents of the stacks ST1, ST2 and ST3 are pushed onto the stacks ST2, ST3 and ST4 respectively. At that time, the Interrupt Enable F/F (I/E) is set and the address jumps to a fixed destination (Interrupt Address), and then the interrupt routine is executed. Stacking the registers other than the program counter must be performed by the program. The interrupt routine must end with RTNI (Return Interrupt) instruction which sets the I/E F/F simultaneously with the RTN instruction.

The Interrupt Address:

Input Interrupt Address E	ank 0 1 Page 3F Address
- (1 Page 3F Address)
Timer/Counter Interrupt Address E	ank 0 0 Page 3F Address
(0 Page 3F Address)

The input interrupt has priority over the timer/counter interrupt.

The INT_0 and INT_1 pin have an interrupt request function. Each terminal consists of a circuit which generates leading pulse and the Interrupt mask F/F (IF0, IF1). An interrupt is enabled (unmasked) when the IF0 F/F or IF1 F/F is reset. When the INT_0 or INT_1 pin changes from "0" to "1" (from "Low" level to "High" level), a leading pulse is generated to produce an interrupt request. At the same time, the IF0 F/F or IF1 F/F is set. When the IF0 F/F or IF1 F/F is set, the interrupt masking for the pin will result. (If a leading pulse is generated, no interrupt request occurs.)



 $t_{INT} \ge 2 \cdot T_{inst}$ (T_{inst}=One Instruction Cycle Time)

Figure 19 Timer/Counter Block Diagram

Table	5	Timer	Range
-------	---	-------	-------

Specified Value	Number of Cycles	*Time (ms)	Specified Value	Number of Cycles	*Time (ms)
0	1024	5,12	8	512	2.56
1	960	4.80	9	448	2.24
2	896	4.48	10	384	1.92
3	832	4.16	11	320	1.60
4	768	3.84	12	256	1.28
5	704	3.52	13	192	0.96
6	640	3.20	14	128	0.64
7	576	2.88	15	64	0.32

* Time is based on instruction frequency 200kHz. (One Instruction Cycle Time (Tinst) = 5µs)


An interrupt request generated by the leading pulse is latched into the input interrupt request F/F(I/RI) on the input side. If the Interrupt Enable F/F(I/E) is "1" (Interrupt Enable State), an interrupt occurs immediately and the I/RI F/F and the I/EF/F are reset. If the I/E F/F is "0" (Interrupt Disable State), the I/RI F/F is held at "1" until the HMCS46C gets into the Interrupt Enable State.


The IFO F/F, the IF1 F/F, the INT_0 pin and the INT_1 pin can be tested by interrupt instruction. Therefore, the INT_0 and the INT_1 can be used as additional input pins with latches.

The INT_0 pin and INT_1 pin can be provided with Pull up MOS using a mask option as shown in Figure 20.

An interrupt request from the timer/counter is latched into the timer interrupt request F/F (I/RT). The succeeding operations are the same as an interrupt from the input. Only the exception is that, since an interrupt from the input precedes a timer/counter interrupt, the input interrupt occurs if both the I/RI F/F and the I/RT F/F are "1" (when the input interrupt and the timer/counter interrupts are generated simultaneously). During this processing, the I/RT F/F remains "1". The timer/ counter interrupt can be implemented after the input interrupt processing is achieved.


The interrupt circuit block diagram is shown in Figure 21.






 When "Disable" is specified for the I/O State at the Halt State, the I/O Enable signal shown in the figure turns off the input circuit and Pull up MOS.

Figure 20 Configuration of INT₀ and INT₁



Dα

D F/F (Delayed by One Instruction Cycle)



HMCS46C, HMCS46CL

RESET FUNCTION

The reset is performed by setting the RESET pin to "1" ("High" level) and the HMCS46C gets into operation by setting it to "0" ("Low" level); Refer to Figure 22. Moreover, the HMCS46C has the power-on reset function (ACL; Built-in Reset Circuit). The Built-in Reset Circuit restricts the rise condition of the power supply; Refer to Figure 23. When the Built-in Reset Circuit is used, RESET should be connected to GND.

HMCS46CL doesn't have the power-on reset function.


Internal state of the HMCS46C are specified as follows by the reset function.


- Program Counter (PC) is set to Bank 1 31 Page 3F Address (63 Page 3F Address).
- Data I/O Registers R₇₀ is set to "1" (Jumps to Bank 0 by execution of LPU instruction after the reset).
- I/RI, I/RT, I/E and CF are reset to "0".
- IFO, IF1, and TF are set to "1".
- Data I/O Registers (R0 to R5) and Discrete I/O Latches (D₀ to D₁₅) are all set to "1".


Note that all the other logic blocks (the Stack Registers, the Status F/F, the accumulator, the Carry F/F, the registers, the Timer/Counter, RAM) are not cleared by the reset function. The user should initialize these blocks by software. Because the Status F/F after the reset is not defined, set the Status F/F to "0" or "1" before the first execution of the conditional instructions (LPU, CAL and BR instructions).

HALT FUNCTION

When the $\overline{\text{HLT}}$ pin is set to "0" ("Low" level), the internal clock stops and all the internal statuses (RAM, the Registers, the Carry F/F, the Status F/F, the Program Counter, and all the internal statuses) are held. Because all internal logic operation stop, power consumption is reduced. There are two input/output statuses in the Halt State. The user should specify either "Enable" or "Disable" using a mask option at the time of ordering ROM.







 tOFF specifies the period when the power supply if OFF in the case that a short break of the power supply occurs and the power supply ON/OFF is repeated.

Figure 23 Power Supply Timing for Built-in Reset Circuit

These currents and added to the Standby Supply Current (or Halt Current). "Disable" Output NMOS Output: OFF **CMOS Output:** High Impedance (NMOS, PMOS: OFF) Pull up MOS ... OFF Input Input Circuit: OFF Both input and output are at high impedance state. Since an input circuit is OFF, any current other than the Standby Supply Current (or Halt Current) does not flow even if an input signal changes. When the HLT pin is set to "1" ("High" level), the HMCS46C

gets into operation from the status just before the Halt State. The halt timing is shown in Figure 24.

CAUTION

If, during the Halt State, the external reset input is applied (RESET = "1" ("High" level)), the internal status is not held.

OSCILLATOR

The HMCS46C contains its own oscillator and frequency divider (CPG). The user can obtain the desired timing for operation of the LSI by merely connecting an resistor R_f or ceramic filter circuit (Internal Clock Operation). Also an external oscillator can supply a clock (External Clock Operation).

The OSC_1 clock frequency is internally divided by four to produce the internal system clocks.

The user may exchange the external parts for the same LSI to select either of these two operational modes as shown in Figure 25. There is no need of specifying it by using the mask option.

The typical value of clock oscillation frequency (f_{osc}) varies with a oscillation resistor R_f as shown in Figure 26.






Figure 24 Halt Timing

(a) Internal Clock Operation Using Resistor Rf



(b) Internal Clock Operation Using Ceramic Filter Circuit (This is not applied to HMCS46CL.)





The ceramic filter oscillation does not apply when using "Halt" and not resetting at the time of "Halt" cancellation. This circuit is the example of the typical use. As the oscillation character-

istics is not guaranteed, please consider and examine the circuit constants carefully on your application.

Figure 25 Clock Operation Modes (to be continued)

(c) External Clock Operation








Figure 26 Typical Value of Oscillation Frequency vs. R_f

ł

• INSTRUCTION LIST The instructions of the HMCS46C are listed according to their functions, as shown in Table 6.

Group	Mnemonic	Function	Status
Register · Register Instruction	LAB LBA LAY LASPX LASPY XAMR m	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
RAM Address Register Instruction	LXA LYA LXI i LYI i IY DY AYY SYY XSPX XSPX XSPX XSPX	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	NZ NB C NB
RAM · Register Instruction	LAM (XY) LBM (XY) XMA (XY) XMB (XY) LMAIY (X) LMAIY (X)	$\begin{array}{ccccc} M & \rightarrow & A & (XY \leftrightarrow & SPXY) \\ M & \rightarrow & B & (XY \leftrightarrow & SPXY) \\ M & \leftrightarrow & A & (XY \leftrightarrow & SPXY) \\ M & \leftrightarrow & B & (XY \leftrightarrow & SPXY) \\ A & \rightarrow & M, Y+1 & \rightarrow & Y & (X \leftrightarrow & SPX) \\ A & \rightarrow & M, Y-1 & \rightarrow & Y & (X \leftrightarrow & SPX) \end{array}$	NZ NB
Immediate Transfer Instruction	LMIIY i LAI i LBI i	$\begin{array}{rccc} i & \rightarrow & M, \ Y\texttt{+1} & \rightarrow & Y \\ i & \rightarrow & A \\ i & \rightarrow & B \end{array}$	NZ
Arithmetic Instruction	AI I IB DB AMC SMC AM DAA DAS NEGA COMB SEC REC TC ROTL ROTL ROTR OR	$\begin{array}{rcl} A+i & \rightarrow & A \\ B+1 & \rightarrow & B \\ B-1 & \rightarrow & B \\ M+A+C (F/F) & \rightarrow & A \\ M-A-C (F/F) & \rightarrow & A \\ M+A & \rightarrow & A \\ Decimal Adjustment (Addition) \\ Decimal Adjustment (Subtraction) \\ \overline{A}+1 & \rightarrow & A \\ \overline{B} & \rightarrow & B \\ "1" & \rightarrow & C (F/F) \\ "0" & \rightarrow & C (F/F) \\ Test & C (F/F) \\ Totation Left \\ Rotation Right \\ A \cup B & \rightarrow & A \end{array}$	C NZ NB C NB C C

Table 6 Instruction List

(to be continued)

HMCS46C, HMCS46CL-

Group	Mnemonic	Function	Status
	MNEI i	M ≒ i	NZ
	YNEI i	Y = i	NZ
	ANEM	A ¥ M	NZ
Compare Instruction	BNEM	B ≒ M	NZ
•	ALELI	A≤i	NB
	ALEM	A≦M	NB
	BLEM	A ≦ i A ≦ M B ≦ M	NB
RAM Bit Manipulation	SEM n	"1" → M (n)	
Instruction	RÉMin	"0" → M (n)	
	TMin	Test M (n)	M(n)
	BR a	Branch on Status 1	1
ROM Address	CAL a	Subroutine Jump on Status 1	1
Instruction	LPUu	Load Program Counter Upper on Status 1	
matraction .	TBR P	Table Branch	
	RTN	Return from Subroutine	
	SEIE	"1" → I/E	
	SEIFO	"1" → IFO	
	SEIF1	"1" → IF1	
	SETF	"1" → TF	
	SECF	"1" → CF	
	REIE	"0" → I/E	
	REIFO	"0" → IFO	
	REIF1	"0" → IF1	
Interrupt Instruction	RETF	"0" → TF	
	RECF	"0" → CF	
	TIO	Test INT _o	INT ₀
	TI1	Test INT,	INT ₁
	TIFO	Test IFO	IFO
	TIF1	Test IF1	IF1
	TTF	Test TF	TF
	LTIi	i → Timer/Counter	
	LTA	A → Timer/Counter	
	LAT	Timer/Counter → A	
	RTNI	Return Interrupt	
	SED	"1" → D (Y)	
	RED	"0" → D (Y)	
	TD	Test D (Y)	D(Y)
	SEDD n	"1" → D (n)	
Input/Output	REDD n	"0" → D (n)	
Instruction	LARp	R(p) → A	
	LBR p	R(p) → B	
	LRAp	A → R (p)	
	LRBp	B → R (p)	
	Рр	Pattern Generation	
	NOP	No Operation	

[NOTE] 1. (XY) after a mnemonic code has four meanings as follows.

Instruction execution only After instruction execution, X ↔ SPX After instruction execution, Y ↔ SPY												
							After instruction execution, X ++ SPX, Y ++ SPY					
							M → A					
M → A, X ↔ SPX												
M → A, Y ↔ SPY												
M → A, X ↔ SPX, Y ↔ SPY												

- 2. Status column shows the factor which brings the Status F/F "1" under judgement instruction or instruction accompanying the judgement. NZ ALU Not Zero
 - C ALU Overflow in Addition, that is, Carry
 - NB ALU Overflow in Subtraction, that is, No Borrow

Except above Contents of the status column affects the Status F/F directly.

3. The Carry F/F (C(F/F)) is not always affected by executing the instruction which affects the Status F/F.

Instructions which affect the Carry F/F are eight as follows.

AMC	SEC
SMC	REC
DAA	ROTL
DAS	ROTR

4. All instructions except the pattern instruction (P) are executed in 1-cycle. The pattern instruction (P) is executed in 2-cycye.

Ł

- HMCS46C, HMCS46CL

HMCS46C Mask Option List

Date	
Customer's Name	
ROM CODE ID	
Hitachi P/N	

(1) I/O Option

Pin Name	1/0	1,	/O Optio	n		Dia Mana	1.0	I/O Option		Remarks	
Pin Name	1/0	A	В	С	Remarks	Pin Name	1/0	Α	В	С	Remarks
Do	1/0				[Roo	1/0				
Dı	1/0					Rei	1/0				
D2	1/0					R ₀₂	1/0				
D3	1/0					R ₀₃	1/0				
D4	1/0		1			R ₁₀	1/0				
D۶	1/0					R11	1/0				
D6	1/0					R ₁₂	1/0				
D7	1/0					R ₁₃	1/0				
Ds	1/0					R ₂₀	1/0				
D9	1/0		1			R ₂₁	1/0				
D10	1/0					R ₂₂	1/0				
D11	1/0		1			R ₂₃	1/0				
D12	1/0					R ₃₀	1/0				
D13	1/0		1	1		R ₃₁	1/0				
Di4	1/0		1			R ₃₂	1/0				
D15	1/0		1	1		R ₃₃	1/0				
INT ₀	1		1			1	1				
INT ₁	1				1						

* Specify the I/O composition with a mark of $^{\prime\prime}{\rm O}^{\prime\prime}$ in the applicable composition column. A: No pull up MOS B: With pull up MOS C: CMOS Output

(2) Oscillator & Halt

Halt Oscillator	Notused	Used (Reset is applied when Halt release)	Used (Reset is not applied when Halt release)
Resistor			
Ceramic Resonator			
External Clock			

* Please check one section on the above chart.

(3) I/O State at "Halt" mode

	I/O State
Enable	
Disable	

* Mark " \checkmark " in " \square " for the selected I/O state.

(4) Supply Voltage (V_{CC})

Supply Voltage (V _{CC})								
۵	5 ± 0.5V							
0	2.5V to 5.5V							

* Mark " $\sqrt{}$ " in " \Box " for the selected supply voltage.

(5) Package

 Packag	9
DP-42	
DP-42S	

* Mark " $\checkmark\!\!\!\!\!\sqrt$ " in " \Box " for the selected package,

(6) Evchip used for Program Evaluation

E	vchip
D HD448556	
- HD448578	

* Mark " $\checkmark\!\!\!\!\!\sqrt{}$ " in " \Box " for the evchip used for program evaluation.


HMCS47C(HD44860), HMCS47CL(HD44868)

The HMCS47C is the CMOS 4-bit single chip microcomputer which contains ROM, RAM, I/O and Timer/Counter on single chip. The HMCS47C is designed to perform efficient controller function as well as arithmetic function for both binary and BCD data. The CMOS technology of the HMCS47C provides the flexibility of microcomputers for battery powered and battery back-up applications.

FEATURES

- 4-bit Architecture
- 4,096 Words of Program ROM and Pattern ROM (10 bits/Word)
- 256 Digits of Data RAM (4 bits/Digit)
- 44 I/O Lines and 2 External Interrupt Lines
- Timer/Counter
- Instruction Cycle Time:
 - HMCS47C : 5 µs
 - HMCS47CL : 20 µs
- All Instructions except One Instruction; Single Word and Single Cycle
- **BCD** Arithmetic Instructions
- Pattern Generation Instruction Table Look Up Capability –
- **Powerful Interrupt Function**
 - **3 Interrupt Sources**
 - -2 External Interrupt Lines Timer/Counter

 - Multiple Interrupt Capability
- Bit Manipulation Instructions for Both RAM and I/O Option of I/O Configuration Selectable on Each Pin; With Pull up MOS or CMOS or Open Drain
- Built-in Oscillator
- Built-in Power-on Reset Circuit (HMCS47C only)
- Low Operating Power Dissipation; 3.3mW typ.
- Stand-by Mode (Halt Mode); 66 µW max.
- **CMOS Technology**
- Single Power Supply; HMCS47C : 5V±10% HMCS47CL : 2.5V to 5.5V



HMCS47C, HMCS47CL

(Top View)

Cosc Cosc Cosc Cosc

(Top View)

R., 33 R...

TESTBI

V_{cc} D2

D,

D.,

 \mathbf{R}_{40}

. R₄₁

R.,


R.,

R.

R.,

R.,

RESET



HMCS47C, HMCS47CL -

• HMCS47C ELECTRICAL CHARACTERISTICS (V_{CC} = 5V \pm 10%) • ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	Value	Unit	Remarks
Supply Voltage	V _{cc}	-0.3 to +7.0	V	
Terminal Voltage (1)	V _{T1}	-0.3 to V _{CC} + 0.3	v	Except for the terminals specified by V _{T2}
Terminal Voltage (2)	V _{T2}	-0.3 to +10.0	v	Applied to the Open Drain type of Output pins and Open Drain type of I/O pins.
Maximum Total Output Current (1)	-Σl ₀₁	45	mA	[NOTE 3]
Maximum Total Output Current (2)	Σι ₀₂	45	mA	[NOTE 3]
Operating Temperature	Topr	-20 to +75	°C	
Storage Temperature	T _{stg}	-55 to +125	°C	

[NOTE 1] Permanent LSI damage may occur if "Maximum Ratings" are exceeded. Normal operation should be under the conditions of "ELECTRICAL CHARACTERISTICS -1, -2". If these conditions are exceeded, it could be cause of malfunction of LSI and affects reliability of LSI.

[NOTE 2] All voltages are with respect to GND.

[NOTE 3] The Maximum Total Output Current is total sum of output currents which can flow out (or flow in) from or into the I/O pins and Output pins simultaneously.

ltem	Cumhal	Trut		\\	alue			
Item	Symbol	lest	Conditions	min,	typ.	max.	Unit	Note
Input "Low" Voltage	VIL			-	-	1.0	v	
Input "High" Voltage (1)	V _{IH1}			V _{cc} - 1.0	-	Vcc	v	2
Input "High" Voltage (2)	V _{IH2}			V _{cc} - 1.0	-	10	v	3
Output "Low" Voltage	Vol	I _{OL} = 1.6mA		-	_	0.8	v	
Output "High" Voltage (1)	V _{OH1}	-I _{он} = 1.	0mA	2.4	-	-	v	4
Output "High" Voltage (2)	V _{OH2}	-I _{он} = 0.	01mA	V _{CC} - 0.3	-		V	5
Interrupt Input Hold Time	t _{INT}			2.Tinst	-	-	μs	
Interrupt Input Fall Time	tfINT			-	-	50	μs	-
Interrupt Input Rise Time	t _{rINT}				-	50	μs	
Output "High" Current	Іон	V _{он} = 10	IV V	_	_	3	μA	6
Innut Lookogo Current		V _{in} = 0 to	V _{cc}	-	-	1		2
Input Leakage Current	կլ	V _{in} = 0 to	10V	-	-	3	μA	3
Pull up MOS Current	-lp	V _{cc} = 5V	,	60	-	250	μA	
	-	V _{in} = V _{CC}	, V _{cc} = 5V,		[
Supply Current (1)	I _{CC1}	Ceramic Filter		-	-	2.0	mA	7
		Oscillation						
		(f _{osc} = 80			l	[[
		$V_{in} = V_{CC}, V_{CC} = 5V$						
Supply Current (2)		R _f Oscillation		-]	0.85	mA	7
Supply current (2)	ICC2	(f _{osc} = 800kHz) External Clock Operation (f _{cp} = 800kHz)						,
Standby I/O Leakage		HLT	V _{in} = 0 to V _{CC}	_	-	1	μA	5, 8
Current	ILS	= 1.0V	V _{in} = 0 to 10V	-	-	3	μA	6, 8
Standby Supply Current	I _{ccs}	V _{in} =V _{CC}	, HLT = 0.2V	-		12	μA	9
External Clock Operation								
External Clock Frequency	f _{cp}			350	-	850	kHz	
External Clock Duty	Duty			45	50	55	%	
External Clock Rise Time	t _{rcp}			0	-	0.2	μs	
External Clock Fall Time	t _{fcp}			0	-	0.2	μs	
Instruction Cycle Time	Tinst	T _{inst} = 4/f	ср	4.7	-	11.4	μs	
Internal Clock Operation (Rf Os	cillation)			•				
Clock Oscillation Frequency	fosc	R _f = 51kS	2 ± 2%	540	-	900	kHz	
Instruction Cycle Time	Tinst	T _{inst} = 4/f	osc	4.4	-	7.4	μs	
Internal Clock Operation (Ceran	nic Filter Osc	illation)		<u>.</u>	*			
Clock Oscillation Frequency	fosc	Ceramic F	ilter Circuit	784	-	816	kHz	
Instruction Cycle Time	Tinst	$T_{inst} = 4/f$	010	4.9	-	5.1	μs	

• ELECTRICAL CHARACTERISTICS-1 ($V_{CC} = 5V \pm 10\%$, Ta = -20°C to +75°C)

[NOTE 1] All voltages are with respect to GND.

[NOTE 2] This is applied to RESET, HLT, OSC1, INT, INT, and the With Pull up MOS or CMOS type of I/O pins.

[NOTE 3] This is applied to the Open Drain type of I/O pins.

[NOTE 4] This is applied to the CMOS type of I/O or Output pins.

[NOTE 5] This is applied to the With Pull up MOS or CMOS type of I/O or Output pins.

[NOTE 6] This is applied to the Open Drain type of I/O or Output pins.

[NOTE 7] I/O current is excluded.

[NOTE 8] The Standby I/O Leakage Current is the I/O leakage current in the Halt and Disable State.

[NOTE 9] I/O current is excluded.

The Standby Supply Current is the supply current at V_{CC}=5V ± 10% in the Halt State. The supply current in the case where the supply voltage falls to the Halt Duration voltage is called the Halt Current (I_{DH}), and it is shown in "ELECTRICAL CHARACTERISTICS -2."

HMCS47C, HMCS47CL -----

• ELECTRICAL CHARACTERISTICS-2 (Ta = -20°C to +75°C)

Reset and Halt

140.00	Cumbal	Symbol Test Conditions		Value		
Item	Symbol	Test Conditions	min.	max.	Unit	
Halt Duration Voltage	V _{DH}	HLT = 0.2V	2.3	_	v	
Halt Current	I _{DH}	$\frac{V_{in}}{HLT} = V_{CC}$	-	12	μA	
Halt Delay Time	t _{HD}		100	-	μs	
Operation Recovery Time	t _{RC}		100	-	μs	
HLT Fall Time	t _{fHLT}		-	1000	μs	
HLT Rise Time	t _{rHLT}		-	1000	μs	
HLT "Low" Hold Time	t _{HLT}		400	_	μs	
HLT "High" Hold Time	t _{OPR}	R _f Oscillation, External Clock Operation	0.1	ms		
		Ceramic Filter Oscillation	4	_		
Power Supply Rise Time	t _{rCC}	Built-in Reset , HLT = V _{CC}	0.1	10	ms	
Power Supply OFF Time	t _{OFF}	Built-in Reset HLT = V _{CC}	1	-	ms	
RESET Pulse Width (1)		External Reset V_{CC} = 4.5 to 5.5V, HLT = V_{CC} (R ₁ Oscillation, External Clock Operation)	1	_	ms	
	t _{RST1}	External Reset V_{CC} = 4.5 to 5.5V, \overline{HLT} = V_{CC} (Ceramic Filter Oscillation)	4	-		
RESET Pulse Width (2)	t _{RST2}	External Reset $V_{CC} = 4.5$ to 5.5V, $HLT = V_{CC}$	2∙ T _{inst}		μs	
RESET Fall Time	t _{fRST}	HLT = V _{CC}	-	20	ms	
RESET Rise Time	t _{rRST}	HLT = V _{CC}	-	20	ms	

[NOTE] All voltages are with respect to GND.

■ HMCS47CL ELECTRICAL CHARACTERISTICS (2.5V to 5.5V)

• ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Remarks
Supply Voltage	V _{cc}	-0.3 to +7.0	V	
Terminal Voltage (1)	V _{T1}	-0.3 to V _{CC} + 0.3	v	Except for the terminals specified by V_{T2}
Terminal Voltage (2)	V _{T2}	-0.3 to +10.0	v	Applied to the Open Drain type of Output pins and Open Drain type of I/O pins.
Maximum Total Output Current (1)	-Σl ₀₁	45	mA	[NOTE 3]
Maximum Total Output Current (2)	ΣΙΟ2	45	mA	[NOTE 3]
Operating Temperature	Topr	-20 to +75	°C	
Storage Temperature	T _{stg}	-55 to +125	°c	

[NOTE 1] Permanent LSI damage may occur if "Maximum Ratings" are exceeded. Normal operation should be under the conditions of "ELECTRICAL CHARACTERISTICS -1, -2." If these conditions are exceeded, it could be cause of malfunction of LSI and affects reliability of LSI.

[NOTE 2] All voltages are with respect to GND.

[NOTE 3] The Maximum Total Output Current is total sum of output currents which can flow out (or flow in) from or into the I/O pins and Output pins simultaneously.

J.

• ELECTRICAL CHARACTERISTICS - 1 (V_{CC} = 2.5 to 5.5V, Ta = -20 to +75°C)

······································		Test O Int		Value			1 1= 14	Note
Item	Symbol		est Conditions	min.	typ.	max.	Unit	Note
Input "Low" Voltage	VIL			-	-	0.15 · V _{CC}	V	
Input "High" Voltage (1)	V _{IH1}			0.85 V _{CC}	-	V _{cc}	v	2
Input "High" Voltage (2)	V _{IH2}			0.85·V _{CC}	-	10	v	3
Output "Low" Voltage	VOL	$I_{OL} = 0$.4 mA	-	-	0.4	V	
Output "High" Voltage	VOH	-l _{OH} =	0.08 mA	V _{CC} -0.4	-	-	v	4
Interrupt Input Hold Time	tINT			2.Tinst	-	-	μs	
Interrupt Input Fall Time	trint			-	-	50	μs	
Interrupt Input Rise Time	triNT			-	-	50	μs	
Output "High" Level Current	I _{OH}	V _{OH} =	10 V	-	-	3	μA	6
		V _{in} = 0	to V _{CC}	-	-	1.0		2
Input Leakage Current	ut Leakage Current IIL		to 10V	-	-	3	μA	3
Pull up MOS Current	-lp	V _{CC} = 3	BV	10	-	80	μA	
Supply Current	Icc	$ \begin{array}{l} V_{in} = V_{CC}, \ V_{CC} = 3V \\ (f_{osc}/f_{cp} = 200 \text{kHz}) \\ \textbf{R}_{f} \ Oscillation, \\ \textbf{External Clock} \\ \textbf{Operation} \end{array} $		_	-	140	μΑ	7
Standby I/O Leakage Current	ILS	HLT	V _{in} =0 to V _{CC}	-	-	1	μA	5,8
	1.5	= 0.5V	V _{in} =0 to 10V	-	-	3	μA	6,8
Standby Supply Current	Iccs	Vin = V _{CC}	V _{CC} =2.5 to 3.5V	-	-	6	μA	9
	lices	HLT = 0.1 V	V _{CC} =2.5 to 5.5 V	-	-	10	μA	
External Clock Operation								
External Clock Frequency	f _{cp}			130	200	240	kHz	
External Clock Duty	Duty			45	50	55	%	
External Clock Rise Time	t _{rcp}			0	-	0.2	μs	
External Clock Fall Time	t _{fcp}			0	_	0.2	μs	
Instruction Cycle Time	Tinst	Tinst =	4/f _{cp}	16.8	20	30.8	μs	
Internal Clock Operation (R	f Oscillation	1) 1)			I			·
Clock Oscillation	f _{osc}	$R_{f} = 200k\Omega \pm 2\%$ V _{CC} =2.5 to 3.5V		130	Γ-	250	kHz	
Frequency	f _{osc}		kΩ ± 2% 5 to 5.5V	130	-	350	kHz	
	T _{inst}	Tinst=4		16	-	30.8	μs	
Instruction Cycle Time	T _{inst}	T _{inst} =4/ V _{CC} =2.	^{(f} osc 5 to 5,5V	11.4	-	30.8	μs	

[NOTE 1] All voltages are with respect to GND. [NOTE 2] This is applied to RESET, HLT, OSC1, INT0, INT1 and the With Pull up MOS or CMOS type of I/O pins. [NOTE 3] This is applied to the Open Drain type of I/O pins. [NOTE 4] This is applied to the CMOS type of I/O or Output pins.

[NOTE 5] This is applied to the With Pull up MOS or CMOS type of I/O or Output pins [NOTE 6] This is applied to the Open Drain type of I/O or Output pins.

[NOTE 3] If a separation of the second ed. [NOTE 8] The Standby I/O Leakage Current is the I/O leakage current in the Halt and Disable State.

[NOTE 9] I/O current is excluded.

supply voltage falls to the Halt Duration voltage is called the Halt Current (I_{DH}), and it is shown in "ELECTRICAL CHARACTERISTICS -2." The Standby Supply Current is the supply current at V_{CC}=2.5 to 5.5V in the Halt State. The supply current in the case where the

HMCS47C, HMCS47CL

ELECTRICAL CHARACTERISTICS - 2 (Ta = -20 to +75°C) Reset and Halt

14	Cumbol	Test Conditions	Va	Value		
Item	Symbol	Test Conditions	min.	max.	Unit	
Halt Duration Voltage	VDH	HLT = 0.2V	2.0	_	V	
Halt Current	I _{DH}	V _{in} =V _{CC} , V _{DH} =2.0V HLT = 0.1V	-	12	μA	
Halt Delay Time	tHD		200	-	μs	
Operation Recovery Time	tRC		200	-	μs	
HLT Fall Time	tiHLT		-	1000	μs	
HLT Rise Time	trHLT		-	1000	μs	
HLT "Low" Hold Time	thLT.		800	-	μs	
HLT "High" Hold Time	topr	R _f Oscillation, External Clock Operation, V _{CC} =2.5 to 5.5V	0.2	-	ms	
RESET Pulse Width (1)	^t rst1	External Reset V_{CC} =2.5 to 5.5V HLT = V _{CC} Rf Oscillation, External Clock Operation	2	-	ms	
RESET Pulse Width (2)	tRST2	External Reset V_{CC} =2.5 to 5.5V HLT = V_{CC}	2∙T _{inst}	-	μs	
RESET Fall Time	tfRST	HLT = V _{CC}	-	20	ms	
RESET Rise Time	trRST	HLT = V _{CC}	-	20	ms	

(NOTE) All voltages are with respect to GND.

SIGNAL DESCRIPTION

The input and output signals for the HMCS47C, shown in PIN ARRANGEMENT, are described in the following paragraphs.

V_{CC} and GND

Power is supplied to the HMCS47C using these two pins. V_{CC} is power and GND is the ground connection.

RESET

This pin allows resetting of the HMCS47C at times other than the automatic resetting capability (ACL; Built-in Reset Circuit) already in the HMCS47C. The HMCS47C can be reset by pulling RESET high. Refer to RESET FUNCTION for additional information.

OSC₁ and OSC₂

These pins provide control input for the built-in oscillator circuit. A resistor, ceramic filter circuit, or an external oscillator can be connected to these pins to provide a system clock with various degrees of stability/cost tradeoffs. Lead length and stray capacitance on these two pins should be minimized. Refer to OSCILLATOR for recommendations about these pins.

• HET

This pin is used to place the HMCS47C in the Halt State (Stand-by Mode).

The HMCS47C can be moved into the Halt State by pulling HLT low.

In the Halt State, the internal clock stops and all the internal statuses (the RAM, the registers, the Carry F/F, the Status F/F, the Program Counter, and all the internal statuses) are held.

Consequently, the power consumption is reduced. By pulling $\overline{\text{HLT}}$ high, the HMCS47C starts operation from the state just before the Halt State.

Refer to HALT FUNCTION for details of the Halt Mode.

TEST
 This pip is a

This pin is not for user application and must be connected to $V_{CC}. \label{eq:Vcc}$

INT₀ and INT₁

These pins provide the capability for asynchronously applying external interrupts to the HMCS47C.

Refer to INTERRUPTS for additional information.

• $R_{00} - R_{03}, R_{10} - R_{13}, R_{20} - R_{23}, R_{30} - R_{33}, R_{40} - R_{43}, R_{50} - R_{53}$

These 24 lines are arranged into six 4-bit Data Input/Output Common Channels.

The 4-bit registers (Data I/O Register) are attached to these channels. Each channel is directly addressed by the operand of input/output instruction. Refer to INPUT/OUTPUT for additional information.

• R₆₀ - R₆₃

These 4 lines are the 4-bit Data Output Channel.

The 4-bit register (Data I/O Register) is attached to this channel.

The channel is directly addressed by the operand of output instruction.

Refer to INPUT/OUTPUT for additional information.

• $D_0 - D_{15}$

These lines are 16 1-bit Discrete Input/Output Common Terminals.

The 1-bit latches are attached to these terminals. Each terminal is addressed by the Y register. The D_0 to D_3 terminals are also addressed directly by the operand of input/output instruction. Refer to INPUT/OUTPUT for additional information.


ROM

ROM Address Space

ROM is used as a memory for the instructions and the patterns (constants). The instruction used in the HMCS47C consists of 10 bits. These 10 bits are called "a word", which is a unit for writing into ROM.

The ROM address has been split into two banks. Each bank is composed of 32 pages (64 words/page). The ROM capacity is 4,096 words (1 word = 10 bits) in all. All addresses can contain both the instructions and the patterns (constants).

The ROM address space is shown in Figure 1.




*Bank 0 0 Page (0 Page) is the Subroutine Space.

Note: The parenthesized contents are expressions of the Page, combining the bank part with the page part.

Figure 1 ROM Address Space

Program Counter (PC)

The program counter is used for addressing of ROM. The Bank Pag program counter consists of the bank part, the page part, and the address part as shown in Figure 2.



Note: The parenthesized contents are expressions of the Page combining the bank part with the page part.

Figure 2 Configuration of Program Counter

The bank part is a 1-bit register and the page part is a 5-bit register.

Once a certain value is loaded into the bank part or the page part, the content is unchanged until other value is loaded by a program.

The settable value is "0" (the Bank 0) or "1" (the Bank 1) for the bank part, and 0 to 31 for the page part.

The address part is a 6-bit polynomial counter and counts up for each instruction cycle time. The sequence in the decimal and hexa-decimal system is shown in Table 1. This sequence is circulating and has neither the starting nor ending point. It doesn't generate an overflow carry. Consequently, the program on a same page is executed in order unless the value of the bank part or the page part is changed.

Table 1 Program Counter Address Part Sequence

		3			
Decimal	Hexa- decimal	Decimal	Hexa- decimal	Decimal	Hexa- decimal
63	3F	5	05	9	09
62	3E	11	OB	19	13
61	3D	23	17	38	26
59	3B	46	2E '	12	OC
55	37	28	1C	25	19
47	2F	56	38	50	32
30	1E	49	31	37	25
60	3C	35	23	10	0A
57	39	6	06	21	15
51	33	13	0D	42	2A
39	27	27	1B	20	14
14	OE	54	36	40	28
29	1D	45	2D	16	10
58	3A	26	1A	32	20
53	35	52	34	0	00
43	2B	41	29	1	01
22	16	18	12	3	03
44	2C	36	24	7	07
24	18	8	08	15	OF
48	30	17	11	31	1F
33	21	34	22		
2	02	4	04		[

Designation of ROM Address and ROM Code


The bank part of the ROM address is shown in the binary system and the page part in the decimal system. The address part is divided into 2 bits and 4 bits, and shown in the hexadecimal system.

It is possible to combine the bank part and the page part and show the combined part as the Page (in the decimal system).

(a) ROM Address

In this case, the 0 Page to the 31 Page in the Bank 1 are shown as the 32 Page to the 63 Page. The examples are shown in Figure 3.

One word (10 bits) of ROM is divided into three parts (2 bits. 4 bits and 4 bits from the most significant bit O_{10} in order) shown in the hexa-decimal system. The examples are shown in Figure 3.



(b) ROM Code




Figure 3 Designation of ROM Address and ROM Code

PATTERN GENERATION

The pattern (constant) can be accessed by the pattern instruction (P). The pattern can be written in any address of the ROM address space.

Reference

ROM addressing for reference of the patterns is achieved by modifying the program counter with the accumulator, the B register, the Carry F/F and the operand p. Figure 4 shows how to modify the program counter. The address part is replaced with the accumulator and the lower 2 bits of B register, while the page part and the bank part are ORed with the upper 2 bits of B register, the Carry F/F and the operand p.

The value of the operand $p(p_2, p_1, p_0)$ is 0 to 7 (decimal). The bank part of the ROM address to be referenced to is determined by the logical equation: $PC_{11} + P_2$ (P_2 = the MSB of the operand p).

If the address where the pattern instruction exists is in the Bank 1, only the pattern of the Bank 1 can be referenced.

If the address where the pattern instruction exists is in the Bank 0, the pattern of the either Bank 1 or Bank 0 can be referenced depending on the value of p2. The truth table of the bank part of the ROM address is shown in Table 2.

The value of the program counter is apparently modified and does not change actually. After execution of the pattern instruction, the program counter counts up and the next instruction is

executed.

The pattern instruction is executed in 2-cycle time.

Generation

The pattern of referred ROM address is generated as the following two ways:

- The pattern is loaded into the accumulator and B (i) register.
- The pattern is loaded into the Data I/O Registers R2 (ii) and R3.

Selection is determined by the command bits (O_9, O_{10}) in the pattern.

Mode (i) is performed when O₉ is "1" and mode (ii) is performed when O₁₀ is "1".

Mode (i) and (ii) are simultaneously performed when both of O_9 and O_{10} are "1". The correspondence of each bit of the pattern is shown in Figure 5.

Examples of the pattern instruction is shown in Table 3.

CAUTION

In the program execution, the pattern can not be distinguished from the instruction. When the program is executed at the addresses into which pattern is written, the instruction corresponding to the pattern bit is executed. Take care that a pattern is not executed as an instruction.




Figure 4 ROM Addressing for Pattern Generation

	P	с,,		p2				rt of R erence	OM address d to
	4.45			1			1	(Bank	1)
	1 (Ba	ink 1)		0			1	(Bank	1)
	0.0			1			1	(Bank	1)
	0 (Ba	ank O)		0			0	(Bank	0)
		T							1
0,0 0	ວຸ່ວ,	́о, `	0,	0,	0,	о,	0,	° 0,	Pattern of ROM
		L				L	L		
 -	·	,				,			Loaded into the accumulator
! .	1 B,	. В,	В,	в,	A,	. A,	Α,	A,	and B register
	• • • • • • • • • • • • • • • • • • • •								
									_
[T	R ₂₀	R ₂₁	R ₂₂	R ₂₃	в.,	R.,	R.,1	Т R,,	Loaded into the R2 and R3
<u> </u>		1				1		L	registers

Table 2 Bank Part Truth Table of Pattern Generation

Figure 5 Correspondence of Each Bit of Pattern

	Before Execution				Referred ROM	ROM		After Execution				
PC	р	C	В	A	Address Pattern		В	A	R2	R3		
Bank 0 0-3F (0-3F)	1	0	A	0	Bank 0 10-20 (10-20)	12D	2	в	_	-*		
Bank 0 0-3F (0-3F)	7	1	4	0	Bank 1 29-00 (61-00)	22D	-	-	4	В		
Bank 1 30-00 (62-00)	4	0/1**	0	9	Bank 1 30-09 (62-09)	32D	2	B	4	В		
Bank 1 30-00 (62-00)	1	0/1**	F	9	Bank 1 31-39 (63-39)	223	-	-	4	с		

Table 3 Example of Pattern Instructions

* "-" means that the value does not change after execution of the instruction.

** "0/1" means that either "0" or "1" may be selected.

BRANCH

ROM is accessed according to the program counter sequence and the program is executed. In order to jump to any address out of the sequence, there are four ways. They are explained in the following paragraphs.

• BR

By BR instruction, the program branches to an address in the current page.

The lower 6 bits of ROM Object Code (operand a, O_6 to O_1) are transferred to the address part of the program counter. This instruction is a conditional instruction and executed only when the Status F/F is "1". If it is "0", the instruction is skipped and the Status F/F becomes "1". The operation is shown in Figure 6.

By LPU instruction, the jump of the bank and page is performed.

The lower 5 bits of the ROM Object Code (operand u, O₅ to O₁) are transferred to the page part of the program counter with a delay of 1-cycle time. At the same time, the signal $\overline{R_{\infty}}$ (the reversed-phase signal of the Data I/O Register R_{∞}) is transferred to the bank part of the program counter with a delay of 1-cycle time. The operation is shown in Figure 7.

Consequently, the bank and page will remain unchanged in the cycle immediately following this instruction. In the next cycle, a jump of the bank and page is achieved.

This instruction (LPU) is conditional, and is executed only when the Status F/F is "1". Even after a skip, the Status F/F will remain unchanged ("0").

LPU instruction is used in combination with BR instruction or CAL instruction as the macro instruction of BRL or CALL instruction.

BRL

By BRL instruction, the program branches to an address in any bank and page.

This instruction is a macro instruction of LPU and BR instructions, which is divided into two instructions as follows.

< Jump to Bank " $\overline{R_{70}}$ ", a Page – b Address >

BRL instruction is a conditional instruction because of characteristics of LPU and BR instructions, and is executed only when the Status F/F is "1". If the Status F/F is "0", the instruction is skipped and the Status F/F becomes "1". The examples of BRL instruction are shown in Figure 8.

TBR (Table Branch)

By TBR instruction, the program branches by the table.

The program counter is modified with the accumulator, the B register, the Carry F/F and the operand p.

The method for modification is shown in Figure 9.

The bank part is determined by the logical equation: $PC_{11} + p_2$, as shown in Table 4.

If the address where TBR instruction exists is in the Bank 1, it is possible to jump to an address only in the Bank 1, not to an address in the Bank 0.

If the address where TBR instruction exists is in the Bank 0, it is possible to jump to an address in either the Bank 1 or the Bank 0 depending on the value of the operand p_2 .

TBR instruction is executed regardless of the Status F/F, and does not affect the Status F/F.




Figure 6 BR Operation




Figure 7 LPU Operation

HMCS47C, HMCS47CL

	Bank 0	
	15 7	R ₂₀ = "1" (R ₂₀ = "0")
	5]	BRL 5-3F
BR	3F ;	(Branch to Bank 0 5-3F (5-3F))
· LAI LBA	15	
COMB	7	$R_{70} = "1" (\overline{R_{70}} = "0")$
+LPU	31 3F	BRL 31-3F
BR	3F ʃ	(Branch to Bank 0 31-3F (31-3F))
Branch to	Bank 1	
• LAI	0	
C 1 B A		R ₇₀ = ''0'' (R ₇₀ = ''1'')
LINA	4	$n_{70} = 0 (n_{70} = 1)$
-+LPU BB	15 3E	BRL 15-3F
• LAI [***LRA •••LPU BR	15 3F }	
· LAI	15 3F } 0	BRL 15-3F
LAI	0	BRL 15-3F (Branch to Bank 1 15-3F (47-3F))
LAI LTA LRA LYI		BRL 15-3F
LAI LTA LTA LRA LYI XMA	0 7 2	BRL 15-3F (Branch to Bank 1 15-3F (47-3F)) R ₇₀ = "0" (R ₇₀ = "1")
LAI LTA LRA LYI	0	BRL 15-3F (Branch to Bank 1 15-3F (47-3F))

Figure 8 BRL Example

Table 4 Bank Part Truth Table of TBR Instruction

PC11	P ₂	Bank Part of PC after TBR
	1	1 (Bank 1)
1 (Bank 1)	0	1 (Bank 1)
0.(0).0)	1	1 (Bank 1)
0 (Bank 0)	0	0 (Bank 0)

SUBROUTINE JUMP

There are two types of subroutine jumps. They are explained in the following paragraphs.

CAL

By CAL instruction, subroutine jump to the Subroutine Space is performed.

The Subroutine Space is the Bank 0 0 Page (0 Page).

The address next to CAL instruction address is pushed onto the Stack ST1 and the contents of the stacks ST1, ST2 and ST3 are pushed onto the stacks ST2, ST3 and ST4 respectively as shown in Figure 10.

The bank part of the program counter becomes the Bank 0 and the page part becomes the 0 Page. The lower 6 bits (operand a, 06 to 01) of the ROM Object Code is transferred to the address part of the program counter.

The HMCS47C has 4 levels of stack (ST1, ST2, ST3 and ST4) which allows the programmer to use up to 4 levels of subroutine jumps (including interrupts).

CAL is a conditional instruction and executed only when the Status F/F is "1". If the Status F/F is "0", it is skipped and the Status F/F changes to "1".

• CALL

CA

By CALL instruction, subroutine jump to an address in any bank and page is performed.

Subroutine jump to any address can be implemented by the subroutine jump to the page specified by LPU instruction in the bank designated by the reversed-phase signal $\overline{R_{70}}$ of the Data I/O Register R_{70} .

This instruction is a macro instruction of LPU and CAL instructions, which is divided into two instructions as follows.

< Subroutine Jump to Bank " $\overline{R_{70}}$ ", a Page – b Address >

CALL instruction is conditional because of characteristics of LPU and CAL instructions and is executed when the Status F/F is "1". If the Status F/F is "0", the instruction is skipped and the Status F/F changes to "1". The examples of CALL instruction are shown in Figure 11.

ł




Figure 9 Modification of Program Counter by TBR Instruction

-HMCS47C, HMCS47CL




Figure 10 Subroutine Jump Stacking Order

Subroutine	Jump to Ba	ink O
LRA	7	$R_{70} = "1" (\overline{R}_{70} = "0")$
₽₽₽	5 3F	CALL 5-3F
CAL	3F {	(Subroutine Jump to Bank 0 5-3F (5-3F))
· LAI LBA	15	
LRA	7	$R_{70} = "1" (\overline{R_{70}} = "0")$
+LPU	21]	
CAL	31 3F	CALL 3-3F
UAL	0 .)	(Subroutine Jump to Bank 0 31-3F (31-3F))
Subroutine	Jump to Ba	ink 1
• LAI	0	
r-LRA	7	R ₇₀ = "0" (R ₇₀ = "1")
-LPU	15 3F	CALL 15-3F
CAL	_ 3 F	(Subroutine Jump to Bank 1 15-3F (47-3F))
· LAI LTA	0	
r-LBA	7	R ₂₀ = "0" (R ₂₀ = "1")
LRA	7 3	
· XMA		
-+LPU	10 } 2E }	CALL 10-2E
CAL	2E)	(Subroutine Jump to Bank 1 10-2E (42-2E))
		Figure 11 CALL Example
		-

RAM

RAM is a memory used for storing data and saving the contents of the registers. Its capacity is 256 digits (1,024 bits) where one digit consists of 4 bits.

Addressing of RAM is performed by a matrix of the file No. and the digit No.

The file No. is set in the X register and the digit No. in the Y register for reading, writing or testing. Specific digits in RAM can be addressed not via the X register and Y register. These digits are called "Memory Register (MR)", 0 to 15(16 digits in all). The memory register can be exchanged with the accumulator by XAMR instruction.

The RAM address space is shown in Figure 12.

In an instruction in which reading from RAM and writing to RAM coexist (exchange between RAM and the register), reading precedes writing and the write data does not affect the read data.

The RAM bit manipulation instruction enables any addressed RAM bit to be set, reset or tested. The bit assignment is specified by the operand n of the instruction.

The bit test makes the Status F/F "1" when the assigned bit is "1" and makes it "0" when the assigned bit is "0".

Correspondence between the RAM bit and the operand n is shown in Figure 13.

	Y	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	1
X	2		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Y register
0	•	-																Digit No.
-	-																	
2	2																	
3	۳	-																
4	4																	
5	2	-																
9	9																	
2	1	-															i	
8	œ																	
6	6	-																
10	₽	-																
:	=	-																
12	12																	
13	13																	
14	14																	
15	15	MR15	MR14	MR13	MR12	MR11	MR10	MR9	MR8	MR7	MRG	MR5	MR4	MR3	MR2	MR1	MRO	
	X register	TKE NO.																-

Figure 12 RAM Address Space




Figure 13 RAM Bit and Operand n

ł

REGISTER

The HMCS47C has six 4-bit registers and two 1-bit registers available to the programmer. The 1-bit registers are the Carry F/F and the Status F/F. They are explained in the following paragraphs.

• Status F/F (S)

The Status F/F latches the result of logical or arithmetic operations (Not Zero, Overflow) and bit test operations. The Status F/F affects conditional instructions (LPU, BR and CAL instructions). These instructions are executed only when the Status F/F is "1". If it is "0", these instructions are skipped and the Status F/F becomes "1".

Accumulator (A; A Register) and Carry F/F (C)

The result of the Arithmetic Logic Unit (ALU) operation (4 bits) and the overflow of the ALU are loaded into the accumulator and the Carry F/F. The Carry F/F can be set, reset or tested. Combination of the accumulator and the Carry F/F can be right or left rotated. The accumulator is the main register for ALU operation and the Carry F/F is used to store the overflow generated by ALU operation when the calculation of two or more digits (4 bits/digit) is performed.

B Register (B)

The result of ALU operation (4 bits) is loaded into this register. The B register is used as a sub-accumulator to stack data temporarily and also used as a counter.

• X Register (X)

The result of ALU operation (4 bits) is loaded into this register. The X register has exchangeability for the SPX register. The X register addresses the RAM file.

SPX Register (SPX)

The SPX register has exchangeability for the X register.

The SPX register is used to stack the X register and expand the addressing system of RAM in combination with the X register.

• Y Register (Y)

The result of ALU operation (4 bits) is loaded into this register. The Y register has exchangeability for the SPY register. The Y register can calculate itself simultaneously with transferring data by the bus lines, which is usable for the calculation of two or more digits (4 bits/digit). The Y register addresses the RAM digit and 1-bit Discrete I/O.

SPY Register (SPY)

The SPY register has exchangeability for the Y register. The SPY register is used to stack the Y register and expand the addressing system of RAM and 1-bit Discrete I/O in combination with the Y register.

INPUT/OUTPUT

• 4-bit Data Input/Output Common Channel (R)

The HMCS47C has five 4-bit Data I/O Common Channels (R0, R1, R2, R3, R4 and R5) and one 4-bit Data Output Channel (R6).

The 4-bit registers (Data I/O Register) are attached to these channels.

Each channel is directly addressed by the operand p of input/output instruction.

The data is transferred from the accumulator and the B register to the Data I/O Registers R0 to R6 via the bus lines. Pattern instruction enables the patterns of ROM to be loaded into the Data I/O Registers R2 and R3.

Input instruction enables the 4-bit data to be sent to the accumulator and the B register from R0 to R5. Note that, since the Data I/O Register's output is directly connected to the pin even during execution of input instruction, the input data is wired logic of the Data I/O Register's output and the pin input. Therefore, the Data I/O Register should be set to 15 (all bits of the Data I/O Register is "1") not to affect the pin input before execution of input instruction, and Open Drain or With Pull up MOS should be specified for the I/O configuration of these pins.

The block diagram is shown in Figure 14. The I/O timing is shown in Figure

1-bit Discrete Input/Output Common Terminal (D)

The HMCS47C has 16 1-bit Discrete I/O Common Terminals. The 1-bit Discrete I/O Common Terminal consists of a 1-bit latch and an I/O common pin.

The 1-bit Discrete I/O is addressed by the Y register. The addressed latch can be set or reset by output instruction and "0" and "1" level can be tested with the addressed pin by input instruction.

Note that, since the latch output is directly connected to the pin even during execution of input instruction, the input data is wired logic of the latch's output and the pin input. Therefore, the latch should be set to "1" not to affect the pin input before execution of input instruction and Open Drain or With Pull up MOS should be specified for the I/O configuration of this pin.

The D_0 to D_3 terminals are also addressed directly by the operand n of input/output instruction and can be set or reset. The block diagram is shown in Figure 16 and the I/O timing is shown in Figure 17.


I/O Configuration

The I/O configuration of each pin can be specified among Open Drain, With Pull up MOS and CMOS using a mask option as shown in Figure 18.


HMCS47C, HMCS47CL

(a) R0 to R5

(b) R6














Figure 16 1-bit Discrete I/O Block Diagram

ł





(a) Configuration of Output Pin



 When "Disable" is specified for the I/O State at the Halt State, the I/O Enable signal shown in the figure turns off the input circuit, Pull up MOS and NMOS output and sets CMOS output to high inpedance (PMOS, NMOS; OFF).



TIMER/COUNTER

The timer/counter consists of the 4-bit counter and the 6-bit prescaler as shown in Figure 19. The 4-bit counter may be loaded under program control and is incremented toward 15 by the prescaler overflow output pulse or the input pulse of INT₁ pin (its leading edge is counted). The clock input to the counter is selected by the CF F/F. When the CF F/F is "0", the clock input is the prescaler overflow output pulse (Timer Mode). When the CF F/F is "1", the clock input is the input pulse of INT₁ pin (Counter Mode). When the counter reaches zero (returns from 15 to zero), the overflow output pulse is generated and the counter continues to count $(14 \rightarrow 15 \rightarrow 0 \rightarrow 1 \rightarrow 2 \cdots)$.

The TF F/F is a flip-flop which masks interrupts from the timer/counter. It can be set and reset by interrupt instruction. If the overflow output pulse of the counter is generated when the TF F/F is reset ("0"), an interrupt request occurs and the TF F/F becomes "1". If the overflow output pulse is generated when the TF F/F is set ("1"), no interrupt request occurs. The TTF instruction enables the TF F/F to be tested.

The prescaler is a 6-bit frequency divider. It divides a system clock (instruction frequency) by 64 into the overflow output pulses of "instruction frequency \div 64".

The prescaler is cleared when data is loaded into the counter (by LTA or LTI instruction). The frequency division is 0 when the prescaler is cleared. At the 64th clock, an overflow output

HMCS47C, HMCS47CL

pulse is generated from the prescaler. During operation of the LSI, the prescaler is operating and cannot be stopped. (In the Halt state, it stops.) The relation between the specified value of the counter and specified time in the Timer Mode is shown in Table 5.

The pulse width of the INT_1 pin in the Counter Mode must be at least 2-cycle time for both "High" and "Low" levels as shown in Figure 19.


INTERRUPT

The HMCS47C can be interrupted in two different ways: through the external interrupt input pins (INT_0, INT_1) and the timer/counter interrupt request. When any interrupt occurs, processing is suspended, the Status F/F is unchanged, the present program counter is pushed onto the stack ST1 and the contents of the stacks ST1, ST2 and ST3 are pushed onto the stacks ST2, ST3 and ST4 respectively. At that time, the Interrupt Enable F/F (I/E) is set and the address jumps to a fixed destination (Interrupt Address), and then the interrupt routine is executed. Stacking the registers other than the program counter must be performed by the program. The interrupt routine must end with RTNI (Return Interrupt) instruction which sets the I/E F/F simultaneously with RTN instruction.

The Interrupt Address:	
Input Interrupt Address Bank 0 1 Pa	ge 3F Address
(1 Page 3F A	Address)
Timer/Counter Interrupt AddressBank	00 Page
3F A	Address
(0 P	age 3F Address)

The input interrupt has priority over the timer/counter interrupt.

The INT_0 and INT_1 pin have an interrupt request function. Each terminal consists of a circuit which generates leading pulse and the Interrupt mask F/F (IF0, IF1). An interrupt is enabled (unmasked) when the IF0 F/F or IF1 F/F is reset. When the INT_0 or INT_1 pin changes from "0" to "1" (from "Low" level to "High" level), a leading pulse is generated to produce an interrupt request. At the same time, the IF0 F/F or IF1 F/F is set. When the IF0 F/F or IF1 F/F is set, the interrupt masking for the pin will result. (If a leading pulse is generated, no interrupt request occurs.)



(Tinst = One Instruction Cycle Time)

Figure 19	Timer	/Counter	Block	Diagram
-----------	-------	----------	-------	---------

Tal		Range

Specified Value	Number of Cycles	*Time (ms)	Specified Value	Number of Cycles	*Time (ms	
0	1024	5.12	8	512	2.56	
1	960	4.80	9	448	2.24	
2	896	4.48	10	384	1.92	
3	832	4.16	11	320	1.60	
4	768	3.84	12	256	1.28	
5	704	3.52	13	192	0.96	
6	640	3,20	14	128	0.64	
7	576	2.88	15	64	0.32	

* Time is based on instruction frequency 200kHz. (One Instruction Cycle Time (Tinst) = 5µs)


An interrupt request generated by the leading pulse is latched into the input interrupt request F/F (I/RI) on the input side. If the Interrupt Enable F/F (I/E) is "1" (Interrupt Enable State), an interrupt occurs immediately and the I/RI F/F and the I/E F/F are reset. If the I/E F/F is "0" (Interrupt Disable State), the I/RI F/F is held at "1" until the HMCS47C gets into the Interrupt Enable State.


The IFO F/F, the IF1 F/F, the INT_0 pin and the INT_1 pin can be tested by interrupt instruction. Therefore, the INT_0 and the INT_1 can be used as additional input pins with latches.

The INT_0 pin and INT_1 pin can be provided with Pull up MOS using a mask option as shown in Figure 20.

An interrupt request from the timer/counter is latched into the timer interrupt request F/F (I/RT). The succeeding operations are same as an interrupt from the input. Only the exception is that, since an interrupt from the input precedes a timer/ counter interrupt, the input interrupt occurs if both the I/RI F/F and the I/RT F/F are "1" (when the input interrupt and the timer/counter interrupts are generated simultaneously). During this processing, the I/RT F/F remains "1". The timer/ counter interrupt can be implemented after the input interrupt processing is achieved.


The interrupt circuit block diagram is shown in Figure 21.






 When "Disable" is specified for the I/O State at the Halt State, the I/O Enable signal shown in the figure turns off the input circuit and Pull up MOS.

Figure 20 Configuration of INT₀ and INT₁





D F/F (Delayed by One Instruction Cycle)



HMCS47C, HMCS47CL -

RESET FUNCTION

The reset is performed by setting the RESET pin to "1" ("High" level) and the HMCS47C gets into operation by setting it to "0" ("Low" level); Refer to Figure 22. Moreover, the HMCS47C has the power-on reset function (ACL; Built-in Reset Circuit). The Built-in Reset Circuit restricts the rise condition of the power supply; Refer to Figure 23. When the Built-in Reset Circuit is used, RESET should be connected to GND.

HMCS47CL doesn't have the power-on reset function.


Internal state of the HMCS47C are specified as follows by the reset function.


- Program Counter (PC) is set to Bank 1 31 Page 3F Address (63 Page 3F Address).
- Data I/O Register R₇₀ is set to "1" (Jumps to Bank 0 by execution of LPU instruction after the reset).
- I/RI, I/RT, I/E and CF are reset to "0"
- · IFO, IF1, and TF are set to "1"
- Data I/O Registers (R0 to R6) and Discrete I/O Latches (D₀ to D₁₅) are all set to "1"

Note that all the other logic blocks (the Stack Registers, the Status F/F, the accumulator, the Carry F/F, the registers, the Timer/Counter, RAM) are not cleared by the reset function. The user should initialize these blocks by software. Because the Status F/F after the reset is not defined, set the Status F/F to "0" or "1" before the first execution of the conditional instructions (LPU, CAL and BR instructions).

HALT FUNCTION

When the \overline{HLT} pin is set to "0" ("Low" level), the internal clock stops and all the internal statuses (RAM, the Registers, the Carry F/F, the Status F/F, the Program Counter, and all the internal statuses) are held. Becuase all internal logic operation stop, power consumption is reduced. There are two input/output statuses in the Halt State. The user should specify either "Enable" or "Disable" using a mask option at the time of ordering ROM.






* t_{RST1} includes the time required from the power ON until the

operation gets into the constant state.


* t_{BST2} is applied when the operation is in the constant state.

Figure 22 RESET Timing



 tOFF specifies the period when the power supply is OFF in the case that a short break of the power supply occurs and the power supply ON/OFF is repeated.

Figure 23 Power Supply Timing for Built-in Reset Circuit



When the HLT pin is set to "1" ("High" level), the HMCS47C gets into operation from the status just before the Halt State. The halt timing is shown in Figure 24.

CAUTION

If, during the Halt State, the external reset input is applied (RESET = "1" ("High" level)), the internal status is not held.

OSCILLATOR

The HMCS47C contains its own oscillator and frequency divider (CPG). The user can obtain the desired timing for operation of the LSI by merely connecting an resistor Rf or ceramic filter circuit (Internal Clock Operation). Also an external oscillator can supply a clock (External Clock Operation).

The OSC₁ clock frequency is internally divided by four to produce the internal system clocks.

The user may exchange the external parts for the same LSI to select either of these two operational modes as shown in Figure 25. There is no need of specifying it by using the mask option.

The typical value of clock oscillation frequency (fosc) varies with a oscillation resistor R_f as shown in Figure 26.





Figure 24 Halt Timing

(a) Internal Clock Operation Using Resistor Rf



Wiring of OSC1 and OSC2 terminals should be as short as possible because the oscillation frequency is modified by capacitance of these terminals.

(b) Internal Clock Operation Using Ceramic Filter Circuit (This is not applied to HMCS47CL.)



Ceramic Filter; CSB800A (MURATA) R, ; 1MΩ ± 10% c, 100pF ± 10% (Ceramic Capacitor) : С,


100pF ± 10% (Ceramic Capacitor) :


The ceramic filter oscillation does not apply when using "Halt" and not resetting at the time of "Halt" cancellation.

This circuit is the example of the typical use. As the oscillation characteristics is not guaranteed, please consider and examine the circuit constants carefully on your application.

Figure 25 Clock Operation Mode (to be continued)

(c) External Clock Operation










Figure 26 Typical Value of Oscillation Frequency vs. R_f

INSTRUCTION LIST

The instructions of the HMCS47C are listed according to their functions, as shown in Table 6 .

Group	Mnemonic	Function	Status
Register · Register Instruction	LAB LBA LAY LASPX LASPY XAMR m	$B \rightarrow A$ $A \rightarrow B$ $Y \rightarrow A$ $SPX \rightarrow A$ $SPY \rightarrow A$ $A \leftrightarrow MR (m)$	
RAM Address Register Instruction	LXA LYA LXI i LYI i IY DY AYY SYY XSPX XSPX XSPX	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	NZ NB C NB
RAM • Register Instruction	LAM (XY) LBM (XY) XMA (XY) XMB (XY) LMAIY (X) LMADY (X)	$\begin{array}{ccccc} M & \rightarrow & A & (XY \leftrightarrow & SPXY) \\ M & \rightarrow & B & (XY \leftrightarrow & SPXY) \\ M & \leftrightarrow & A & (XY \leftrightarrow & SPXY) \\ M & \leftrightarrow & B & (XY \leftrightarrow & SPXY) \\ A & \rightarrow & M, \ Y+1 & \rightarrow & Y & (X \leftrightarrow & SPX) \\ A & \rightarrow & M, \ Y-1 & \rightarrow & Y & (X \leftrightarrow & SPX) \end{array}$	NZ NB
Immediate Transfer Instruction	LMIIY i LAI i LBI i	$i \rightarrow M, Y+1 \rightarrow Y$ $i \rightarrow A$ $i \rightarrow B$	NZ
Arithmetic Instruction	AI i IB DB AMC SMC AM DAA DAS NEGA COMB SEC REC TC ROTL ROTL ROTR OR	$\begin{array}{cccc} A+i & \rightarrow & A \\ B+1 & \rightarrow & B \\ B-1 & \rightarrow & B \\ M+A+C (F/F) & \rightarrow & A \\ M-A-\overline{C} (F/F) & \rightarrow & A \\ M+A & \rightarrow & A \\ Decimal Adjustment (Addition) \\ Decimal Adjustment (Subtraction) \\ \overline{A}+1 & \rightarrow & A \\ \overline{B} & \rightarrow & B \\ "1" & \rightarrow & C (F/F) \\ "0" & \rightarrow & C (F/F) \\ Test & C (F/F) \\ Test & C (F/F) \\ Rotation Left \\ Rotation Right \\ A & \cup B & \rightarrow & A \end{array}$	C NZ NB C NB C C

Table 6 Instruction List

(to be continued)

Group	Mnemonic	Function	Status
Compare Instruction	MNEI i YNEI i ANEM BNEM ALEI i ALEM BLEM	M Y X X M Y X X M A B X M A B X A M M M	NZ NZ NZ NB NB NB
RAM Bit Manipulation	SEM n REM n TM n	$\begin{array}{rcl} ``1'' & \rightarrow & M(n) \\ ``0'' & \rightarrow & M(n) \\ & & Test & M(n) \end{array}$	M(n)
ROM Address Instruction	BR a CAL a LPU u TBR p RTN	Branch on Status 1 Subroutine Jump on Status 1 Load Program Counter Upper on Status 1 Table Branch Return from Subroutine	1 1
Interrupt Instruction	SEIE SEIFO SEIF1 SETF REIF REIF0 REIF1 RETF RECF TI0 TI1 TIF0 TIF1 TIF1 LTI i LTA LAT RTNI	$\begin{array}{rcrcr} ``1'' & \rightarrow & I/E \\ ``1'' & \rightarrow & IFO \\ ``1'' & \rightarrow & IF1 \\ ``1'' & \rightarrow & TF \\ ``1'' & \rightarrow & CF \\ ``0'' & \rightarrow & IF1 \\ ``0'' & \rightarrow & IF1 \\ ``0'' & \rightarrow & IF1 \\ ``0'' & \rightarrow & TF \\ ``0'' & \rightarrow & CF \\ \hline Test & & INT_0 \\ \hline Test & & INT_1 \\ \hline Test & & IF0 \\ \hline Test & & IF0 \\ \hline Test & & IF1 \\ \hline Test & & IF1 \\ \hline Test & & Timer/Counter \\ A & \rightarrow & & Timer/Counter \\ \hline Timer/Counter & A \\ \hline Return Interrupt \\ \end{array}$	INT₀ INT₁ IF0 IF1 TF
Input/Output Instruction	SED RED SEDD n REDD n LAR p LBR p LRA p LRB p P p	$\begin{array}{rcl} "1" & \rightarrow & D & (Y) \\ "0" & \rightarrow & D & (Y) \\ Test & & D & (N) \\ "1" & \rightarrow & D & (n) \\ "0" & \rightarrow & D & (n) \\ R(p) & \rightarrow & A \\ R(p) & \rightarrow & B \\ A & \rightarrow & R & (p) \\ B & \rightarrow & R & (p) \\ B & \rightarrow & R & (p) \\ Pattern Generation \end{array}$	D(Y)

[NOTE] 1. (XY) after a mnemonic code has four meanings as follows.

2. Status column shows the factor which brings the Status F/F "1" under judgement instruction or instruction accompanying the judgement.

- NZ ALU Not Zero
 - C ALU Overflow in Addition, that is, Carry
 - NB ALU Overflow in Subtraction, that is, No Borrow
 - Except above Contents of the status column affects the Status F/F directly.
- The Carry F/F (C(F/F)) is not always affected by executing the instruction which affects the Status F/F. Instructions which affect the Carry F/F are eight as follows.

Instructions which affect t	the Carry F/F	are eignt as	tonows.
AMC	SEC		

AMC	SEC
SMC	REC
DAA	ROTL
DAS	ROTR

4. All instructions except the pattern instruction (P) are executed in 1-cycle. The pattern instruction (P) is executed in 2-cycle.

-HMCS47C, HMCS47CL

HMCS47C Mas	k Option	List							Date Customer	's Name	
									ROM CC		
									Hitachi P		
(1) I/O Option	1										
Pin Name	1/0		O Optior		Remarks	Pin Name	1/0		O Option		Remarks
		A	В	C				A	В	С	
D0	1/0					R 00	1/0				
D1	1/0					Roi	1/0				
D2	1/0					Ro2	1/0				
D3	1/0					Ros	1/0				
D4	1/0					R10	1/0		L		
D5	1/0					R11	1/0				
D6	1/0					R12	1/0				
D7	1/0					R13	1/0				
D8	1/0					R20	1/0				
D9	1/0					R21	1/0				
D10	1/0					R22	1/0				
D11	1/0					R23	1/0				
D12	1/0					R30	1/0				
D13	1/0	1				R31	1/0				
D14	1/0					R32	1/0				
D15	1/0					R33	1/0				
						R40	1/0				
	1	1				R41	1/0		1		
	1					R42	1/0				
						R43	1/0				
						R 50	1/0				
	1	1				Rsi	1/0				
						R52	1/0				
	1	1		1		R53	1/0		1		
						R 60	0	1	\sim		1
						R61	0				
INT o	1	1			1	R62	0				
INT 1	1				1	R63	0				

* Specify the I/O composition with a mark of "O" in the applicable composition column. A: No pull up MOS B: With pull up MOS C: CMOS Output

(2) Oscillator & Halt

Hait Oscillator	Not used	Used (Reset is applied when Halt release)	Used (Reset is not applied when Halt release)
Resistor			
Ceramic Resonator			
External Clock			

* Please check one section on the above chart.

(3) I/O State at "Halt" mode

	I/O State	
	Enable	
0	Disable	

* Mark "\/" in "" for the selected I/O state.

(4) Supply Voltage (V_{CC})

	Supply Voltage (V _{CC})
	5 ± 0.5V
٥	2.5V to 5.5V

* Mark "√" in"□" for the selected supply voltage.

(5) Package

	Package
	FP-54
۵	DP-64S

* Mark "√" in "□" for the selected package.

(6) Evchip used for Program Evaluation

Evchip								
	HD44855E							
	HD44857E							

* Mark " $\sqrt{}$ " in " \Box " for the evchip used for program evaluation,



.

LCD-III(HD44790,HD44795)


The LCD-III is the CMOS 4-bit single chip microcomputer which contains ROM, RAM, I/O, Timer/Event Counter and Control Circuit, Direct Drive Circuit for LCD on single chip. The LCD-III is designed to drive LCD directly and perform efficient controller function as well as arithmetic function for both binary and BCD data. With the on-chip crystal oscillator for timer, the clock function is easily realized. The CMOS technology of the LCD-III provides the flexibility of microcomputers for battery powered and battery back-up applications in combination with low power consuming LCD.

- FEATURES
- 4-bit Architecture
- 2,048 Words of Program ROM (10 bits/Word) 128 Words of Pattern ROM (10 bits/Word)
- 160 Digits of Data RAM and Display Data RAM (4 bits/ Digit)
- Control Circuit and Direct Drive Circuit for LCD 4 Commons (Duty Radio; Static, 1/2, 1/3, 1/4)
 - 32 Segments (Externally expandable up to 96 Segments using external Drivers HD44100s)
- 32 I/O Lines and 2 External Interrupt Lines
- Timer/Event Counter
- All Instructions except One Instruction; Single Word and Single Cycle
- BCD Arithmetic Instructions
- Pattern Generation Instruction
 Table Look Up Capability —
- Powerful Interrupt Function
 - 3 Interrupt Sources
 - 2 External Interrupt Lines
 - Timer/Event Counter
 - Multiple Interrupt Capability
- Bit Manipulation Instructions for Both RAM and I/O
- Qption of I/O Configuration Selectable on Each Pin; Pull Up MOS or CMOS or Open Drain
- Built-in Oscillator for System Clock (Resistor or Ceramic Filter)
- Built-in Crystal Oscillator for Timer
- Built-in Power-on Reset Circuit
- Low Operating Power Dissipation; 2mW typ.
- Stand-by Mode (Halt Mode); 50µW max.
- 2 Versions; HD44790 V_{CC} = 5V ± 10%, 10 µs Instruction Cycle Time

HD44795 V_{CC} = 2.7V to 5.5V, 20 µs Instruction Cycle Time


LCD-III (FP-80)

PIN ARRANGEMENT



(Top View)

BLOCK DIAGRAM



HD44790 ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%)

ABSOLUTE MAXIMUM RATINGS

item	Symbol	Value	Unit	Note		
Supply Voltage	V _{cc}	-0.3 to +7.0	V			
Terminal Voltage (1)	V _{T1}	-0.3 to V _{CC} +0.3	v	Applied to all terminals except those specified in V_{T2} .		
Terminal Voltage (2)	V _{T2}	0.3 to +10.0	v	Applied to open-drain output pins and open-drain I/O common pins.		
Maximum Total Output Current (1)	-ΣΙ _{ο1}	45	mA	(Note 3)		
Maximum Total Output Current (2)	Σlo2	45	mA	(Note 3)		
Operating Temperature	Topr	-20 to +75	°C			
Storage Temperature	T _{stg}	-55 to +125	°C			

(NOTE) 1. Stresses above those listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. Normal operation should be limited to those conditions specified under "ELECTRICAL CHARACTERISTICS -1" and "-2". The use beyond these conditions may cause LSI's malfunction and at the same time affects device reliability.
2. All voltages are with respect to GND.
3. Maximum Total Output Current is the total sum of output currents which can flow out or in simultaneously.
4. Power supply condition V_{CC} ≥ V1 ≥ V2 ≥ V3 ≥ GND should be maintained.

LCD-III ------

• ELECTRICAL CHARACTERISTICS - 1 ($V_{CC} = 5V \pm 10\%$, Ta = -20 to +75°C)

Item	Symbol	Test C	onditions	h	Value		Unit	Note
				min.	typ.	max.		
Input "Low" Voltage	VIL			-		1.0	V	
Input "High" Voltage (1)				V _{cc} -1.0		V _{cc}	V	(9)
Input "High" Voltage (2)	V _{IH2}			V _{cc} -1.0		10	V	(10)
Output "Low" Voltage	VOL	I _{OL} = 1.6 mA		-		0.8	V	
Output "High" Voltage (1)	V _{OH1}	-I _{ОН} = 1.0 mA		2.4	-		V	(1)
Output "High" Voltage (2)	V _{OH2}	-I _{OH} = 0.01 m	A	V _{cc} -0.3		-	V	(2)
Driver Voltage Descending (COM)	V _{d1}	ld = 0.05 mA		-		0.4	V	(13)
Driver Voltage Descending (SEG)	V _{d₂}	ld = 0.01 mA		-	-	0.4	V	(13)
Dividing Resistor of LCD Power Supply	Rwell	•	•		-	300	kΩ	
Interrupt Input Hold Time	t _{INT}			2 • T _{inst}	-	-	μs	(15)
Interrupt Input Fall Time	tfINT			-	-	50	μs	(15)
Interrupt Input Rise Time	trINT				-	50	μs	(15)
Output "High" Current	Гон	V _{OH} = 10V	V _{OH} = 10V		-	3	μA	(3)
Input Leakage Current	J _{IL}	V _{in} =0 to V _C	ic .	-	_	1.0	μA	(3), (9)
	''L	V _{in} =0 to 10	v	-	-	3		(3), (10
Pull up MOS Current	-lp	V _{CC} = 5V	45	-	250	μA		
Supply Current (1)	I _{CC1}	V _{in} = V _{CC} , V Ceramic Filte (f _{osc} = 400 kH	-	-	1.3	mA	(5)	
Supply Current (2)	I _{CC2}	$V_{in} = V_{CC}, V_{CC} = 5V$ $R_{f} Oscillation$ $(f_{ox} = 400 \text{ kHz})$ $External Clock Operation$ $(f_{cp} = 400 \text{ kHz})$		-	_	0.6	mA	(5), (12
Standby I/O Leakage Current	1	HLT=1.0V	V _{in} =0 to V _{CC}	-	-	1.0	μA	(6), (9
Standby 1/O Leakage Current	ILS		V _{in} =0 to 10V	-	-	3	μA	(6),(10
Standby Supply Current (1)	I _{CCS1}	$V_{in} = V_{CC}, \overline{H}$		-	-	10	μA	(11)
Standby Supply Current (2)	I _{CCS2}	$V_{in} = V_{CC}, \overline{H}$	LT = 0.2V	-	-	40	μA	(7)
Frame Frequency of LCD Drive	f _F .	n=1 (static) n=2 (1/2 Du n=3 (1/3 Du n=4 (1/4 Du	ty)	1 256 × n × T _{inst}			Hz	
LCD Display Voltage	VLCD	V _{cc} -V ₃		2.5	-	V _{cc}	V	(8)
External Clock Operation; System	1			I	L		·	
External Clock Frequency	f _{cp}	T		40	400	440	kHz	
External Clock Duty	Duty			45	50	55	%	1
External Clock Rise Time	t _{rcp}			0	-	0.2	μs	1
External Clock Fall Time	t _{fco}	1		0	-	0.2	μs	
Instruction Cycle Time	Tinst	T _{inst} = 4/ _{fcp}		9.1	10	100	μs	+
Internal Clock Operation (Rf Oscill				1	I	I		
Clock Oscillation Frequency	fosc	$R_f = 82 k\Omega \pm 3$	2%	300	<u>-</u>	500	kHz	· · · · · ·
Instruction Cycle Time	Tinst	$T_{inst} = 4/f_{osc}$		8.0	-	13.3	μs	1
Internal Clock Operation (Ceramic				- i	L	λ	<u>ا</u>	
Clock Oscillation Frequency	fosc	Ceramic Filte	. – – – – – – – – – – Nr	392	[]	408	kHz	7
Instruction Cycle Time	Tinst	$T_{inst} = 4/f_{osc}$		9.8		10.2	μs	1
Internal Clock Operation (Crystal C				·		A	<u>.</u>	-)

item	Symbol	Test Conditions	Value		11-14	Net
			min.	max.	Unit	Note
Halt Duration Voltage	VDH	HLT = 0.2V	2.3	-	V	[
Halt Current	I _{DH}	V _{in} = V _{CC} , <u>HLT</u> = 0.2V, V _{DH} = 2.3V	-	4.0	μΑ	(14)
Halt Delay Time	t _{HD}		100	-	μs	
Operation Recovery Time	t _{RC}		100	-	μs	
HLT Fall Time	t _{fHLT}		-	1000	μs	
HLT Rise Time	t _{rhlt}		-	1000	μs	
HLT "Low" Hold Time	t _{HLT}		400	_	μs	
HLT "High" Hold Time	topr	R _f Oscillation, External Clock Operation	100	-	μs	
		Ceramic Filter Oscillation	4000	_		
Power Supply Rise Time	t _{rCC}	Built-in Reset, HLT = V _{CC}	0.1	10	ms	
Power Supply OFF Time	tOFF	Built-in Reset, HLT = V _{CC}	1	-	ms	
RESET Pulse Width (1)	t _{RST1}	External Reset, V_{CC} = 4.5 to 5.5V, HLT = V_{CC} (R_f Oscillation, External Clock Operation)	1	_	ms	
		External Reset, $V_{CC} = 4.5$ to 5.5V, HLT = V_{CC} (Ceramic Filter Oscillation)	4	_		
RESET Pulse Width (2)	t _{AST2}	External Reset, V_{CC} = 4.5 to 5.5V, HLT = V_{CC} , (Prescaler Clock = System Clock)	2•T _{inst}	-	μs	
		External Reset, $V_{CC} = 4.5$ to 5.5V, HLT = V_{CC} , (Prescaler Clock = Crystal Clock)	32 x 10 ⁶ / ^f oscx	_		
RESET Rise Time	t _{rRST}	External Reset, $\overline{HLT} = V_{CC}$, $V_{CC} = 4.5$ to 5.5V	-	100	μs	
RESET Fall Time	t _{fRST}	External Reset, $\overline{HLT} = V_{CC}$, $V_{CC} = 4.5$ to 5.5V	-	100	μs	

ELECTRICAL CHARACTERISTICS - 2 (Ta = -20 to +75°C)

(NOTE) 1. Applied to PMOS load of CMOS output pins and CMOS I/O common pins among D and R terminals.
 2. Applied to CMOS output pins, CMOS I/O common pins, input pins with pull up MOS, and I/O common pins with pull up MOS among D and R terminals.


Applied to open-drain output pins and open-drain I/O common pins among D and R terminals.
 Pull up MOS current is excluded.

Full up MUS current is excluded. Applied to the supply current when the LCD-III is in the reset state and the crystal oscillation for timer doesn't operate. (Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded). Test Condition: RESET, HLT, TEST = V_{CC} (Reset State) INTe., INT1, R₁₀ to R₃₃, D₀ to D₁₃ = V_{CC} D₁₄/XO, D₁₅/XI = D₁₄/XO, D₁₅/XI = V_{CC} (Crystal oscillation for timer is not selected). 5.

 $D_{14}/XO = Open, D_{15}/XI = V_{CC}$ (Crystal oscillation for timer is selected).

 $V_1, V_2, V_3 = V_{CC}$ $\Box_{14}/XO = Open, D_{15}/XI = V_{CC}$ (Crystal oscillation for timer is selected). COM₁ to COM₄, SEG₁ to SEG₃₂ = Open When the crystal oscillation for timer operates, the standby supply current (2) I_{CCS2} flows in addition to I_{CC1} or I_{CC2}. When the LCD-III is installed in the user's system, and in operation current increases according to the external circuitry and devices. Those are connected to the LCD-III. User should design the power supply in consideration of this point (The difference between the measured current in the above reset state and that measured in the operational state in the user's system is the increased part of the supply current). 6. Standby I/O leakage current is the leakage current of I/O pins in the "Halt" and "Disable" state.


7. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply current (2) is the supply current at V_{CC} = 5V±10% in "Halt" state in the case that the crystal oscillation for timer is selected (only the crystal oscillator for timer, 5-bit divider and 6-bit prescaler are in operation).



- Power supply condition V_{CC} ≥ V₁ ≥ V₂ ≥ V₃ ≥ GND should be maintained.
 Applied to the following terminals.


 Input pins, I/O common pins with pull up MOS, and CMOS I/O common pins among D and R terminals.
 RESET, HLT, OSC₁, INT₆ and INT₁
 Applied to open-drain I/O common pins among D and R terminals.
 Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply current is the supply current at V_{CC} = 5V±10% in "Halt" state in the case that the crystal oscillation for timer is selected. The supply current when supply outres fails to the Halt Duration Voitage is called "Halt Current" (I_{DH}).

 The supply current changes as follows according to operating frequency.



The voltage that drops between the power supply terminals (V_{CC}, V₁, V₂, V₃) and each common or segment output terminal.
 The supply current at V_{CC} = V_{DH} = 2.3V in "Halt" state, in the case that the crystal oscillation for timer is not selected. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded.

15. Interrupt inputs must be retained for two or more instruction cycle times at both "High" and "Low" levels.



HD44795 ELECTRICAL CHARACTERISTICS (V_{CC} = 2.7 to 5.5V)

• ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	V _{cc}	-0.3 to +7.0	V	
Terminal Voltage (1)	V _{T1}	-0.3 to V _{CC} +0.3	v	Applied to all terminals except those specified in V_{T2} .
Terminal Voltage (2)	V _{T2}	0.3 to +10.0	v	Applied to open-drain output pins and open-drain I/O common pins.
Maximum Total Output Current (1)	-Σl _{o1}	45	mA	(Note 3)
Maximum Total Output Current (2)	Σl _{o2}	45	mA	(Note 3)
Operating Temperature	T _{opr}	-20 to +75	°C	
Storage Temperature	T _{stg}	-55 to +125	°C	

(NOTE) 1. Stresses above those listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. Normal operation should be limited to those conditions specified under "ELECTRICAL CHARACTERISTICS -1" and "-2". The use beyond these conditions may cause LSI's malfunction and at the same time affects device reliability.
2. All voltages are with respect to GND.
3. Maximum Total Output Current is the total sum of output currents which can flow out or in simultaneously.
4. Power supply condition V_{CC} ≥ V1 ≥ V2 ≥ V3 ≥ GND should be maintained.

• ELECTRICAL CHARACTERISTICS - 1 (V_{CC} = 2.7 to 5.5V, T_a = -20 to +75°C)

ltem	Symbol	Teet	Conditions	ļ,	Value	,	Unit	Note
		, 631		min.	typ.	max.		
Input "Low" Voltage	VIL			-	-	0.4	V	
Input "High" Voltage (1)	V _{IH1}			V _{cc} -0.4	-	V _{cc}	V	(9)
Input "High" Voltage (2)	V _{IH2}			V _{cc} -0.4	-	10	V	(10)
Output "Low" Voltage	Vol	I _{OL} = 0.4 m	A	-	-	0.4	V	
Output "High" Voltage (1)	V _{OH1}	-I _{OH} = 0.08 n		V _{cc} -0.4	1	-	V	(1)
Output "High" Voltage (2)	V _{OH2}	-1 _{OH} = 0.01 m		V _{cc} -0.3	-	-	V	(2)
Driver Voltage Descending (COM)	Vdi	ld = 0.05 m/	A	-	1	0.4	V	(13)
Driver Voltage Descending (SEG)	V _{d₂}	ld = 0.01 mA	4	-	-	0.4	۷	(13)
Dividing Resistor of LCD Power Supply	Rwell			25	-	300	kΩ	
Interrupt Input Hold Time	t _{INT}			2.T _{inst}	-	_	μs	(15)
Interrupt Input Fall Time	t _{fINT}			-	-	50	μs	(15)
Interrupt Input Rise Time	trint			-	-	50	μs	(15)
Output "High" Current	Іон	V _{OH} = 10V		-		3	μA	(3)
Input Leakage Current	կլ	V _{in} = 0 to V		-		1.0	μA	(3), (9)
D. II MOC O.		$V_{in} = 0$ to 10	JV		-	3		(3), (10
Pull up MOS Current	-1p	V _{cc} = 3V		15	-	80	μA	ļ
Supply Current	I _{cc}	V _{in} = V _{CC} , Y R _f Oscillatio (f _{osc} = 200 k External Clo (f _{cp} = 200 kl	n :Hz) ck Operation	-	-	0.15	mA	(5), (12
Standby I/O Leakage Current	ILS	HLT = 1.0V	$V_{in} = 0$ to V_{CC}	-		1.0 3	μA	(6), (9)
		V _{in} = V _{CC} , I	$V_{in} = 0$ to $10V$	-		- 3	μA	(6), (10
Standby Supply Current (1)	I _{CCS1}	V _{CC} = 2.7 to	o 3.3V	_	-	6	μA	(11)
Standby Supply Current (2)	I _{CCS2}	$V_{in} = V_{CC}$, i $V_{CC} = 2.7$ to	HLT = 0.1V o 3.3V	-	-	21	μA	(7)
Frame Frequency of LCD Drive	f _F	n = 1 (static) n = 2 (1/2 D n = 3 (1/3 D n = 4 (1/4 D	uty) uty)	128	1 x n x T _i	nst	Hz	
LCD Display Voltage	VLCD	V _{cc} -V ₃		2.5	-	V _{cc}	٧	(8)
External Clock Operation, System		• • • • • • • • • • • • • • • • • • • •		d		ل		
External Clock Frequency	f _{cp}	T		40	200	220	kHz	T
External Clock Duty	Duty			45	50	55	%	1
External Clock Rise Time	t _{rcp}			0	-	0.2	μs	
External Clock Fall Time	t _{fcp}			0	-	0.2	μs	1
Instruction Cycle Time	Tinst	T _{inst} = 4/f _{cp})	16.6	20	100	μs	1
Internal Clock Operation (Rf Oscil						4		
Clock Oscillation Frequency	f _{osc}	R _f = 200kΩ±2%	$V_{CC} = 2.7 \text{ to } 3.3 \text{V}$ $V_{CC} = 2.7 \text{ to } 5.5 \text{V}$	150 150		250 350	kHz	[
Instruction Cycle Time	T _{inst}	T _{inst} = 4/f _{osc}	$V_{CC} = 2.7 \text{ to } 3.3 \text{V}$ $V_{CC} = 2.7 \text{ to } 5.5 \text{V}$	16 11.4	-	26.6 26.6	μs	
Internal Clock Operation (Crystal (Oscillation)					20.0		<u> </u>
Clock Oscillation Frequency	foscx	Crystal		·······	32.768		kHz	

-

ltem	Symbol	Test Conditions	Va	lue	Unit	Note
	Symbol	rest conditions	min.	max.		Note
Halt Duration Voltage	V _{DH}	HLT = 0.1V	2.3	-	V	
Halt Current	I _{DH}	V _{in} = V _{CC} , HLT = 0.1V, V _{DH} = 2.3V	-	4.0	μA	(14)
Halt Delay Time	t _{HD}		100	_	μs	
Operation Recovery Time	t _{RC}		100	-	μs	
HLT Fall Time	t _{fHLT}	· · · · · · · · · · · · · · · · · · ·	-	1000	μs	
HLT Rise Time	trHLT		-	1000	μs	
HLT "Low" Hold Time	tHLT		400	-	μs	
HLT "High" Hold Time	t _{OPR}	R _f Oscillation, External Clock Operation	100	_	μs	
Power Supply Rise Time	t _{rCC}	Built-in Reset, HLT = V _{CC}	0.1	10	ms	
Power Supply OFF Time	tOFF	Built-in Reset, HLT = V _{CC}	1	_	ms	
RESET Pulse Width (1)	t _{RST1}	External Reset, HLT = V _{CC}	1	-	ms	
		External Reset, V_{CC} = 2.7 to 5.5V, HLT = V_{CC} , (Prescaler Clock = System Clock)	2∙T _{inst}	-		
RESET Pulse Width (2)	t _{RST2}	External Reset, V_{CC} = 2.7 to 5.5V, HLT = V_{CC} , (Prescaler Clock = Crystal Clock)	32 x 10 ⁶ / f _{oscx}	_	μs	
RESET Rise Time	t _{rRST}	External Reset, $HLT = V_{CC}$, $V_{CC} = 2.7$ to 5.5V	-	100	μs	
RESET Fall Time	t _{fRST}	External Reset, $\overline{HLT} = V_{CC}$, $V_{CC} = 2.7$ to 5.5V	-	100	μs	

• ELECTRICAL CHARACTERISTICS - 2 (Ta = -20 to +75°C)


 (NOTE) 1. Applied to PMOS load of CMOS output pins and CMOS I/O common pins among D and R terminals.
 2. Applied to CMOS output pins, CMOS I/O common pins, input pins with pull up MOS, and I/O common pins with pull up MOS among D and R terminals.

Applied to open-drain output pins and open-drain I/O common pins among D and R terminals.
 Pull up MOS current is excluded.

run up mus current is excluded. Applied to the supply current when the LCD-III is in the reset state and the crystal oscillation for timer doesn't operate (Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded). Test Condition: RESET, HLT, TEST = V_{CC} (Reset State) INT₆, INT₁, R₀₀ to R₃₅, D₀ to D₁₃ = V_{CC} D₁₄/XO, D₁₅/XI - D₁₄/XO, D₁₅/XI = V_{CC} (Crystal oscillation for timer is not selected) D₁₄/XO = Open, D₁₅/XI = V_{CC} (Crystal oscillation for timer is selected). V₁, V₂, V₃ = V_{CC} 5.

 $V_{1}, V_{2}, V_{3} = V_{CC}$ $COM_{1} \text{ to SCOM}_{2}, SEG_{1} \text{ to SEG}_{32} = Open$ When the crystal oscillation for timer operates, the standby supply current (2) I_{CCS2} flows in addition to I_{CC}.
When the LCD-III is installed in the user's system, and in operation current increases according to the external circuitry and devices.
Those are connected to the LCD-III. User should design the power supply in consideration of this point (The difference between the measured current in the above reset state and that measured in the operational state in the user's system is the increased part of the supply current). 6. Standby I/O leakage current is the leakage current of I/O pins in the "Halt" and "Disable" state.


Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply current (2) is the supply current at V_{CC} = 3V±10% in "Halt" state in the case that the crystal oscillation for timer is selected (only the crystal oscillator for timer, 5-bit divider and 6-bit prescaler are in operation).




- Power supply condition V_{CC} ≥ V₁ ≥ V₃ ≥ V₃ ≥ GND should be maintained.
 Applied to the following terminals.

 Input pins, I/O common pins with pull up MOS, and CMOS I/O common pins among D and R terminals.
 RESET, HLT, OSC1, INTe and INT1
 Applied to open-drain I/O common pins among D and R terminals.
 Gundary that for the following terminal in the power supply circuit for LCD is excluded. The standby supply current is the supply current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply current is the supply current at V_{CC} = 3V±10% in "Halt" state in the case that the crystal oscillation for timer is selected. The supply current when supply ourrent to Halt Duration Voltage is called "Halt Current" (I_{DH}).

 The supply current changes as follows according to operating frequency.



- The voltage that drops between the power supply terminals (V_{CC}, V₁, V₂, V₃) and each common or segment output terminal.
 The supply current at V_{CC} = V_{DH} = 2.3V in "Halt" state, in the case that the crystal oscillation for timer is not selected. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded.
 Interrupt inputs must be retained for two or more instruction cycle time at both "High" and "Low" levels.



SIGNAL DESCRIPTION

The input and output signals for the LCD-III shown in PIN ARRANGEMENT are described in the following paragraphs.

VCC and GND

Power is supplied to the LCD-III using these two pins. VCC is power and GND is the ground connection.

RESET

This pin allows resetting of the LCD-III at times other than the automatic resetting capability (ACL: Built-in Reset Circuit) already in the LCD-III. The LCD-III can be reset by pulling RESET High.

Refer to RESET FUNCTION for additional information.

OSC1 and OSC2

These pins provide control input for the on-chip clock oscillator circuit. A resistor, a ceramic filter circuit, or an external oscillator can be connected to these pins to provide a system clock with various degrees of stability/cost tradeoffs. Lead length and stray capacitance on these two pins should be minimized

Refer to OSCILLATOR for recommendations about these pins.

HLT

This pin is used to place the LCD-III in the HALT state (Stand-by Mode). The LCD-III can be moved into the halt state by pulling HLT Low.

In the halt state the internal clock stops and all the internal status (RAM, Registers, Carry, Status, Program Counter, and all the internal statuses) are maintained. Consequently power consumption is greatly reduced. By pulling HLT high, the LCD-III starts operation from the status just before the halt state.

Refer to HALT FUNCTION for details of halt mode.

TEST

This pin is not for user application and must be connected to VCC.

INTo and INTi

These pins provide the capability for asynchronously applying an external interrupt to the LCD-III.

Refer to INTERRUPTS for additional information.

• V1, V2 and V3

Power for liquid crystal display are supplied to the LCD-III using these pins ($V_{CC} \ge V_1 \ge V_2 \ge V_3 \ge GND$).

Roo to Ros

These four lines are a 4-bit input channel. Refer to INPUT/OUTPUT for additional information.

• R10 to R13, R20 to R23

These 8 lines are arranged into two 4-bit Input/Output common channels.

4-bit registers (data I/O register) are attached to these channels. Each channel is directly addressed by the operand of an instruction. I/O configuration of each pin can be specified among Open Drain, With Pull Up MOS, and CMOS using a mask option.

Refer to INPUT/OUTPUT for additional information.

Ban to Baa

These four lines are a 4-bit output channel.

4-bit register is attached to this channel. This channel is directly addressed by the operand of an instruction. I/O configuration of each pin can be specified among Open Drain and CMOS using a mask option.

Refer to INPUT/OUTPUT for additional information.

• Do to Dia

These are 14 discrete signals which can be configured as Input/Output lines.

Refer to INPUT/OUTPUT for additional information.

D14/XO, D15/XI

D14/XO and D15/XI require a mask option in the following 3 types.

- Discrete I/O (common terminal)
- Crystal circuit connecting terminals (with internal halt)
- Crystal circuit connecting terminals (no internal halt)

Refer to INPUT/OUTPUT for additional information.

• COM₁ to COM₄

These pins are common terminals for liquid crystal display. Refer to LIQUID CRYSTAL DISPLAY for additional information

SEG1 to SEG32

These pins are segment terminals for liquid crystal display.


LCD-III-

Refer to LIQUID CRYSTAL DISPLAY for additional information.


OSCILLATOR

A resistor, a ceramic filter circuit or an external oscillator

(1) External Clock





can be connected to OSC_1 and OSC_2 . However, a ceramic filter circuit cannot be used on the HD44795. The oscillator frequency is initially divided by four to produce the initial system clock. The different connection methods are shown in Figure 1.



















148

(3) Ceramic Filter (This is not applied to HD44795.)



istics is not guaranteed, please consider and examine the circuit constant carefully on your application.

Figure 1 Connection Methods for Oscillator

ROM

ROM is used as program and pattern (constants) memory. The instruction used in the LCD-III consists of 10 bits.

The pattern area is in pages 61 and 62. No program can be

stored in this area. The area is only used to store patterns (constants) that are referred in programs by user.

The program area (instructions can be programmed) consists of 2,048 words (64×32) of pages 0 through 31. In this area, either of programs or patterns can be stored.



Program Area	32 pages
Pattern Area	2 pages
Total Number of the words	2,176 words






Figure 2 ROM Address Space

LCD-III.

= PROGRAM COUNTER (PC)

PC is the counter for addressing the program area of ROM. It consists of the page part and the address part as shown in Figure 3.

	- Page	Part -				Addre	ss Part		
PC10 PC9	PC ₈	PC7	PC ₆	PC ₅	PC.	PC,	PC ₂	PC1	PC₀

Figure 3 PC Structure

• Page Part (5-bit register)

Once a certain value is loaded into a page part, the content is unchanged until other value is loaded by the program. The settable value of a page part is any number from 0 through 31.

• Address Part (6-bit counter)

The address part consists of a random sequential counter and this counter counts up for each word, that is, one instruc-

Decimal	Hex- decimal	Decimal	Hex- decimal	Decimal	Hex- decimal
63	3F	5	05	9	09
62	3E	11	OB	19	13
61	3D	23	17	38	26
59	3B	46	2E	12	0C
55	37	28	1C	25	19
47	2F	56	38	50	32
30	1E	49	31	37	25
60	3C	35	23	10	0A
57	39	6	06	21	15
51	33	13	0D	42	2A
39	27	27	1B	20	14
14	0E	54	36	40	28
29	1D	45	2D	16	10
58	3A	26	1A	32	20
53	35	52	34	0	00
43	2B	41	29	1	01
22	16	18	12	3	03
44	2C	36	24	7	07
24	18	8	08	15	0F
48	30	17	11	31	1F
33	21	34	22		
2	02	4	04		

Table 2 Sequence of the PC Address Part

tion cycle. All instructions except the pattern instruction are executed in one instruction cycle. (While the pattern instruction is executed in two cycles.)

The sequence indicated in decimal and hexa-decimal is shown in Table 2. This sequence forms a loop and has neither the starting nor ending points. It generates no overflow carry. Therefore, instructions on a same page are executed step by step unless the content of the page part of PC is unchanged.

PATTERN GENERATION

The pattern (constants) can be assigned into ROM for user's reference in program. It can be written both in the program area and the pattern area.

Pattern reference is performed by the instruction of pattern (P) in the program.

ROM Addressing for the pattern reference is performed by modifying PC with A, B, C (F/F), and the operand p. The modifying scheme is shown in Figure 4. The address part is replaced by the contents of A (Accumulator) and the lower bits of B. The page part is logically ORed with the PC, the upper 2 bits of the operand is for referring to the pattern area. When the upper bit is preset to 1, the pattern area is referred, and it is preset to 0, the program area is referred. Non-existing ROM area can not be referred.

The value of PC is only modified apparently and is not changed. Then the address is counted up after the execution of P instruction and the next instruction is executed. The execution time of this instruction is 2-cycle time. Moreover, an instruction just after this instruction is masked.

The bit pattern of referred ROM address is generated by two ways.

(i) The pattern is taken into A and B.

(ii) The pattern is taken into the output ports R2 and R3.

The difference is determined by the command bits (O_9, O_{10}) in the pattern. Mode (i) is performed when O_9 is "1" and mode (ii) is performed when O_{10} is "1". Mode (i) and (ii) are simultaneously performed when both O_9 and O_{10} are "1". The correspondence of each bit of the pattern is shown in Figure 5.

In the program run, the pattern can not be distinguished from the instruction. When the program is running at the address written as a pattern by user, the instruction corresponding to the pattern bit is executed.

Therefore, when the pattern is written in the pattern area, the instruction must not be executed.





Figure 4 ROM Addressing for Pattern Reference

- LCD-III



(Note) The significance of R2 and R3 is inverted.

Figure 5 Correspondence of Each Bit of the Pattern

RAM (RANDOM ACCESS MEMORY)

RAM is the memory used for data storage and register save (data RAM) and storage of segment data for liquid crystal display (display data RAM). One unit (digit) consists of 4 bits and there is a total of 160 digits (640 bits).

(NOTE) Capacity of display data RAM varies by contents of display, and capacity of data RAM changes corresponding to the former.

Addressing of RAM is performed by the matrix of the file number and the digit number. There are 10 files and 16 digits in the matrix. Normally the file No. is set to X and the digit No. is set to Y, then the matrix of X and Y addresses RAM and performs the Read/Write operation.

Special digits in RAM can be addressed without the use of X and Y. These digits are called as memory register (MR) and the number is 16 (MR0 to MR15). Memory register can be exchanged for A register By XAMR instruction. RAM address space is shown in Figure 6.

1 is

🔄 is

* The area market as 🗌


display.

usable only for data. * The data marked as

usable for both data and

* The file 8 is selected when

X register has any value in 8 to 11, and the file 9 is selected when 12 to 15.




file No.



In case of the instructions which consist of a simultaneous Read/Write operations of RAM (exchange of RAM and a register), the writing data doesn't affect the reading data because the read operation is followed by the write operation.

RAM bit manipulation is usable, which performs any bit set, reset or test of the addressed RAM. Bit assignment is made by the program as shown below.



The bit test makes the status "1" when the assigned bit is "1" and makes it "0" when the assigned bit is "0".

LCD-III-

REGISTERS

The LCD-III has six 4-bit registers and two 1-bit registers available to the programmer. 1-bit registers are Carry F/F and Status F/F. They are explained in the following paragraphs.

Accumulator (A; A Register) and Carry F/F (C)

The result of ALU operation (4 bits) and the overflow of the ALU are put into the accumulator and Carry F/F. Carry F/F can be set, reset or tested. Combination of the accumulator and Carry F/F can be right or left rotated. The accumulator is the main register for ALU operation and Carry F/F is used to store the overflow generated by ALU operation when the calculation of two or more digits (4 bits/digit) is performed.

• B Register (B)

The result of ALU operation (4 bits) is put into this register. B register is used as a sub-accumulator to stack the data temporarily and also used as a counter.

X Register (X)

The result of ALU operation (4 bits) is put into this register. X register has exchangeability for SPX register. X register addresses the RAM file.

SPX Register (SPX)

SPX register has exchangeability for X register. SPX register is used to stack X register and expand the addressing system of RAM in combination with X register.

Y Register (Y)

The result of ALU operation (4 bits) is put into this register.

Y register has exchangeability for SPY register. Y register can calculate itself simultaneously with transferring the data by bus lines, which is usable for the calculation of two or more digits (4 bits/digit). Y register addresses the RAM digit and 1-bit discrete input/output common terminals.

• SPY Register (SPY)

SPY register has exchangeability for Y register. SPY register is used to stack Y register and expand the addressing system of RAM and 1-bit discrete input/output common terminals in combination with Y register.

Status F/F (S)

Status F/F latches the result of logical or arithmetic operations (Not Zero, Overflow) and bit test operations. Status F/F affects conditional instructions (LPU, BR and CAL). These instructions are executed only when Status F/F is "1". If it is "0", these instructions are skipped and Status F/F becomes "1".

INPUT/OUTPUT

• Discrete I/O (D Terminal)

The discrete I/O is composed of 1-bit latch and I/O pin. Figure 7 shows the basic block diagram.




Figure 7 Discrete I/O Block Diagram




Figure 8 Mask Option of D₁₄ and D₁₅ Terminals

 D_0 to D_{13} are discrete I/O's of common for input and output, D_{14} and D_{15} require a mask option in 3 types. When the crystal oscillation for timer is selected and the latches of D_{14} and D_{15} are not connected to the terminals, D_{14} and D_{15} can be used as 1-bit general purpose registers that can be set, reset and tested. Furthermore, if there is internal halt mode, latch of D_{15} is used as a register for internal halt mode specially. In such case, since D_{15} means internal halt state and $D_{15} =$ "1" means operating state, LSI can be in internal halt state by resetting D_{15} using an instruction. The prescaler keeps its operation in internal halt state. Therefore, D_{15} may be set by overflow output pulse from the prescaler to return to operating state. Refer to HALT FUNCTION for details of internal halt mode.

Table 3 Mask Option of D ₁₄ /XO and D ₁₅ />	I Terminals
---	-------------

	Mask Opt	lion	a	ъ	c	d	Function of D ₁₄ /XO and D ₁₅ /XI	Function of D ₁₄ /XO and D ₁₅ /XI latch
1	Unselectable crysta timer (no internal h		short	open			discrete I/O (common terminal)	Output Latch
2	Selectable crystal	with internal halt			open	short	Crystal	1-bit register
3	oscillation for timer	no internal halt	open	short			Circuit Connecting Terminal	D ₁₄ ; 1-bit register D ₁₅ ; register for internal halt

(NOTE) Users can specify this mask option in "The format of I/O channels" at ROM order.

Discrete I/O is addressed by Y register, and the set/reset instruction is executed for the addressed latch. "O" and "1" level can be tested with the addressed terminal and 1-bit register against the I/O common pins and 1-bit register. The test is performed with the wired logic of the output latch and the pin input. Therefore, in the case of the I/O common pins, the output latch should be in the high impedance state when the test instruction is executed. In order to test the pin input, it is necessary the state that the output latch should not affect the pin input.




Figure 9 Timing Chart of Discrete I/O

Data I/O (R Terminal)

Table 4 Data I/O for the LCD-III

I/O common channel	R1, R2 (2 channels
Input channel	R0 (1 channel)
Output channel	R3 (1 channel)
Total	4 channels

⁽NOTE) In addition to the above, R4, R5 and R6 are provided as register setting liquid crystal display mode. In these registers, there is no terminal and exists only data I/O register each, which controls liquid crystal display mode. Data is transferred to R4, R5 and R6 by LRA or LRB instruction, same as data transfer to data I/O registers of R1, R2 and R3. For details of R4, R5 and R6, refer to LIQUID CRYSTAL DISPLAY.

4-bit register (data I/O register) each is attached to an I/O common channel and output channel. No register is attached to input channel. Addressing to all channels is performed by programs (addressed by operands in instructions).

Figure 10 shows the block diagram of each channel.

LCD-III-




Figure 10 Data I/O Block Diagram


When expansion of segment signal for liquid crystal display is designated by a program (Register $R_{42} = "0"$), R1 is used as a display data output terminal. This prohibits R1 to be used as an I/O common channel by users (Refer to Figure 10, R1 channel).

If LRA or LRB instruction is executed at the time, data is transferred to data I/O register, but the content of data I/O register is not output from R1. If LAR or LBR instruction is executed, display data is inputted to accumulator (A register) or B register.


Data is transferred from the accumulator (A register) and B

register to data I/O registers R1, R2, and R3 through the bus line. In addition, ROM bit patterns can be transferred to R2 and R3 by pattern generation instructions.


4-bit data can be inputted to the accumulator (A register) and B register from RO, R1 and R2 channels by input instructions. However, in the case of I/O common channels R2 and R3, since data I/O register outputs are connected to terminals, inputs are done to wired logic of register output and terminal input information. For this reason, to input terminal input signal, registers must be set to a state that would not affect the terminal input.



Pay attention: When executing an input instruction to output channel, the microcomputer reads unstabilized value causing malfunction of the program. When executing an input instruction (LAR and LBR) from the data 1/O, pay attention to time allowance after executing an output instruction. At the time, the input sampling pulse is generated during the first half of the instruction cycle.



Pay attention to time allowance in such system as an external circuit is operated by Dn to read the result from Rn.






Figure 12 Configuration of Input Pins

No Pull up MOS

Applied Pins: R₃₀ to R₃₃

CMOS Output





Figure 13 Configuration of Output Pins Applied Pins: D₆ to D₁₃, D₁₄/XO, D₁₅/XI, R₁₆ to R₁₃, R₃₆ to R₂₃





LCD-III -

TIMER/COUNTER




Figure 15 Timer/Counter Block Diagram

Timer/Counter Block Diagram is shown in Figure 15. 5-bit divider divides the crystal oscillation (32.768 Hz) by 32 and generates clocks of 1,024Hz in the crystal oscillation mode. It does not stop in the halt state. Prescaler divides the system clock (instruction frequency) or 1,024Hz clock by 64 and generates overflow output pulse of "Instruction frequency/ 64Hz" or 16Hz. In the crystal oscillation mode, it does not stop during halt state. The input of the 4-bit counter is overflow output pulse of the prescaler or a pulse of INT1 terminal. Input selection is determined by CF state. Data can be exchanged between the counter and bus by LTI, LTA or LAT instruction. TF is a flip-flop which masks the interrupt of timer/counter.

The timer is operable in 2 modes (timer mode and counter mode) depending on what to count, and the mode is selected by programs.

Timer Mode

The 4-bit counter counts prescaler overflow output pulses. One of the following two can be selected as the prescaler count clock by the mask option.

- 1. System clock (Instruction frequency)
- 1,024Hz clock (Crystal oscillation for timer is selected.) ... Clock obtained by dividing the crystal oscillation (32.768kHz) for timer by 32. Crystal oscillator is constructed between D

terminals of D₁₄ and D₁₅:

- Note 1) In this case, the overflow output pulses from the prescaler are 16Hz. These pulses are counted by the 4bit counter to generate an interrupt from 16Hz to 1Hz.
- Note 2) In this case, the part marked with 2000 in Figure 15 Timer/Counter does not stop even in halt state. When using "internal halt mode" among the halt function, internal halt state is generated by resetting the register for internal halt mode (D latch: D15) by an instruction $(D_{15} = "0": internal halt state, D_{15} = "1": operating$ state), and all the operation stop. In this case, overflow output pulses from the prescaler work as the signals releasing the internal halt state and set the D₁₅ output latch. Therefore, if an overflow output pulse from the prescaler is generated, internal halt state is released, and the LSI starts to operate. By utilizing this function, intermittent operation is possible, that is, program execution for necessary processing (for example, counting for clock function) starts after every 62.5 msec (16Hz) and the LSI stops after execution of this program by an instruction which makes the LSI into internal halt state. This

reduces the time in which the LSI operates, resulting

in power consumption in substance.




Figure 16 Set/Reset Operation Using Crystal Oscillator for Timer

Counter Mode

Counts pulses of INT₁ terminal.

(Note) The width of INT₁ pulse in the counter mode must be at least 2-cycle time for both the "High" and "Low" levels.

Each block of timer/counter and the specified time of timer mode are explained in the followings.

INTERRUPT

There are interrupt caused by the timer/counter or the

inputs. Each interrupt cause has the interrupt request F/F and the request is latched into this flip-flop when it is generated. If an interrupt request can be accepted, the interrupt is generated.

It is controlled by Interrupt Enable F/F (I/E F/F) whether an interrupt can be accepted or not.

Figure 17 shows the interrupt block diagram and Figure 18 shows the interrupt timing chart.




Figure 17 Interrupt Block Diagram

The status is unchanged. (The interrupt is different from general CAL in regard to this matter.)

Stacking of registers is performed by the program. Returning from the interrupt routine is performed in the same way as that from normal subroutine. But it is convenient to use RTNI (Return Interrupt) which sets the I/E simultaneously with RTN.

An interrupt is generated irrespectively of the condition of stack registers, so enough stack registers are needed.

TF, IFO, or IF1 is flip-flop where the set has priority over the reset. It is not reset when the reset instruction is issued simultaneously with OVF of the timer/counter or the leading edge of the input, though the interrupt request is generated and latched into I/RI or I/RT.

The interrupt processing caused by the interrupt generation is basically the subroutine jump and the jumping location in memory is fixed as:

 Interrupt of the timer/counter
 0 page 3F address (00-3F)

 Interrupt of the inputs
 1 page 3F address (01-3F)

 In addition,
 1

The saving operation of PC \rightarrow ST1 \rightarrow ST2 \rightarrow ST3 \rightarrow ST4.

I/E reset

Interrupt of the inputs

Two pins INT_0 and INT_1 have the interrupt request functions. They have the leading pulse generation circuit and the interrupt mask F/F (IF0, IF1). When IF0 or IF1 is reset, the interrupt request is able to generate interrupt mask release. When INT_0 or INT_1 changes from "0" to "1" ("Low" level \rightarrow "High" level), the leading pulse is generated and generates the interrupt request. Then IF0 or IF1 is set, the interrupt is masked.


The interrupt request generated by the leading pulse is latched in the interrupt request F/F on the input side (I/RI). If interrupt Enable F/F (I/E) is "1", the interrupt is generated immediately and I/RI is reset. But if Interrupt Enable F/F (I/E) is "0", I/RI is held at "1" level until it gets into the Interrupt Enable state.

IF0, IF1, INT_0 and INT_1 can be tested by the program. Therefore, they can also be used as normal input terminals or latch terminals of momentary pulse input.

The interrupt pulse width (at both "High" and "Low" levels) should be more than two-cycle.

Interrupt of the Timer/Counter

The interrupt request of the timer/counter is latched into the interrupt request F/F of the timer (I/RT). Then I/RT operates in the same way as I/RI, but the interrupt of the input has priority over that of the timer. Therefore, the input interrupt is processed when both of I/RI and I/RT are at "1" level (interrupt requests are simultaneously generated). During the input interrupt, I/RT remains set. Thus, after the input interrupt, the timer/counter interrupt can be processed.





LIQUID CRYSTAL DISPLAY

• Liquid Crystal Display Circuit

The LCD-III can directly drive the liquid crystal display panel of static, 1/2 duty factor, 1/3 duty factor and 1/4 duty factor. The LCD-III has 4 common signal terminals and 32 segment signal terminals, Further, if liquid crystal driver LSI(HD44100H) is connected to the LCD-III, up to 96 segment signal terminals can be extended externally. Thus, in addition to the internal 32 terminals, total 128 segment signal terminals can be driven.




Figure 19 Liquid Crystal Display Circuit Block Diagram

Display is automatically executed by writing segment data into RAM for LCD. The RAM reads segment data bit by bit sequentially every one instruction cycle upon receiving address signal from the display counter and the control circuit. Every time common signal is scanned, the RAM reads 128-segment data (SEG₁ to SEG₁₂₈), which is correspond to common signal selected at the next time. In the HD44790, scan of common signal is executed every 256-instruction cycle. Therefore, the data which is correspond to 128-segment is read twice at the same time. And in the HD44795, scan of common signal is executed every 128-instruction cycle. Therefore, 128-segment data is read. The serial data read is converted to parallel data by the shift register and latch, converted to LCD drive signal by the liquid crystal driver and the outputted from a segment terminal. 32-segment (SEG₁ to SEG₃₂) out of 128-segment serial data is used within the LCD-III, and the rest (96-segment) is outputted to the liquid crystal driver LSI HD44100H which is connected to the LCD-III and is converted to the LCD drive signal in the HD44100H at the time of designation of with liquid crystal segment output extension. Cycle of the latch clock is 256-instruction cycle in the HD44790 and 128 instruction cycle in the HD44795. In the case of dynamic drive, data at the common side changes synchronously with the latch clock. These display operations are all executed regardless of program.




Figure 20 Liquid Crystal Display Circuit Time Chart (To be continued)




Figure 20 Liquid Crystal Display Circuit Time Chart

LCD-III -

Liquid Crystal Display Mode Setting Registers

For selection of the liquid crystal display mode, data I/O registers of R4, R5 and R6 are used.

	R ₄₁	R ₄₀	Function
	0	0	Static
Selection of liquid crystal display duty factor (R ₄₀ , R ₄₁)	0	1 1/2 duty 0 1/3 duty 1 1/4 duty 42 0 0 To be extended 1 Not to be extended 1 Not to be extended 0 Outputs RAM 1 Segment signal	1/2 duty
	1	0	1/3 duty
	1	1	1/4 duty
Designation of with or without	R	42	Function
liquid crystal segment output	0		To be extended (Outputs display data from Channel R1)
extension (R ₄₂)	1		Not to be extended (Channel R1 becomes an ordinary 4-bit data I/O.)
	R	60	Function
Liquid crystal display blanking		0	Outputs RAM data for liquid crystal display as segment signals.
signal (R ₆₀)		1	Segment signals become non-selection status (blanking) regardless of RAM data for liquid crystal display.
RAM designation for liquid	R ₅₁	R ₅₀	Function
crystal display (R ₅₀ , R ₅₁)	Funct	tion varie	s with liquid crystal display duty factor.

Table 5 Function of Liquid Crystal Display Mode Setting Registers

(NOTE)

Liquid crystal display mode at resetting Since all bits of registers R4, R5 and R6 are set to "1" by the reset function, display mode after resetting becomes as shown below: Liquid crystal display duty factor: 1/4 duty (R₄₀ = "1", R₄₁ = "1") Liquid crystal genent output extension: Not extended (R₄₂ = "1") Designation of liquid crystal display blanking: Display blanking (R₄₀ = "1")

Relation between Display RAM and Segment Data

In the LCD-III, 4 types of display duty factor (static, 1/2 duty, 1/3 duty, and 1/4 duty) can be selected by programs, and correspondence between RAM bits and segment data changes according to these duty factors.

		RA	M Ade	iress		RAM					
)	(Y	23	22	2'	2°		
	1				0	SEG4	SEG ₁		SEG.		
					1	SEG.		CC120007878	SEG.		
					2	SEG12		SEGIO			
					3	SEG ₁₄	SEGis	SEG 14	5EG13		
					4			SEG:s			
					5		SEG ₂₃		SEG ₂₁		
					6		8EG ₂₇		SEGn		
	6	4	2	0	7	SEG ₃₂	100000000000000000000000000000000000000	SEGRO	8EG ₂₀		
	Ů	-	•	Ŭ	8	SEG 36	SEG 36	SEG 34	SEG33		
		1			9	SEG40	SEG 30	SEG ₃₀	SEG ₃₇		
					10	SEG44	SEG ₄₃	SEG ₄₂	SEG41		
l					11	SEG48	SEG47	SEG48	SEG46		
				1	12	SEG52	SEG ₈₁	SEG ₈₀	SEG ₄₉		
					13	SEG56	SEG ₅₅	SEG 54	SEG ₆₃		
					14	SEGeo	SEG ₅₉	SEG ₅₈	SEG ₅₇		
					15	SEG ₆₄	SEG ₆₃	SEG ₆₂	SEG ₆₁		
					0	SEGee	SEG ₆₇	SEG88	SEGes		
						1	SEG72	SEG71	SEG 7Q	SEGee	
					2	SEG76	SEG75	SEG74	SEG73		
					3	SEGao	SEG79	SEG78	SEG77		
			1		4	SEG	SEG83	SEG ₈₂	SEGa		
í				1	5	SEGaa	SEG ₈₇	SEG	SEG		
I					6	SEG ₈₂	SEG91	SEGeo	SEG		
l	7	5	3	1	7	SEG98	SEG	SEGM	SEG ₉₃		
I				1	8		SEG	SEG	SEG97		
ļ					9		SEG103				
l											
l				1	11		SEG111				
I					13		SEG116				
l			1	1	14		SEG123				
					15		SEG123				
ł	0	0	1	1	+		1	SEG			
t	0	1	0	1	י ا	NOTE					
1				L.	1		exte	nded s	egmen		

– LCD-III

		MAd	dress	Ŷ	23	R/ 22	M 2'	2º						
		K	r		-		-	-						
				0	SEG4	SEG ₃	SEG ₂	SEG1	c					
				2	SEG4	SEG;	SEG ₂	SEG:	— c — c					
				2	SEG	SEG7	SEG: SEG:	SEG ₅						
				4	SEG:	SEG11	SEG10	SEG:	— c — c					
				5	SEG12	SEG11	SEG10	SEG	_c					
				6	SEG12	SEGIS	SEGIA	SEG13	_c					
				7	SEGIE	SEG	SEG14	SEG13	_c					
6	4	2	0	8	SEG20	SEGI	SEGI	SEG17	_c					
				9	SEG20	SEG:	SEGI	SEG17	-c					
				10	SEG24	SEG ₂₃	SEG22	SEG21	_ c					
				11	SEG24	SEG23	SEG22	SEG21	_ c					
				12	SEG28	SEG27	SEG24	SEG ₂₅	— c					
				13	SEG24	SEG ₂ ,	SEG ₂₈	SEGas	— c					
				14	SEG32	SEG ₃₁	SEGao	SEG ₂₈	- c					
				15	SEGaz	SEG:	SEG20	SEG ₂₉	- c					
				0	SEG ₃₆	SEG ₃₅	SEG ₃₄	SEG ₃₃	- c					
				1	SEG ₃₈	SEG ₃₅	SEG ₃₄	SEG ₃₃	- c					
				2	SEG40	SEG ₃₉	SEG ₃₈	SEG ₃₇	-0					
				3	SEG ₄₀	SEG ₃₉	SEG ₃₈	SEG ₃₇	- c					
				4	SEG44	SEG ₄₃	SEG ₄₂	SEG ₄₁	-0					
				5	SEG44	SEG43	SEG ₄₂	SEG ₄₁	-0					
				6	SEG ₄₈	SEG ₄₇	SEG ₄₆	SEG ₄₅	-0					
7	5	3	1	7	SEG48	SEG ₄₇	SEG46	SEG ₄₅	(
·	5	3	· ·	8	SEG ₅₂	SEG51	SEG ₅₀	SEG ₄₉	-0					
				9	SEG ₅₂	SEG ₅₁	SEG ₅₀	SEG ₄₉	-0					
				10	SEG58	SEG ₅₅	SEG54	SEG ₅₃	-0					
				11	SEG58	SEG ₅₅	SEG54	SEG53	-0					
				12	SEG ₆₀	SEG ₅₉	SEG ₅₈	SEG57	-9					
				13	SEG ₆₀	SEG ₅₉	SEG ₅₈	SEG57	-9					
				14	SEG ₆₄	SEG ₆₃	SEG ₆₂	SEG ₆₁	-9					
				15	SEG ₆₄	SEG ₆₃	SEG ₆₂	SEG ₆₁	-9					
				0	SEG ₆₈	SEG ₆₇	SEG66	SEG ₆₅	-9					
					1	SEG ₆₈	SEG ₆₇	SEG66	SEG ₆₅	-9				
						2	SEG72	SEG71	SEG70	SEG ₆₉	-0			
				4	SEG72 SEG76	SEG71 SEG75	SEG70 SEG74	SEG ₆₉ SEG ₇₃	_(
				5	SEG78	SEG76 SEG75	SEG74 SEG74	SEG73	-c					
									6	SEG ₈₀	SEG79	SEG74 SEG78	SEG73 SEG77	_0
					SEG77	_0								
4	6	0	2	8	SEG84	SEG83	SEG ₈₂	SEG ₈₁	_0					
				9	SEG ₈₄	SEG ₈₃	SEG ₈₂	SEG ₈₁	(
				10	SEG88	SEG ₈₇	SEG ₈₆	SEG ₈₅	_0					
				11	SEG88	SEG87	SEG88	SEG ₈₅	(
				12	SEG ₉₂	SEG ₉₁	SEG ₉₀	SEG ₈₉	-0					
				13	SEG ₉₂	SEG ₉₁	SEG ₉₀	SEG ₈₉	-0					
				14	SEG96	SEG ₉₅	SEG ₉₄	SEG ₉₃	-0					
				15	SEG ₉₆	SEG ₉₅	SEG ₉₄	SEG ₉₃	-0					
				0	SEG100	SEG ₉₉	SEG ₉₈	SEG ₉₇	-0					
				1	SEG100	SEG99	SEG ₉₈	SEG ₉₇	-0					
				2	SEG104	SEG103	SEG102	SEG101	-0					
				3	SEG104	SEG103	SEG102	SEG101	-0					
				4	SEG108	SEG107		SEG105	-0					
				5	SEG108		SEG108	SEG105	-9					
				6	SEG112		SEG110		-0					
5	7	1	3	7	SEG112	SEG111			-0					
				8	SEG118	SEG115			-9					
				9	SEG118		SEG114	SEG113	- 9					
				10	SEG120	SEG119		SEG117	-9					
				11	SEG120				-9					
				12 13	SEG124		SEG122		-9					
				13	SEG124		SEG122		0 0					
				14		SEG127		SEG125 SEG125						
0	0	1	1		013128	363127	313126	363126	- 6					

(NOTE) The SEG33 to SEG128 are extended segments.

Figure 22 Relation between RAM for LCD & Segment Data (1/2 Duty, 1/2 Bias)

LCD-III ----

	RA	M Ad	Idress				M				RA	M Ad	dress				M	
		ĸ		Y	23	22	21	2°)	ĸ		Y	23	2²	2'	2
				0		SEG1	SEGi	SEGi	1					0		SEG ₈₅	SEG ₆₅	SEC
				1		SEG ₂	SEG ₂	SEG ₂						1		SEG ₆₆	SEG ₆₆	SEG
				2		SEG ₃	SEG3	SEG ₃						2		SEG ₆₇	SEG ₆₇	SEC
				3		SEG4	SEG4	SEG4						3		SEG68	SEG ₆₈	SEC
				4		SEGa	SEGs	SEGs						4		SEG ₆₉	SEG ₆₉	SEC
				5		SEGs	SEGe	SEGe				ļ		5		SEG70	SEG 70	SEC
				6		SEG7	SEG7	SEG7						6		SEG71	SEG71	SEC
6	4	2	0	7	_	SEGe	SEG	SEG		2	0	6	4	7		SEG72	SEG72	SEC
•	-	-	U.	8		SEGe	SEG.	SEG		•	U U	۲ ۰	-	8		SEG73	SEG73	SEC
				9		SEG ₁₀	SEG10	SEG10					1	9		SEG74	SEG74	SE
				10		SEG11	SEG11	SEG11						10		SEG75	SEG 76	SE
				11		SEG12	SEG12	SEG12						11		SEG76	SEG76	SE
				12		SEG13	SEG13							12		SEG77	SEG77	SE
				13		SEG14		SEG14				}		13		SEG78	SEG 78	SE
				14		SEG15	SEG15							14		SEG79	SEG 79	SEC
			L	15		SEG18	SEG18							15		SEG ₈₀	SEG ₈₀	SE
				0		SEG:17	SEG17							0		SEG ₈₁	SEG ₈₁	SE
				1		SEG:8	SEG18							1		SEG ₈₂	SEG ₈₂	SE
				2		SEG:	SEG ₁₉							2		SEG ₈₃	SEG ₈₃	SE
				3		SEG20	SEG20							3		SEG84	SEG ₈₄	
				4		SEG21	SEG21							4		SEG ₈₅	SEG ₈₅	SEC
				5		SEG22	SEG22							5		SEG86	SEG ₈₆	SEC
				6 7		SEG ₂₃	SEG23							6 7		SEG ₈₇	SEG87	SEC
7	5	3	1			SEG24	SEG24			3	1	7	5			SEG ₈₈	SEG88	SE
				8 9		SEG26	SEG26 SEG26							8 9		SEG ₈₉ SEG ₉₀	SEG ₈₉ SEG ₉₀	SE
	ļ]	10		SEG28 SEG27	SEG27							10		SEG ₉₀	SEG90 SEG91	SE
				11		SEG28	SEG28							11		SEG ₉₂	SEG ₉₂	SE
				12		SEG29	SEG29							12		SEG ₉₃	SEG ₉₃	SE
		ŕ		13		SEG20	SEG30					1		13		SEG ₉₄	SEG94	SE
				14		SEGa	SEG31	SEG31						14		SEG ₉₅	SEG ₉₅	SE
				15	-	SEG32	SEG ₃₂							15		SEG ₉₈	SEG ₉₆	
			t	0		SEG ₃₃	SEG ₃₃	SEG ₃₃						0		SEG97	SEG ₉₇	SE
				1	-	SEG ₃₄	SEG ₃₄	SEG ₃₄						1		SEG98	SEG 98	SE
				2	_	SEG ₃₅	SEG ₃₅	SEG ₃₅						2		SEG ₉₉	SEG99	SE
				3		SEG ₃₆	SEG ₃₆	SEG ₃₆						3		SEG 100	SEG 100	SE
				4		SEG ₃₇	SEG37	SEG ₃₇				1		4			SEG 101	
			0 2	5		SEG ₃₈	SEG ₃₈	SEG ₃₈			2	4		5			SEG 102	
				6		SEG ₃₉	SEG ₃₉	SEG ₃₉					1	6			SEG 103	
4	6	0		7		SEG40	SEG40	SEG ₄₀		0			6	7			SEG 104	
	–	-	-	8		SEG ₄₁	SEG41	SEG ₄₁		-	-			8			SEG 105	
				9		SEG ₄₂	SEG ₄₂	SEG ₄₂				1		9			SEG 106	
				10		SEG ₄₃	SEG ₄₃	SEG43						10			SEG 107	
				11		SEG44	SEG44	SEG44						11			SEG 108	
			1	12		SEG45	SEG45	SEG45						12			SEG 109	
			1	13		SEG48	SEG46	SEG46	1			1		13			SEG110	
				14		SEG47	SEG47	SEG47					1	14			SEG111	
			h	15		SEG48	SEG48	SEG48			<u> </u>			15			SEG112	
				0		SEG49	SEG49	SEG49						0			SEG113	
			1	2		SEG ₅₀	SEG50	SEG ₅₀ SEG ₅₁						1			SEG114 SEG115	
			1	2		SEG51	SEG51 SEG52	SEG51 SEG52						3			SEG116	
	1		1	4		SEG ₅₂ SEG ₅₃	SEG52 SEG53	SEG52 SEG53						4			SEG117	
		ĺ	1	- 4		SEG53	SEG53	SEG53						5			SEG117	
			I.	6		SEG54 SEG55	SEG54 SEG55							6			SEG119	
			1	7		SEG55	SEG56							7			SEG120	
5	7	1	3	8		SEG57	SEG57	SEG57		1	3	5	7	8			SEG121	
	1			9		SEG58	SEG58	SEG58					l	9			SEG 122	
	1		1	10		SEG ₅₉	SEG ₅₉	SEG ₅₉						10			SEG123	
			1	11		SEGeo	SEGeo	SEGeo						11			SEG124	
	!		1	12		SEG ₆₁	SEG ₆₁	SEG61						12			SEG 125	
	1			13		SEG62	SEGe2	SEG62						13			SEG128	
				14		SEG ₆₃	SEG63					ļ		14			SEG127	
			1	15		SEG64	SEG64	SEG ₆₄						15			SEG 128	
	1	1	1		•				R50	0	0	1	1	T			1	
0	0		ł •			J	1	1	1	v				J			1	

(NOTE) The SEG35 to SEG126 are extended segments.

Figure 23 Relation between RAM for Liquid Crystal Display and Segment Data (1/3 Duty, 1/3 Bias Drive)


- LCD-III

1	RAM	Add	iress			R/	M		[RA	M Ad	dress			R/	M																									
	х			Y	23	2²	2'	2°			>	(Y	23	2²	2'	2																								
				0	SEG1	SEG,	SEG,	SEG1	1					0			SEGes																									
1				1	SEG	SEG	SEG	SEG ₇						1	SEG66	SEG ₆₆																										
				2	SEG.	SEG ₂	SEG ₂	SEGa						2	SEG ₈₇	SEG ₆₇	SEG ₆₇	SEC																								
				3	SEG4	SEG4	SEG ₄	SEG4						3	SEG ₆₈	SEGee	SEGee	SEC																								
				4	SEG	SEG	SEG	SEG						4	SEG ₆₉	SEGee	SEGee	SEC																								
				5	SEGe	SEG	GECa	SEGa						5			SEG 70	SEC																								
		1		6	SEG;	SEG,	SEG,	SEG7						6	SEG71	SEG71	SEG71	SEC																								
6 4		2	0	7	SEGe	SEGR	SEG	SEG		2	0	6	4	7	SEG72	SEG72	SEG72	SEC																								
• •		•	v	8	SEG	SEG	SEGa	SEG		- I	Ŭ	•		8			SEG73																									
				9	SEGIO			8EG:0						9	SEG74			SEC																								
				10	SEG1:	SEG11		SEG ₁₁						10		SEG 76		SEC																								
	1			11			SEG11							11	SEG78			SEC																								
				12			86G13							12				SE																								
		1		13			SEGIA							13		SEG78		SEC																								
				14			SEGI							14		SEG78		SEC																								
				15			SEG10							15		SEGeo		SE																								
				0			SEG ₁ ,							0		SEG ₈₁																										
				1			SEGIE							1		SEG ₈₂		SE																								
				2			SEGIS							2			SEG ₈₃	SE																								
				3			SEG ₂₀							3	SEG 84			SE																								
				4			SEG21							4			SEGes	SE																								
				5			SEG21							5			SEG	SE																								
				6			SEG28							6			SEG ₈₇	SE																								
7 5		3	1	7			SEGM			3	1	7	5	7		SEG																										
		-	·	8			SEG28			-			-	8			SEG																									
		- 1		9			8EG24					1	1	9			SEGso																									
																												10			SEG ₂ ,							10			SEGet	
																				11			86G ₂₈						ĺ	11			SEG ₉₂	SE								
					12			86926							12			SEG ₉₃																								
				13			SEGRO							13			SEG94																									
				14			SEGal							14		SEGes																										
				15			SEGH							0			SEG#8 SEG#7																									
				0			SEG33 SEG34							1			SEGR																									
				2	SEG 14		SEG 35	SEG34 SEG38						2	SEG99																											
				3			SEG16							3			SEG 100																									
				4			SEG37							4			SEG 101																									
				5			SEG38							5			SEG 102																									
				6			SEGas	SEG39						6			SEG 103																									
		1		7		SEG40		SEG40						7			SEG 104																									
4 6	· •	0	2	8		SEG41		SEG41		0	2	4	6	8			SEG 10																									
		1		9	SEG42			SEG42						9			SEG 100																									
				10			SEG43	SEG41						10			SEG 107																									
				11			SEG44	SEG44						11			SEG 100																									
				12			SEG45	SEG45						12			SEG 109																									
				13	SEG46		SEG46	SEG46						13			SEGIIO																									
				14			SEG47	SEG47						14	SEGINI	SEG111	SEG111	SE																								
				15	SEG48		SEG48	SEG48						15			SEG112																									
				0	SEG49			SEG49						0			SEG113																									
				1	SEG ₆₀	SEG50	SEGSO	SEGSO						1	SEG114	SEG114	SEG114	SE																								
				2	SEG ₅₁	SEG ₆₁	SEG ₈₁	SEG ₅₁						2	SEG 115	SEG118	SEGIIS	SE																								
	1			3	SEG ₆₂	SEG52	SEG ₆₂	SEG ₅₂		1				3	SEGIIE	SEG116	SEGIIE	SE																								
				4	SEG ₅₃	SEG53	SEG53	SEG 53						4	SEG117	SEG117	SEG117	SE																								
				5	SEG \$4	SEG ₈₄	SEG54	SEG 54						5	SEG118	SEG118	SEGII	SE																								
				6	SEG ₅₅	SEGSS	SEG55	SEG55						6	SEG118	SEG119	SEG 119	SE																								
5 7		.		7	SEG 56	SEGse	SEGse	SEG ₅₅				5	7	7	SEG 120	SEG120	SEG 120	SE																								
5 7		1	3	8	SEG87			SEG ₅₇		1	3	9	'	8			SEG 121																									
				9	SEGSS	SEGSS		SEG58						9	SEG 122	SEG122	SEG 122	SE																								
				10	SEG	SEG	SEG89	SEG ₅₉						10			SEG 123																									
				11	SEGeo	SEGeo	SEGeo	SEGeo						11			SEG 124																									
				12	SEG ₈₁	SEG ₈₁		SEG ₈₁						12			SEG 128																									
				13	SEG ₆₂			SEG ₈₂						13			SEG 126																									
				14		SEG ₆₃		SEG ₆₃						14			SEG127																									
				15	SEG 64	SEG 44	SEG #	SEG ₈₄						15	SEG 128	SEG128	SEG 128	SE																								
		1	1					1	Rso	0	0	1	1																													
0 0		0	1				COM2		R51	0	1	0	1				COM2																									


(NOTE) The SEG₃₃ to SEG₁₂₅ are extended segments.

Figure 24 Relation between RAM for Liquid Crystal Display and Segment Data (1/4 Duty, 1/3 Bias Drive)


LCD-III -




(Static)











(1/4 duty, 1/3 bias)

Figure 25 LCD Wiring Samples

• Extension of Display Function

Number of display digits can be increased by externally connecting an LCD driver LSI HD44100H to the LCD-III.

The HD44100H consists of shift registers and latch and liquid crystal drive circuit. When connected with the LCD-III, the HD44100H is used as a circuit for segment. In the LCD-III, display data for 128 segments is sent to the 32-bit shift register from RAM constantly. When R42 is set to "0", the R1 channel outputs the 32nd stage output D of the shift register, shift clock CL₂, latch clock CL₁ and AC signal M. Therefore, up to 96 segment terminals from SEG 32 can be added by directly connecting the HD44100H.

RESET FUNCTION

The LCD-III can be reset by setting the reset terminal to "1"

(High) and its operation starts when the terminal is set to "0" (Low). Also an automatic reset function (internal reset circuit) that operates when power is turned on is provided.

However, note that in the case of internal reset circuit the rise time of a power supply has a restriction. The LCD-III internal state is set as follows by the reset function:

The program counter is set to Address 3F of Page 31.

IR/I, IR/T, I/E and CF are reset to "0".


IFO, IF1 and TF are preset to "1".

All bits of data I/O register, discrete I/O output latches (R1, R2, R3 and D_0 to D_{15}) are preset to "1".


Liquid crystal display . . All bits of display mode setting registers (data I/O registers) R4,

R5 and R6 are preset to "1".


RAM data is not retained after reset.







2. tRST₂ is applied when the operation is in the constant state.



HALT FUNCTION

The LCD-III is provided with half function. The halt function reduces power consumption in the halt state by temporarily stopping all status including RAM. When halt is released, operation restarts from the state immediately before the halt.

(Caution at the halt time)

When the LCD-III goes into halt state, segment terminals (SEG₁ to SEG₂₃) and common terminals (COM₁ to COM₄) become the same potential and display goes out. However, in order to reduce power consumption during halt, disconnect the voltage applied to liquid crystal power supply V₃. Since there are dividing resistors among V₁, V₂, and V₃, current of up to 50μ A flows if voltage is applied between V_{CC} and V₃ in the same way as normal operation. The user can select one of the following I/O status at the time of halt based on the "MASK OPTION LIST" when ordering ROM:

- All I/O status is kept as the state immediately before the halt.
- ii) All I/O status is held in the high impedance state (both PMOS and NMOS are off, and pull-up MOS is off). There are the following two types of halt:
- External Halt (Halt state generated by using HLT terminal) All operations stop when the HLT terminal is set to the "O" level (Low). When the HLT terminal is set to the "1" level (High), operation restarts from the state immediately before the halt.
- 2) Internal Halt (Halt state generated by programs) The user can select availability of internal halt at the time of ROM order based on the "MASK OPTION LIST". When internal halt is selected, timer crystal must be at-

tached externally. Therefore, the D_{14}/XO and D_{15}/XI terminals should not be used as general I/O's, but as XO and XI terminals for connecting cyrstal oscillator.

Resetting of the D_{15} latch by RED instruction generates internal halt state. Return from internal halt is effected by overflow signals of the prescaler. 16Hz overflow signals are output from the prescaler if a crystal oscillator of 32.768kHz is connected to the D_{14}/XO and D_{15}/XI terminals. When an overflow signal is issued, the D_{15} latch is set to "1" from "0", the LCD-III returns from halt state, adds 1 to the timer register, and execution restarts from the instruction next to the RED instruction.

Note that external halt caused by the $\overline{\text{HLT}}$ terminal cannot be released by prescaler overflow signals.




Figure 28 Program example in the Internal Halt Mode




Figure 29 Internal Halt Timing Chart






Figure 30 External Halt Timing Chart

CRYSTAL OSCILLATION CIRCUIT FOR TIMER

The user can specify by the "MASK OPTION LIST" whether or not the timer crystal should be externally attached. By externally attaching a crystal oscillator of 32.768 kHz to the D14/XO and D15/XI terminals, maximum 1 second of timer interruption cycle is possible setting the prescaler clock to 1,024Hz.





Rd = 200kΩ ± 10%

(NOTE) The crystal oscillator, resistor R, Rd and load capacitor C_1 and C_2 should be placed as close as possible to the LCD-III. Induction of external noise to D_{14}/XO and D_{15}/XI may disturb normal oscillation.

Figure 31 Crystal Oscillator Circuit

No.	Halt state	With or without timer crystal	D ₁₄ , D ₁₅ (XO, XI) terminals	Function
1	External halt	Externally attached crystal (32.768 kHz)	Terminals for attaching crystal. Cannot be used as general I/O.	Prescaler clock is set to 1,024 Hz and the over- flow signal to 16 Hz. Up to 1 second can be set as the timer interruption cycle.
2	External halt	(Without crystal) Internal clock of LSI	Used as general I/O	The prescaler clock becomes 100 kHz type, and the timer interruption cycle can be set to maximum 97.66 Hz.
-	Internal and external halt	Externally attached crystal (32.768 kHz)	Terminals for attaching crystal. Cannot be used as general I/O.	Prescaler clock is set to 1,024 Hz and the over- flow signal to 16 Hz. This signal performs the LCD-III return from internal halt. (Return from external halt is not possible by the prescaler overflow signal.)

MASK OPTION

The following type mask option is available.

- I/O Terminal Format Select one of A, B or C A: Without pull-up MOS
 - B: With pull-up MOS
 - C: CMOS output

(Note) External input is not permitted if CMOS output is selected in the case of I/O common terminals.

• I/O Status in the Halt State Select Enable or Disable

Enable — Output Maintained in the status before halt. Pull-up MOS . . . ON Input . . . Unrelated to halt state

(Since Pull-up MOS is ON, if halt state occurs when output is "0" (Low) level (NMOS; ON), pullup MOS current always flows. If input changes, transient current flows through the input circuit. Also, current flows through the input pull-up MOS. These currents are added to standby power supply current (or halt current).)

Disable Output ... NMOS output; OFF CMOS output; High impedance (NMOS, PMOS; OFF) Pull-up MOS ... OFF Input ... Input circuit; OFF (Both input and output become high impedance state. Since the input circuit is turned off, input change does not cause current other than the standby power supply current or halt current.)

• With or without Externally Attached Timer Crystal Without timer crystal . . .

The D_{14} and D_{15} can be used as general I/O terminals. Select one of A, B or C in the D_{14}/D_{15} column of the I/O format specifications.

With timer crystal . . .

The D_{14} and D_{15} cannot be used as general I/O terminals.

Therefore, leave the D_{14}/D_{15} column in blank.

Since the D_{14} latch can be set, reset or tested, it can be used as a flag.

If no internal halt exists, the D_{15} latch can be used as a flag same as the D_{14} latch. If internal halt exists, it cannot be used as a general flag.

With or without Internal Halt

With internal halt . .

When internal halt is specified, the timer crystal must also be specified.

Without internal halt ...

The D_{15} can be used as a general I/O terminal (when no timer crystal is used) or as a flag (when timer crystal is used).

LCD-III -

INSTRUCTION

Instructions are listed according to their functions. Each mnemonic code and function are shown in this table.

Mnemonic code	Function	Status
LAB	B → A	
LBA	$A \rightarrow B$	
LAY	Y → A	
LASPX	SPX → A	
LASPY	SPY → A	
XAMRm	A ↔ M R (m)	
LXA	$A \rightarrow X$	
LYA	$A \rightarrow Y$	
	i → X	
LYII	i → Y	
IY	$Y + 1 \rightarrow Y$	NZ
DY	$Y - 1 \rightarrow Y$	N B
AYY	$Y + A \rightarrow Y$	С
SYY	$Y - A \rightarrow Y$	N B
XSPX	X ↔ S P X	
XSPY	Y↔ SPY	
XSPXY	$X \leftrightarrow SPX, Y \leftrightarrow SPY$	
	$M \rightarrow A (X Y \leftrightarrow S P X Y)$	2 · · · · · · ·
LBM(XY)	$M \rightarrow B (X Y \leftrightarrow S P X Y)$	
X M A (X Y)	$M \leftrightarrow A (X Y \leftrightarrow S P X Y)$	
XMB(XY)	$M \leftrightarrow B (X Y \leftrightarrow S P X Y)$	
	$A \rightarrow M, Y+1 \rightarrow Y (X \leftrightarrow SPX)$	ΝZ
	$A \rightarrow M, Y - 1 \rightarrow Y (X \leftrightarrow SPX)$	N B
	$i \rightarrow M, Y+1 \rightarrow Y$	NZ
LALI	i → A	
	$A + i \rightarrow A$	C
	$B+1 \rightarrow B$	NZ
. –	$B - 1 \rightarrow B$	N B
		С
		NB
		С
	-	
	B → B	
		C (F / F)
	1	
	L A B L B A L A Y L A S P X L A S P Y X A M R m L X A L Y A L Y A L Y I I Y D Y A Y Y S Y Y X S P X X M A (X Y) X M A (X Y) L M A I Y (X) L M A I Y (X) L M A I Y (X) L M I I Y i L A I i L B I i	LAB $B \rightarrow A$ LBA $A \rightarrow B$ LAY $Y \rightarrow A$ LASPX $SPY \rightarrow A$ LASPY $SPY \rightarrow A$ XAMR $A \rightarrow MR(m)$ LXA $A \rightarrow X$ LYA $A \rightarrow Y$ LYI $i \rightarrow Y$ LYI $i \rightarrow Y$ Y $Y \rightarrow A \rightarrow Y$ SYY $Y \rightarrow A \rightarrow Y$ XSPX $X \leftrightarrow SPX$ LAM(XY) $M \rightarrow A(X \leftrightarrow SPXY)$ LBM(XY) $M \rightarrow B(X \gamma \leftrightarrow SPXY)$ LBM(XY) $M \rightarrow M, Y \rightarrow Y$ XMA(XY) $M \rightarrow M, Y \rightarrow Y (X \rightarrow SPXY)$ LMAIY(X) $A \rightarrow M, Y - 1 \rightarrow Y (X \rightarrow SPX)$ LMAIY(X) $A \rightarrow M, Y - 1 \rightarrow Y (X \rightarrow SPX)$ LMIY $i \rightarrow A$ B $B - 1 \rightarrow B$ AMC $M + A + C(F/F) \rightarrow A$ SMC $M - A - \overline{C}(F/F) \rightarrow A$ AM $M + A \rightarrow A$ DADecimal Adjustment (Addition)DASDecimal Adjustment (Subtraction)NEGA $\overline{A} + 1 \rightarrow A$ COMB $\overline{B} \rightarrow B$ SEC $1 \rightarrow C(F/F)$ TCTest C(F/F)TCTest C(F/F)TCTest C(F/F)TCTest C(F/F)TCTest C(F/F)TCTest C(F/F)TCTest C(F/F)TCTest C(F/F)

(to be continued)

Group	Mnemonic code	Function	Status
	MNELi	Mŧi	NZ
	YNEI i	Yŧi	NZ
	ANEM	A ¥ M	NZ
Compare	BNEM	B ≠ M	NZ
·	ALEI i	A≦i	N B
	ALEM	A≦M	N B
	BLEM	$B \leq M$	NB
······	SEM n	$1 \rightarrow M(n)$	
RAM bit	REM	$0 \rightarrow M(n)$	
Manipulation	TM n	Test M (n)	M (n)
	BR a	Branch on Status 1	1
	CAL a	Subroutine Jump on Status 1	1
ROM		Load Program Counter Upper on	
Address		Status 1	
Address	TBR p	Table Branch	
		Return from Subroutine	
	SEIE	1 → I/E	
	SEIFO	1 → IF0	
	SEIF0 SEIF1	$1 \rightarrow 1F0$	
		$1 \rightarrow TF$	
	SETF		
	SECF	$1 \rightarrow CF$	
	REIE	$0 \rightarrow I/E$	
	REIFO	0 → IF0	
	REIF1	0 → I F 1	
1	RETF	0 → T F	
Interrupt	RECF	0 → C F	
	T10	Test INT ₀	INTo
	T I 1	Test INT ₁	INT ₁
	TIFO	Test IF0	I Fo
	TIF1	Test IF1	I F ₁
	TTF	Test TF	TF
	LTI	i → Timer/Counter	
	LTA	A → Timer/Counter	
	LAT	Timer/Counter → A	
	BTNI	Return Interrupt	
	SED	$1 \rightarrow D$ (Y)	· · · ·
	RED	$0 \rightarrow D$ (Y)	
	TD	Test D (Y)	D (Y)
	SEDD n	$1 \rightarrow D$ (n)	- • • •
Input/Output		$0 \rightarrow D$ (n)	
(Display Control)		$R(p) \rightarrow A$	
(Control)		$R(p) \rightarrow B$	
		$A \rightarrow R(p)$	
		$A \rightarrow n(p)$ $B \rightarrow R(p)$	
		Pattern Generation	
	Рр		
	NOP	No Operation	

LCD-III ----

(NOTE)	1	(XY) after a mnemonic code has four meanings as follows.
	•••	Mnemonic only Instruction execution only
		Mnemonic with X Instruction execution, $X \leftrightarrow SPX$
		Mnemonic with Y Instruction execution, $Y \leftrightarrow SPY$
		Mnemonic with XY Instruction execution, $X \leftrightarrow SPX$, $Y \leftrightarrow SPY$
		[Example] LAM $M \rightarrow A$
		$\begin{array}{c} (\text{Example}) \text{LAM} & \text{M} \rightarrow \text{A}, \\ \text{LAMX} & \text{M} \rightarrow \text{A}, \\ \text{X} \leftrightarrow \text{SPX} \end{array}$
		LAMX $M \rightarrow A, X \leftrightarrow SPX$ LAMY $M \rightarrow A, Y \leftrightarrow SPY$
	~	LAMXY $M \rightarrow A, X \leftrightarrow SPX, Y \leftrightarrow SPY$
	2.	Status column shows the factor which affects status by the instruction of status change.
		NZALU Not Zeto
		C ALU Overflow in Addition/Carry
		NB ALU Overflow in Subtraction/No Borrow
		except above Content of status column affects status directly.
	З,	Carry flip-flop is not always affected by executing the instruction which affects the Status.
		Instructions which affect Carry flip-flop are eight as follows.
		AMC SEC
		SMC REC
		DAA ROTL
		DAS ROTR

All instructions except for P are executed in single cycle.
 P is executed in 2-cycle.

- LCD-III

Date

Customer's Name

ROM CODE ID Hitachi P/N

LCD-III Mask Option List

(1) I/O Option

D ¹ · D ¹ ·	1/0	1	/O Optio	n	Demodes	Dia Mara	1/0	I.	/O Option	ר	Remarks
Pin Name	1/0	Α	В	С	Remarks	Pin Name	1/0	Α	B	С	nemarks
Do	1/0					Roo	I				
D1	1/0					Roi	I				
D ₂	1/0					Ro2	1				
D3	1/0					Ros	1				
D4	1/0					R10	1/0				
Ds	1/0					R11	1/0				
D6	1/0					R12	1/0				
D7	1/0					R13	1/0				
Da	1/0					R20	1/0				
D9	1/0					R21	1/0				
D10	1/0					R22	1/0				
D11	1/0		1			R23	1/0				
D12	1/0					R30	0				
D13	1/0					R31	0				
D14	1/0					R32	0				
D15	1/0					R33	0				
INT ₀	1										
INT ₁	1		1						1		

• Specify the I/O composition with a mark of "O" in the applicable composition column. A: No pull up MOS B: With pull up MOS C: CMOS Output

(2) Oscillator & External Halt

External Halt Oscillator	Not used	Used (Reset is applied when Halt release)	Used (Reset is not applied when Halt release)
Resistor			
Ceramic Resonator			
External Clock			

*Please check one section on the above chart.

(3) Oscillator & Internal Halt

Internal Halt Oscillator	No (RAM contents are not kept by reset)	No (RAM contents are kept by reset)	Yes (It is provided only when the crystal for timer exists.)
Resistor			
Ceramic Resonator			
External Clock			

* Please check one section on the above chart.

(4) Other Options

I/O State at Halt Mode	Enable	Disable	
External Crystal for Timer	□ Yes	□ No	If "Yes", D ₁₄ and D ₁₅ become XO and XI for connection of Crystal. Therefore, no I/O option can be selectable.
Supply Voltage	□ 5±0.5V	□ 2,7 to 5.5V	

* Mark " $\sqrt{"}$ in " \square " for the selected I/O state.


LCD-IV (HD613901)

The LCD-IV is the CMOS 4-bit single chip microcomputer which contains ROM, RAM, I/O, Timer/Event Counter and Control Circuit, Direct Drive Circuit for LCD on single chip. The LCD-IV is designed to drive LCD directly and perform efficient controller function as well as arithmetic function for both binary and BCD data. With the on-chip crystal oscillator for timer, the clock function is easily realized. The CMOS technology of the LCD-IV provides the flexibility of microcomputers for battery powered and battery back-up applications in combination with low power consuming LCD.


- FEATURES
- 4-bit Architecture
- 4,096 Words of Program ROM (10 bits/Word)
- 256 Digits of Data RAM and Display Data RAM (4 bits/ Digit)
- Control Circuit and Direct Drive Circuit for LCD 4 Commons (Duty Ratio; Static, 1/2, 1/3, 1/4) 32 Segments (Externally expandable up to 96 Segments using external Drivers HD44100Hs)
- 32 I/O Lines and 2 External Interrupt Lines
- Timer/Event Counter
- All Instructions except One Instruction; Single Word and Single Cycle
- BCD Arithmetic Instructions
- Pattern Generation Instruction
- Table Look Up Capability -Powerful Interrupt Function
 - 3 Interrupt Sources 2 External Interrupt Lines Timer/Event Counter
 - **Multiple Interrupt Capability**
- Bit Manipulation Instructions for Both RAM and I/O
- Built-in Oscillator for System Clock (Resistor or Ceramic Filter)
- Built-in Crystal Oscillator for Timer
- Low Operating Power Dissipation
- Stand-by Mode (Halt Mode)

•

- 2 Versions; $V_{CC} = 5V \pm 10\%$, 5 μ s Instruction Cycle Time
 - V_{CC} = 2.5V to 5.5V, 20 μs Instruction Cycle Time




PIN ARRANGEMENT



(Top View)

BLOCK DIAGRAM



LCD-IV -

ELECTRICAL CHARACTERISTICS (Vcc = 5V ± 10%)

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	Vcc	-0.3 to +7.0	v	
Terminal Voltage (1)	VT1	-0.3 to Vcc +0.3	v	
Maximum Total Output Current (1)	-Σlo1	25	mA	(Note 3)
Maximum Total Output Current (2)	ΣΙ _{Ο2}	25	mA	(Note 3)
Operating Temperature	Topr	-20 to +75	°C	
Storage Temperature	T _{stg}	-55 to +125	°C	

(NOTE) 1. Stresses above those listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. Normal opera-tion should be limited to those conditions specified under "ELECTRICAL CHARACTERISTICS -1" and "-2". The use beyond these conditions may cause LSI's malfunction and at the same time affects device reliability.

2. All voltages are with respect to GND. 3. Maximum Total Output Current is the total sum of output currents which can flow out or in simultaneously. 4. Power supply condition $V_{CC} \ge V1 \ge V2 \ge V3 \ge GND$ should be maintained.

• ELECTRICAL CHARACTERISTICS - 1 (V_{CC} = 5V \pm 10%, Ta = -20 to +75°C)

14	Symbol	Test Conditions	Va	lue	Unit	Note
Item	Symbol	lest Conditions	min.	max.	Unit	Note
Input "Low" Voltage	VIL		-	1.0	v	1
Input "High" Voltage	Vін		Vcc-1.0	Vcc	V	(12)
Output "Low" Voltage	Vol	I _{OL} = 1.6 mA	-	0.8	V	
Output "High" Voltage (1)	Voh1	-IOH = 1.0 mA	2.4	-	v	(1)
Output "High" Voltage (2)	VoH2	-I _{OH} = 0.01 mA	Vcc-0.3	-	V	(2)
Driver Voltage Descending (COM)	Vd1	Id = 0.05 mA, V _{LCD} = 5 V	-	0.4	V	(16)
Driver Voltage Descending (SEG)	Vd2	Id = 0.01 mA, V _{LCD} = 5 V		0.4	v	(16)
Dividing Resistor of LCD Power Supply	Rwell		25	300	kΩ	
Interrupt Input Hold Time	tint		2. Tinst	-	μs	(14)
Output "High" Current	Іон	Voн = 10V	-	4	μA	(3)
Input Leakage Current	LIL I	V _{in} = 0 to V _{CC}		2	μA	(4),(12
Pull up MOS Current	-lp	V _{CC} = 5V	45	250	μA	
Supply Current (1)	Icc1	Vin = V _{CC} , V _{CC} = 5V Ceramic Filter Oscillation (f _{osc} = 800 kHz)	-	3	mA	(5)
Supply Current (2)	I _{CC2}	$\label{eq:states} \begin{array}{l} V_{in} = V_{CC}, \ V_{CC} = 5V \\ R_f \ Oscillation \\ (f_{osc} = 800 \ \text{kHz}) \\ \text{External Clock Operation} \\ (f_{cp} = 800 \ \text{kHz}) \end{array}$	_	2	mA	(5)
Standby I/O Leakage Current	ILS	\overline{HLT} = 1.0V, V_{in} = 0 to V_{CC}	-	1.0	μA	(6),(12
Standby Supply Current (1)	I _{CCS1}	$V_{in} = V_{CC}, \overline{HLT} = 0.2V$	-	10	μA	(15)
Standby Supply Current (2)	ICCS2	$V_{in} = V_{CC}, HLT = 0.2V$	-	120	μA	(7)
LCD Display Voltage	VLCD	V _{CC} -V ₃	2.5	Vcc	V	(11)
Frame Frequency of LCD Drive	fF	n = 1 (static) n = 2 (1/2 Duty) n = 3 (1/3 Duty) n = 4 (1/4 Duty)	1 256 x n		Hz	(13)
External Clock Operation; System	Clock	•				
External Clock Frequency	fcp		130	1,000	kHz	(8),(13
External Clock Duty	Duty		45	55	%	(8)
External Clock Rise Time	trcp		0	0.2	μs	(8)
External Clock Fall Time	tfcp		0	0.2	μs	(8)
Instruction Cycle Time	Tinst	Tinst = 4/fcp	4.0	31.3	μs	(8)
Internal Clock Operation (Rf Oscil			- t			
Clock Oscillation Frequency	fosc	$R_{f} = 62k\Omega \pm 2\%$	600	1,000	kHz	(9)
Instruction Cycle Time	Tinst	Tinst = 4/fosc	4.0	6.7	μs	(9)
Internal Clock Operation (Ceramic					ł	
Clock Oscillation Frequency	fosc	Ceramic Filter	784	816	kHz	(10)
Instruction Cycle Time	Tinst	Tinst = 4/fosc	4.9	5.1	μs	(10)

(NOTE) All voltages are with respect to GND.

LCD-IV -

ltem	Symbol	Test Conditions			Value		Unit	Note
ntem	Symbol				min.	max.		Note
Halt Duration Voltage	VDH	HLT = 0.2V			2.3	-	V	(17)
Halt Current	Ірн	V _{in} = V _{CC} , ПLT = 0.2V, V _{DH} = 2.3V			-	4.0	μA	(17), (19)
Halt Delay Time	thD				100	-	μs	(17)
Operation Recovery Time	tRC				100	-	μs	(17)
HLT Fall Time	t fHLT				-	1000	μs	(17)
HLT Rise Time	trHLT				-	1000	μs	(17)
HLT "Low" Hold Time	THLT				400	-	μs	(17)
HLT "High" Hold Time	tOPR	R _f Oscillation, External Clock Operation		100	-	μs	(17)	
		Ceramic Filter Oscillation			4000			_
RESET Pulse Width (1)	tRST1	Rf Oscillation, External Clock Operation		5	_	ms	(18)	
		Ceramic Filter Oscillation		20	-			
RESET Pulse Width (2)	tRST2	External Reset, HLT=Vcc Vcc = 4.5 to 5.5V	Prescaler Clock = System Clock		2.Tinst			
			Prescaler clock=D ₁₅ / XI clock (32 x 10 ⁶ / f _{oscx})	Not clear Prescaler with Reset signal	2.T _{inst}	-	μs	(18)
				Clear Prescaler with Reset signal	32 x 10 ⁶ / f _{oscx}			
RESET Rise Time	trRST	External Reset, HLT = V _{CC} , V _{CC} = 4.5 to 5.5V			-	100	μs	(18)
RESET Fall Time	tfRST	External Reset, HLT = V _{CC} , V _{CC} = 4.5 to 5.5V			-	100	μs	(18)

• ELECTRICAL CHARACTERISTICS - 2 (Ta = -20 to +75°C)

(NOTE) 1.

Applied to PMOS load of CMOS output pins and CMOS 1/O common pins among D and R terminals. Applied to CMOS output pins, CMOS 1/O common pins, input pins with pull up MOS, and 1/O common pins with pull up MOS among D and R terminals. 3.

Applied to open-drain output pins and open-drain I/O common pins among D and R terminals. Pull up MOS current is excluded.

4.

Applied to the supply current when the LCD-IV is in the reset state and the crystal oscillation for timer doesn't operate. (Current that flows in the input/output circuit and in the power supply circuit for LCD-is excluded). Test Condition: RESET, HLT, TEST = V_{CC} (Reset State) INTo, INT1, R₀ to R₃, D to D₁₅ = V_{CC} D₁₄/XO, D₁₅/XI = V_{CC} (Crystal oscillation for timer is not selected). 5.


 $--D_{14}/XO = Open, D_{15}/XI = V_{CC}$ (Crystal oscillation for timer is selected).

 V_1 , V_2 , $V_3 = V_{CC}$ U_{--} V_{-1} , XO = Open, D_{15} , $XI = V_{CC}$ (Crystal oscillation for timer is selected). COM₁ to COM₄, SEG₁ to SEG₃₂ = Open When the crystal oscillation for timer operates, the standby supply current (2) I_{CCS2} flows in addition to I_{CC1} or I_{CC2}. When the LCD-IV is installed in the user's system, and in operation current increases according to the external circuitry and devices. Those are connected to the LCD-IV. User should design the power supply in consideration of this point (The difference between the measured current in the above reset state and that measured in the operational state in the user's system is the increased part of the supply current).

6. Standby I/O leakage current is the leakage current of I/O pins in the "Halt" and "Disable" state.

Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply current (2) is the supply current at $V_{CC} = 5V \pm 10\%$ in "Halt" state in the case that the crystal oscillation for timer is selected (only the crystal oscillator for timer, 5-bit divider and 6-bit prescaler are in operation). 7

8. Applied to external clock operation (system clock).




9. Applied to internal clock operation using resistor Rf. (system clock)




Wiring of OSC1 and OSC2 terminals should be as short as possible because the oscillation frequency is modified by capacitance of these terminals.

- Applied to internal clock operation using ceramic filter. (system clock)
 Power supply condition V_{CC} ≥ V₁ ≥ V₃ ≥ V₃ ≥ GND should be maintained.
 Applied to input pins, I/O common pins among D and R terminals, and RESET, HLT, OSC₁, INT₀, INT₁ pins.
 Lower limit of operation frequency is determined by liquid crystal display duty. Flutter occurs on liquid crystal display if frame frequency is under 32 Hz. Therefore operation frequency should be determined to prevent that frame frequency becomes under 32 Hz.

The following shows the relation between liquid crystal display frame frequency and operation frequency.




14. INTo and INT1 inputs must be retained for two or more instruction cycle time at both "High" and "Low" levels.




15. Power supply circuit for LCD is excluded. The standby supply current (1) is the supply at V_{CC} = 5V ± 10% in "Halt" state in the case that the crystal oscillation for timer is not selected. The supply current when supply voltage fails to the Halt Duration Voltage is called "Halt Current" (IDH). (shown in ELECTRICAL CHARACTERISTICS-2)

LCD-IV -


16. The voltage that drops between the power supply terminals (V_{CC} , V_1 , V_2 , V_3) and each common or segment output terminal. 17. External Halt Timing Chart



18. RESET Input Condition



tRST1 includes the time that required from the power ON until the operation gets into the constant state.
 tRST2 is applied when the operation is in the constant state.
 Reset circuit at power on is not installed. Simple reset circuit at power on is the following.



19. The supply current at VCC = VDH = 2.3V in "Halt" state, in the case that the crystal oscillation for timer is not selected. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded.

ELECTRICAL CHARACTERISTICS (Vcc = 2.5 to 5.5V)

• ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	Vcc	-0.3 to +7.0	V	
Terminal Voltage	VT1	-0.3 to Vcc +0.3	v	
Maximum Total Output Current (1)	-ΣΙοι	25	mA	(Note 3)
Maximum Total Output Current (2)	ΣΙο2	25	mA	(Note 3)
Operating Temperature	Topr	-20 to +75	°C	
Storage Temperature	T _{stg}	-55 to +125	°C	

(NOTE) 1. Stresses above those listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. Normal opera-tion should be limited to those conditions specified under "ELECTRICAL CHARACTERISTICS 1" and "2". The use beyond these conditions may cause LSI's malfunction and at the same time affects device reliability.

2. All voltages are with respect to GND.

3. Maximum Total Output Current is the total sum of output currents which can flow out or in simultaneously.

4. Power supply condition $V_{CC} \ge V1 \ge V2 \ge V3 \ge GND$ should be maintained.

Value Unit Note Symbol **Test Conditions** Item min. max. v Input "Low" Voltage VIL 0.15-Vcc (11)0.85-Vcc Vcc v Input "High" Voltage νн v 0.4 Output "Low" Voltage Vol IOL = 0.4 mA v (1)Vo_{H1} -IOH = 0.08 mA Vcc-0.5 _ Output "High" Voltage (1) V (2) Vcc-0.4 Output "High" Voltage (2) VOH2 -IOH = 0.01 mA _ **Driver Voltage Descending** (15) v Vd1 Id = 0.05 mA 0.5 (COM) Driver Voltage Descending 0.5 v (15) Id = 0.01 mA Vd2 (SEG) **Dividing Resistor of LCD** kΩ 25 300 Rwell Power Supply (13)Interrupt Input Hold Time 2. Tinst μs tINT (3) μĀ VOH = VCC Output "High" Current юн 4 Input Leakage Current IIL. Vin = 0 to Vcc _ 2 μA (4), (11) 10 Pull up MOS Current -IP Vcc = 3V 100 μA Vin = Vcc, Vcc = 3V Rf Oscillation $(f_{osc} = 200 \text{ kHz})$ 0.3 (5) Supply Current mΑ Icc _ **External Clock Operation** (f_{cp} = 200 kHz) $\overline{HLT} = 0.5V$, Vin = 0 to Vcc μA (6), (11) ILS _ 1 Standby I/O Leakage Current Vin = V_{CC} , HLT = 0.1V, (14)6 μA Standby Supply Current (1) ICCS1 Vcc = 2.5 to 3.3V $Vin = V_{CC}, \overline{HLT} = 0.1V,$ Standby Supply Current (2) μA (7) 50 _ ICCS2 Vcc = 2.5 to 3.3V v (10) 2.5 Vcc LCD Display Voltage VLCD Vcc-V₃ n = 1 (static) Frame Frequency of LCD n = 2 (1/2 Duty)1 fF Ηz (12)Drive n = 3 (1/3 Duty) 256 x n × Tinst n = 4 (1/4 Duty)External Clock Operation; System Clock (8), (12) External Clock Frequency 130 300 fcp kHz 45 55 % (8) External Clock Duty Duty External Clock Rise Time 0 0.2 μs (8) trcp 0.2 (8) External Clock Fall Time 0 μs tfcp (8) 31.3 Instruction Cycle Time $T_{inst} = 4/f_{cp}$ 13.3 μs Tinst Internal Clock Operation (Rf Oscillation); System Clock Vcc = 2.5 to 3.5V 130 270 (9) Rf=270kΩ±2% **Clock Oscillation Frequency** fosc kHz Vcc = 2.5 to 5.5V 130 300 Vcc = 2.5 to 3.5V 14.8 30.8 (9) Instruction Cycle Time Tinst Tinst=4/fosc kHz Vcc = 2.5 to 5.5V 13.3 30.8

ELECTRICAL CHARACTERISTICS - 1 (V_{CC} = 2.5 to 5.5V, T₈ = -20 to +75°C)

(NOTE) All voltages are with respect to GND.

LCD-IV-

Item	Symbol	Test Conditions			Val	ue	Unit	Note
Item	Symbol Test Conditions			2115	min.	max,	Onit	
Halt Duration Voltage	VDH	HLT = 0.2	v		2.3		V	(16)
Halt Current	IDH	Vin = VCC	, HLT = 0.2V	, VDH = 2.3V	-	4.0	μA	(16), (18
Halt Delay Time	tHD				100	_	μs	(16)
Operation Recovery Time	tRC				100	-	μs	(16)
HLT Fall Time	t _{fHLT}	-			-	1000	μs	(16)
HLT Rise Time	trHLT				-	1000	μs	(16)
HLT "Low" Hold Time	tHLT				400	_	μs	(16)
HLT "High" Hold Time	tOPR				100	_	μs	(16)
RESET Pulse Width (1)	tRST1	External Reset, $\overline{HLT} = V_{CC}$		10	_	ms	(17)	
	tRST2 trst2		Prescaler Clock = System Clock		2.Tinst			
RESET Pulse Width (2)		Reset,	Reset, Clock=D15	Not Clear Prescaler with Reset Signal	2.Tinst	_	μs	(17)
		(32x10 ⁶) foscx	Clear Prescaler with Reset Signal	32×10 ⁶ foscx				
RESET Rise Time	trRST		External Reset, HLT = V _{CC} V _{CC} = 2.5 to 5.5V		-	100	μs	(17)
RESET Fall Time	tfRST	External R Vcc = 2.5	eset, HLT = V to 5.5V	/cc	-	100	μs	(17)

ELECTRICAL CHARACTERISTICS-2 (Ta = -20 to +75°C)

(NOTE) 1. Applied to PMOS load of CMOS output pins and CMOS I/O common pins among D and R terminals.
 2. Applied to CMOS output pins, CMOS I/O common pins, input pins with pull up MOS, and I/O common pins with pull up MOS among D and R terminals.

Applied to open-drain output pins and open-drain I/O common pins among D and R terminals.
 Pull up MOS current is excluded.

5. Applied to the supply current when the LCD-IV is in the reset state and the crystal oscillation for timer doesn't operate. Current that flows in input/output circuit and in the power supply circuit for LCD is excluded). Test Condition: RESET, HLT = V_{CC} (Reset State)


D14 /XO, D15 /XI -- D14 /XO, D15 /XI = VCC (Crystal oscillation for timer is not selected.)

D14/XO = Open, D15/XI = VCC (Crystal oscillation for timer is selected.)

 V_1 , V_2 , $V_3 = V_{CC}$ $\Box_{14}/XO = Open$, $D_{15}/XI = V_{CC}$ (Crystal oscillation for timer is selected.) COM₁ to COM₄, SEG₁ to SEG₃₂ = Open When the crystal oscillation for timer operates, the standby supply current (2) I_{CCS2} flows in addition to I_{CC}. When the LCD-IV is installed in the user's system, and in operation current increases according to the external circuitry and devices. Those are connected to the LCD-IV. User should design the power supply in consideration of this point. (The difference between the measured current in the above reset state and that measured in the operational state in the user's system is the increased part of the supply current). 6. Standby I/O leakage current is the leakage current of I/O pins in the "Halt" and "Disable" state.

Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply current at $V_{CC} = 2.5$ to 3.3V in "Halt" state in the case that the crystal oscillation for timer is selected (only the crystal oscillator for timer, 5-bit divider and 6-bit prescaler are in operation).

8. Applied to external clock operation. (system clock)




9. Applied to internal clock operation using resistor Rf. (System Clock)




Wiring of OSC1 and OSC2 terminals should be as short as possible because the oscillation frequency is modified by capaci-

- tance of these terminals.
 10. Power supply condition V_{CC} ≥ V₁ ≥ V₂ ≥ V₃ ≥ GND should be maintained.
 11. Applied to input pins, 1/O common pins among D and R terminals, and RESET, HLT, OSC₁, INT₀, INT₁ pins.
 12. Lower limit of operation frequency is determined by liquid crystal display duty. Flutter occurs on liquid crystal display if frame frequency is under 32 Hz. Therefore operation frequency should be determined to prevent that frame frequency becomes under 32 Hz.


The following shows the relation between liquid crystal display frame frequency and operation frequency.




13. INT₀ and INT₁ inputs must be retained for two or more instruction cycle time at both "High" and "Low" levels,



- LCD-IV
- 14. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply current (1) is the supply at V_{CC} = 2.5 to 3.3V in "Halt" state in the case that the crystal oscillation for timer is not selected. The supply current when supply voltage fails to the Halt Duration Voltage is called. "Halt Current" (I_{DH}), (shown in ELECTRICAL CHARACTERISTICS -2).
- The voltage that drops between the power supply terminals (V_{CC}, V₁, V₂, V₃) and each common or segment output terminal.
 External Halt Timing Chart




17. RESET Input Condition



• tRST1 includes the time required from the power ON until the operation gets into the constant state.

tRST₁ is applied when the operation is in the constant state.
 Reset circuit at power on is not installed. Simple reset circuit at power on is the following.



18. The supply current at VCC = VDH = 2.3V in "Halt" state, in the case that the crystal oscillation for timer is not selected. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded.

SIGNAL DESCRIPTION

The input and output signals for the LCD-IV shown in PIN ARRANGEMENT are described in the following paragraphs.

V_{CC} and GND

Power is supplied to the LCD-IV using these two pins. V_{CC} is power and GND is the ground connection.

RESET

The LCD-IV can be reset by pulling RESET High. Refer to RESET FUNCTION for additional information.

• OSC₁ and OSC₂

These pins provide control input for the on-chip clock oscillator circuit. A resistor, a ceramic filter circuit, or an external oscillator can be connected to these pins to provide a system clock with various degreeds of stability/cost trade-offs. Lead length and stray capacitance on these two pins should be minimized.

Refer to OSCILLATOR for recommendations about these

pins.

• HLT

This pin is used to place the LCD-IV in the HALT state (Stand-by Mode). The LCD-IV can be moved into the halt state by pulling HLT low.

In the halt state the internal clock stops and all the internal status (RAM, Registers, Carry, Status, Program Counter, and all the internal statuses) are maintained. Consequently power consumption is greatly reduced. By pulling HLT high, the LCD-IV starts operation from the status just before the halt state.

Refer to HALT FUNCTION for details of halt mode.

TEST

This pin is not for user application and must be connected to Vcc.

INT₀ and INT₁

These pins provide the capability for asynchronously apply-

LCD-IV

ing an external interrupt to the LCD-IV.

Refer to INTERRUPTS for additional information.

• V_1 , V_2 and V_3

Power for liquid crystal display are supplied to the LCD-IV using these pins $(V_{CC} \ge V_1 \ge V_2 \ge V_3 \ge GND)$.

Roo to Ros

These 4 lines are a 4-bit input channel. Refer to INPUT/OUTPUT for additional information.

R10 to R13, R20 to R23

These 8 lines are arranged into two 4-bit Input/Output common channels.

The 4-bit register is attached to this channel. This channel is directly addressed by the operand of an instruction. I/O configuration of each pin can be specified among Open Drain and CMOS using a mask option.

Refer to INPUT/OUTPUT for additional information.

R30 to R33

These 4 lines are a 4-bit output channel.

4-bit register is attached to this channel. This channel is directly addressed by the operand of an instruction. I/O configuration of each pin can be specified among Open Drain and CMOS using a mask option.

Refer to INPUT/OUTPUT for additional information.

Do to D13

These are 14 discrete signals which can be configured as Input/Output lines.

Refer to INPUT/OUTPUT for additional information.

• D₁₄/XO, D₁₅/XI

 D_{14}/XO and D_{15}/XI require a mask option in the following 3 types.

- Discrete I/O (common terminal)
- Crystal circuit connecting terminals (with internal halt)
- Crystal circuit connecting terminals (no internal halt)

Refer to INPUT/OUTPUT for additional information.

COM1 to COM4


These pins are common terminals for liquid crystal display. Refer to LIQUID CRYSTAL DISPLAY for additional information.

SEG1 to SEG32

These pins are segment terminals for liquid crystal display.

OSCILLATOR

The user can specify a resistor, or a ceramic filter circuit or an external oscillator by "MASK OPTION LIST".




(2) Resistor

(1) External Clock



(3) Ceramic Filter (This is not applied to Low Voltage Operation Version.)



Configuration and constant of external parts are depend upon each applied ceramic filter.

The ceramic filter oscillation does not apply when using "Halt" and not resetting at time of "Halt" cancellation.

This circuit is the example of the typical use. As the oscillation characteristics is not guaranteed, please consider and examine the circuit constants carefully on your application.

ROM

ROM Address Space

ROM is used as a memory for the instructions and the patterns (constants). The instruction used in the LCD-IV consists of 10 bits. These 10 bits are called "a word", which is a unit for writing into ROM


The ROM address has been split into two banks.

Each bank is composed of 32 pages (64 words/page).

The ROM capacity is 4,096 words (1 word = 10 bits) in all.


All addresses can contain both the instructions and the patterns (constants).

The ROM address space is shown in Figure 1.



*Bank 0.0 Page (0 Page) is the Subroutine Space.


Note: The parenthesized contents are expressions of the Page, combining the bank part with the page part.



Program Counter (PC)

The program counter is used for addressing of ROM. The Park

program counter consists of the bank part, the page part, and the address part as shown in Figure 2.



Note: The parenthesized contents are expressions of the Page combining the bank part with the page part.

Figure 2	Configuration	of Program	Counter
----------	---------------	------------	---------

The bank part is a 1-bit register and the page part is a 5-bit register.

Once a certain value is loaded into the bank part or the page part, the content is unchanged until other value is loaded by a program.

The settable value is "0" (the Bank 0) or "1" (the Bank 1) for the bank part, and 0 to 31 for the page part.

The address part is a 6-bit polynomial counter and counts up for each instruction cycle time. The sequence in the decimal and hexa-decimal system is shown in Table 1. This sequence is circulating and has neither the starting nor ending point. It doesn't generate an overflow carry. Consequently, the program on a same page is executed in order unless the value of the bank part or the page part is changed.

Table 1 Program Counter Address Part Sequence

Decimal	Hexa- decimal	Decimal	Hexa- decimal	Decimal	Hexa- decimal
63	3F	5	05	9	09
62	3E	11	OB	19	13
61	3D	23	17	38	26
59	3B	46	2E	12	0C
55	37	28	10	25	19
47	2F	56	38	50	32
30	1E	49	31	37	25
60	3C	35	23	10	0A
57	39	6	06	21	15
51	33	13	0D	42	2A
39	27	27	18	20	14
14	OE	54	36	40	28
29	1D	45	2D	16	10
58	3A	26	1A	32	20
53	35	52	34	0	00
43	28	41	29	1	01
22	16	18	12	3	03
44	2C	36	24	7	07
24	18	8	08	15	OF
48	30	17	11	31	1F
33	21	34	22		
2	02	4	04		

LCD-IV-

• Designation of ROM Address and ROM Code

The bank part of the ROM address is shown in the binary system and the page part in the decimal system. The address part is divided into 2 bits and 4 bits, and shown in the hexadecimal system.

It is possible to combine the bank part and the page part and show the combined part as the Page (in the decimal system).

(a) ROM Address

(Example 1)

In this case, the 0 Page to the 31 Page in the Bank 1 are shown as the 32 Page to the 63 Page. The examples are shown in Figure 3.

One word (10 bits) of ROM is divided into three parts (2 bits, 4 bits and 4 bits from the most significant bit O_{10} in order) shown in the hexa-decimal system. The examples are shown in Figure 3.






Figure 3 Designation of ROM Address and ROM Code

PATTERN GENERATION

The pattern (constant) can be accessed by the pattern instruction (P). The pattern can be written in any address of the ROM address space.

Reference

ROM addressing for reference of the patterns is achieved by modifying the program counter with the accumulator, the B register, the Carry F/F and the operand p. Figure 4 shows how to modify the program counter. The address part is replaced with the accumulator and the lower 2 bits of B register, while the page part and the bank part are ORed with the upper 2 bits of B register, the Carry F/F and the operand p.

The value of the operand $p(p_2, p_1, p_0)$ is 0 to 7 (decimal). The bank part of the ROM address to be referenced to is determined by the logical equation: $PC_{11} + P_2$ (P_2 = the MSB of the operand p).

If the address where the pattern instruction exists is in the Bank 1, only the pattern of the Bank 1 can be referenced.

If the address where the pattern instruction exists is in the Bank 0, the pattern of the either Bank 1 or Bank 0 can be referenced depending on the value of p2. The truth table of the bank part of the ROM address is shown in Table 2.

The value of the program counter is apparently modified and does not change actually. After execution of the pattern instruction, the program counter counts up and the next instruction is executed

The pattern instruction is executed in 2-cycle time.

Generation

The pattern of referred ROM address is generated as the following two ways:

- (i) The pattern is loaded into the accumulator and B register.
- The pattern is loaded into the Data I/O Registers R2 (ii) and R3.

Selection is determined by the command bits (O_9, O_{10}) in the pattern.


Mode (i) is performed when O₉ is "1" and mode (ii) is performed when O₁₀ is "1".


Mode (i) and (ii) are simultaneously performed when both O_9 and O_{10} are "1". The correspondence of each bit of the pattern is shown in Figure 5.

Examples of the pattern instruction is shown in Table 3.

CAUTION

In the program execution, the pattern can not be distinguished from the instruction. When the program is executed at the addresses into which pattern is written, the instruction corresponding to the pattern bit is executed. Take care that a pattern is not executed as an instruction.





PC ₁₁	P ₂	Bank part of ROM address to be referenced to
	1	1 (Bank 1)
1 (Bank 1)	0	1 (Bank 1)
0 (0	1	1 (Bank 1)
0 (Bank 0)	0	0 (Bank 0)

Table 2 Bank Part Truth Table of Pattern Generation




Figure 5 Correspondence of Each Bit of Pattern

Before Execution				Referred ROM	ROM	After Execution				
PC	р	С	В	A	Address	Address Pattern		A	R2	R3
Bank 0 0-3F (0-3F)	1	0	Α	0	Bank 0 10-20 (10-20)	12D	2	В	-	-*
Bank 0 0-3F (0-3F)	7	1	4	0	Bank 1 29-00 (61-00)	22D	-	-	4	В
Bank 1 30-00 (62-00)	4	0/1**	0	9	Bank 1 30-09 (62-09)	32D	2	В	4	В
Bank 1 30-00 (62-00)	1	0/1**	F	9	Bank 1 31-39 (63-39)	223	-	-	4	С

Table 3 Example of Pattern Instructions

* "-" means that the value does not change after execution of the instruction.

** "0/1" means that either "0" or "1" may be selected.

BRANCH

ROM is accessed according to the program counter sequence and the program is executed. In order to jump to any address out of the sequence, there are four ways. They are explained in the following paragraphs.

• BR

By BR instruction, the program branches to an address in the current page.

The lower 6 bits of ROM Object Code (operand a, O_6 to O_1) are transferred to the address part of the program counter. This instruction is a conditional instruction and executed only when the Status F/F is "1". If it is "0", the instruction is skipped and the Status F/F becomes "1". The operation is shown in Figure 6. • LPU

By LPU instruction, the jump of the bank and page is performed.

The lower 5 bits of the ROM Object Code (operand u, O_5 to O_1) are transferred to the page part of the program counter with a delay of 1 instruction cycle time. At the same time, the signal $\overline{R_{70}}$ (the reversed-phase signal of the Data I/O Register R_{70}) is transferred to the bank part of the program counter with a delay of 1 instruction cycle time. The operation is shown in Figure 7.

Consequently, the bank and page will remain unchanged in the cycle immediately following this instruction. In the next cycle, a jump of the bank and page is achieved.

This instruction (LPU) is conditional, and is executed only when the Status F/F is "1". Even after a skip, the Status F/F will remain unchanged ("0").

BF

LPU instruction is used in combination with BR instruction or CAL instruction as the macro instruction of BRL or CALL instruction.

BRL

By BRL instruction, the program branches to an address in any bank and page.

This instruction is a macro instruction of LPU and BR instructions, which is divided into two instructions as follows.

< Jump to Bank " $\overline{R_{70}}$ ", a Page – b Address >

BRL instruction is a conditional instruction because of characteristics of LPU and BR instructions, and is executed only when the Status F/F is "1". If the Status F/F is "0", the instruction is skipped and the Status F/F becomes "1". The examples of BRL instruction are shown in Figure 8.

TBR (Table Branch)

By TBR instruction, the program branches by the table. The program counter is modified with the accumulator, the

B register, the Carry F/F and the operand p.

The method for modification is shown in Figure 9.

The bank part is determined by the logical equation: $PC_{11} + p_2$, as shown in Table 4.

If the address where TBR instruction exists is in the Bank 1,

it is possible to jump to an address only in the Bank 1, not to an address in the Bank 0.

Bank 0 depending on the value of the operand p_2 .

TBR instruction is executed regardless of the Status F/F, and does not affect the Status F/F.

If the address where TBR instruction exists is in the Bank 0, it is possible to jump to an address in either the Bank 1 or the




Figure 6 BR Operation




Figure 7 LPU Operation

Branch to • LAI ····LRA ····LPU BR	15	R ₇₀ = ''1'' (R ₇₀ = ''0'') BRL 5-3F (Branch to Bank 0 5-3F (5-3F))
· LAI LBA	15	
LRA COMB	7	$R_{70} = "1" (\overline{R_{70}} = "0")$
-+LPU BR	31 3F }	BRL 31-3F (Branch to Bank 0 31-3F (31-3F))
Branch to	Bank 1	
• LAI ⊡LRA S•LPU BR	0 7 15 3F }	R ₇₀ = ''0'' (R ₇₀ = ''1'') BRL 15-3F (Branch to Bank 1 15-3F (47-3F))
· LAI LTA	0	
	7 2	R ₇₀ = ''0'' (Ē ₇₀ = ''1'')
+LPU BR	10 2E }	BRL 10-2E (Branch to Bank 1 10-2E (42-2E))

Figure 8 BRL Example

Table 4 Bank Part Truth Table of TBR Instruction

PC ₁₁	P2	Bank Part of PC afte TBR	
	1	1 (Bank 1)	
1 (Bank 1)	0	1 (Bank 1)	
	1	1 (Bank 1)	
0 (Bank 0)	0	0 (Bank 0)	

SUBROUTINE JUMP

There are two types of subroutine jumps. They are explained in the following paragraphs.

• CAL

By CAL instruction, subroutine jump to the Subroutine Space is performed.

The Subroutine Space is the Bank 00 Page (0 Page).

The address next to CAL instruction address is pushed onto the Stack ST1 and the contents of the stacks ST1, ST2 and ST3 are pushed onto the stacks ST2, ST3 and ST4 respectively as shown in Figure 10.

The bank part of the program counter becomes the Bank 0 and the page part becomes the 0 Page. The lower 6 bits (operand a, O_6 to O_1) of the ROM Object Code is transferred to the address part of the program counter.

The LCD-IV has 4 levels of stack (ST1, ST2, ST3 and ST4) which allows the programmer to use up to 4 levels of subroutine

LCD-IV-

jumps (including interrupts).

CAL is a conditional instruction and executed only when the Status F/F is "1". If the Status F/F is "0", it is skipped and the Status F/F changes to "1".

• CALL

By CALL instruction, subroutine jump to an address in any bank and page is performed.

Subroutine jump to any address can be implemented by the subroutine jump to the page specified by LPU instruction in the bank designated by the reversed-phase signal $\overline{R_{70}}$.

This instruction is a macro instruction of LPU and CAL instructions, which is divided into two instructions as follows.

С

< Subroutine Jump to Bank " $\overline{R_{70}}$ ", a Page – b Address >

CALL instruction is conditional because of characteristics of LPU and CAL instructions and is executed when the Status F/F is "1". If the Status F/F is "0", the instruction is skipped and the Status F/F changes to "1". The examples of CALL instruction are shown in Figure 11.





Figure 9 Modification of Program Counter by TBR Instruction






- LCD-IV

Subroutine Jump to Bank 0 LAI 15 LRA 7 $R_{70} = "1" (\overline{R_{70}} = "0")$ 5 CALL 5-3F 3F } (Subroutine Jump to Bank 0 5-3F (5-3F)) CAL LAI 15 LBA $R_{70} = "1" (\overline{R_{70}} = "0")$ LRA 7 сомв +LPU 31 3F CALL 31-3F CAL (Subroutine Jump to Bank 0 31-3F (31-3F)) Subroutine Jump to Bank 1 LAL 0 ž $R_{20} = "0" (\overline{R_{20}} = "1")$ 15 3F } CALL 15-3F CAL (Subroutine Jump to Bank 1 15-3F (47-3F)) LAI 0 LTA $R_{70} = "0" (\overline{R_{70}} = "1")$ 7 3 10 2E LPU **CALL 10-2E** CAL (Subroutine Jump to Bank 1 10-2E (42-2E))

Figure 11 CALL Example



RAM

RAM is the memory used for data storage and register save (data RAM) and storage of segment data for liquid crystal display (display data RAM). Its capacity is 256 digits (1,024 bits) where one digit consists of 4 bits.

(Note 1) Capacity of display data RAM varies by contents of display, and capacity of data RAM changes corresponding to the former.


(Note 2) On the LCD-IV, RAM contents is not broken at system reset.

Addressing of RAM is performed by a matrix of the file No. and the digit No. Normally the file No. is set to X and the digit No. is set to Y, then the matrix of X and Y addresses RAM and performs the Read/Write operation. Special digits in RAM can be addressed without the use of X and Y. These digits are called as memory ragister (MR) and the number is 16 (MRO ~ MR15). Memory register can be exchanged for A register by XAMR instruction. RAM address space is shown in Figure 12.

> (NOTE) The area marked as _____ is usable only for data. The area marked as _____ is usable for both liquid crystal display and data.

In case of the instructions which consists of a simultaneous Read/Write operations of RAM (exchange of RAM and a register), the writing data doesn't affect the reading data because the read operation is followed by the write operation.

RAM bit manipulation is usable, which performs any bit set (SEM), reset (REM) or test (TM) of the addressed RAM. Bit assignment is made by the program as shown below.



The bit test makes the status "1" when the assigned bit is "1" and makes it "0" when the assigned bit is "0"

REGISTERS

The LCD-IV has six 4-bit registers and two 1-bit registers available to the programmer. 1-bit registers are Carry F/F and Status F/F. They are explained in the following paragraphs.

Accumulator (A; A Register) and Carry F/F (C)

The result of ALU operation (4 bits) and the overflow of the ALU are put into the accumulator and Carry F/F. Carry F/F can be set, reset or tested. Combination of the accumulator and Carry F/F can be right or left rotated. The accumulator is the main register for ALU operation and Carry F/F is used to store the overflow generated by ALU operation when the calculation of two or more digits (4 bits/digit) is performed.

B Register (B)

The result of ALU operation (4 bits) is put into this register. B register is used as a sub-accumulator to stack the data temporarily and also used as a counter.

X Register (X)

The result of ALU operation (4 bits) is put into this register. X register has exchangeability for SPX register. X register addresses the RAM file.

SPX Register (SPX)

SPX register has exchangeability for X register. SPX register is used to stack X register and expand the addressing system of RAM in combination with X register.

Y Register (Y)

The result of ALU operation (4 bits) is put into this register. Y register has exchangeability for SPY register. Y register can calculate itself simultaneously with transferring the data by bus lines, which is usable for the calculation of two or more digits (4 bits/digit). Y register addresses the RAM digit and 1-bit discrete input/output common terminals.

SPY Register (SPY)

SPY register has exchangeability for Y register. SPY register is used to stack Y register and expand the addressing system of RAM and 1-bit discrete input/output common terminals in combination with Y register.

Status F/F (S)

Status F/F latches the result of logical or arithmetic operations (Not Zero, Overflow) and bit test operations. Status F/F affects conditional instructions (LPU, BR and CAL). These instructions are executed only when Status F/F is "1". If it is "0", these instructions are skipped and Status F/F becomes "1".

INPUT/OUTPUT

Discrete I/O (D Terminal)

The discrete I/O is composed of 1-bit latch and I/O pin. Figure 13 shows the basic block diagram.




Figure 13 Discrete I/O Block Diagram




Figure 14 Mask Option of D₁₄ and D₁₅ Terminals


 D_0 to D_{13} are discrete I/O's of common for input and output, D_{14} and D_{15} require a mask option in 3 types. When the crystal oscillation for timer is selected and the latches of D_{14} and D_{15} are not connected to the terminals, D_{14} and D_{15} can be used as 1-bit general purpose registers that can be set, reset and tested. Furthermore, if there is internal halt mode, latch of D_{15} is used as a register for internal halt mode specially. In such case, since D_{15} means internal halt state and $D_{15} =$ "1" means operating state, LSI can be in internal halt state by resetting D_{15} using an instruction. The prescaler keeps its operation in internal halt state. Therefore, D_{15} may be set by overflow output pulse from the prescaler to return to operating state. For details of internal halt mode, refer to HALT FUNCTION.


Table F	Mask Ontion	of D /YO an		
Table 5	wask Option	of D_{14}/XO an	U D15/AI I E	minais

	Mask Opt	tion	a	b	с	d	Function of D ₁₄ /XO and D ₁₅ /XI	Function of D ₁₄ /XO and D ₁₅ /XI latch
1	Unselectable crystal oscillation for timer (no internal halt)		short	open	open	(common terminal)		Output Latch
2	Selectable crystal	Selectable crystal halt			open	short	Crystal	1-bit register
3	oscillation for	no internal halt	open	short	short	open	Circuit Connecting Terminal	D ₁₄ ; 1-bit register D ₁₅ ; register for internal halt

(NOTE) Users can specify this mask option in "The format of I/O channels" at ROM order.

Discrete I/O is addressed by Y register, and the set/reset instruction is executed for the addressed latch. "0" and "1" level can be tested with the addressed terminal and 1-bit register against the I/O common pins and 1-bit register. The test is performed with the wired logic of the output latch and the pin input. Therefore, in the case of the I/O common pins, the output latch should be in the high impedance state when the test instruction is executed. In order to test the pin input, it is necessary the state that the output latch should not affect the pin input.






• Data I/O (R Terminal)

Table 6 Data I/O for the LCD-IV

I/O common channel	R1, R2	(2 channels)		
Input channel	RO	(1 channel)		
Output channel	R3	(1 channel)		
Total	4 channels			

(NOTE) In addition to the above, R4, R5 and R6 are provided as register setting liquid crystal display mode. In these registers, there is no terminal and exists only data I/O register each, which controls liquid crystal display mode. Data is transferred to R4, R5 and R6 by LRA or LRB instruction, same as data transfer to data I/O registers of R1, R2 and R3. For details of R4, R5 and R6, refer to LIQUID CRYSTAL DISPLAY.








Figure 16 shows the block diagram of each channel.



Set all bits to "1" by reset function 2º 2º 2º 2º 2º





When expansion of segment signal for liquid crystal display is designated by a program (Register $R_{42} = "0"$), R1 is used as a display data output terminal. This prohibits R1 to be used as an I/O common channel by users (Refer to Figure 16, R1 channel).

If LRA or LRB instruction is executed at the time, data is transferred to data I/O register, but the content of data I/O register is not output from R1. If LAR or LBR instruction is executed, display data is inputted to accumulator (A register) or B register.

Data is transferred from the accumulator (A register) and B

register to data I/O registers R1, R2, and R3 through the bus line. In addition, ROM bit patterns can be transferred to R2 and R3 by pattern generation instructions.

4-bit data can be inputted to the accumulator (A register) and B register from R0, R1 and R2 channels by input instructions. However, in the case of I/O common channels R2 and R3, since data I/O register outputs are connected to terminals, inputs are done to wired logic of register output and terminal input information. For this reason, to input terminal input signal, registers must be set to a state that would not affect the terminal input.






Figure 17 Data I/O Timing Chart

Pay attention: When executing an input instruction to output channel, the microcomputer reads unstabilized value causing malfunction of the program. When executing an input instruction (LAR and LBR) from the data 1/O, pay attention to time allowance after executing an output instruction. At the time, the input sampling pulse is generated during the first half of the instruction cycle.



Applied Pins: INTo , INT1 , Roo to Roa



Applied Pins: R₃₀ to R₃₃




Figure 19 Configuration of Output Pins

Applied Pins : Do to D13, D14/XO, D15/XI, R10 to R13, R20 to R23




Figure 20 Configuration of Input/Output Pins

TIMER/COUNTER




Figure 21 Timer/Counter Block Diagram

LCD-IV

Timer/Counter Block Diagram is shown in Figure 21. 5-bit divider divides the crystal oscillation (32.768 Hz) by 32 and generates clocks of 1,024Hz in the crystal oscillation mode. It does not stop in the halt state. Prescaler divides the system clock (instruction frequency) or 1,024Hz clock by 64 and generates overflow output pulse of "Instruction frequency/ 64Hz" or 16Hz. In the crystal oscillation mode, it does not stop during halt state. The input of the 4-bit counter is overflow output pulse of the prescaler or a pulse of INT1 terminal. Input selection is determined by CF state. Data can be exchanged between the counter and bus by LTI, LTA or LAT instruction. TF is a flip-flop which masks the interrupt of timer/counter.

The timer is operable in 2 modes (timer mode and counter mode) depending on what to count, and the mode is selected by programs.

Timer Mode


The 4-bit counter counts prescaler overflow output pulses. One of the following two can be selected as the prescaler count clock by the mask option.

- 1. System clock (Instruction frequency)
- 1,024Hz clock (Crystal oscillation for timer is selected.) ... Clock obtained by dividing the crystal oscillation (32.768kHz) for timer by 32. Crystal oscillator is constructed between D

terminals of D₁₄ and D₁₅:

- Note 1) In this case, the overflow output pulses form the prescaler are 16Hz. These pulses are counted by the 4bit counter to generate an interrupt from 16Hz to 1Hz.
- Note 2) In this case, the part marked with 2222 in Figure 21 Timer/Counter does not stop even in halt state. When using "internal halt mode" among the halt function, internal halt state is generated by resetting the register for internal halt mode (D latch: D₁₅) by an instruction (D₁₅ = "0": internal halt state, D₁₅ = "1": operating state), and all the operation stop. In this case, overflow output pulses from the prescaler work as the signals releasing the internal halt state and set the D₁₅ output latch. Therefore, if an overflow output pulse from the prescaler is generated, internal halt state is released, and the LSI starts to operate.

By utilizing this function, intermittent operation is possible, that is, program execution for necessary processing (for example, counting for clock function) starts after every 62.5 msec (16Hz) and the LSI stops after execution of this program by an instruction which makes the LSI into internal halt state. This reduces the time in which the LSI operates, resulting in power consumption in substance.





Counter Mode

Counts pulse of INT₁ terminal.

(Note) The width of INT, pulse in the counter mode must be at least 2-cycle time for both the "High" and "Low" levels. The relation between the specified value of the counter and specified time in the Timer Mode are shown in Table 7 and 8.

Specified Number of Value Cycles		*Time (ms)	Specified Value	Number of Cycles	*Time (ms)	
0	1,024	5.12	8	512	2.56	
1	960	4.80	9	448	2.24 1.92	
2	896	4.48	10	384		
3	832	4.16	11	320	1.60	
4	768	3.84	12	256	1.28 0.96	
5	704	3.52	13	192		
6	640	3.20	14	128	0.64	
7	576	2.88	15	64	0.32	

Table 7 Timer Range (Prescaler clock: system clock)

* Time is based on instruction frequency 200kHz. (One Instruction Cycle Time (Tinet) = 5µs)

Specified Value			Specified Value	* Time (ms)	Frequency	
0	1,000	1	8	500	2	
1	937.5	1.07	9	437.5	2.29	
2	875	1.04	10	375	2.67	
3	812.5	1.23	11	312.5	3.20	
4	750	1.33	12	250	4	
5	687.5	1.45	13	187.5	5.33	
6	625	1.60	14	125	8	
7	562.5	1.78	15	62.5	16	

Table 8 Timer Range (Prescaler clock: 1,024 Hz)

* Time is based on crystal oscillation for timer 32.768 kHz.

INTERRUPT

There are interrupt caused by the timer/counter or the inputs. Each interrupt cause has the interrupt request F/F and the request is latched into this flip-flop when it is generated. If an interrupt can be accepted, the interrupt is generated. It is controlled by Interrupt Enable F/F (I/E F/F) whether an interrupt can be accepted or not.

Figure 23 shows the interrupt block diagram and Figure 24 shows the interrupt timing chart.




Figure 23 Interrupt Circuit Block Diagram

The status is unchanged. (The interrupt is different from general CAL in regard to this matter.)

Stacking of registers is performed by the program. Returning from the interrupt routine is performed in the same way as that from normal subroutine. But it is convenient to use RTNI (Return Interrupt) which sets the I/E simultaneously with RTN.

An interrupt is generated irrespectively of the condition of stack registers, so enough stack registers are needed.

TF, IFO, or IF1 is flip-flop where the set has priority over the reset. It is not reset when the reset instruction is issued simultaneously with OVF of the timer/counter or the leading edge of the input, though the interrupt request is generated and latched into I/RI or I/RT.

The interrupt processing caused by the interrupt generation is basically the subroutine jump and the jumping location in memory is fixed as:

Interrupt of the timer/counter

Bank 0 0 page 3F address (00-3F) Interrupt of the inputs

Bank 0 1 page 3F address (01-3F)

In addition, The saving operation of PC \rightarrow ST1 \rightarrow ST2 \rightarrow ST3 \rightarrow ST4. I/E reset

• Interrupt of the inputs

Two pins INT_0 and INT_1 have the interrupt request functions. They have the leading pulse generation circuit and the interrupt mask F/F (IF0, IF1). When IF0 or IF1 is reset, the interrupt request is able to generate interrupt mask release. When INT_0 or INT_1 changes from "0" to "1" ("Low" level \rightarrow "High" level), the leading pulse is generated and generates the interrupt request. Then IF0 or IF1 is set, the interrupt is masked.

The interrupt request generated by the leading pulse is latched in the interrupt request F/F on the input side (I/RI). If interrupt Enable F/F (I/E) is "1", the interrupt is generated immediately and I/RI is reset. But if Interrupt Enable F/F (I/E) is "0", I/RI is held at "1" level until it gets into the

Interrupt Enable state.

IF0, IF1, INT_0 and INT_1 can be tested by the program. Therefore, they can also be used as normal input terminals or latch terminals of momentary pulse input.

The interrupt pulse width (at both "High" and "Low" levels) should be more than two-cycle.

• Interrupt of the Timer/Counter

The interrupt request of the timer/counter is latched into the interrupt request F/F of the timer (I/RT). Then I/RT operates in the same way as I/RI, but the interrupt of the input has priority over that of the timer. Therefore, the input interrupt is processed when both of I/RI and I/RT are at "1" level (interrupt requests are simultaneously generated). During the input interrupt, I/RT remains set. Thus, after the input interrupt, the timer/counter interrupt can be processed.

	One Instruc tion Cycle	\				· · · · · · · · · · · · · · · · · · ·	•	
		unter Interrup						
Timer/Cour Prescaler PC	nter	15-62	15-63	0–0	0-1	0-2	0–3	
		m	n	0	0-3F	P	9	
Execution Instruction		Instruction in Address m	Instruction in Address n	Subroutine Jump (0→ST1)	Instruction in Address 0-3F		Instruction in Address q	
Timer/O	VF	<u> </u> /		<u> </u>				
TF								
I/RT					<u> </u>			
INT			/	INT Processing				
I/E								
[Input Inter	rrupt						
PC		1	m	n	1-3F	p	9	
Executio Instructi		Instruction in Address I	Instruction in Address m	Subroutine Jump (n→ST1)	Instruction in Address 1-3F	Instruction in Address p	Instruction in Address q	
INT _o in	put		Sampling					
Leadi Pulse	ng							
IFO								
I/RI								
INT				INT				
I/E	-		└─── ┤	Processing				

Figure 24 Interrupt Timing Chart

LCD-IV-

LIQUID CRYSTAL DISPLAY

Liquid Crystal Display Circuit

The LCD-IV can directly drive the liquid crystal display panel of static, 1/2 duty factor, 1/3 duty factor and 1/4 duty factor.

The LCD-IV has 4 common signal terminals and 32 segment signal terminals. Further, if liquid crystal driver LSI (HD44100H) is connected to the LCD-IV, up to 96 segment signal terminals can be extended externally. Thus, in addition to the internal 32 terminals, total 128 segment signal terminals can be driven.




Figure 25 Liquid Crystal Display Circuit Block Diagram

Display is automatically executed by writing segment data into RAM for LCD. The RAM reads segment data bit by bit sequentially every one instruction cycle upon receiving address signal from the display counter and the control circuit. Every time common signal is scanned, the RAM reads 128-segment data (SEG₁ to SEG₁₂₈), which is correspond to common signal selected at the next time. Scan of common signal is executed every 256-instruction cycle. Therefore, the data which is correspond to 128-segment is read twice at the same time. The serial data read is converted to parallel data by the shift register and latch, converted to LCD drive signal by the liquid crystal driver and the outputted from a segment terminal. 32-segment (SEG₁ to SEG₃₂) out of 128-segment serial data is used within the LCD-IV, and the rest (96-segment) is outputted to liquid crystal driver LSI HD44100H which is connected to the LCD-IV and is converted to LCD drive signal in the HD44100H at the time of designation of with liquid crystal segment output extension. Cycle of the latch clock is 256-instruction cycle in the LCD-IV. In the case of dynamic drive, data at the common side changes synchronously with the latch clock. These display operations are all executed regardless of program.

- LCD-IV




Figure 26 Display Data Timing Chart




Figure 27 Liquid Crystal Display Circuit Timing Chart

• Liquid Crystal Display Mode Setting Registers

For selection of the liquid crystal display mode, data I/O registers of R4, R5 and R6 are used.

			R41	R ₄₀	Function			
			0	0	Static			
Selection of liqu	id crysta	1	0 1		1/2 duty			
display duty fac			1	0	1/3 duty			
			1	1	1/4 duty			
Designation of v	vith or w	ithout	R	42	Function			
liquid crystal seg	iquid crystal segment output		1	0	To be extended (Outputs display data from Channel R1)			
extension (R ₄₂)			1		Not to be extended (Channel R1 becomes an ordinary 4-bit data I/O.)			
			R	60	Function			
Liquid crystal d	isplay bla	inking	0		Outputs RAM data for liquid crystal display as segment signals.			
signal (R ₆₀)			1		Segment signals become non-selection status (blanking) regardless of RAM data for liquid crystal display.			
RAM designatio	n for liqu	ıid	R ₅₁	R ₅₀	Function			
crystal display (Fun	ction vari	es with liquid crystal display duty factor.			
	R ₆₃	R ₆₂	R ₆₁	R ₆₀	Function			
Selection of halt function		0	0		Do not set in this state.			
and oscillation		0	1		With crystal for timer, with internal halt, XI, XO			
circuit for timer		1	0		Without crystal for timer, D_{14} and D_{15} are general I/O.			
Littler		1	1		With crystal for timer, without internal halt, XI, XO.			
I/O state	0				Enable:			
at halt	1		\sim		Disable:			

Table 9 Function of Liquid Crystal Display Mode Setting Registers

(NOTE) Liquid crystal display mode at resetting. Since all bits of registers R4, R5 and R6 are set to "1" by the reset function, display mode after resetting becomes as shown below: Liquid crystal display duty factor: 1/4 duty (R₄₀ = "1", R₄₁ = "1") Liquid crystal segment output extension: Not extended (R₄₂ = "1") Designation of liquid crystal display blanking: Display blanking (R₄₀ = "1") Designation of RAM for liquid crystal display: Varies correspond to each liquid crystal display duty factor. (R₅₀ = "1", R₅₁ = "1") Designation of crystal for timer and internal halt: With crystal for timer, without internal halt (R₆₁ = "1", R₆₂ = "1"). I/O state at halt: I/O state at halt becomes disable (R₆₃ = "1").

LCD-IV -

Relation between Display RAM and Segment Data

In the LCD-IV, 4 types of display duty factor (static, 1/2 duty, 1/3 duty, and 1/4 duty) can be selected by programs, and correspondence between RAM bits and segment data changes according to these duty factors.

shows segment signal output from the LCD-IV.





Figure 28 Relation between RAM for LCD & Segment Data (Static)

	RA	M Ad	dress			RA	M	
		ĸ		Y	23	2²	2'	2º
				0				
				1	l star			
				2				
		l		3	1.			
				4				
				5				
				6				
6	4	2	0	7	£ . *			
•		-	-	8	Į			
				9				
				10				
				11	(
				12				
				14				
		1		15				
	-			0	SEG ₃₆	SEG ₃₅	SEG ₃₄	SEG ₃₃
				1	SEG36	SEG35	SEG ₃₄	SEG ₃₃
	ĺ			2	SEG40	SEG ₃₉	SEG ₃₈	SEG ₃₇
				3	SEG40	SEG ₃₉	SEG ₃₈	SEG ₃₇
				4	SEG44	SEG43	SEG ₄₂	SEG ₄₁
				5	SEG44	SEG ₄₃	SEG ₄₂	SEG ₄₁
				6	SEG ₄₈	SEG47	SEG ₄₆	SEG ₄₅
7	5	3	1	7	SEG ₄₈	SEG47	SEG ₄₆	SEG ₄₅
'	5	3	'	8	SEG ₅₂	SEG ₅₁	SEG ₅₀	SEG ₄₉
				9	SEG ₅₂	SEG ₅₁	SEG ₅₀	SEG ₄₉
				10	SEG ₅₆	SEG55	SEG54	SEG ₅₃
				11	SEG ₅₆	SEG55	SEG ₅₄	SEG ₅₃
				12	SEG ₆₀	SEG ₅₉	SEG ₅₈	SEG57
				13	SEG ₆₀	SEG ₅₉	SEG ₅₈	SEG57
				14	SEG ₆₄	SEG ₆₃	SEG ₆₂	SEG ₆₁
				15	SEG ₆₄	SEG ₆₃	SEG ₆₂	SEG ₆₁
				0	SEG ₆₈	SEG ₆₇	SEG66	SEG ₆₅
				1	SEG68	SEG ₆₇	SEG66	SEG ₆₅
				2	SEG72	SEG71	SEG70	SEG ₆₉
				3	SEG72	SEG71 SEG75	SEG70 SEG74	SEG ₆₉
				4 5	SEG76 SEG76	SEG75 SEG75	SEG74 SEG74	SEG73 SEG73
				6	SEG ₈₀	SEG75 SEG79	SEG74 SEG78	SEG73 SEG77
				7	SEG ₈₀	SEG79 SEG79	SEG78 SEG78	SEG77 SEG77
4	6	0	2	8	SEG ₈₀ SEG ₈₄	SEG ₈₃	SEG ₇₈ SEG ₈₂	SEG ₈₁
				9	SEG ₈₄	SEG ₈₃	SEG ₈₂	SEG ₈₁
				10	SEG ₈₈	SEG ₈₇	SEG ₈₆	SEG ₈₅
				11	SEG ₈₈	SEG ₈₇	SEG ₈₆	SEG ₈₅
				12	SEG ₉₂	SEG ₉₁	SEG ₉₀	SEG ₈₉
				13	SEG ₉₂	SEG ₉₁	SEG ₉₀	SEG ₈₉
				14	SEG ₉₆	SEG ₉₅	SEG ₉₄	SEG ₉₃
				15	SEG ₉₆	SEG ₉₅	SEG ₉₄	SEG ₉₃
				0	SEG100	SEG ₉₉	SEG ₉₈	SEG ₉₇
				1	SEG100	SEG ₉₉	SEG ₉₈	SEG ₉₇
				2		SEG103	SEG102	SEG101
	ĺ			3	SEG104	SEG103	SEG ₁₀₂	SEG101
	1			4	SEG108	SEG107	SEG106	SEG105
				5	SEG108	SEG107	SEG ₁₀₆	SEG105
	ł		j l	6	SEG112	SEG111	SEG110	SEG109
5	7	1	3	7	SEG112	SEG111	SEG110	SEG ₁₀₉
-	ľ		-	8		SEG115		
				9		SEG115		
				10		SEG119		
				11	SEG120		SEG118	
				12	SEG124		SEG122	
				13	SEG124	SEG123		SEG121
		1		14 15		SEG127		SEG125
		L .	ιl	15	SEG128	SEG127	300126	361125
0	1	0	1					



- LCD-IV

		M Ad	dress			RA			[M Ad	dress				M			
	<u>×</u>	(Y	23	2²	2'	2°	Ļ)	(Y	23	22	21	2		
				0		4	S. 1. S							0			SEG ₆₅	SEC		
				1		Ka di Na								1			SEG ₆₆	SEC		
				2		\$		1.1.1						2			SEG ₆₇			
				3				\$	-					3		SEG ₆₈	SEG ₆₈	SEC		
1				4				8. A. A.						4		SEG ₆₉	SEG ₆₉	SEC		
				5				8. U 13						5		SEG70	SEG 70	SEC		
			1	6		6		SEG71	SEG71	SEC										
				7				1			-			7		SEG72	SEG72	SEC		
	4	2	0	8				\$ ×0		2	0	6	4	8			SEG73			
				9				i an						9			SEG74			
				10										10			SEG75	SEC		
				11										11		SEG76	SEG ₇₆	SEC		
				12										12		SEG77	SEG77	SEC		
	Ì			13				3						13		SEG78	SEG78	SEC		
														14		SEG79	SEG79	SEC		
				14				2												
				15					- L					15			SEG ₈₀	SEC		
				0				9						0		SEG ₈₁	SEG ₈₁	SEC		
				1				4						1		SEG ₈₂	SEG ₈₂	SEC		
				2					-					2		SEG ₈₃	SEG ₈₃	SEC		
				3				ð						3		SEG ₈₄	SEG ₈₄	SE		
				4				a. 11						4		SEG ₈₅	SEG ₈₅	SE		
				5				8. D. L						5		SEG ₈₆	SEG ₈₆	SE		
				6				s						6		SEG ₈₇	SEG ₈₇	SE		
				7								_	_	7		SEG ₈₈	SEG ₈₈	SE		
7	5	3	1	8						3 1	1	7	5	8		SEG ₈₉	SEG ₈₉	SE		
	1			9				A. 199						9		SEG ₉₀	SEG ₉₀	SE		
				10				8 N - 1						10		SEG ₉₁	SEG ₉₁	SE		
				11		a (1995) a (1996)								11		SEG ₉₂	SEG ₉₂	SE		
										8-2-2-3	Sugar						12		SEG ₉₃	SEG ₉₃
			12										13	-						
			13				See La								SEG ₉₄	SEG ₉₄	SE			
				14				1. S. S.						14		SEG ₉₅	SEG ₉₅	SE		
				15			i ni di	A side at	ļ					15		SEG ₉₆	SEG ₉₆	SE		
				0		SEG ₃₃	SEG33	SEG ₃₃						0		SEG ₉₇	SEG ₉₇	SE		
				1		SEG ₃₄	SEG ₃₄	SEG ₃₄						1		SEG ₉₈				
				2		SEG ₃₅	SEG ₃₅	SEG ₃₅						2		SEG ₉₉	SEG ₉₉	SE		
				3		SEG ₃₆	SEG ₃₆	SEG ₃₆						3		SEG 100	SEG ₁₀₀	SE		
				4		SEG ₃₇	SEG ₃₇	SEG ₃₇						4		SEG101	SEG101	SE		
					5		SEG ₃₈	SEG ₃₈	SEG ₃₈						5		SEG102	SEG ₁₀₂	SE	
				6		SEG ₃₉	SEG ₃₉	SEG ₃₉						6		SEG103	SEG103	SE		
			0 2	7	-		SEG ₄₀	SEG ₄₀	1				-	7		SEG104	SEG104	SE		
4	6	0		8			SEG ₄₁			0	2	4	6	8			SEG105			
				9			SEG ₄₂							9			SEG106			
				10		SEG43								10			SEG107			
				11										11			SEG108			
	1						SEG44							12			SEG ₁₀₉			
				12			SEG45							13			SEG109			
				13			SEG46													
				14			SEG47		1					14			SEG111			
	_		-	15		SEG48			Ļ					15			SEG112			
				0										0			SEG113			
				1			SEG ₅₀							1			SEG114			
				2		SEG ₅₁	SEG ₅₁							2			SEG115			
				3		SEG ₅₂	SEG ₅₂	SEG ₅₂						3			SEG116			
				4		SEG ₅₃	SEG ₅₃	SEG ₅₃						4		SEG117	SEG117	SE		
				5		SEG54	SEG54	SEG54						5		SEG118	SEG118	SE		
				6			SEG ₅₅	SEG ₅₅						6		SEG119	SEG119	SE		
				7			SEG ₅₆					_	_	7		SEG120	SEG 120	SE		
5	7	1	3	8			SEG ₅₇			1	3	5	7	8			SEG 121			
				9			SEG ₅₈							9			SEG122			
	ł			10			SEG59							10			SEG123			
				11					[11			SEG123			
						SEG ₆₀	SEG ₆₀							12	-					
				12			SEG ₆₁	-									SEG125			
				13										13			SEG126			
				14			SEG ₆₃							14			SEG127			
				15		SEG ₆₄	SEG ₆₄	SEG ₆₄			L			15	Ì	SEG128	SEG128	SE		
			1				1	1	R50	0	1	•	1	1		1	+			
0	1	0							1.50	0	0	0	1			- E	COM2			

Figure 30 Relation between RAM for LCD & Segment Data (1/3 Duty, 1/3 Bias)

LCD-IV







Figure 31 Relation between RAM for LCD & Segment Data (1/4 Duty, 1/3 Bias)






(1/2 duty, 1/2 bias)



(1/3 duty, 1/3 bias)




(1/4 duty, 1/3 bias)

Figure 32 LCD Wiring Samples

• Extension of Display Function

Number of display digits can be increased by externally connecting an LCD driver LSI HD44100H to the LCD-IV.

The HD44100H consists of shift registers and latch and liquid crystal drive circuit. When connected with the LCD-IV, the HD44100H is used as a circuit for segment. In the LCD- IV, display data for 128 segments is sent to the 32-bit shift register from RAM constantly. When R_{42} is set to "0", the R1 channel outputs the 32nd stage output D of the shift register, shift clock CL₂, latch clock CL₁ and AC signal M. Therefore, up to 96 segment terminals from SEG₃₃ to SEG₁₂₈ can be added by directly connecting the HD44100H.



RESET FUNCTION

The reset is performed by setting the RESET pin to "1" ("High" level) and the LCD-IV gets into operation by setting it to "0" ("Low" level).

Internal state of the LCD-IV are specified as follows by the reset function.

- Program Counter (PC) is set to Bank 1 63 Page 3F Address.
- IR/I, IR/T, I/E and CF are reset to "0".
- IFO, IF1 and TF are set to "1".
- Data I/O Registers and Discrete I/O Latches (R1, R2, R3, D₀ to D₁₅) are all set to "1".
- Bank Register R₇₀ is set to "1" (Jumps to Bank 0 by execution of LPU instruction after the reset).
- Liquid Crystal Display all bits of display mode setting register (Data I/O Register) R4, R5, R6 are set to "1".
- (Note) All the other logic blocks (the Stack Registers, the Status F/F, the accumulator, the Carry F/F, the registers, the Timer/Counter, RAM) are not cleared by the reset function.

HALT FUNCTION

The LCD-IV is provided with halt function. The halt function reduces power consumption in the halt state by temporarily stopping all status including RAM. When halt is released, operation restarts from the state before the halt.

HALT state is kept 16-instruction after receiving halt releasing signal. (Internal, External)

The user can select one of the following I/O status at the time of halt based on the "MASK OPTION LIST" when ordering ROM:

- All I/O status is kept as the state immediately before the halt.
- All I/O status is held in the high impedance state (both PMOS and NMOS are off, and pull-up MOS is off).
 There are the following two types of halt:

1) External Halt (Halt state generated by using HLT terminal)

All operations stop when the \overline{HLT} terminal is set to the "0" level (Low). When the \overline{HLT} terminal is set to the "1" level (High), operation restarts from the state immediately before the halt.

2) Internal Halt (Halt state generated by programs)

The user can select availability of internal halt at the time of ROM order based on the "MASK OPTION LIST". When internal halt is selected, timer crystal must be attached externally. Therefore, the D_{14}/XO and D_{15}/XI terminals should not be used as general I/O's, but as XO and XI terminals for connecting crystal oscillator.

Resetting of the D_{15} latch by RED instruction generates internal halt state. Return from internal halt is effected by overflow signals of the prescaler. 16Hz overflow signals are output from the prescaler if a crystal oscillator of 32.768kHz is connected to the D14/XO and D15/XI terminals. When an overflow signal is issued, the D15 latch is set to "1" from "0", the LCD-IV returns from halt state, adds 1 to the timer register, and execution restarts from the instruction next to the RED instruction.

Note that external halt caused by the HLT terminal cannot be released by prescaler overflow signals.

(Caution at the halt time)

When the LCD-IV goes into halt state, segment terminals $(SEG_1 \text{ to } SEG_{32})$ and common terminals $(COM_1 \text{ to } COM_4)$ become the same potential and display goes out. However, in order to reduce power consumption during halt, disconnect the voltage applied to liquid crystal power supply V_3 . Since there are dividing resistors among V_1 , V_2 , and V_3 , current of up to $50\mu A$ flows if voltage is applied between V_{CC} and V_3 in the same way as normal operation.




Figure 33 Program example in the Internal Halt Mode





Figure 34 Internal Halt Timing Chart

CRYSTAL OSCILLATION CIRCUIT FOR TIMER

The user can specify by the "MASK OPTION LIST" whether or not the timer crystal should be externally attached. By externally attaching a crystal oscillator of



32.768kHz to the D₁₄/XO and D₁₅/XI terminals, maximum 1 second of timer interruption cycle is possible setting the prescaler clock to 1,024Hz.

(NOTE)

The crystal oscillator, resistor R, Rd and load capacitor C_1 and C_2 should be placed as close as possible to the LCD-IV. Induction of external noise to D_{14}/XO and D_{15}/XI may disturb normal oscillation. This circuit is the example of the typical use. As the oscillation characteristics is not guaranteed, please consider and examine the circuit constants carefully on your application.



No.	Halt state	With or without timer crystal	D ₁₄ , D ₁₅ (XO, XI) terminals	Function
1	External halt	Externally attached crystal (32.768 kHz)	Terminals for attaching crystal. Cannot be used as general I/O.	Prescaler clock is set to 1,024 Hz and the over- flow signal to 16 Hz. Up to 1 second can be set as the timer interruption cycle.
2	External halt	(Without crystal) Internal clock of LSI	Used as general I/O	The prescaler clock becomes 100 kHz type, and the timer interruption cycle can be set to maximum 97.66 Hz.
	internal and external halt	Externally attached crystal (32.768 kHz)	Terminals for attaching crystal. Cannot be used as general I/O.	Prescaler clock is set to 1,024 Hz and the over- flow signal to 16 Hz. This signal performs the LCD-IV return from internal halt. (Return from external halt is not possible by the prescaler overflow signal.)

LCD-IV -

- MASK OPTION The following type mask option is available.
- I/O Terminal Format Select one of A, B or C. A: Without pull-up MOS
 - B: With pull-up MOS
 - C: CMOS output
- (Note) External input is not permitted if CMOS output is selected in the case of I/O common terminals.
- I/O Status in the Halt State.... Select Enable or Disable.
- Enable Output Maintained in the status before halt. Pull-up MOS . . . ON

Input ... Unrelated to halt state

(Since Pull-up MOS is ON, if halt state occurs when output is "O" (Low) level (NMOS; ON), pullup MOS current always flows. If input changes, transient current flows through the input circuit. Also, current flows through the input pull-up MOS. These currents are added to standby power supply current (or halt current).)

Disable — Output ... NMOS output; OFF CMOS output; High impedance (NMOS, PMOS; OFF)

- Pull-up MOS . . . OFF

- Input . . . Input circuit; OFF

(Both input and output become high impedance state. Since the input circuit is turned off, input change does not cause current other than the standby power supply current or halt current.)

• With or without externally attached Timer Crystal

Without timer crystal . . .

The D_{14} and D_{15} can be used as general I/O terminals. Select one of A, B or C in the D_{14}/D_{15} column of the I/O format specifications.

With timer crystal . . .

The D_{14} and D_{15} cannot be used as general I/O terminals.

Therefore, leave the D_{14}/D_{15} column in blank.

Since the D_{14} latch can be set, reset or tested, it can be used as a flag.

If no internal halt exists, the D_{15} latch can be used as a flag same as the D_{14} latch. If internal halt exists, it cannot be used as a general flag.

With or without Internal Halt

With internal halt . . .

When internal halt is specified, the timer crystal must also be specified.

Without internal halt . . .

The D_{15} can be used as a general I/O terminal (when no timer crystal is used) or as a flag (when timer crystal is used).

OSCILLATION CIRCUIT

The user can specify a resistor, or a ceramic filter or an external oscillator.

-LCD-IV

LSI Type Number	HD	(To be filled by Hitachi)
Customer's ROM Code Name		
Customer		

MASK OPTION LIST

(1) I/O Option

Pin Name	1/0	1	/O Optio	n	Remarks
Fin Name	1/0	A	В	С	
Do	1/0	1	1		
D1	1/0	1			
D ₂	1/0	1			
D ₃	I/O				
D ₄	1/0				
Ds	1/0				
D ₆	1/0				
D ₇	1/0				
D ₈	1/0				
D,	1/0				
D ₁₀	I/O	1			
D ₁₁	1/0		t		
D ₁₂	I/O	1	1		
D ₁₃	I/O				
D ₁₄	I/O	1			
D ₁₅	1/0	1	[
R ₀₀	1	1			
R ₀₁	1	1	1		
R ₀₂	I		1		
R ₀₃	I				
R ₁₀	I/O				
R ₁₁	1/0				
R ₁₂	1/0				
R ₁₃	I/O				
R ₂₀	1/0				
R ₂₁	I/O	T			
R ₂₂	1/0				
R ₂₃	1/0				
R ₃₀	0				
R ₃₁	0				
R ₃₂	0				
R ₃₃	0				
INT ₀	I	Τ	Γ		
INT1	1		1		

(NOTE) Mark a selected composition with a circle (o). A. No Pull up MOS B. With Pull up MOS C. CMOS Output

LCD-IV -----

(2) I/O State at "Halt" State and Others

I/O State	Enable	Disable	
With or without externally attached crystal for timer	🗆 With	Without	With D ₁₄ and D ₁₅ become XO, XI. Do not write any- thing the I/O Option space (A, B, C) of D ₁₄ , D ₁₅ .
With or without internal halt	D With	Without	Internal halt is specified only when crystal for timer is specified.
Power-supply voltage	□ 5±0.5V	□ 2.5 to 5.5V	
Oscillation circuit (system clock)	 Rf Oscillat Ceramic fil External c 	ter	Ceramic filter is specified only when power supply is $V_{CC} = 5 \pm 0.5V$.
Halt function		rn by Reset) rn by no Reset)	

(NOTE) Mark a selected I/O State or another with a check mark ($\sqrt{}$).

INSTRUCTION

Instructions are listed according to their functions. Each mnemonic code and function are shown in this table.

Group	Mnemonic code	Function	Status
	LAB	B → A	
	LBA	$A \rightarrow B$	
Register	LAY	$Y \rightarrow A$	
to Register	LASPX	SPX → A	
	LASPY	SPY → A	
	XAMRm	A ↔ M R (m)	
	LXA	$A \rightarrow X$	
	LYA	$A \rightarrow Y$	
	LXII	i → X	
	LYLi	i → Y	
	IY	$Y + 1 \rightarrow Y$	NZ
RAM	DY	$Y - 1 \rightarrow Y$	N B
Address	AYY	$Y + A \rightarrow Y$	С
	SYY	$Y - A \rightarrow Y$	N B
	XSPX	$X \leftrightarrow S P X$	
	XSPY	$Y \leftrightarrow S P Y$	
	XSPXY	$X \leftrightarrow SPX, Y \leftrightarrow SPY$	
·····		$M \rightarrow A (X Y \leftrightarrow S P X Y)$	
	LBM(XY)	$M \rightarrow B (X Y \leftrightarrow S P X Y)$	
Register	X M A (X Y)	$M \leftrightarrow A (X Y \leftrightarrow S P X Y)$	
RAM	X M B (X Y)	$M \leftrightarrow B (X Y \leftrightarrow S P X Y)$	
		$A \rightarrow M, Y+1 \rightarrow Y (X \leftrightarrow SPX)$	NZ
		$A \rightarrow M, Y - 1 \rightarrow Y (X \leftrightarrow SPX)$	NB
		$i \rightarrow M, Y+1 \rightarrow Y$	NZ
Immediate		i → A	
HIIIICAIdte	LBI	i → B	
		$A + i \rightarrow A$	С
	IB	$B+1 \rightarrow B$	NZ
	DB	$B - 1 \rightarrow B$	N B
		M + A + C (F/F) → A	C
	SMC	$M - A - \overline{C} (F/F) \rightarrow A$	NB
	AM	$M + A \rightarrow A$	C
	DAA	Decimal Adjustment (Addition)	•
A 1.1	DAS	Decimal Adjustment (Subtruction)	
Arithmetic	NEGA	$\overline{A} + 1 \rightarrow A$	
		$\overline{B} \rightarrow B$	
	COMB	$B \rightarrow B$ 1 $\rightarrow C (F / F)$	1
		$0 \rightarrow C (F/F)$	
	REC	$0 \rightarrow C (F/F)$ Test C (F/F)	C (F / F)
	TC		U (1717
	ROTL	Rotation Left	
	ROTR	Rotation Right	
	OR	$A \cup B \rightarrow A$	

(to be continued)

Group	Mnemonic code	Function	Status
	MNELI	M ŧi	NZ
	YNEI i	Y 🔫 i	NZ
	ANEM	A ¥ M	NZ
Compare	BNEM	B ≠ M	NZ
	ALE1 i	A≦i	N B
	ALEM	A≦M	NB
	BLEM	B≦M	NB
	SEM n	1 → M (n)	
RAM bit	REM n	0 → M (n)	
Manipulation	TM n	Test M (n)	M (n)
	BR a	Branch on Status 1	1
	CAL a	Subroutine Jump on Status 1	1
ROM	LPU u	Load Program Counter Upper on	
Address		Status 1	
	TBR p	Table Branch	
	RTN	Return from Subroutine	
	SEIE	1 → I/E	
	SEIFO	1 → IF0	
	SEIF1	1 → I F 1	
	SETF	1 → T F	
	SECF	1 → C F	
	REIE	0 → I/E	
	REIFO	0 → I F 0	
	REIF1	0 → I F 1	
	RETF	0 → T F	
Interrupt	RECF	0 → C F	
	ТІО	Test IN To	INTo
	ТІІ	Test INT ₁	INT ₁
	TIFO	Test IF0	I Fo
	TIF1	Test IF1	I F ₁
	TTF	Test TF	Т F
		i → Timer/Counter	
	LTA	A → Timer/Counter	
	LAT	Timer/Counter → A	
	RTNI	Return Interrupt	
	SED	$1 \rightarrow D$ (Y)	· ····································
	RED	$0 \rightarrow D$ (Y)	
	тр	Test D (Y)	D (Y)
	SEDD n	$1 \rightarrow D$ (n)	
Input/Output	REDD n	$0 \rightarrow D$ (n)	
(Display Control)		$R(p) \rightarrow A$	
Common Controll		$R(p) \rightarrow B$	
		$A \rightarrow R(p)$	
		$B \rightarrow R(p)$	
	Рр	Pattern Generation	
	F P		

LCD-IV

MC	

All instructions except for P are executed in single cycle. P is executed in 2 cycles.

The Difference between LCD-III and LCD-IV

No.	Difference	LCD-III	LCD-IV
1	ROM	(Program Memory) 2,048 words (Pattern Memory) 128 words	(Program Memory) 4,096 words (Includes Pattern Memory)
2	RAM	160 digits	256 digits
3	Cycle Time (V _{CC} = 5V±10%)	10µs/cycle (f _{cp} = 400 kHz)	5μs/cycle (f _{cp} = 800 kHz)
4	Stored Reset Circuit (Power- on Reset)	Yes	Νο
	Select Option	Selected by Mask Option List (Note) But when program evalua- tion with HD44797E, set up the option with the register as LCD-IV.	When ordering ROM, selected by Mask Option List or by program using internal register R6. (Mask Option List + Program)
5	Crystal for Timer		
	Internal Halt		
	I/O Condition at "Halt" state		$ \begin{array}{ll} R_{63} = 0 & (Enable) \\ R_{63} = 1 & (Disable) \end{array} $
6	Oscillator	Refer to the manual as for circuit constant of resistor oscillation and ceramic oscillation.	Circuit constants of resistor oscillation and ceramic oscillation are undecided. (As for low voltage operation board (V _{CC} = 2.5 to 5.5V), undecided that seramic filter can be used or not.)
7	Reset Address	31–3F	63–3F (Bank 1)
8	Bank Register (ROM Addressing)	No Bank Register	$\begin{array}{c c} \text{ROM is divided in 2 Banks.} \\ \hline \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ &$
9	Absolute Maximum Rating VT2 for Terminal Voltage of Open Drain Configu- ration Output Pins and I/O Common Pins	0.3 to +10.0V	-0.3 to $V_{CC} + 0.3V$ (same as VT_1)

(to be continued)

LCD-IV-

No.	Difference	LCD-III	LCD-IV
10	Input "High" level Voltage ViHz of Open Drain Configu- ration Output Pins and I/O Common Pins.	min. typ. max. Vcc-1.0 - 10	min. typ. max. Vcc-1.0 – Vcc
11	RAM Contents Destruction at Reset	With RAM destruction	No RAM destruction
12	HALT	Executes immediately after releasing HALT.	HALT state is released when system clock keeps it 64-clock after receiving halt release. HALT Release HALT signal 64-clock HALT state Operating state
: 13	Maximum Total Output Current (1) -ΣΙΟ1	45 mA	25 mA
14	Reset Pulse Width (1) ^t RST1	$V_{CC} = 5 \pm 0.5V$ Rf Oscillation 1 ms External Clock Operation 4 ms $V_{CC} = 2.5 \text{ to } 5.5V$ 1 ms	$V_{CC} = 5 \pm 0.5V$ Rf Oscillation 10 ms External Clock Operation 40 ms $V_{CC} = 2.5 \text{ to } 5.5V$ 10 ms



HMCS404C (HD614042)

The HMCS404C is a CMOS 4-bit single-chip microcomputer which is a member of the HMCS400 series.

The HMCS404C has efficient and powerful architecture and its software is very similar to the HMCS40 series.

This microcomputer provides variety of on-chip resources such as ROM, RAM, I/O, two timer/counters and a serial interface to perform in wide users' applications.


The HMCS404C also has the characteristics of high speed and low power dissipation and which I/O pins are able to drive fluorescent display tube directly.

HARDWARE FEATURES

- 4-bit Architecture
- 4,096 Words x 10-bit ROM
- 256 Digits x 4-bit RAM
- 58 I/O Pins, Including 26 High Voltage I/O Pins (40V Max)
- Two Timer/Counters
 - 11-bit Prescaler
 - 8-bit Free Running Timer
- 8-bit Auto-Reload Timer/Event Counter
- Clock Synchronous 8-bit Serial Interface
- Five Interrupts
 - External
 - Timer/Counter 2 1
 - Serial Interface
- Subroutine Stack
 - Up to 16 Levels Including Interrupt
- Minimum Instruction Execution Time 2 us

2


- Two Low Power Dissipation Modes
 - Standby Stops instruction execution while keeping clock oscillation and interrupt functions in operation
 - Stop Stops instruction execution and clock oscillation while retaining RAM data
- On-Chip Oscillator
 - External Connection of Crystal, Ceramic Filter or Resistor (externally drivable)
- SOFTWARE FEATURES
- Instruction Set Similar to and More Powerful than HMCS40 Series; 99 Instructions
- High Programming Efficiency with 10-bit ROM/Word; 79 instructions are single-word instructions
- Direct Branch to All ROM Area
- Direct or Indirect Addressing to All RAM Area
- . Subroutine Nesting Up to 16 Levels Including Interrupts
- Binary and BCD Arithmetic Operation
- Powerful Logical Arithmetic Operation
- Pattern Generation Table Look Up Capability –
- Bit Manipulation for Both RAM and I/O



(FP-64)


- . VERSATILE PROGRAM DEVELOPMENT SUPPORT TOOLS
- H68SD Series Macro Assembler
- H68SD5-use Emulator (With Real Time Trace Function)
- EPROM On Package Microcomputer
 - Mask options are fixed as follows:
 - I/O pin : Open Drain .
 - Oscillator : Crystal Oscillator or Ceramic Filter Oscillator . (externally drivable)
 - Divider : Divide-by-8

HMCS404C-



(Top View)

BLOCK DIAGRAM



(Top View)

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note	
Supply Voltage	Vcc	-0.3 to +7.0	v		
Terminal Voltage		-0.3 to V _{CC} +0.3	V	3	
Terminal Voltage	VT	V _{CC} -45 to V _{CC} +0.3	v	4	
Total Allowance of Input Currents	Σιο	50	mA	5	
Total Allowance of Output Currents	-ΣΙΟ	150	mA	6	
Maximum Input Current	10	15	mA	7, 8	
		4	mA	9, 10	
Maximum Output Current	-lo	6	mA	9, 11	
		30	mA	9, 12	
Operating Temperature	T _{opr}	-20 to +75	°C		
Storage Temperature	T _{stg}	-55 to +125	°C		

Permanent damage may occur if "Absolute Maximum Ratings" are exceeded. Normal operation should be under the conditions of "Electrical Characteristics". If these conditions are exceeded, it may cause the malfunction and affect the reliability of LSI. (Note 1) (Note 2) All voltages are with respect to GND.

(Note 3) Applied to standard pins.

(Note 4) Applied to high voltage pins.

(Note 5) Total allowance of input current is the total sum of input current which flow in from all I/O pins to GND simultaneously.

(Note 6) Total allowance of output current is the total sum of the output current which flow out from V_{CC} to all I/O pins simultaneously. (Note 7) Maximum input current is the maximum amount of input current from each I/O pin to GND.

(Note 7) Maximum input current is the maximum amount of input current from each I/O pin to GND. (Note 8) Applied to $D_0 \sim D_3$ and R3 ~ R8. (Note 10) Applied to $D_0 \sim D_3$ and R3 ~ R8. (Note 11) Applied to $D_0 \sim D_3$ and R3 ~ R8. (Note 11) Applied to $D_0 \sim D_3$ and R3 ~ R8. (Note 12) Applied to $D_4 \sim D_{15}$.

ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 4V to 6V, GND = 0V, V_{disp} = V_{CC} -40V to V_{CC}, Ta = -20 to +75°C, if not specified.)

ltem Symbol		Pin Name	Test Conditions			Unit	Note		
Item	Symbol	Pin Name	lest	Conditions	min	typ	max	Unit	NOT
Input "High"		RESET, SCK, INTo, INT			0.7V _{CC}	-	V _{cc} +0.3	v	
Voltage	V _{IH}	SI			0.7V _{cc}	-	V _{cc} +0.3	v	
		OSC1			V _{cc} - 0.5	-	V _{cc} +0.3	V	
Input "Low"	VIL	RESET, SCK,			-0.3	-	0.22∨ _{cc}	v	
Voltage	¥ IL	SI			-0.3	-	0.22V _{cc}	V	
		OSC1	$\overline{T_{1}}$ $-I_{OH} = 1.0 \text{ mA}$ $-I_{OH} = 0.01 \text{ mA}$ $I_{OL} = 1.6 \text{ mA}$ $I_{OL} = 1.6 \text{ mA}$ $SCK,$ $V_{CC} = 5V$ $V_{CC} = 5V$ $V_{CC} = 5V$ $V_{CC} = 5V$ $Maximum$ $Logic$ $Operation$ $V_{CC} = 5V$ $Crystal or$ $Ceramic Filter$ $Oscillator$ $Option for e 4MHz$ $Crystal or$ $Ceramic Filter$ $Oscillator$ $Option for e 4MHz$ $Resistor$ $Option for e = 4MHz$ $Resistor$ $Resi$	-0.3	-	0.5	V		
Output "High"	V _{OH}	SCK, SO	-I _{OH} = 1.0	mA	V _{cc} -1.0	-	-	V	
Voltage	⊻он	SCR, 30	-I _{OH} = 0.0	1 mA	V _{cc} -0.3	-	-	V	
Output "Low" Voltage	V _{OL}	SCK, SO	l _{OL} = 1.6 m	A	-	-	0.4	v	
Input/Output Leakage Current	I ₁₀	RESET, SCK, INT ₀ , INT ₁ , SI, SO, OSC ₁	V _{in} = 0V to	V _{cc}	-	-	1	μΑ	1
Current Dissipation in Active Mode	Icc	Vcc	V _{cc} =5V	Ceramic Filter Oscillator Option f _{osc} = 4MHz	-	-	2.0	mA	2, 6
Active Mode			Resistor Oscillator Option	-	-	2.4	mA	2, 6	
	I _{SBY1}	V _{cc}	C G G Maximum Logic Operation f	Ceramic Filter Oscillator Option f _{osc} = 4MHz	-	-	1.2	mA	3, 6
Current			V _{cc} = 5V	Oscillator	-	-	1.6	mA	3, 6
Dissipation in Standby Mode	I _{SBY2}	V _{cc}	Minimum Logic		-	-	0.9	mA	4, 6
			Operation V _{CC} = 5V	Resistor Oscillator Option f _{osc} = 4MHz	-	-	1.3	mA	4, 6
Current Dissipation in Stop Mode	l _{stop}	V _{cc}	V _{in} (TEST) = V _{in} (RESET)	V _{cc} -0.3V to V _{cc} = 0V to 0.3V	-	-	10	μΑ	5
Stop Mode Retain Voltage	Vstop	V _{cc}			2	-	-	v	

(Note 1)	Pull-up MOS curr	ent and output	t buffer current are excluded.
(Note 2)	The MCU is in the	e reset state. Ti	he input/output current does not flow.
	Test Conditions:	MCU state;	Reset state in Operation Mode
		Pin state:	RESET, TEST V _{CC} voltage
			• $D_0 \sim D_3$, R3 \sim R9 \cdots V _{CC} voltage
			• $D_4 \sim D_{1s}$, $R0 \sim R2$, R_{A0} , $R_{A1} \cdots V_{disp}$ voltage
(Note 3)	The timer/counte	r operate with	the fastest clock and input/output current does not flow.
	Test Conditions:		Standby Mode
			Input/Output; Reset state
			• TIMER-A; ÷2 prescaler divide ratio
			• TIMER-B; ÷2 prescaler divide ratio
			SERIAL Interface ; Stop
		Pin state;	RESET GND voltage
			• TEST ··· V cc voltage
			• D ₀ ~D ₃ , R3~R9 ···· V _{CC} voltage
			D ₄ ~D ₁₅ , RO~R2, R _{A0} , R _{A1} V _{disp} voltage
(Note 4)	The timer/counte	r operate with	the slowest clock and input/output current does not flow.
	Test Conditions:	MCU state;	Standby Mode
			Input/Output; Reset state
			 TIMER-A; ÷2048 prescaler divide ratio
			• TIMER-B; ÷2048 prescaler divide ratio
			SERIAL Interface ; Stop
		Pin state;	RESET GND voltage
			TEST V _{CC} voltage
			• D ₀ ~D ₃ , R3~ R9 V _{CC} voltage
			• D ₄ ~D ₁₅ , R0~R2, R _{A0} , R _{A1} V _{disp} voltage
(Note 5)	Pull-down MOS c	urrent is exclu	ded.
(Note 6)	When fosc=x[MH	z], the Curren	t Dissipation in Operation mode and Standby mode are estimated as follows:

max. value $(f_{osc}=x[MHz]) = \frac{x}{4}x max. value (f_{osc}=4[MHz])$

• INPUT/OUTPUT CHARACTERISTICS FOR STANDARD PIN (V_{CC} = 4V to 6V, GND = 0V, V_{disp} = V_{CC} -40V to V_{CC} , Ta = -20 to +75°C, if not specified.)

	0	Pin Name	Test Ore distant		Value			
Item	Symbol	Pin Name	Value Unit min typ max Unit $0.7V_{CC}$ - $V_{CC}+0.3$ V -0.3 - $0.22V_{CC}$ V $-I_{OH} = 1.0 \text{ mA}$ $V_{CC}-1.0$ - - $-I_{OH} = 0.01 \text{ mA}$ $V_{CC}-0.3$ - - $I_{OL} = 1.6 \text{ mA}$ - - 0.4 V	Note				
Input "High" Voltage	V _{IH}	Do ~ D3 , R3 ~ R5, R9		0.7V _{cc}	-	V _{cc} +0.3	v	
Input "Low" Voltage	VIL	D₀ ~ D₃, R3 ~ R5, R9	·····	-0.3	-	0.22V _{cc}	v	
Output "High"	V _{он}	Do ~ D3, R3 ~ R8	I _{ОН} = 1.0 mA	V _{cc} -1.0	-	_	v	1
Voltage	∙он	$D_0 \sim D_3$, R3 ~ R8	—I _{ОН} = 0.01 mA	V _{cc} -0.3	-	-	v	1
Output "Low" Voltage	Vol	Do ~ D3, R3 ~ R8	I _{OL} = 1.6 mA	-	-	0.4	v	
Input/Output Leakage Current	I ₁₀ 1	$\begin{array}{l} D_0 \sim D_3 , \\ R3 \sim R9 \end{array}$	V _{in} = 0V to V _{CC}	-	-	1	μΑ	2
Pull-Up MOS Current	Ip	$\begin{array}{c} D_0 \sim D_3,\\ R_3 \sim R_9 \end{array}$	V _{CC} = 5V V _{in} = 0V	30	60	120	μΑ	3

(Note 1) Applied to I/O pins with "CMOS" Output selected by mask option.

(Note 2) Pull-up MOS current and output buffer current are excluded. (Note 3) Applied to I/O pins with "with Pull-up MOS" selected by mask option.

• INPUT/OUTPUT CHARACTERISTICS FOR HIGH VOLTAGE PIN (V_{CC} = 4V to 6V, GND = 0V, $V_{disp} = V_{CC} - 40V$ to V_{CC} , Ta = -20 to +75°C, if not specified.)

ltom	Cumhal	Die Nieme	Name Test Conditions		Value		Unit	Note
Item	Symbol	Pin Name	Test Conditions	min	typ	max	Unit	Note
Input "High" Voltage	ViH	D4 ~ D15, R1 R2, R _{A0} , R _{A1}		0.7V _{CC}	-	V _{cc} +0.3	v	
Input "Low" Voltage	VIL	D4~D15 , R1 R2, R _{A0} , R _{A1}		V _{CC} -40	-	0.22V _{CC}	v	
		D4 ~ D15	-I _{OH} =15mA, V _{CC} =5V±10%	V _{CC} -3.0	-	_	V	
Output "High"	V _{OH}	D4 ~ D15	–l _{OH} =9 mA	V _{CC} -2.0	-	-	V	
Voltage	∙он	R0 ~ R2	-I _{OH} =3 mA, V _{CC} =5V±10%	V _{CC} -3.0	-		V	
-	nu nz	–I _{OH} =1.8 mA	V _{CC} -2.0	-	-	V		
Output "Low"		D4~D15 R0~R2	$V_{disp} = V_{CC} - 40V$	-	-	V _{cc} -37	v	1
Voltage	V _{OL} D4~D15 R0~R2		150k Ω to V _{CC} 40V	-	-	V _{cc} -37	v	2
Input/Output Leakage Current	۱۱ _{۱۲}	D4~D15 R0~R2 R _{A0} , R _{A1}	$V_{in} = V_{CC} - 40V$ to V_{CC}	_	-	20	μA	3
Pull Down MOS Current	l _d	D4~D15 R0~R2 R _{A0} , R _{A1}	$V_{disp} = V_{CC} - 35V$ $V_{in} = V_{CC}$	125	250	500	μΑ	4

(Note 1) Applied to I/O pins with "with Pull-down MOS" selected by mask option. (Note 2) Applied to I/O pins with "without Pull-down MOS (PMOS Open Drain)" selected by mask option. (Note 3) Pull-down MOS current and output buffer current are excluded.

(Note 4) Applied to I/O pins with "with Pull-down MOS" selected by mask option.

			Cite Ct, Caisp	•CC -+0 • 1	•••••••••••••••••••••••••••••••••••••••				
		Cumbel	Pin Name	Test		Value		Unit	Note
	Item	Symbol	Pin Name	Conditions	min	typ	max	Unit	NOLE
Crystal or Ceramic Filter Oscillator	Oscillation Frequency	f _{osc}	OSC ₁ , OSC ₂		0.4	4	4.5	MHz	
nic F illat	Instruction Cycle Time	t _{cyc}			1.78	2	20	μs	
Sc al	Oscillator Stabilization Time	t _{RC}	OSC ₁ , OSC ₂		_	-	20	ms	1
to t	Oscillation Frequency	f _{osc}	OSC ₁ , OSC ₂	R _f =20kΩ±2%	1.8	3.0	4.2	MHz	
Resistor Oscillator	Instruction Cycle Time	t _{cyc}		R _f =20kΩ±2%	1.9	2.66	4.44	μs	
8 Oso	Oscillator Stabilization Time	t _{RC}	OSC ₁ , OSC ₂	R _f =20kΩ±2%		-	0.5	ms	1
ock	External Clock Frequency	f _{CP}	OSC1		0.4	-	4.5	MHz	2
	External Clock "High" Level Width	t _{СРН}	OSC1		100	-	-	ns	2
External Clock	External Clock "Low" Level Width	t _{CPL}	OSC1		100	-	-	ns	2
xter	External Clock Rise Time	t _{CPr}	OSC1		_	_	20	ns	2
ш	External Clock Fall Time	t _{CPf}	OSC1		_	-	20	ns	2
	Instruction Cycle Time	t _{cyc}			1.78	-	20	μs	2
INT	o "High" Level Width	tIOH	INTO		2	-	-	t _{cyc}	3
ĪNT	o "Low" Level Width	tIOL	ΙΝΤο		2	_	-	t _{cyc}	3
INT	i "High" Level Width	tııн	INT1		2	-	-	t _{cyc}	3
INT	1 "Low" Level Width	t _{I1L}	ÎNT 1		2	-	-	t _{cyc}	3
RE	SET "High" Level Width	tRSTH	RESET		2	-	_	t _{cyc}	4
Inp	ut Capacitance	C _{in}	all pins	f=1MHz V _{in} = 0V	_	_	15	pF	
RES	SET Fall Time	tRSTf			-	-	20	ms	4

• AC CHARACTERISTICS (V_{CC} = 4V to 6V, GND = 0V, V_{disp} = V_{CC} -40V to V_{CC}, Ta = -20 to +75°C, if not specified.)

(Note 1) Oscillator stabilization time is the time until the oscillator stabilizes after V_{CC} reaches 4.0V at "Power-on", or after RESET input level goes to "High" by resetting to quit the stop mode by MCU reset on the circuits below. When using crystal or ceramic filter oscillator, please ask a crystal oscillator maker's or ceramic filter maker's advice because oscillator stabilization time depends on the circuit constant and stray capacity.






Crystal: 4.194304MHz NC-18C(Nihon Denpa Kogyo) Rf: 1MΩ ±2%

C1 : 22pF±20%

C2 : 22pF±20%





Ceramic filter oscillator

Ceramic filter: CSA4.00MG (Murata) Rf: 1MHz±2%

- C1 : 30pF±20%
- C2 : 30pF±20%
- (Note 3)



Resistor oscillator

 $Rf: 20k\Omega \pm 2\%$



SERIAL INTERFACE TIMING CHARACTERISTICS

 $(V_{CC} = 4V \text{ to } 6V, \text{ GND} = 0V, V_{disp} = V_{CC} - 40V \text{ to } V_{CC}, \text{ Ta} = -20 \text{ to } +75^{\circ}\text{C}, \text{ if not specified.})$


At Transfer Clock Output

•		D: N	Test	Value			Unit	Note
Item	Symbol	Pin Name	Conditions	min	typ	max	Unit	NOTE
Transfer Clock Cycle Time	t _{Scyc}	SCK	(Note 2)	1	-	-	t _{cyc}	1, 2
Transfer Clock "High" Level Width	^t sckн	SCK	(Note 2)	0.5	_	_	t _{Scyc}	1, 2
Transfer Clock "Low" Level Width	t _{SCKL}	SCK	(Note 2)	0.5	-	-	t _{Scyc}	1, 2
Transfer Clock Rise Time	tSCKr	SCK	(Note 2)	-	-	100	ns	1, 2
Transfer Clock Fall Time	tSCKf	SCK	(Note 2)	-	-	100	ns	1,2
Serial Output Data Delay Time	t _{DSO}	SO	(Note 2)	-	-	300	ns	1, 2
Serial Input Data Set-up Time	t _{SSI}	SI		500	_	-	ns	1
Serial Input Data Hold Time	t _{HSI}	SI		150	-		ns	1

At Transfer Clock Input


•••••	Cumbal	Pin Name	Test		Value		11-14	Note
Item	Symbol	Pin Name	Conditions	min	typ	max	Unit	NOLE
Transfer Clock Cycle Time	t _{Scyc}	SCK		1	-	-	t _{cyc}	1
Transfer Clock "High" Level Width	t _{scкн}	SCK		0.5	-	-	t _{Scyc}	1
Transfer Clock "Low" Level Width	t _{SCKL}	SCK		0.5	-	-	t _{Scyc}	1
Transfer Clock Rise Time	tSCKr	SCK		-	-	100	ns	1
Transfer Clock Fall Time	tSCKf	SCK		-	-	100	ns	1
Serial Output Data Delay Time	t _{DSO}	SO	(Note 2)		-	300	ns	1, 2
Serial Input Data Set-up Time	t _{SSI}	SI		500	- 1	-	ns	1
Serial Input Data Hold Time	t _{HSI}	SI		150	-	-	ns	1

(Note 1) Timing Diagram of Serial Interface




* $V_{CC}-2.0V$ and 0.8V are the threshold voltage for transfer clock output. 0.7 V_{CC} and 0.22 V_{CC} are the threshold voltage for transfer clock input.








CHARACTERISTICS CURVE (REFERENCE DATA)




I_{CC} vs. f_{osc}Characteristics (Crystal, Ceramic Filter Oscillator Option)












I_{CC} vs. V_{CC} Characteristics (Crystal, Ceramic Filter Oscillator Option)





I_{CC} vs. V_{CC} Characteristics (Resistor Oscillator Option)





I_{SBY} vs. V_{CC} Characteristics (Crystal, Ceramic Filter Oscillator Option)











 $-I_{OH}$ min. vs. (V_{CC} - V_{OH}) Characteristics (D_4 $\sim D_{15}$ Pins)

DESCRIPTION OF PIN FUNCTIONS

Input and output signals of MCU are described below.

• GND, V_{CC}, V_{disp}

These are Power Supply Pins. Connect GND pin to Earth (0V) and apply V_{CC} power supply voltage to V_{CC} pin. V_{disp} is an power supply for high voltage Input/Output pins with maximum voltage of V_{CC} -40V. V_{disp} pin can be also used as R_{A1} pin by mask option. For details, see "INPUT/OUTPUT".

• TEST

 $\overline{\text{TEST}}$ pin is not for user's application. $\overline{\text{TEST}}$ must be connected to V_{CC} .

• RESET

RESET pin is used to reset MCU. For details, see "RESET".

OSC1, OSC2


These are Input pins to the internal oscillator circuit. They can be connected to crystal resonator, ceramic filter resonator, R_f oscillator, or external oscillator circuit. Select the circuit of MCU by mask option corresponding to the oscillator type. For details, see "INTERNAL OSCILLATOR CIRCUIT."

• D-port (D₀ to D₁₅)

D-port is a 1-bit Input/Output common port. D_0 to D_3 are standard type, D_4 to D_{15} are for high voltage. Each pin has the mask option to select its circuit type. For details, See "INPUT/OUTPUT".

R-port (R0 to RA)

R-port is a 4-bit Input/Output port. (only RA is 2-bit construction.) RO and R6 to R8 are output ports, R9 to RA are input ports, and R1 to R5 are Input/Output common ports. R0 to R2 and RA are the high voltage ports, R3 to R9 are the standard ports. Each pin has the mask option to select its circuit type. R32, R33, R40, R41 and R42 are also available as



 $(RO \sim R2 Pins)$

INTo, INTI, SCK, SI and SO respectively. For details, see "INPUT/OUTPUT".

INT₀, INT₁

These are the input pins to interrupt MCU operation externally. $\overline{INT_1}$ can be used as an external event input pin for TIMER-B. $\overline{INT_0}$ and $\overline{INT_1}$ are also available as R_{32} , and R_{33} respectively. For details, See "INTERRUPT".

• SCK, SI, SO

These are Transfer clock I/O pin (\overline{SCK}), serial data input pin (SI) and serial data output pin (SO) used for serial interface. SCK, SI, and SO are also available as R_{40} , R_{41} and R_{42} respectively. For details, see "SERIAL INTERFACE".

ROM MEMORY MAP

MCU includes 4096 words $\times\,10$ bits ROM. ROM memory map is illustrated in Fig. 1 and described in the following paragraph.

Vector Address Area \$0000 to \$000F

When MCU is reset or an interrupt is serviced, the program is executed from the vector address. Program the JMPL instructions branching to the starting addresses of reset routine or of interrupt routines.

Zero-Page Subroutine Area \$0000 to \$003F

CAL instruction allows to branch to the subroutines in \$0000 to \$003F.

Pattern Area \$0000 to \$0FFF

P instruction allows referring to the ROM data in \$0000 to \$0FFF as a pattern.

Program Area \$0000 to \$0FFF





Fig. 1 ROM Memory Map

RAM MEMORY MAP

MCU includes 256 digits \times 4 bits RAM as the data area and stack area. In addition to these areas, interrupt control bits

and special registers are also mapped on the RAM memory space. RAM memory map is illustrated in Fig. 2 and described in the following paragraph.



R :Read Only W :Write Only 1	Timer/Event Counter B Lower (TCBL)	R	Timer Load Reg. Lower (TLRL)	w	\$00A
R/W:Read/Write 1	Timer/Event Counter B Upper (TCBU)	R	Timer Load Reg. Upper (TLRU)	w	\$00B

Fig. 2 RAM Memory Map

	bit 3	bit 2	bit 1	bit O	
o [IMO (IM of INT ₀)	IFO (IF of INT _o)	RSP (Reset SP Bit)	I∕E (Interrupt Enable Flag)	\$000
1	IMTA (IM of TIMER-A)	IFTA (IF of TIMER-A)	IM1 (IM of INT ₁)	IF1 (IF of INT ₁)	\$0 01
2	Not Used	Not Used	IMTB (IM of TIMER-B)	IFTB (IF of TIMER-B)	\$002
3	Not Used	Not Used	IMS (IM of SERIAL)	IFS (IF of SERIAL)	\$003

IF : Interrupt Request Flag

IM : Interrupt Mask

I/E : Interrupt Enable Flag

SP : Stack Pointer

(Note) Each bit in Interrupt Control Bits Area is set by SEM/SEMD instruction, is reset by REM/REMD instruction and is tested by TM/TMD instruction. It is not affected by other instructions. Furthermore, Interrupt Request Flag is not affected by SEM/SEMD instruction. The content of Status becomes invarid when "Not Used" bit is tested.

Fig. 3 Configuration of Interrupt Control Bit Area

• Interrupt Control Bit Area, \$000 to \$003

This area is used for interrupt controls, and is illustrated in Fig.3. It is accessable only by RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software.

• Special Register Area \$004 to \$00B


Special Register is a mode or a data register for the external interrupt, the serial interface, and the timer/counter. These registers are classified into 3 types: Write-only, Read-only, and Read/Write as shown in Fig. 2. These registers cannot be accessed by RAM bit manipulation instruction.

Data Area \$020 to \$0DF

16 digits of \$020 to \$02F are called memory register (MR) and accessable by LAMR and XMRA instructions.

• Stack Area \$3C0 to \$3FF

Stack Area is used for LIFO stacks with the contents of the program counter (PC), status (ST) and carry (CA) when processing subroutine call and interrupt. As 1 level requires 4 digits, this stack area is nested to 16 level-stack max. The data pushed in the stack and LIFO stack state are provided in Fig. 4. The program counter is restored by RTN and RTNI instructions. Status and Carry are restored only by RTNI instruction. The area, not used for stacking, is available as a data area.





CA; Carry

Fig. 4 Configuration of Memory Register, Stack Area and Stack Position

REGISTER AND FLAG

The MCU has nine registers and two flags for the CPU operations. They are illustrated in Fig. 5 and described in the following paragraphs.

Accumulator (A), B Register (B)

Accumulator and B Register are 4-bit registers used to hold the results of Arithmetic Logic Unit (ALU), and to transfer data to/from memories, I/O and other registers.

• W Register (W), X Register (X), Y Register (Y)

W Register is 2-bit, and X and Y Register are 4-bit registers used for indirect addressing of RAM. Y register is also used for D-port addressing.

• SPX Register (SPX), SPY Register (SPY)

SPX and SPY Register are 4-bit registers used to assist X and Y Register respectively.


Carry (CA)

Carry (CA) stores the overflow of ALU generated by the arithmetic operation. It is also affected by SEC, REC, ROTL and ROTR instructions.

During interrupt servicing, Carry is pushed onto the stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

• Status (ST)

Status (ST) holds the ALU overflow, ALU non-zero and the results of bit test instruction for the arithmetic or compare instruction. It is used for a branch condition of BR, BRL, CAL or CALL instructions. The value of the Status remains unchanged until the next arithmetic, compare or bit test instruction is executed. Status becomes "1" after the BR, BRL, CAL or CALL instruction has been executed (irrespective of its execution/ skip). During the interrupt servicing, Status is pushed onto the



stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

Program Counter (PC)

Program Counter is a 14-bit binary counter for ROM addressing.

Stack Pointer (SP)

Stack Pointer is used to point the address of the next stacking area up to 16 levels.

The Stack Pointer is initialized to locate \$3FF on the RAM address, and is decremented by 4 as data pushed into the stack, and incremented by 4 as data restored back from the stack.

INTERRUPT

The MCU can be interrupted by five different sources: the external signals $(\overline{INT_0}, \overline{INT_1})$, timer/counter (TIMER-A, TIMER-B), and serial interface (SERIAL). In each sources, the Interrupt Request Flag, Interrupt Mask and interrupt vector address will be used to control and maintain the interrupt request. The Interrupt Enable Flag is also used to control the total interrupt operations.

Interrupt Control Bit and Interrupt Service

The interrupt control bit is mapped on \$000 to \$003 of the RAM address and accessable by RAM bit manipulation instruction. (The Interrupt Request Flag (IF) cannot be set by software.) The Interrupt Enable Flag (I/E) and Interrupt Request Flag (IF) are set to "0", and the Interrupt Mask (IM) is set to "1" at the initialization by MCU reset.

Fig. 6 shows the interrupt block diagram. Table 1 shows the interrupt priority and vector addresses, and Table 2 shows the conditions that the interrupt service is executed by any one of the five interrupt sources.

The interrupt request is generated when the Interrupt Request Flag is set to "1" and the Interrupt Mask is "0". If the Interrupt Enable Flag is "1", then the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the five interrupt sources.

Fig. 7 shows the interrupt services sequence, and Fig. 8 shows the interrupt flowchart. If the interrupt is requested, the instruction finishes its execution in the first cycle. The Interrupt Enable Flag is reset in the second cycle. In the second and third cycles, the Carry, Status and Program Counter are pushed onto the stack. In the third cycle, the instruction is executed again after jumping to the vector address.

In each vector address, program JMPL instruction to branch to a starting address of the interrupt routine. The Interrupt Request Flag which caused the interrupt service has to be reset by software in the interrupt routine.




Fig. 6 Interrupt Circuit Block Diagram


Priority	Vector addresses
-	\$0000
1	\$0002
2	\$0004
3	\$0006
4	\$0008
5	\$000C
	- 1 2 3 4

Table 1. Vector Addresses and Interrupt Priority

Table 2.	Conditions	of	Interrupt	Service
1 4010 2.	Conditions	U 1	mapr	0014100

Interrupt source control bits	INT₀		TIMER-A	TIMER-B	SERIAL
I/E	1	1	1	1	1
IFO.IMO	1	0	0	0	0
IF1 · IM1	*	1	0	0	0
IFTA • ÎMTA	*	*	1	0	0
IFTB · IMTB	*	*	*	1	0
IFS · IMS	*	*	*	*	1

* Don't care



Interrupt Enable Flag (I/E: \$000,0)

The Interrupt Enable Flag controls enable/disable of all interrupt requests as shown in Table 3. The Interrupt Enable Flag is reset by the interrupt servicing and set by RTNI instruction.

Table 3. Interrupt Enable Flag

Interrupt Enable Flag	Interrupt Enable/Disable
0	Disable
1	Enable

External Interrupt (INT₀, INT₁)

To use external interrupt, select $R_{32}/\overline{INT_0}$, $R_{33}/\overline{INT_1}$ port for $\overline{INT_0}$, $\overline{INT_1}$ mode by setting the Port Mode Register (PMR: \$004).

The External Interrupt Request Flags (IF0, IF1) are set at the falling edge of $\overline{INT_0}$, $\overline{INT_1}$ inputs.

 $\overline{INT_1}$ input can be used as a clock signal input of TIMER-B. Then, TIMER-B counts up at each falling edge of input. When using $\overline{INT_1}$ as TIMER-B external event, an External Interrupt Mask (IM1) has to be set so that the interrupt request by $\overline{INT_1}$ will not be accepted.

External Interrupt Request Flag (IF0: \$000,2, IF1: \$001,0) The External Interrupt Request Flags (IF0, IF1) are set at

the falling edges of $\overline{INT_0}$, $\overline{INT_1}$ inputs respectively.

• External Interrupt Mask (IM0: \$000,3, IM1: \$001,1)

The External Interrupt Mask is used to mask the external interrupt requests.

Table 4. External Interrupt Request Flag

External Interrupt Request Flags	Interrupt Requests
0	No
1	Yes

Table 5. External Interrupt Mask

External Interrupt Masks	Interrupt Requests
0	Enable
1	Disable (masks)

Port Mode Register (PMR: \$004)

The Port Mode <u>Register</u> is a 4-bit write-only register which controls the $R_{32}/\overline{INT_0}$ pin, $R_{33}/\overline{INT_1}$ pin, R_{41}/SI pin and R_{42}/SO pin as shown in Table 6. The Port Mode Register will be initialized to \$0 by MCU reset, so that all these pins are set to a port mode.

Table 6. Port Mode Register

•
P /INT sis
R ₃₃ /INT ₁ pin
Used as R ₃₃ port input/output pin
Used as $\overline{INT_1}$ input pin
R ₃₂ /INT ₀ pin
Used as R32 port input/output pin
Used as INT ₀ input pin
R ₄₁ /SI pin
Used as R ₄₁ port input/output pin
Used as SI input pin

PMR	P. /60 ===
bit 0	R ₄₂ /SO pin
0	Used as R42 port input/output pin
1	Used as SO output pin




Fig. 8 Interrupt Servicing Flowchart

SERIAL INTERFACE

The serial interface is used to transmit/receive 8-bit data serially. This consists of the Serial Data Register, the Serial Mode Register, the Octal Counter and the multiplexer, as illustrated in Fig. 9. Pin R_{40}/SCK and the transfer clock signal are controlled by the Serial Mode Register. Contents of the Serial Data Register can be written into or read out by the software. The data in the Serial Data Register can be shifted synchronous-

ly with the transfer clock signal.

The serial interface operation is initiated with STS instruction. The Octal Counter is reset to \$0 by STS instruction. It starts to count at the falling edge of the transfer clock (\overline{SCK}) signal and increments by one at the rising edge of the \overline{SCK} . When the Octal Counter is reset to \$0 after eight transfer clock signals, or discontinued transmit/receive operation by resetting the Octal Counter, the SERIAL Interrupt Request Flag will be set.




Fig. 9 Serial Interface Block Diagram

Serial Mode Register (SMR: \$005)

The Serial Mode Register is a 4-bit write-only register. This register controls the R_{40}/\overline{SCK} and the prescaler divide ratio as the transfer clock source as shown in Table 7.

The Write Signal to the Serial Mode Register controls the operating state of serial interface.

The Write Signal to the Serial Mode Register stops the transfer clock applied to the Serial Data Register and the Octal Counter. And it also reset the Octal Counter to \$0 simultaneously.

When the Serial Interface is in the "Transfer State", the Write Signal to the Serial Mode Register causes to quit the data transfer and to set the SERIAL Interrupt Request Flag.

Contents of the Serial Mode Register will be changed on the second instruction cycle after writing into the Serial Mode Register. Therefore, it will be necessary to execute the STS instruction after the data in the Serial Mode Register has been changed completely. The Serial Mode Register will be reset to \$0 by MCU reset.

• Serial Data Register (SRL: \$006, SRU: \$007)

The Serial Data Register is an 8-bit read/write register. It consists of a low-order digit (SRL:\$006) and a high-order digit (SRU: \$007).

The data in the Serial Data Register will be output from the LSB side at SO pin synchronously with the falling edge of the transfer clock signal. At the same time, external data will be input from the LSB side at SI pin to the Serial Data Register synchronously with the rising edge of the transfer clock. Fig. 10 shows the I/O timing chart for the transfer clock signal and the data.

The writing into/reading from the Serial Data Register during its shifting causes the validity of the data.

Therefore complete data transmit/receive before writing into/reading from the serial data register.

-HMCS404C

SMR	B /SCK
Bit 3	— R ₄₀ /SCK
0	Used as R40 port input/output pin
1	Used as SCK input/output pin

Table 7	. :	Serial	Mode	Register
---------	-----	--------	------	----------

SMR		Transfer Clock				
Bit 2	Bit 1	Bit O	R40/SCK Port	Clock Source	Prescaler Divide Ratio	System Clock Divide Ratio
0	0	0	SCK Output	Prescaler	÷ 2048	÷ 4096
0	0	1	SCK Output	Prescaler	÷ 512	÷ 1024
0	1	0	SCK Output	Prescaler	÷ 128	÷ 256
0	1	1	SCK Output	Prescaler	÷ 32	÷ 64
1	0	0	SCK Output	Prescaler	÷ 8	÷ 16
1	0	1	SCK Output	Prescaler	÷ 2	÷ 4
1	1	0	SCK Output	System Clock	-	÷ 1
1	1	1	SCK Input	External Clock	-	-




Fig. 10 Serial Interface I/O Timing Chart

SERIAL Interrupt Request Flag (IFS: \$003, 0)

The SERIAL Interrupt Request Flag will be set after the eight transfer clock signals or transmit/receive discontinued operation by resetting the Octal Counter.

 SERIAL Interrupt Mask (IMS: \$003, 1) The SERIAL Interrupt Mask masks the interrupt request.

Table 8. SERIAL Interrupt Request Flag

SERIAL Interrupt Request Flag	Interrupt Request
0	No
1	Yes

Table 9. SERIAL Interrupt Mask

SERIAL Interrupt Mask	Interrupt Request	
0	Enable	
1	Disable (mask)	

• Selection of the Operation Mode

Table 10 shows the operation mode of the serial interface. Select a combination of the value in the Port Mode Register and the Serial Mode Register according to Table 10.

Initialize the serial interface by the Write Signal to the Serial Mode Register, when the Operation Mode is changed.

• Operating State of Serial Interface

The serial interface has 3 operating states as shown in Fig. 11. The serial interface gets into "STS waiting state" by 2 ways: one way is to change the operation mode by changing the data in the Port Mode Register, the other is to write data into the Serial Mode Register. In this state, the serial interface does not operate although the transfer clock is applied. If STS instruction is executed, the serial interface changes its state to "SCK waiting state".

In the "SCK waiting state", the falling edge of first transfer clock affects the serial interface to get into "transfer state", while the Octal Counter counts-up and the Serial Data Register shifts simultaneously. As an exception, if the clock continuous output mode is selected, the serial interface stays in "SCK waiting state" while the transfer clock outputs continuously.

The Octal Counter becomes "000" again by 8 transfer clocks or execution of STS instruction, so that the serial interface gets back into the "SCK waiting state", and SERIAL Interrupt Request Flag is set simultaneously.

When the internal transfer clock is selected, the transfer clock output are triggered by the execution of STS instruction, and it stops after 8 clocks.

• Example of Transfer Clock Error Detection


The serial interface functions abnormally when the transfer clock was disturbed by external noises. In this case, the transfer

clock error can be detected in the procedure shown in Fig. 12.

If more than 9 transfer clocks are applied by the external noises in the "SCK waiting state", the state of the serial interface shifts as the following sequence: first "transfer state" (while 1 to 7 transfer clocks), second "SCK waiting state" (at 8th transfer clock) and third "transfer state" again. Then reset the SERIAL Interrupt Request Flag, and make "STS waiting state" by writing to the Serial Mode Register. SERIAL Interrupt Request Flag is set again in this procedure, and it shows that the transfer clock was invalid and that the transmit/receive data were also invalid.

Table 10.	Serial	Interface	Operation	Mode
-----------	--------	-----------	-----------	------

SMR	PMR			
Bit 3	Bit 1	Bit 0	Serial Interface Operating Mod	
1	0	0	Clock Continuous Output Mode	
1	0	1	Transmit Mode	
1	1	0	Receive Mode	
1	1	1	Transmit/Receive Mode	



MCU reset and stop mode. The prescaler provides clock signals to TIMER-A, TIMER-B and serial interface. The prescaler devide ratio of the clock signals are selected according to the content of the mode registers such as – Timer Mode Register A (TMA), Timer Mode Register B (TMB), Serial Mode Register (SMR).

Fig. 12 Example of Transfer Clock Error Detection

No

Normal End




Fig. 13 Timer/Counter Block Diagram

TIMER-A Operation

After TIMER-A is initialized to \$00 by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after TIMER-A is counted up to \$FF, TIMER-A is set to \$00 again, and generating overflow output. This leads to setting TIMER-A Interrupt Request Flag (IFTA: \$001, 2) to "1". Therefore, this timer can function as an interval timer periodically generating overflow output at every 256th clock signal input.

The clock input signals to TIMER-A are selected by the Timer Mode Register A (TMA: \$008).

• TIMER-B Operation

Timer Mode Register B (TMB: \$009) is used to select the auto-reload function and the prescaler divide ratio of TIMER-B as the input clock source. When the external event input is used as an input clock signal to TIMER-B, select the $R_{33}/\overline{INT_1}$ as $\overline{INT_1}$ and set the External Interrupt Mask (IM1) to "1" to prevent the external interrupt request from occurring.

TIMER-B is initialized according to the value written into the Timer Load Register by software. TIMER-B counts up at every clock input signal. When the next clock signal is applied to TIMER-B after TIMER-B is set to \$FF, TIMER-B will be initialized again and generate overflow output. In this case if the auto-reload function is selected. TIMER-B is initialized according to the value of the Timer Load Register. Else if the autoreload function is not selected, TIMER-B goes to \$00. TIMER-B Interrupt Request Flag (IFTB: \$002,0) will be set at this overflow output.

• Timer Mode Register A (TMA: \$008)

The Timer Mode Register A is a 3-bit write-only register. The TMA controls the prescaler divide ratio of TIMER-A clock input, as shown in Table 11.

The Timer Mode Register A is initialized to \$0 by MCU reset.

• Timer Mode Register B (TMB: \$009)

The Timer Mode Register B is a 4-bit write-only register. The Timer Mode Register B controls the selection for the autoreload function of TIMER-B and the prescaler divide ratio, and the source of the clock input signal, as shown in Table 12.

The Timer Mode Register B is initialized to \$0 by MCU reset.

The operation mode of TIMER-B is changed at the second instruction cycle after writing into the Timer Mode Register B.

Therefore, it is necessary to program the write instruction to TLRU after the content of TMB is changed.

Table 11. Timer Mode Register A

	ТМА		
Bit 2	Bit 1	Bit 0	Prescaler Divide Ratio
0	0	0	÷2048
0	0	1	÷1024
0	1	0	÷ 512
0	1	1	÷ 128
1	0	0	÷ 32
1	0	1	÷ 8
1	1	0	÷ 4
1	1	1	÷ 2

Table 12. Timer Mode Register B

ТМВ		
Bit 3	Auto-reload Function	
0	No	
1	Yes	

тмв			Prescaler Divide Ratio,
Bit 2	Bit 1	Bit 0	Clock Input Source
0	0	0	÷2048
0	0	1	÷ 512
0	1	0	÷ 128
0	1	1	÷ 32
1	0	0	÷ 8
1	0	1	÷ 4
1	1	0	÷ 2
1	1	1	INT ₁ (External Event Input)

• TIMER-B (TCBL: \$00A, TCBU: \$00B) TLRL: \$00A, TLRU: \$00B)

TIMER-B consists of an 8-bit write-only Timer Load Register, and an 8-bit read-only Timer/Event Counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a highorder digit (TCBU: \$00B, TLRU: \$00B).

The Timer/Event Counter can be initialized by writing data into the Timer Load Register. In this case, write the low-order digit first, and then the high-order digit. The Timer/Event Counter is initialized at the time when the high-order digit is written. The Timer Load Register will be initialized to \$00 by the MCU reset.

The counter value of TIMER-B can be obtained by reading

the Timer/Event Counter. In this case, read the high-order digit first, and then the low-order digit. The count value of low-order digit is latched at the time when the high-order digit is read.

TIMER-A Interrupt Request Flag (IFTA: \$001, 2)

The TIMER-A Interrupt Request Flag is set by the overflow output of TIMER-A.

TIMER-A Interrupt Mask (IMTA: \$001, 3)

TIMER-A Interrupt Mask prevents an interrupt request generated by TIMER-A Interrupt Request Flag.

TIMER-A Interrupt Request Flag	Interrupt Request
0	No
1	Yes

Table 14.	TIMER-A	Interrupt Mask
-----------	---------	----------------

TIMER-A Interrupt Mask	Interrupt Request
0	Enable
1	Disable (Mask)

• TIMER-B Interrupt Request Flag (IFTB: \$002, 0)

The TIMER-B Interrupt Request Flag is set by the overflow output of TIMER-B.

• TIMER-B Interrupt Mask (IMTB: \$002, 1)

TIMER-B Interrupt Mask prevents an interrupt request generated by TIMER-B Interrupt Request Flag.




Fig. 14 Mode Register Configuration and Function

Table 15. TIMER-B Interrupt Request Flag

TIMER-B Interrupt Request Flag	Interrupt Request				
0	No				
1	Yes				

Table 16. TIMER-B Interrupt Mask

TIMER-B Interrupt Mask	Interrupt Request				
0	Enable				
1	Disable (Mask)				

INPUT/OUTPUT

The MCU provides 58 Input/Output pins, and they are consist of 32 standard pins and 26 high voltage pins. Each standard pin may have one of three mask options: (A) "Without pullup MOS (NMOS open drain)", (B) "With pull-up MOS", or (C) "CMOS". And also each high voltage pin may have one of two mask options: (D) "Without pull-down MOS (PMOS open drain)", or (E) "With pull-down MOS". As pull-down MOS is connected to internal V_{disp} line, select R_{A1}/V_{disp} pin as V_{disp} with mask option when at least one high voltage pin is selected as "With pull-down MOS" option.

When any Input/Output common pin is used as input pin, it is necessary to select the mask option and output data as shown in Table 18.

Output Circuit Operation of Standard Pins with 'With pullup MOS' Option

Fig. 15 shows the circuit used in the standard pins with "with pull-up MOS" option.

By execution of the output instruction, the write pulse will be generated, and be applied to the addressed port. This pulse will turn "ON" the PMOS (B) to make the transient time shorten to obtain "High level", if the output data is changed from "0" to "1". In this case, the "write pulse" allows the PMOS (B) to turn "ON" as long as 1/8 instruction cycle. While "write pulse" is "0", pull-up MOS (C) may retain the output in high level.

The \overline{HLT} signal becomes "0" in stop mode, so that MOS (A) (B) (C) turn "OFF".






Fig. 15 Output Circuit Operation of Standard Pins with "with Pull-up MOS" Option

HMCS404C --


Table 17 I/O Pin Circuit Type





(Note) In the stop mode, HLT signal is "0" and I/O pins are in high impedance state.

(to be continued)



(Note) In the stop mode, HLT signal is "0", HLT signal is "1" and I/O pins are in high impedance state.

I/O pin circuit type		Possibility of Input	Available pin condition for input		
Standard pins	CMOS	No	-		
	Without pull-up MOS (NMOS open drain)	Yes	"1"		
	With pull-up MOS	Yes	"1"		
High voltage pins	Without pull-down MOS (PMOS open drain)	Yes	"0"		
	With pull-down MOS	Yes	"0"		

Table 18 Data Input from Input/Output Common Pins

HMCS404C -

D-port

D-port is 1-bit I/O port, and it has 16 Input/Output common pins. It can be set/reset by the SED/RED and SEDD/REDD instructions, and can be tested by the TD and TDD instructions. Table 17 shows the classification of standard pins, high voltage pins and the Input/Output pins circuit types.

R-port

R-port is 4-bit I/O port. It provides 20 input/output common pins, 16 output-only pins, and 6 input-only pins. Data input is processed using the LAR and LBR instructions and data output is processed using the LRA and LRB instructions. The MCU will not be affected by writing into the input-only and/or non-existing ports, invalid data will be read by reading from the output-only and/or non-existing ports.

The R32, R33, R40, R41 and R42 pins are also used as the INTo. INT1, SCK, SI and SO pins respectively. Table 17 shows the classification of standard pins, high voltage pins and Input/ Output pins circuit types.

RESET

The MCU is reset by setting RESET pin to "1". At power ON or recovering from stop mode, apply RESET input more than tRC to obtain the necessary time for oscillator stabilization. In other cases, the MCU reset requires at least two instructions cycle time of RESET input.

Table 19 shows initialized items by MCU reset and each status after reset.

		Table	19 Initial Value by	y MCU Reset		
	Items		Initial value by MCU reset	Contents		
Program counter (PC)			\$0000	Execute program from the top of ROM address.		
Status (ST)			"1"	Enable to branch with conditional branch instructions.		
Stack pointer (SP)			\$3FF	Stack level is 0.		
	Standard pin	(A) Without pull- up MOS	"1"	Enable to input.		
		(B) With pull-up MOS	"1"	Enable to input		
1/0 -:-		(C) CMOS	"1"	-		
I/O pin output register	High voltage pin	(D) Without pull- down MOS	"0"	Enable to input.		
		(E) With pull- down MOS	"0"	Enable to input.		
	Interrupt Ena	ble Flag (I/E)	"0"	Inhibit all interrupts.		
Interrupt flag	Interrupt Rec	uest Flag (IF)	"0"	No interrupt request.		
	Interrupt Mas	ik (IM)	"1"	Mask interrupt request.		
	Port Mode Re	egister (PMR)	"0000"	See Item "Port Mode Register".		
Mode register	Serial Mode F	Register (SMR)	"0000"	See Item "Serial Mode Register".		
Mode register	Timer Mode I	Register A (TMA)	"000"	See Item "Timer Mode Register A".		
	Timer Mode I	Register B (TMB)	"0000"	See Item "Timer Mode Register B".		
	Prescaler		\$000	-		
	Timer/Count	er A (TCA)	\$00			
Timer/Counter, Serial interface	Timer/Event	Counter B (TCB)	\$00			
	Timer Load F	Register (TLR)	\$00			
	Octal Counte	r	"000"	_		

(Note) MCU reset affects to the rest of registers as follows:

Item		After recovering from STOP mode by MCU reset	After MCU reset except for the left condition		
Carry	(CA)				
Accumulator	(A)	The second of the in-me hafest	The second of the inner hefer		
B Register	(B)	The contents of the items before MCU reset are not retained.	The contents of the items before MCU reset are not retained.		
W Register	(W)	It is necessary to intialize them	It is necessary to initialize them		
X/SPX Registers (X/SPX)		by software again.	by software again.		
Y/SPY Registers	(Y/SPY)				
Serial Data Register (SR)		Same as above	Same as above		
RAM		The contents of RAM before MCU reset (just before STOP instruction) are retained.	Same as above		

INTERNAL OSCILLATOR CIRCUIT

Fig. 16 gives internal oscillator circuit. The oscillator type can be selected from the followings; crystal oscillator, ceramic

filter oscillator, or resistor oscillator as shown in Table 20. In any cases, external clock operation is available.






Fig. 16 Internal Oscillator Circuit

Oscillator Circuit

Table 20 Examples of Oscillator Circuit



Note) Please consult with the engineers of crystal or ceramic filter maker to determine the value of Rf, C1 and C2.



LOW POWER DISSIPATION MODE

The MCU provides two low power dissipation modes, that is, a Standby mode and a Stop mode. Table 21 shows the function of the low power dissipation mode, and Fig. 18 shows the diagram of the mode transition.

Fig. 17 Recommendable Layout of Crystal and Ceramic Filter

Table 21	Low	Power	Dissipation	Mode	Function
----------	-----	-------	-------------	------	----------

Low Power Dissipation Mode	Condition								
	Instruction	Oscillator circuit	Instruction execution	Register, Flag	Interrupt function	RAM	Input/ Output pin	Timer/ Counter, Serial Interface	Recovering method
Standby mode	SBY instruction	Active	Stop	Retained	Active	Retained	Retained	Active	RESET Input, Interrupt request
Stop mode	STOP instruction	Stop	Stop	RESET ¹⁾	Stop	Retained	High*2) impedance	Stop	RESET Input

*1) As the MCU recovers from STOP mode by RESET input, the contents of the flags and registers are initialized according to Table 19.

*2) A high voltage pin with a pull-down MOS option is pulled down to the V_{disp} power supply by the pull-down MOS. As the MOS is ON, a pull-down MOS current flows when a voltage difference between the pin and the V_{disp} voltage exists. This is the additional current to the current dissipation in Stop Mode (I_{stop}).

*3) As a I/O circuit is active, a I/O current possibly flows according the state of I/O pin. This is the additional current to the current dissipation in Standby Mode (ISBY1, ISBY2).




Fig. 18 MCU Operation Mode Transition

Standby Mode

The SBY instruction puts the MCU into the Standby mode. In the Standby mode, the oscillator circuit is active and timer/ counter and serial interface continue working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM and Input/Output pins retain the state they had just before going into the Standby mode.

The Standby mode is canceled by the MCU reset or interrupt request. When canceled by the interrupt request, the MCU becomes an active mode and executes the instruction next to the SBY instruction. At this time, if the Interrupt Enable Flag is "1", the interrupt is executed. If the Interrupt Enable Flag is "0", the interrupt request is held on and the normal instruction execution continues.

Fig. 19 shows the flowchart of the Standby Mode.

Stop Mode

The STOP instruction brings the MCU into the Stop mode. In this mode the oscillator circuit and every function of the MCU stop.

The Stop mode is canceled by the MCU reset. At this time, as shown in Fig. 20, apply the RESET input for more than t_{RC} to get enough oscillator stabilization time. (Refer to the "AC CHARACTERISTICS".) After the Stop mode is canceled, RAM retains the state it had just before going into the Stop mode. The other hand, Accumulator, B Register, W Register, X/SPX Registers, Y/SPY Registers, Carry and Serial Data Register don't retain the contents.





Fig. 19 MCU Operating Flowchart





HMCS404C

1

RAM ADDRESSING MODE

As shown in Fig. 21, the MCU provides three RAM addressing modes; Register Indirect Addressing, Direct Addressing and Memory Register Addressing.

• Register Indirect Addressing


The combined 10-bit contents of W Register, X Register and Y Register is used as the RAM address in this mode.

• Direct Addressing


The direct addressing instruction consists of two words and the second word (10 bits) following Op-code (the first word) is used as the RAM address.

• Memory Register Addressing


The Memory Register Addressing can access 16 digits (Memory Register: MR) from \$020 to \$02F by using the LAMR and XMRA instruction.



(a) Register Indirect Addressing



⁽b) Direct Addressing



(c) Memory Register Addressing

Fig. 21 RAM Addressing Mode

ROM ADDRESSING MODE AND P INSTRUCTION

The MCU has four kinds of ROM addressing modes as shown in Fig. 22.

• Direct Addressing Mode

The program can branch to any addresses in the ROM memory space by using JMPL, BRL or CALL instruction. These instruction replace 14-bit program counter (PC_{13} to PC_0) with 14-bit immediate data.

• Current Page Addressing Mode


MCU has 8 pages of ROM(256 words in each page). The program branches to the address in the same page using BR instruction. This instruction replace the low-order eight bits of program counter (PC_7 to PC_0) with 8-bit immediate data.


Zero Page Addressing Mode

The program branches to the zero page subroutine area, which is located on the address from \$0000 to \$003F, using CAL instruction. When CAL instruction is executed, 6-bit immediate data is placed in low-order six bits of program counter (PC₅ to PC₀) and "0's" are placed in high-order eight bits (PC₁₃ to PC₆). The branch destination by BR instruction on the broundary between pages is given in Fig. 24.


• Table Data Addressing

The program branches to the address determined by the contents of the 4-bit immediate data, accumulator and B register, using TBR instruction.





(c) Zero Page Addressing



(d) Table Data Addressing

Fig. 22 ROM Addressing Mode




Fig. 23 P Instruction

P Instruction

The P instruction refers ROM data addressed by Table Data Addressing. ROM data addressed also determine its destination. When bit 8 in referred ROM data is "1", 8 bits of referred




Fig. 24 The Branch Destination by BR Instruction on the Boundary between Pages

ROM data are written into the accumulator and B Register. When bit 9 is "1", 8 bits of referred ROM data are written into the R1 and R2 port output register. When both bit 8 and 9 are "1", ROM data are written into the accumulator and B Register and also to the R1 and R2 port output register at a same time.

The P instruction has no effect on the program counter.

INSTRUCTION SET

The HMCS400 series provide 99 instructions. These instructions are classified into 10 groups as follows;

- (1) Immediate Instruction
- (2) Register-to-Register Instruction
- (3) RAM Address Instruction
- (4) RAM Register Instruction
- (5) Arithmetic Instruction
- (6) Compare Instruction
- (7) RAM Bit Manipulation Instruction
- (8) ROM Address Instruction
- (9) Input/Output Instruction
- (10) Control Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	CYCLE
Load A from Immediate	LALI	100011i3i2i1i0	i→A		1/1
Load B from Immediate	LBI i	1 0 0 0 0 0 i3 i2 i1 i0	i—→B		1/1
Load Memory from Immediate	LMID i,d	O 1 1 O 1 O i3 i2 i1 i0 de de d7 de d5 d4 d3 d2 d1 d0	i—→M		2/2
Load Memory from Immediate, Increment Y	LMIIY i	101001 i3 i2 i1 i0		NZ	1/1

Table 22. Immediate Instruction

Table 23. Register-to-Register Instruction

OPERATION	MNEMONIC			OP	ER/	ATI	DN	С	OD	E		FUNCTION	STATUS	CYCLE
Load A from B	LAB	0	0	0	1	0	0	1	0	C	0	B→A		1/1
Load B from A	LBA	0	0	1	1	0	0	1	0	C	0	A→B		1/1
Load A from Y	LAY	0	0	1	0	1	0	1	1	1	1	Y→A	-	1/1
Load A from SPX	LASPX	0	0	0	1	1	0	1	0	C	0	SPX→A		1/1
Load A from SPY	LASPY	0	0	0	1	0	1	1	0	C	0	SPY→A		1/1
Load A from MR	LAMR m	1	0	0	1	1	1	m	3m;	2m	1mc	MR(m)→A		1/1
Exchange MR and A	XMRA m	1	0	1	1	1	1	m	3 m	2m	1 m	MR(m)↔A		1/1

Table 24. RAM Address Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Load W from Immediate	LWI i	001111i3i2i1i0	i—→W		1/1
Load X from Immediate	LXI i	100010 i3 i2 i1 i0	i—→X		1/1
Load Y from Immediate	LYI i	100001 i3 i2 i1 i0	i—→Y		1/1
Load X from A	LXA	0011101000	A—→X		1/1
Load Y from A	LYA	0011011000	A—→Y		1/1
Increment Y	IY	0001011100	Y+1→Y	NZ	1/1
Decrement Y	DY	0011011111	Y – 1 → Y	NB	1/1
Add A to Y	AYY	0001010100	Y+A→Y	OVF	1/1
Subtract A from Y	SYY	0011010100	Y – A→Y	NB	1/1
Exchange X and SPX	XSPX	0000000001	X↔SPX		1/1
Exchange Y and SPY	XSPY	0000000010	Y↔SPY		1/1
Exchange X and SPX,Y and SPY	XSPXY	000000011	X↔SPX,Y↔SPY		1/1

Table 25	. RAM	Register	Instruction
----------	-------	----------	-------------

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	CYCL
Load A from Memory	LAM(XY)	00100100y x	M→A, (X++SPX)		1/1
Load A from Memory	LAMD d	0 1 1 0 0 1 0 0 0 0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	M→A		2/2
Load B from Memory	LBM(XY)	00010000y x	M→B, (X→SPX)		1/1
Load Memory from A	LMA(XY)	00100101yx	A→M, (XSPX)		1/1
Load Memory from A	LMAD d	0 1 1 0 0 1 0 1 0 0 de da d7 d6 d5 d4 d3 d2 d1 d0	A→M		2/2
Load Memory from A, Increment Y	LMAIY(X)	000101000x	$A \rightarrow M, Y + 1 \rightarrow Y(x \rightarrow SPx)$	NZ	1/1
Load Memory from A, Decrement Y	LMADY(X)	001101000x	$A \rightarrow M, Y = 1 \rightarrow Y(x \rightarrow SPx)$	NB	1/1
Exchange Memory and A	XMA(XY)	0010000y x	$M \mapsto A, \begin{pmatrix} X \mapsto SPX \\ Y \mapsto SPY \end{pmatrix}$		1/1
Exchange Memory and A	XMAD d	0 1 1 0 0 0 0 0 0 0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	M↔A		2/2
Exchange Memory and B	XMB(XY)	00110000y x	M↔B, (X↔SPX)		1/1

Note) (XY) and (χ) have the meaning as follows:

(1) The instructions with (XY) have 4 mnemonics and 4 object codes for each. (example of LAM (XY) is given below.)

MNEMONIC	V	×	FUNCTION
LAM	0	0	
LAMX	0	1	X ↔ SPX
LAMY	1	0	Y⇔SPY
LAMXY	1	1	X ++ SPX, Y ++ SPY

(2) The instructions with (x) have 2 mnemonics and 2 object codes for each. (example of LMAIY(X) is given below.)

MNEMONIC	×	FUNCTION
LMAIY	0	
LMAIYX	1	X +>SPX

ncrement B	Al i IB	101000i3i2i1i0	A+i→A		CYCLE
	IB			OVF	1/1
ecrement B		0001001100	B+1→B	NZ	1/1
veorement b	DB	0011001111	B – 1 → B	NB	1/1
Decimal Adjust for Addition	DAA	0010100110			1/1
Decimal Adjust for Subtraction	DAS	0010101010			1/1
Negate A	NEGA	0001100000	Ā+1→A		1/1
Complement B	COMB	0101000000	B→B		1/1
Rotate Right A with Carry	ROTR	0010100000			1/1
Rotate Left A with Carry	ROTL	0010100001			1/1
Set Carry	SEC	0011101111	1→CA		1/1
Reset Carry	REC	0011101100	0→CA		1/1
Fest Carry	тс	0001101111		CA	1/1
Add A to Memory	AM	0000001000	M+A→A	OVF	1/1
Add A to Memory	AMD d	$\begin{array}{c} 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ \mathbf{d}_9 & \mathbf{d}_8 & \mathbf{d}_7 & \mathbf{d}_6 & \mathbf{d}_5 & \mathbf{d}_4 & \mathbf{d}_3 & \mathbf{d}_2 & \mathbf{d}_1 & \mathbf{d}_0 \end{array}$	M+A→A	OVF	2/2
Add A to Memory with Carry	AMC	0000011000	M+A+CA→A	OVF	1/1
Add A to Memory with Carry	AMCD d	O 1 O O O 1 1 O O O d ₉ d ₈ d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	M+A+CA→A	OVF	2/2
Subtract A from Memory with Carry	SMC	0010011000	M-A-CA→A	NB	1/1
Subtract A from Memory with Carry	SMCD d	$ \begin{array}{c} 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 \\ d_9 & d_8 & d_7 & d_6 & d_5 & d_4 & d_3 & d_2 & d_1 & d_0 \end{array} $	M-A-CA-→A	NB	2/2
OR A and B	OR	0101000100	A∪B →A		1/1
AND Memory with A	ANM	0010011100	A∩M→A	NZ	1/1
AND Memory with A	ANMD d	O 1 1 O O 1 1 1 O O d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	A∩M→A	NZ	2/2
OR Memory with A	ORM	0000001100	AUM→A	NZ	1/1
DR Memory with A	ORMD d	O 1 O O O O 1 1 O O d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	A∪M→A	NZ	2/2
EOR Memory with A	EORM	0000011100	A⊕M→A	NZ	1/1
EOR Memory with A	EORMD d	O 1 O O O 1 1 1 0 O d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	A⊕M→A	NZ	2/2

Table 26. Arithmetic Instruction

MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
INEM i	000010i3i2i1i0	i≠M	NZ	1/1
INEMD i,d	0 1 0 0 1 0 i3 i2 i1 i0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	i≠M	NZ	2/2
ANEM	0000000100	A≠M	NZ	1/1
ANEMD d	0 1 0 0 0 0 0 1 0 0 d ₉ d ₈ d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	A≠M	NZ	2/2
BNEM	0001000100	B≠M	NZ	1/1
YNEI i	000111i3i2i1i0	Y≠i	NZ	1/1
ILEM i	000011i3i2i1i0	i≦M	NB	1/1
ILEMD i,d	0 1 0 0 1 1 i3 i2 i1 i0 d9 d8 d7 d6 d5 d4 d3 d7 d1 d0	i≦M	NB	2/2
ALEM	0000010100	A≦M	NB	1/1
ALEMD d	0 1 0 0 0 1 0 1 0 0 d ₉ d ₈ d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	A≦M	NB	2/2
BLEM	0011000100	B≦M	NB	1/1
ALEI i	101011i3i2i1i0	A≦i	NB	1/1
	INEM i INEMD i,d ANEMD d BNEM YNEI i ILEM i ILEMD i,d ALEMD d BLEM	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Table 27. Compare Instruction

Table 28.	RAM Bit	Manipulation	Instruction
-----------	---------	--------------	-------------

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Set Memory Bit	SEM n	00100001 nino	1→M(n)		1/1
Set Memory Bit	SEMD n,d	0 1 1 0 0 0 0 1 n ₁ n ₀ d ₉ d ₈ d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	1→M(n)		2/2
Reset Memory Bit	REM n	00100010n1n0	0→M(n)		1/1
Reset Memory Bit	REMD n,d	0 1 1 0 0 0 1 0 n 1 n 0 de da d7 d6 d5 d4 d3 d2 d1 d0	0→M(n)		2/2
Test Memory Bit	TM n	00100011nino		M(n)	1/1
Test Memory Bit	TMD n,d	0 1 1 0 0 0 1 1 n n d9 d8 d7 d6 d5 d4 d3 d2 d1 d0		M(n)	2/2

Table 29. ROM Address Instruction

OPERATION	MNEMO	ONIC	OPERATION CODE	FUNCTION	STATUS	CYCLE
Branch on Status 1	BR	b	1 1 b7b6b5b4b3b2b1b0		1	1/1
Long Branch on Status 1	BRL	u	0 1 0 1 1 1 1 P3P2P1P0 ds ds d7 d6 d5 d4 d3 d2 d1 d0		1	2/2
Long Jump Unconditionally	JMPL	u	0 1 0 1 0 1 P3P2P1P0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0			2/2
Subroutine Jump on Status 1	CAL	а	0 1 1 1 a5a4a3a2a1a0		1	1/2
Long Subroutine Jump on Status 1	CALL	u	0 1 0 1 1 0 P3P2P1P0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0		1	2/2
Table Branch	TBR	р	001011p3p2p1p0			1/1
Return from Subroutine	RTN		0000010000			1/3
Return from Interrupt	RTNI		0000010001	1→I/E		1/3

Table 30. Input/Output Instruction

OPERATION	MNEMO	ONIC		C	OPE	ER/	١T	10	CODE	FUNCTION	STATUS	WORD CYCLE
Set Discrete I/O Latch	SED		0	0	1	1	1	C	010	0 1→D(Y)		1/1
Set Discrete I/O Latch Direct	SEDD	m	1	0	1	1	1	C	m3m2m1	n₀ 1→D(m)		1/1
Reset Discrete I/O Latch	RED		0	0	0	1	1	0	010	0 0→D(Y)		1/1
Reset Discrete I/O Latch Direct	REDD	m	1	0	0	1	1	0	m3m2m1r	n₀ 0→D(m)		1/1
Test Discrete I/O Latch	TD		0	0	1	1	1	0	000	0	D(Y)	1/1
Test Discrete I/O Latch Direct	TDD	m	1	0	1	0	1	0	m3m2m1r	no	D(m)	1/1
Load A from R-Port Register	LAR	m	1	0	0	1	0	1	m3m2m1	n₀ R(m)→A	-	1/1
Load B from R-Port Register	LBR	m	1	0	0	1	0	0	m3m2m1	n₀ R(m)→B		1/1
Load R-Port Register from A	LRA	m	1	0	1	1	0	1	m3m2m1	n₀ A→R(m)		1/1
Load R-Port Register from B	LRB	m	1	0	1	1	0	0	m3m2m1	n₀ B→R(m)	1	1/1
Pattern Generation	P	р	0	1	1	0	1	1	P 3 P2 P1	Po	1	1/2

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	CYCLE
No Operation	NOP	0000000000			1/1
Start Serial	STS	0101001000			1/1
Stand-by Mode	SBY	0101001100			1/1
Stop Mode	STOP	0101001101			1/1

Table 31. Control Instruction

Table 32. Op-Code Map

\square	R8	Τ	_				-			-	-			0	-						_			_		Γ		-							-	1	1										
R9	ド	J .	C	1	1	2	3		4		5	6		7	8	9	T	A	B	C		D	E		F	0	T	1	2	3		4	5	e	5	7	1		9		A	В	C)	E	F
	0				4	\$PY	XSP	Ŷ	N Em						AM					ORI	М											NEMD					A	AD					ORM	D			
[1	R1	٢Ň	RTN	i			1	LEM						AMC					EOR	M										A	LEMD					AM	CD					EOR	AD.			
	2										IN	EM					i(4	4)															- 1	NE	ND					i(4	¥)						
	3										ILI	M					i(4	4)															1	LEN	٨D					i{4	I)						
	4	+		BN	<u> </u>	(Y)	-	INEN	1				_	LAB					IB	_					COM	B				0	OR					S	rs					SB	STO	99		
				IY(X					AYY						LASP				_	IY	1					[IMF						5 (4							
		NE	GA					I	RED						U(SP)				_					Ľ	TC	L							_	CAL	L					o(4							
0	7									_	Y٨						i(4	•								[_				_		_	BRL			_			o(4							
	8		_	(M	_		-			-		n(2				REN	1	n(2	2)			M	n(2	2)		ХМА					L		EM	D	2)ר)	L		M	D	n(;	2)	<u> </u>	TM	D	n(2)
	9					(Y)			L		(XY	·		SMC		_			AN	٩ĺ					LANG					ľ	MAD					SM	-					ANM	D			
	A	R	DTR	roti								DAA	L				1.	DAS						L	AY	ſ								.MI	D		i	(4)									
	В							_		_	TE	R					b (4	4)															F)					F	5 (4	4)						
	С			(M	<u> </u>	K۲)		LEM						LBA									-	DB																						
		+		DY()	ġ_			-	SYY	1				_	LYA		_							_	DY								c	CAL					2	a(6	5)						
	E	T	D					1	SED	1					LXA					RE	C			1	SEC	1																					
_	F										LV						i (4																														
	0									_	LB	_					i(4																														
	1	╞									LY		_				i(4					_				1																					
	2	1									LX			_			i(4	_																													
	3	╀									LA						i(4	-								1																					
	4										LB						n(4	-						+		1																					
	5	+									LA					_	1(4	·								1																					
	6	╀				_				_		DD		_			n(4									1																					
1	7	+										MF	•				n(4									-							8	BR					t	5(8	3)						
'	8	+									AI					_	i(4									-																					
	9	+		-	_	_					TC						i(4	_								1																					
	AB	╀			_			_			AL			_			n(4	<u> </u>								{																					
	в С	╀						_	-					_			1(4 n(4	· · · · ·						T		-																					
	D	+			• • •	_					LF						n(4							╉		┥																					
	E	+										DC	-				n(4							L		1																					
	F	+										AR/					n(4	-								ł																					
	-	1									~						.,4	"								L																					

.... 1-word/2-cycle Instruction 1-word/3-cycle Instruction ... RAM Direct Address Instruction (2-word/2-cycle)

ſ

... 2-word/2-cycle Instruction -

HMCS404C

												ROM Code Nar					
			C; CMOS D; Without			os (pn	1OS Op	en Drai	n)			LSI Type Numi (Hitachi's entry					
<u> </u>		<u> </u>	E; With Pu	11-down				•	1						OPTI		·
F	PIN	11	NPUT/OUTPUT	A	B	C	D	E	- F	NIN	IN	Ρυτ/ουτρυτ	A	в	C		E
	D,	s	Input/Output			Ŭ		-	1	R ₃₀		Input/Output					-
—	D ₁	Pins	Input/Output						1	R ₃₁	{ }	Input/Output					
-	D ₁	Standard	Input/Output						- R3	R ₃₂	1 1	Input/Output					-
—	D,	tan	Input/Output							R ₃₃	{ }	Input/Output					
	_, D,	S	Input/Output	1.000					4	R ₄₀		Input/Output					
<u> </u>	D,		Input/Output						-	R41		Input/Output					
<u> </u>			Input/Output						R4	_		Input/Output					
·	D,	.	Input/Output						4	R ₄₂ R ₄₃		Input/Output					
																	
	D ,	Pins	Input/Output					-	4	R 50		Input/Output					
	D,	tage	Input/Output						R5	R _{\$1}		Input/Output					
_	D10	High Voltage	Input/Output						4	R ₅₂		Input/Output					ļ
	.	Ъ.	Input/Output							R 53	- Ei	Input/Output		_			
	D 12	-	Input/Output							R ₆₀	E	Output					
	D ₁₃		Input/Output						R6	R ₆₁	Standard Pins	Output					L
J	D ₁₄		input/Output							R ₆₂	5	Output					
() ₁₅		Input/Output							R ₆₃		Output					
										R 70		Output					
									R7	R ₇₁		Output					
	R.,,		Output						1	R 72		Output					
RO	R ₀₁		Output						1	R ₇₃		Output					
10	R ₀₂		Output							R.80		Output					
	R ₀₃		Output						R8	R.1		Output					
	R ₁₀		Input/Output							R ₈₂		Output					
R1	R ₁₁	Pins	Input/Output						1	R.3		Output					
<u>"</u>	R ₁₂	tage	Input/Output							R,,		Input					
	R,,	Voltage	Input/Output						 R9	R.,		Input					
	R ₂₀	łi	Input/Output						11 "9	R,,2		Input					
	B.,	-	Input/Output						1	R,,		Input					
R2	R ₂₂		Input/Output							R _{A0}	£ 8	Input					
			Input/Output						∦ ^{RA}	R _{A1}	H	Input	Ple	ase Mai	rk on l	1 RA1/Vc	disp
	R ₂₃		Input/Output						RA	R _{A1}	High Voltage Pins	Input	Ple		ase Ma	ase Mark on F	ase Mark on R _{A1} /V _c

MASK OPTION LIST

Family Name HMCS404C DP-64S

Package

- □ FP-64 • I/O Circuit Type A; Without Pull-up MOS (NMOS Open Drain)
 - B; With Pull-up MOS

Date of Order Customer Dept. Name ROM Code Name

r

 • RA1/Vdisp (RA1)
 • RA1: Without Pull-down MOS (D)
 • Oscillator (OSC)
 • Crystal or Ceramic Filter
 • Resistor Oscillator (RF) Oscillator (XTAL)

 Divider (DIV) Divide-by-8 (D-8)

ROM Code Media
 EPROM: Emulator Type

EPROM: EPROM On-Package Microcomputer Type

Note 1) I/O Options masked by Emilian Try to available. Note 2) RA1/Vdisp has to be selected as Vdisp pin exept the case that all High Voltage Pins are option D.

HD614P080S


The HD614P080S is a 4-bit single chip microcomputer which has mounted a standard EPROM 2764/27128 for program memory.

The HD614P080S is pin-compatible with the mask ROM type HMCS404C/404AC, but has some differences with them as shown in Table 33. By modifying the program in the EPROM, it can be used for the evaluation of the HMCS404C/404AC, or for small-scale production.

- HARDWARE FEATURES
- 4-bit Architecture
- Applicable to 4k or 8k words x 10 bits of EPROM 4096 words x 10 bits HN482764, HN27C64 8192 words x 10 bits HN4827128
- 58 I/O Pins 26 I/O pins are high voltage up to 40V (max).
- 2 Timer/Counters
 - 11-bit Prescaler 8-bit Free Running Counter
 - 8-bit Auto-reload Timer/Event Counter
- Clocked Synchronous 8-bit Serial Interface 2
- 5 Interrupts
 - External
 - Timer/Counter 2
 - Serial Interface 1
- Subroutine Stack
 - Up to 16 levels including interrupts
- Minimum Instruction Execution Time; 1.33 μs
- 2 Low Power Modes
 - Standby Stops instruction execution while keeping clock generator and interrupt functions included Timer/Counter and Serial Interface in operation
 - Stop Stops instruction execution and clock generation while retaining RAM data
- Clock Generator
 - External Connection of Crystal Resonator or Ceramic Filter Resonator (externally drivable)
- Power Voltage Range; 5V ± 10%
- I/O Pin Circuit Form

All standard pins are "without pull-up MOS". All high voltage pins are "without pull-down MOS".


- Shrink Type 64 Pin EPROM On-package
- SOFTWARE FEATURES
- Software Compatible with HMCS404C/404AC
- . Instruction Set Similar to and More Powerful than HMCS40 Series: 99 Instructions
- High Programming Efficiency with 10-bit ROM/Word; 79 instructions are single word instructions.
- Direct Branch to All ROM Area
- Direct or Indirect Addressing to All RAM Area
- Subroutine Nesting Up to 16 Levels Including Interrupts



PIN ARRANGEMENT

(INGENICI	••		
D., 1	0		64D10
D12 2	-		63 D.
D133			62 D.
D14			61 D7
D15 5			60 D.
R∞ 6			59 Ds
Ro1 7			58 D4
Ro2 🛽	① Vcc	Vcc @	57 D3
Ro3 9	(2) A12	Vcc ft	56 D2
R10 10			55D1
Bu 🛄	3 A7	A13 😵	54 Do
R12 12	@ A.	A 8	53 GND
R13 [3			52 OSC2
R20 14	\$ As	A1 (9	510SC1
R ₂₁ 15	(6) A4	Ang	50 TEST
R22 16	-		49 RESET
R23 17	D A3	GND @	48 Res
Rao 18	(1) A ₂	A10 2	47 Rez
Rai/Vdisp19 Rao 20	(1) A1		46 Re1
R31 21	9 A1	CEG	45 Rec
R32/INTo 22	() Ao	07 (1)	44 Res 43 Rez
R33/INT1 23	() 0	0. 0	42 Re1
Rso 24			41 Rec
Rs1 25	0 0	0.0	40 R73
R62 26	0 02	04 (H	39 R ₇₂
R63 27	() GND	0, 0	38 R71
Rec 28	00.00	0	37 R70
Re1 29			36 R43
Rez 30			35 R42/SO
Res 31			34 R41/SI
Vcc 32			33 R40/SCK
_			

- (Top View)
- **Binary and BCD Arithmetic Operation**
 - Powerful Logic Arithmetic Operation
- Pattern Generation Table Look Up Capability -
- Bit Manipulation for Both RAM and I/O ٠
- VERSATILE PROGRAM DEVELOPMENT SUPPORT TOOLS
- H68SD Series Macro Assembler
- H68SD5-use Emulator (With Real Time Trace Function)



HD614P080S -

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	Vcc	-0.3 to +7.0	v	
Pin Voltage	V_	-0.3 to V _{CC} +0.3	V	3
Fill Voltage	VT	V _{CC} -45 to V _{CC} +0.3	v	4
Total Allowance of Input Currents	Σι _Ο	50	mA	5
Total Allowance of Output Currents	-ΣΙΟ	150	mA	6
Maximum Input Current	10	15	mA	7,8
		4	mA	9, 10
Maximum Output Current	-lo	6	mA	9, 11
		30	mA	9, 12
Operating Temperature	Topr	-20 to +75	°C	
Storage Temperature	Tstg	-55 to +125	°C	

Permanent damage may occur if "Absolute Maximum Ratings" of the LSI or the EPROM are exceeded. Normal operation should be (Note 1) under the conditions of "Electrical Characteristics". If these conditions are exceeded, it may cause the malfunction and affect the reliability of LSI.

(Note 2) All voltages are with respect to GND.

Applied to standard pins. (Note 3)

Applied to high voltage I/O pins. (Note 4)

Total allowance of input current is the total sum of input current which flow in from all I/O pins to GND simultaneously. (Note 5)

(Note 6) Total allowance of output current is the total sum of the output current which flow out from V_{CC} to all I/O pins simultaneously.

(Note 7) Maximum input current is the maximum amount of input current from each I/O pin to GND.

(Note 8)

Maximum input current is the maximum amount of nupticurrent from each i/o pin to GVD. Applied to $D_0 \sim D_3$ and R3 ~ R8. Maximum output current is the maximum amount of output current from V_{CC} to each I/O pin. Applied to $D_0 \sim D_3$ and R3 ~ R8. Applied to $D_0 \sim D_3$ and R3 ~ R8. (Note 9)

(Note 10) (Note 11)

(Note 12) Applied to D4 ~ D15.

RECOMMENDED APPLICABLE EPROM

Type No.	Program Memory Capacity	f _{osc} (MHz)	EPROM Type No.
	1000	4	HN27C64-30 HN482764-3
HD614P080S	4096 words	6	HN27C64-25 HN482764
		4	HN27C64-30 HN482764-3 HN27C64-25
	8192 words	6	HN4827128-25

ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 4.5V to 5.5V, GND = 0V, Ta = -20 to +75°C, if not specified.)

Item	Symbol	Pin Name	Tort O	onditions		Value		Unit	Note
Item	Symbol	Pin Name	Test C	onditions	min	typ	max	Unit	Note
Input "High"		RESET, SCK, INTo, INTi			0.7V _{CC}	_	V _{CC} +0.3	v	
Voltage		SI			0.7V _{CC}		V _{CC} +0.3	V	
		OSC1			V _{CC} -0.5	-	V _{CC} +0.3	V	
Input "Low"		RESET, ŠČK, INTo, INTi			- 0.3	-	0.22V _{CC}	v	
Voltage	VIL	SI			-0.3	-	0.22V _{CC}	V	
		OSC:			-0.3	-	0.5	V	
Output "High"			- I _{OH} = 1.	0 mA	V _{CC} -1.0	_	-	V	
Voltage	V _{OH}	SCK, SO	- I _{OH} = 0.	01 mA	V _{CC} -0.3	-	-	V	
Output "Low" Voltage	V _{OL}	SCK, SO	I _{OL} = 1.6	mA	-		0.4	v	
Input/Output Leakage Current	1111	RESET, <u>SCK</u> , INT0, INT1, SI, SO, OSC1	V _{in} = 0V t	o V _{CC}	-	-	1	μA	1
Current Dissipation in Operation Mode	Icc	Vcc	V _{CC} = 5V	Crystal or Ceramic Filter Resonator f _{osc} = 4MHz	-	-	2.0	mA	2, 5
Current	I _{SBY1}	V _{cc}	Maximum Logic Operation V _{CC} = 5V	Crystal or Ceramic Filter Resonator f _{osc} = 4MHz	-	-	1.2	mA	3, 5
Dissipation in Standby Mode	I _{SBY2}	V _{cc}	Minimum Logic Operation V _{CC} = 5V	Crystal or Ceramic Filter Resonator f _{osc} = 4MHz	-	-	0.9	mA	4, 5
Current Dissipation in Stop Mode	l stop	V _{CC}	V _{in} (TEST V _{in} (RESE	$ \begin{array}{l} = V_{CC} \\ \sim V_{CC} - 0.3V \\ = 0 \sim 0.3V \end{array} $	-	_	10	μΑ	
Stop Mode Retain Voltage	V _{stop}	V _{cc}			2.0	_	-	v	

(Note 1) Output buffer current are excluded.

(Note 2) The MCU is in the reset state. The input/output current does not flow.

Test Conditions: MCU state; Reset state in Operation Mode

Pin state; Plast Value (Note 3) The timer/counter with the fastest clock and input/output current does not flow.

Test Conditions: MCU state; Standby Mode

- Input/Output; Reset state
- TIMER-A; ÷2 prescaler divide ratio TIMER-B; ÷2 prescaler divide ratio

SERIAL; Stop

Pin state;

- RESET GND voltage

Test Conditions: MCU state; Standby Mode

- Input/Output; Reset state
- TIMER-A; ÷2048 prescaler divide ratio
- TIMER-B; ÷2048 prescaler divide ratio
- SERIAL; Stop

Pin state; • RESET - GND voltage

•
$$D_0 \sim D_3$$
, R3 \sim R9 - V_{CC} voltage

 $\bullet D_4 \sim D_{15}, R0 \sim R2, R_{A0}, R_{A1} - V_{CC} \sim V_{CC} - 40V$

(Note 5) The consumption of current in operation and standby mode is proportional to f_{OSC} . When $f_{OSC} = x [MHz]$,

the value of each current is calculated as follows.

max. value $(f_{OSC} = x) = \frac{x}{4} \times max$. value $(f_{OSC} = 4 [MHz])$.

• INPUT/OUTPUT CHARACTERISTICS FOR STANDARD PIN

(V_{CC} = 4.5V to 5.5V, GND = 0V, Ta = -20 to $+75^{\circ}$ C, if not specified.)

ltem	Symbol	Pin Name	Test Conditions		Value		Unit	Note
rtenn	Jymbol	i in ivanie	Test Conditions	min	typ	max		Note
Input "High" Voltage	VIH	Do ~ D3, R3 ~ R5, R9		0.7V _{CC}	-	V _{CC} +0.3	v	
Input "Low" Voltage	VIL	Do ~ D3, R3 ~ R5, R9		-0.3	-	0.22V _{CC}	v	
Output "Low" Voltage	VOL	D₀ ~ D₃, R3 ~ R8	i _{OL} = 1.6 mA	-	-	0.4	v	
Input/Output Leakage Current	l I _{IE} L	Do ~ D3, R3 ~ R9	V _{in} = 0V-V _{CC}	-	-	1	μΑ	1

(Note 1) Output buffer current are excluded.

• INPUT/OUTPUT CHARACTERISTICS FOR HIGH VOLTAGE PIN (V_{CC} = 4.5V to 5.5V, GND = 0V, Ta = -20 to +75°C, if not specified.)


ltem	Symbol	Pin Name	Test Conditions		Value		Linit	Note
	0,		rest conditions	min	typ	max		NOU
Input "High" Voltage	VIH	D4 ~ D15 , R1 R2, R _{A0} , R _{A1}		0.7V _{CC}	-	V _{CC} +0.3	v	
Input "Low" Voltage	VIL	D4 ~ D15, R1 R2, R _{A0} , R _{A1}		V _{CC} -40	-	0.22V _{CC}	v	
Output ''High''	.,	D4 ~ D15	-l _{OH} = 15mA -l _{OH} = 9mA	V _{CC} -3.0 V _{CC} -2.0	-	-	v	
Voltage	V _{OH}	R0 ~ R2	-l _{OH} = 3mA -l _{OH} = 1.8 mA	V _{CC} -3.0 V _{CC} -2.0	-	-	v	
Output "Low" Voltage	V _{OL}	$\begin{array}{l} D_4 \sim D_{15} \\ R0 \sim R2 \end{array}$	150k Ω to V _{CC} -40V	-	-	V _{CC} -37	v	
Input/Output Leakage Current	HIL)	$\begin{array}{l} D_4 \sim D_{15} \\ R0 \sim R2 \\ R_{A0}, R_{A1} \end{array}$	$V_{in} = V_{CC} - 40V$ to V_{CC}	-	_	20	μΑ	1

(Note 1) Output buffer current are excluded.


	·		D: 11	Test		Value			NI
	Item	Symbol	Pin Name	Conditions	min	typ	max	Unit	Note
- 5	Oscillation Frequency	fosc	OSC1, OSC2		0.4	-	6.2	MHz	
Crystal Resonator	Instruction Cycle Time	t _{cyc}			1.29		20	μs	
Resc	Oscillator Stabilization Time	t _{RC}	OSC1, OSC2		-	-	20	ms	1
or life	Oscillation Frequency	fosc	OSC ₁ , OSC ₂		0.4		6.2	MHz	
nicF	Instruction Cycle Time	t _{cyc}			1.29	-	20	μs	
Ceramic Filter Resonator	Oscillator Stabilization Time	t _{RC}	OSC1, OSC2		-	_	20	ms	1
	External Clock Frequency	f _{CP}	OSC1		0.4	-	6.2	MHz	2
ock	External Clock "High" Level Width	t _{срн}	OSC		70	-	-	ns	2
External Clock	External Clock "Low" Level Width	t _{CPL}	OSC		70	-	-	ns	2
xter	External Clock Rise Time	t _{CPr}	OSC1		_	-	20	ns	2
ш	External Clock Fall Time	t _{CPf}	OSC1		-	_	20	ns	2
	Instruction Cycle Time	t _{cyc}			1.29	-	20	μs	2
ÍN1	o "High" Level Width	t _{IOH}	ΙΝΤο		2	-	-	t _{cyc}	3
INT	o "Low" Level Width	t _{IOL}	TNTo		2	-	-	t _{cyc}	3
INT	1 "High" Level Width	tин	INT		2	-	-	t _{cyc}	3
ĪNT	1 "Low" Level Width	tIIL	INT		2	_	-	t _{cyc}	3
RE	SET "High" Level Width	tRSTH	RESET		2	_	-	t _{cyc}	4
Inp	ut Capacitance	C _{in}	all pins	f=1MHz V _{in} = 0V	-	-	15	pF	
Res	et Fall Time	tRSTf			-	-	20	ms	4

• AC CHARACTERISTICS (V_{CC} = 4.5V to 5.5V, GND = 0V, Ta= -20 to +75°C, if not specified.)


(Note 1) Oscillator stabilization time is the time until the oscillator stabilizes after V_{CC} reaches 4.5V at "Power-on", or after RESET input level goes to "High" by resetting to quit the stop mode by MCU reset on the circuits below. When using crystal or ceramic filter oscillator, please ask a crystal oscillator maker's or ceramic filter maker's advice because oscillator stabilization time depends on the circuit constant and stray capacity.



Crystal: 6.0 [MHz] NC-18C (Nihon Denpa Kogyo) R_f = 1 [MΩ] ± 2%, C₁ = C₂ = 20 [pF] ±20%




Ceramic filter: CSA6.00MG (Murata) $R_f = 1 [M\Omega] \pm 2\%, C_1 = C_2 = 30 [pF] \pm 20\%$



(Note 3)

(Note 4)






SERIAL INTERFACE TIMING CHARACTERISTICS (V_{CC} = 4.5V to 5.5V, GND = 0V, Ta = -20 to +75°C, if not specified.) At Transfer Clock Output

•		D ¹ N	Test		Value		Unit	
Item	Symbol	Pin Name	Conditions	min	typ	max		Note
Transfer Clock Cycle Time	t _{Scyc}	SCK	(Note 2)	1	-	-	t _{cyc}	1, 2
Transfer Clock "High" Level Width	^t scкн	SCK	(Note 2)	0.5	-	-	t _{Scyc}	1, 2
Transfer Clock "Low" Level Width	t _{SCKL}	SCK	(Note 2)	0.5	-	-	t _{Scyc}	1, 2
Transfer Clock Rise Time	t _{SCKr}	SCK	(Note 2)	-	-	100	ns	1,2
Transfer Clock Fall Time	tSCKf	SCK	(Note 2)		-	100	ns	1,2
Serial Output Data Delay Time	t _{DSO}	SO	(Note 2)	-	-	250	ns	1, 2
Serial Input Data Set-up Time	t _{SSI}	SI		300	-	_	ns	1
Serial Input Data Hold Time	t _{HSI}	SI		150	_	_	ns	1

At Transfer Clock Input


ltem	Cumbal	Pin Name	Test		Value		Unit	Note
Item	Symbol	Pin Name	Conditions	min	typ	max	Unit	NOL
Transfer Clock Cycle Time	t _{Scyc}	SCK		1	-	-	t _{cyc}	1
Transfer Clock "High" Level Width	^t scкн	SCK		0.5	-	_	t _{Scyc}	1
Transfer Clock "Low" Level Width	t _{SCKL}	SCK		0.5	-	-	t _{Scyc}	1
Transfer Clock Rise Time	tsckr	SCK		-	-	100	ns	1
Transfer Clock Fall Time	tSCKf	SCK		-	-	100	ns	1
Serial Output Data Delay Time	t _{DSO}	SO	(Note 2)		-	250	ns	1, 2
Serial Input Data Set-up Time	t _{SSI}	SI		300	-	-	ns	1
Serial Input Data Hold Time	t _{HSI}	SI	-	150	-	-	ns	1

(Note 1) Timing Diagram of Serial Interface





* V_{CC}~2.0V and 0.8V are the threshold voltage for transfer clock output. 0.7V_{CC} and 0.22 V_{CC} are the threshold voltage for transfer clock input.

(Note 2) **Timing Load Circuit**



CHARACTERISTICS CURVE (REFERENCE DATA)





DESCRIPTION OF PIN FUNCTIONS

Input and output signals of MCU are described below.

• GND, V_{CC}, V_{disp}

These are power supply pins. Connect GND pin to Earth (0V) and apply V_{CC} power supply voltage to V_{CC} pin. R_{A1}/V_{disp} pins are used for R_{A1} as all high voltage pins are "with-out pull-down MOS" (PMOS open drain).

• TEST

TEST pin is not for users application. Connect it to V_{CC} .

RESET

RESET pin is used to reset MCU. For details, see "RESET".

• OSC1, OSC2

These are input pins to the internal clock generator circuit. They can be connected to crystal resonator, ceramic filter resonator, or external oscillator circuit. For details, see "INTER-NAL OSCILLATOR CIRCUIT."

• D-port (Do to D15)

D-port is a 1-bit Input/Output common port. Do to D3 are

standard type, D4 to D1s are for high voltage. For details, see "INPUT/OUTPUT".

R-port (R0 to RA)

R-port is a 4-bit Input/Output port. (only RA is 2-bit construction.) RO and R6 to R8 are output ports, R9 to RA are input ports, and R1 to R5 are Input/Output common ports. R0 to R2 and RA are the high voltage ports, R3 to R9 are the standard ports. R32, R33, R40, R41, and R42 are also available as INTo, INT1, SCK, SI and SO respectively. For details, see "INPUT/OUTPUT".

• INTo, INT1

These are the input pins to interrupt MCU operation externally. $\overline{INT_1}$ can be used as an external event input pin for TIMER-B. $\overline{INT_0}$ and $\overline{INT_1}$ are also available as R₃₂, and R₃₃ respectively. For details, see "INTERRUPT".

SCK, SI, SO

These are transfer clock I/O pin (SCK), serial data input pin (SI) and serial data output pin (SO) used for serial interface. SCK, SI and SO are also available as R40, R41, and R42 respectively. For details, see "SERIAL INTERFACE".

■ ROM MEMORY MAP

ROM memory map is illustrated in Fig. 1 and described in the following paragraph.

Vector Address Area \$0000 to \$000F

When MCU reset or an interrupt is serviced, the program is executed from the vector address. Program the JMPL instructions branching to the starting addresses of reset routine or of interrupt routines.

Zero-Page Subroutine Area \$0000 to \$003F

CAL instruction allows to branch to the subroutines in \$0000 to \$003F.

Pattern Area \$0000 to \$0FFF

P instruction allows referring to the ROM data in \$0000 to \$0FFF as a pattern.

Program Area \$0000 to \$1FFF





Fig. 1 ROM Memory Map



* Two registers are mapped on same address

R : Read Only W : Write Only R/W : Read/Write	Timer/Event Counter B Lower (TCBL)	R	Timer Load Reg. Lower (TLRL)	w	\$ 00A
	Timer/Event Counter B Upper (TCBU)	R	Timer Load Reg. Upper (TLRU)	w	\$ 00B



RAM MEMORY MAP

The MCU includes 576 digits x 4 bits RAM as the data area and stack area. In addition to these areas, interrupt control bits and special registers are also mapped on the RAM memory space. RAM memory map is illustrated in Fig. 2 and described in the following paragraph.

HD614P080S

	bit 3	bit 2	bit 1	bit O	
0	IMO (IM of INT ₀)	IFO (IF of INT ₀)	RSP (Reset SP Bit)	I/E (Interrupt Enable Flag)	\$000
1	IMTA (IM of TIMER-A)	IFTA (IF of TIMER-A)	IM1 (IM of INT ₁)	IF1 (IF of INT ₁)	\$001
2	Not Used	Not Used	IMTB (IM of TIMER-B)	IFTB (IF of TIMER-B)	\$002
3	Not Used	Not Used	IMS (IM of SERIAL)	IFS (IF of SERIAL)	\$003

IF : Interrupt Request Flag

IM : Interrupt Mask

I/E : SP : Interrupt Enable Flag

Stack Pointer

(Note) Each bit in Interrupt Control Bits Area is set by SEM/SEMD instruction, is reset by REM/REMD instruction and is tested by TM/TMD instruction. It is not affected by other instructions. Furthermore, Interrupt Request Flag is not affected by SEM/SEMD instruction. The content of Status becomes invarid when "RSP" bit and "Not Used" bit is tested.

Fig. 3 Configuration of Interrupt Control Bit Area

Interrupt Control Bit Area \$000 to \$003

This area is used for interrupt controls, and is illustrated in Fig. 3. It is accessable only by RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software. The RSP bit is only used to reset the SP.

• Special Register Area \$004 to \$00B


Special Register is a mode or a data register for the external interrupt, the serial interface, and the timer/counter. These registers are classified into 3 types: Write-only, Read-only, and Read/Write as shown in Fig. 2. These registers cannot be accessed by RAM bit manipulation instruction.

Data Area \$020 to \$21F

16 digits of \$020 to \$02F are called memory register (MR) and accessable by LAMR and XMRA instructions.

Stack Area \$3C0 to \$3FF

Stack Area is used for LIFO stacks with the contents of the program counter (PC), status (ST) and carry (CA) when processing subroutine call and interrupt. As 1 level requires 4 digits, this stack area is nested to 16 level-stack max. The data pushed in the stack and LIFO stack state are provided in Fig. 4. The program counter is restored by RTN and RTNI instructions. Status and Carry are restored only by RTNI instruction, and not affected by RTN instruction. The area, not used for stacking, is available as a data area.



ST; Status

CA; Carry

Fig. 4 Configuration of Memory Register, Stack Area and Stack Position

REGISTER AND FLAG

The MCU has nine registers and two flags for the CPU operations. They are illustrated in Fig. 5 and described in the following paragraphs.

Accumulator (A), B Register (B)

Accumulator and B Register are 4-bit registers used to hold the results of Arithmetic Logic Unit (ALU), and to transfer data to/from memories, I/O and other registers.

W Register (W), X Register (X), Y Register (Y)

W Register is 2-bit, and X and Y Register are 4-bit registers used for indirect addressing of RAM. Y register is also used for D-port addressing.

• SPX Register (SPX), SPY Register (SPY)

SPX and SPY Register are 4-bit registers used to assist X and Y Register respectively.


Carry (CA)

Carry (CA) stores the overflow of ALU generated by the arithmetic operation. It is also affected by SEC, REC, ROTL and ROTR instructions.

During interrupt servicing, Carry is pushed onto the stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

Status (ST)

Status (ST) holds the ALU overflow, ALU non-zero and the results of bit test instruction for the arithmetic or compare instruction. It is used for a branch condition of BR, BRL, CAL or CALL instructions. The value of the Status remains unchanged until the next arithmetic, compare or bit test instruction is executed. Status becomes "1" after the BR, BRL, CAL or CALL instruction has been executed (irrespective of its execution/ skip). During the interrupt servicing, Status is pushed onto the



stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

• Program Counter (PC)

Program Counter is a 14-bit binary counter for ROM addressing.

• Stack Pointer (SP)

Stack Pointer is used to point the address of the next stacking area up to 16 levels.

The Stack Pointer is initialized to locate \$3FF on the RAM address, and is decremented by 4 as data pushed into the stack, and incremented by 4 as data restored back from the stack.

INTERRUPT

The MCU can be interrupted by five different sources: the external signals ($\overline{INT_0}$, $\overline{INT_1}$), timer/counter (TIMER-A, TIMER-B), and serial interface (SERIAL). In each sources, the Interrupt Request Flag, Interrupt Mask and interrupt vector address will be used to control and maintain the interrupt request. The Interrupt Enable Flag is also used to control the total interrupt operations.

• Interrupt Control Bit and Interrupt Service

The interrupt control bit is mapped on \$000 to \$003 of the RAM address and accessable by RAM bit manipulation instruction. (The Interrupt Request Flag (IF) cannot be set by software.) The Interrupt Enable Flag (I/E) and Interrupt Request Flag (IF) are set to "0", and the Interrupt Mask (IM) is set to "1" at the initialization by MCU reset.

Fig. 6 shows the interrupt block diagram. Table 1 shows the interrupt priority and vector addresses, and Table 2 shows the conditions that the interrupt service is executed by any one of the five interrupt sources.

The interrupt request is generated when the Interrupt Request Flag is set to "1" and the Interrupt Mask is "0". If the Interrupt Enable Flag is "1", then the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the five interrupt sources.

Fig. 7 shows the interrupt services sequence, and Fig. 8 shows the interrupt flowchart. If the interrupt is requested, the instruction finishes its execution in the first cycle. The Interrupt Enable Flag is reset in the second cycle. In the second and third cycles, the Carry, Status and Program Counter are pushed onto the stack. In the third cycle, the instruction is executed again after jumping to the vector address.

In each vector address, program JMPL instruction to branch to a starting address of the interrupt routine. The Interrupt Request Flag which caused the interrupt service has to be reset by software in the interrupt routine.




Fig. 6 Interrupt Circuit Block Diagram

Reset / Interrupt	Priority	Vector addresses
RESET	-	\$0000
INT o	1	\$0002
INT	2	\$0004
TIMER-A	3	\$0006
TIMER-B	4	\$0008
SERIAL	5	\$000C

Table 1. Vector Addresses and Interrupt Priority

Table 2. Conditions of	Interrupt	Service
------------------------	-----------	---------

Interrupt source control bits	INT ₀	INT ₁	TIMER-A	TIMER-B	SERIAL
	1	1	1	1	1
IFO.IMO	1	0	0	0	0
IF1 · IM1	*	1	0	0	0
IFTA • IMTA	*	*	1	0	0
IFTB · IMTB	*	*	*	1	0
IFS · IMS	*	*	*	*	1

* Don't care




Fig. 7 Interrupt Servicing Sequence

Interrupt Enable Flag (I/E: \$000,0)

The Interrupt Enable Flag controls enable/disable of all interrupt requests as shown in Table 3. The Interrupt Enable Flag is reset by the interrupt servicing and set by RTNI instruction.

Table 3. Interrupt Enable Flag

Interrupt Enable Flag	Interrupt Enable/Disable
0	Disable
1	Enable

External Interrupt (INT₀, INT₁)

To use external interrupt, select $R_{32}/\overline{INT_0}$, $R_{33}/\overline{INT_1}$ port for $\overline{INT_0}$, $\overline{INT_1}$ mode by setting the Port Mode Register (PMR: \$004).

The External Interrupt Request Flags (IF0, IF1) are set at the falling edge of $\overline{INT_0}$, $\overline{INT_1}$ inputs.

 $\overline{INT_1}$ input can be used as a clock signal input of TIMER-B. Then, TIMER-B counts up at each falling edge of input. When using $\overline{INT_1}$ as TIMER-B external event, an External Interrupt Mask (IM1) has to be set so that the interrupt request by $\overline{INT_1}$ will not be accepted.

External Interrupt Request Flag (IF0: \$000,2, IF1: \$001,0)

The External Interrupt Request Flags (IF0, IF1) are set at the falling edges of $\overline{INT_0}$, $\overline{INT_1}$ inputs respectively.

• External Interrupt Mask (IM0: \$000,3, IM1: \$001,1)

The External Interrupt Mask is used to mask the external interrupt requests.

Table 4. External Interrupt Request Flag

External Interrupt Request Flags	Interrupt Requests
0	No
1	Yes

Table 5. External Interrupt Mask

External Interrupt Masks	Interrupt Requests
0	Enable
1	Disable (masks)

• Port Mode Register (PMR: \$004)

The Port Mode Register is a 4-bit write-only register which controls the $R_{32}/\overline{INT_0}$ pin, $R_{33}/\overline{INT_1}$ pin, R_{41}/SI pin and R_{42}/SO pin as shown in Table 6. The Port Mode Register will be initialized to \$0 by MCU reset, so that all these pins are set to a port mode.

Table 6. Port Mode Register

PMR	$R_{33}/\overline{INT_1}$ pin	
bit 3		
0	Used as R ₃₃ port input/output pin	
1	Used as INT ₁ input pin	
PMR		
	R ₃₂ /INT ₀ pin	
bit 2)	
bit 2 0	Used as R32 port input/output pin	

PMR	R ₄₁ /SI pin	
bit 1		
0	Used as R ₄₁ port input/output pin	
1	Used as SI input pin	
PMR	1	
	R ₄₂ /SO pin	

Used as SO output pin

Used as R42 port input/output pin

0

1




Fig. 8 Interrupt Servicing Flowchart

SERIAL INTERFACE

The serial interface is used to transmit/receive 8-bit data serially. This consists of the Serial Data Register, the Serial Mode Register, the Octal Counter and the multiplexer, as illustrated in Fig. 9. Pin R_{40}/\overline{SCK} and the transfer clock signal are controlled by the Serial Mode Register. Contents of the Serial Data Register can be written into or read out by the software. The data in the Serial Data Register can be shifted synchronous-

ly with the transfer clock signal.

The serial interface operation is initiated with STS instruction. The Octal Counter is reset to \$0 by STS instruction. It starts to count at the falling edge of the transfer clock (\overline{SCK}) signal and increments by one at the rising edge of the SCK. When the Octal Counter is reset to \$0 after eight transfer clock signals, or discontinued transmit/receive operation by resetting the Octal Counter, the SERIAL Interrupt Request Flag will be set.




Fig. 9 Serial Interface Block Diagram

Serial Mode Register (SMR: \$005)

The Serial Mode Register is a 4-bit write-only register. This register controls the R_{40}/\overline{SCK} and the prescaler divide ratio as the transfer clock source as shown in Table 7.

The Write Signal to the Serial Mode Register controls the operating state of serial interface.

The Write Signal to the Serial Mode Register stops the transfer clock applied to the Serial Data Register and the Octal Counter. And it also reset the Octal Counter to \$0 simultaneously.

When the Serial Interface is in the "Transfer State", the Write Signal to the Serial Mode Register causes to quit the data transfer and to set the SERIAL Interrupt Request Flag.

Contents of the Serial Mode Register will be changed on the second instruction cycle after writing into the Serial Mode Register. Therefore, it will be necessary to execute the STS instruction after the data in the Serial Mode Register has been changed completely. The Serial Mode Register will be reset to \$0 by MCU reset.

Serial Data Register (SRL: \$006, SRU: \$007)

The Serial Data Register is an 8-bit read/write register. It consists of a low-order digit (SRL:\$006) and a high-order digit (SRU: \$007).

The data in the Serial Data Register will be output from the LSB side at SO pin synchronously with the falling edge of the transfer clock signal. At the same time, external data will be input from the LSB side at SI pin to the Serial Data Register synchronously with the rising edge of the transfer clock. Fig. 10 shows the I/O timing chart for the transfer clock signal and the data.

The writing into/reading from the Serial Data Register during its shifting causes the validity of the data.

Therefore complete data transmit/receive before writing into/reading from the serial data register.

SMR	D /0014
Bit 3	R ₄₀ /SCK
0	Used as R40 port input/output pin
1	Used as SCK input/output pin

	Table	7.	Serial	Mode	Register
--	-------	----	--------	------	----------

SMR		Transfer Clock				
Bit 2	Bit 1	Bit O	R40/SCK Port	Clock Source	Prescaler Divide Ratio	System Clock Divide Ratio
0	0	0	SCK Output	Prescaler	÷ 2048	÷ 4096
0	0	1	SCK Output	Prescaler	÷ 512	÷ 1024
0	1	0	SCK Output	Prescaler	÷ 128	÷ 256
0	1	1	SCK Output	Prescaler	÷ 32	÷ 64
1	0	0	SCK Output	Prescaler	÷ 8	÷ 16
1	0	1	SCK Output	Prescaler	÷ 2	÷ 4
1	1	0	SCK Output	System Clock	_	÷ 1
1	1	1	SCK Input	External Clock	_	-

(In the case of SMR Bit 3 = 1)




Fig. 10 Serial Interface I/O Timing Chart

• SERIAL Interrupt Request Flag (IFS: \$003, 0)

The SERIAL Interrupt Request Flag will be set after the eight transfer clock signals or transmit/receive discontinued operation by resetting the Octal Counter.

 SERIAL Interrupt Mask (IMS: \$003, 1) The SERIAL Interrupt Mask masks the interrupt request.

Table 8, SERIAL Interrupt Request Flag

SERIAL Interrupt Request Flag	Interrupt Request
0	No
1	Yes

Table 9. SERIAL Interrupt Mask

SERIAL Interrupt Mask	Interrupt Request
0	Enable
1	Disable (masks)

• Selection of the Operation Mode

Table 10 shows the operation mode of the serial interface. Select a combination of the value in the Port Mode Register and the Serial Mode Register according to Table 10.

Initialize the serial interface by the Write Signal to the Serial Mode Register, when the Operation Mode is changed.

• Operating State of Serial Interface

The serial interface has 3 operating states as shown in Fig. 11. The serial interface gets into "STS waiting state" by 2 ways: one way is to change the operation mode by changing the data in the Port Mode Register, the other is to write data into the Serial Mode Register. In this state, the serial interface does not operate although the transfer clock is applied. If STS instruction is executed, the serial interface changes its state to "SCK waiting state".

In the "SCK waiting state", the falling edge of first transfer clock affects the serial interface to get into "transfer state", while the Octal Counter counts-up and the Serial Data Register shifts simultaneously. As an exception, if the clock continuous output mode is selected, the serial interface stays in "SCK waiting state" while the transfer clock outputs continuously.

The Octal Counter becomes "000" again by 8 transfer clocks or execution of STS instruction, so that the serial interface gets back into the "SCK waiting state", and SERIAL Interrupt Request Flag is set simultaneously.

When the internal transfer clock is selected, the transfer clock output are triggered by the execution of STS instruction, and it stops after 8 clocks.

• Example of Transfer Clock Error Detection

The serial interface functions abnormally when the transfer clock was disturbed by external noises. In this case, the transfer clock error can be detected in the procedure shown in Fig. 12.

If more than 9 transfer clocks are applied by the external noises in the "SCK waiting state", the state of the serial interface shifts as the following sequence: first "transfer state" (while 1 to 7 transfer clocks), second "SCK waiting state" (at 8th transfer clock) and third "transfer state" again. Then reset the SERIAL Interrupt Request Flag, and make "STS waiting state" by writing to the Serial Mode Register. SERIAL Interrupt Request Flag is set again in this procedure, and it shows that the transfer clock was invalid and that the transmit/receive data were also invalid.

Table 10.	Serial	Interface	Operation	Mode
-----------	--------	-----------	-----------	------

SMR	PMR		PM	/R	
Bit 3	Bit 1	Bit 0	Serial Interface Operating Mode		
1	0	0	Clock Continuous Output Mode		
1	0	1	Transmit Mode		
1	1	0	Receive Mode		
1	1	1	Transmit/Receive Mode		

(TMA), Timer Mode Register B (TMB), Serial Mode Register




Fig. 12 Example of Transfer Clock Error Detection

(SMR).




Fig. 13 Timer/Counter Block Diagram

TIMER-A Operation

After TIMER-A is initialized to \$00 by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after TIMER-A is counted up to \$FF, TIMER-A is set to \$00 again, and generating overflow output. This leads to setting TIMER-A Interrupt Request Flag (IFTA: \$001, 2) to "1". Therefore, this timer can function as an interval timer periodically generating overflow output at every 256th clock signal input.

The clock input signals to TIMER-A are selected by the Timer Mode Register A (TMA: \$008).

• TIMER-B Operation

Timer Mode Register B (TMB: \$009) is used to select the auto-reload function and the prescaler divide ratio of TIMER-B as the input clock source. When the external event input is used as an input clock signal to TIMER-B, select the $R_{33}/\overline{INT_1}$ as $\overline{INT_1}$ and set the External Interrupt Mask (IM1) to "1" to prevent the external interrupt request from occurring.

TIMER-B is initialized according to the value written into the Timer Load Register by software. TIMER-B counts up at every clock input signal. When the next clock signal is applied to TIMER-B after TIMER-B is set to \$FF, TIMER-B will be initialized again and generate overflow output. In this case if the auto-reload function is selected. TIMER-B is initialized according to the value of the Timer Load Register. Else if the autoreload function is not selected, TIMER-B goes to \$00. TIMER-B Interrupt Request Flag (IFTB: \$002,0) will be set at this overflow output.

Timer Mode Register A (TMA: \$008)

The Timer Mode Register A is a 3-bit write-only register. The TMA controls the prescaler divide ratio of TIMER-A clock input, as shown in Table 11.

The Timer Mode Register A is initialized to \$0 by MCU reset.

Timer Mode Register B (TMB: \$009)

The Timer Mode Register B is a 4-bit write-only register. The Timer Mode Register B controls the selection for the autoreload function of TIMER-B and the prescaler divide ratio, and the source of the clock input signal, as shown in Table 12.

The Timer Mode Register B is initialized to \$00 by MCU reset.

The operation mode of TIMER-B is changed at the second instruction cycle after writing into the Timer Mode Register B.

Therefore, it is necessary to program the write instruction to TLRU after the content of TMB is changed.

	ТМА	Prescaler Divide Ratio	
Bit 2	Bit 1	Bit 0	Prescaler Divide Ratio
0	0	0	÷2048
0	0	1	÷1024
0	1	0	÷ 512
0	1	1	÷ 128
1	0	0	÷ 32
1	0	1	÷ 8
1	1	0	÷ 4
1	1	1	÷ 2

Table 11. Timer Mode Register A

HD614P080S

Table 12. Timer Mode Register B

ТМВ	Auto related Evention	
Bit 3	Auto-reload Function	
0	No	
1	Yes	

тмв			Prescaler Divide Ratio,
Bit 2	Bit 1	Bit 0	Clock Input Source
0	0	0	÷2048
0	0	1	÷ 512
0	1	0	÷ 128
0	1	1	÷ 32
1	0	0	÷ 8
1	0	1	÷ 4
1	1	0	÷ 2
1	1	1	INT ₁ (External Event Input)

• TIMER-B (TCBL: \$00A, TCBU: \$00B) TLRL: \$00A, TLRU: \$00B)

TIMER-B consists of an 8-bit write-only Timer Load Register, and an 8-bit read-only Timer/Event Counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a highorder digit (TCBU: \$00B, TLRU: \$00B).

The Timer/Event Counter can be initialized by writing data into the Timer Load Register. In this case, write the low-order digit first, and then the high-order digit. The Timer/Event Counter is initialized at the time when the high-order digit is written. The Timer Load Register will be initialized to \$00 by the MCU reset.

The counter value of TIMER-B can be obtained by reading

the Timer/Event Counter. In this case, read the high-order digit first, and then the low-order digit. The count value of low-order digit is latched at the time when the high-order digit is read.

• TIMER-A Interrupt Request Flag (IFTA: \$001, 2)

The TIMER-A Interrupt Request Flag is set by the overflow output of TIMER-A.

TIMER-A Interrupt Mask (IMTA: \$001, 3)

TIMER-A Interrupt Mask prevents an interrupt request generated by TIMER-A Interrupt Request Flag.

Table 13.	TIMER-A	Interrupt	Request Flag	
-----------	---------	-----------	--------------	--

TIMER-A Interrupt Request Flag	Interrupt Request
0	No
1	Yes

Table 14.	TIMER-A	Interrupt Mask
-----------	---------	----------------

TIMER-A Interrupt Mask	Interrupt Request
0	Enable
1	Disable (Mask)

• TIMER-B Interrupt Request Flag (IFTB: \$002, 0)

The TIMER-B Interrupt Request Flag is set by the overflow output of TIMER-B.

TIMER-B Interrupt Mask (IMTB: \$002, 1)

TIMER-B Interrupt Mask prevents an interrupt request generated by TIMER-B Interrupt Request Flag.




Table 15. TIMER-B Interrupt Request Flag

TIMER-B Interrupt Request Flag	Interrupt Request
0	No
1	Yes

Table 16. TIMER-B Interrupt Mask


TIMER-B Interrupt Mask	Interrupt Request
0	Enable
1	Disable (Mask)


INPUT/OUTPUT

The MCU provides 58 Input/Output pins, and they are consist of 32 standard pins of "Without pull-up MOS (NMOS open drain)" and 26 high voltage pins of "Without pull-down MOS (PMOS open drain)".


When any input/output common pin is used as input pin, it is necessary to set the output data as shown in Table 18.

Table 17 I/O Pin Circuit Forms





(Note) In the stop mode, HLT signal is "0", HLT signal is "1" and I/O pins are in high impedance.



(Note) In the stop mode, HLT signal is "0", HLT signal is "1" and I/O pins are in high impedance.

Table 18 Data Inpu	from Input/Output Comme	on Pins
--------------------	-------------------------	---------

I/O circuit type	Available pin condition for input
For Standard pins "Without pull-up MOS (NMOS open drain)"	"1"
For High voltage pins "Without pull-down MOS (PMOS open drain)"	"0"

D-port

D-port is 1-bit I/O port, and it has 16 Input/Output common pins. It can be set/reset by the SED/RED and SEDD/REDD instructions, and can be tested by the TD and TDD instructions. Table 17 shows the classification of standard pins, high voltage pins and the Input/Output pins circuit types.

.

R-port

R-port is 4-bit I/O port. It provides 20 input/output common pins, 16 output-only pins, and 6 input-only pins. Data input is processed using the LAR and LBR instructions and data output is processed using the LRA and LRB instructions. The MCU will not be affected by writing into the input-only and/or non-existing ports, invalid data will be read by reading from the output-only and/or non-existing ports.

The R32, R33, R40, R41 and R42 pins are also used as the INTO, INTI, SCK, SI and SO pins respectively. Table 17 shows the classification of standard pins, high voltage pins and Input/ Output pins circuit types.

RESET

The MCU is reset by setting RESET pin to "1". At power

ltems			Initial value by MCU reset	Contents
Program counter	(PC)		\$0000	Execute program from the top of ROM address.
Status (ST)			"1"	Enable to branch with conditional branch instructions
Stack pointer (SI	P)		\$3FF	Stack level is 0.
I/O output	Standard pin	Without pull-up MOS	"1"	Enable to input.
register	High voltage pin	Without pull-down MOS	"0"	Enable to input.
	Interrupt Ena	MOS nable Flag (I/E) equest Flag (IF) ask (IM)	"0"	Inhibit all interrupts.
Status (ST) Stack pointer (SP 1/O output register Interrupt flag Mode register Timer/Counter,	Interrupt Rec	quest Flag (IF)	"0"	No interrupt request.
	Interrupt Mas	sk (IM)	"1"	Mask interrupt request.
	Port Mode Re	egister (PMR)	"0000"	See Item "Port Mode Register".
M	Serial Mode F	Register (SMR)	"0000"	See Item "Serial Mode Register".
wode register	Timer Mode	Register A (TMA)	"000"	See Item "Timer Mode Register A".
	Timer Mode I	Register B (TMB)	"0000"	See Item "Timer Mode Register B".
	Standard pin MOS High voltage pin Without pull-down MOS "0" Dot flag Interrupt Enable Flag (I/E) "0" Interrupt Request Flag (I/E) "0" Interrupt Mask (IM) "1" Port Mode Register (PMR) "0000 Serial Mode Register (SMR) "0000 Timer Mode Register A (TMA) "000 Prescaler \$00 Timer/Counter A (TCA) \$0 Timer/Event Counter B (TCB) \$0 Timer Load Register (TLR) \$0	\$000	-	
	Timer/Count	er A (TCA)	\$00	_
	Timer/Event	Counter B (TCB)	\$00	-
Mode register Timer/Counter, Serial Interface	Timer Load F	Register (TLR)	\$00	
	Octal Counte	r	"000"	-

Table 19 MCU Initial Value by Reset

(Note) The values of registers and flags which are not described on above table will become as follows.

ltem		After releasing stop mode by MCU Reset	After MCU Reset except the left		
Carry Accumulator B register W register X/SPX register Y/SPY register	(CA) (A) (B) (W) (X/SPX) (Y/SPY)	The value immediately before MCU reset is not guaranteed. Initialization by the program should be required.	The value immediately before MCU Reset is not guaranteed. Initialization by the program should be required.		
Serial data regist	er (SR)	— ditto —	– ditto –		
RAM		The value immediately before MCU reset (the value immediately before executing stop instruction) is retained.	— ditto —		

HD614P080S

ON or recovering from stop mode, apply RESET input more than t_{RC} to obtain the necessary time for oscillator stabilization. In other cases, the MCU reset requires at least two instructions cycle time of RESET input.

Table 19 shows initialized items by MCU reset and each status after reset.

INTERNAL OSCILLATOR CIRCUIT

Fig. 15 gives internal oscillator circuit. The oscillator type can be selected from the followings; crystal resonator, or ceramic filter resonator as shown in Table 20. In any cases, external clock operation is available.




Fig. 15 Internal Oscillator Circuit





Table 20 Oscillator Circuit Example

* Please consult with the engineers of crystal or caramic filter resonator maker to determine the value of Rf, C1 and C2.



LOW POWER DISSIPATION MODE

The MCU provides two low power dissipation modes, that is, a Standby mode and a Stop mode. Table 21 shows the function of the low power dissipation mode, and Fig. 17 shows the diagram of the mode transition.

Fig. 16 Recommendable Layout of Crystal and Ceramic Filter

Table 21 Low Power Dissipation Mode Function

Low Power Dissipation Mode									
	Instruction	Oscillator circuit	Instruction execution	Register Flag	r Interrupt RAM function		Input/ Output pin	Timer/ Counter, Serial Interface	Recovering method
Standby mode	SBY instruction	Active	Stop	Retained	Active	Retained	*2) Retained	Active	RESET Input, Interrupt request
Stop mode	STOP instruction	Stop	Stop	RESET ^{*1)}	Stop	Retained	High impedance	Stop	RESET Input

*1) STOP mode is released only by MCU Reset. Refer to Table 19 as for the values of the registers and flags after releasing stop mode.
 *2) Current flows in I/O Circuit by I/O pin state at stand-by mode, because I/O circuit is active.

This current is an addition to stand-by mode power dissipation.




Fig. 17 MCU Operation Mode Transition

Standby Mode

The SBY instruction puts the MCU into the Standby mode. In the Standby mode, the oscillator circuit is active and timer/ counter and serial interface continue working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM and Input/Output pins retain the state they had just before going into the Standby mode.

The Standby mode is canceled by the MCU reset or interrupt request. When canceled by the interrupt request, the MCU becomes an active mode and executes the instruction next to the SBY instruction. At this time, if the Interrupt Enable Flag is "1", the interrupt is executed. If the Interrupt Enable Flag is "0", the interrupt request is held on and the normal instruction execution continues.

Fig. 18 shows the flowchart of the Standby Mode.

• Stop Mode

The STOP instruction brings the MCU into the Stop mode. In this mode the oscillator circuit and every function of the MCU stop.

The Stop mode is canceled by the MCU reset. At this time, as shown in Fig. 19, apply the RESET input for more than t_{RC} to get enough oscillator stabilization time. (Refer to the "AC CHARACTERISTICS".) After the Stop mode is canceled, RAM retains the state it had just before going into the Stop mode after releasing stop mode by MCU reset, the values of the B register, W register, X/SPX register, Y/SPY register, carry and serial data register are not guaranteed.




Fig. 18 MCU Operating Flowchart




Fig. 19 Stop Mode Cancel Timing Chart

RAM ADDRESSING MODE

As shown in Fig. 20, the MCU provides three RAM addressing modes; Register Indirect Addressing, Direct Addressing and Memory Register Addressing.

Register Indirect Addressing


The combined 10-bit contents of W Register, X Register and Y Register is used as the RAM address in this mode.

• Direct Addressing

The direct addressing instruction consists of two words and the second word (10 bits) following Op-code (the first word) is used as the RAM address.

• Memory Register Addressing

The Memory Register Addressing can access 16 digits (Memory Register: MR) from \$020 to \$02F by using the LAMR and XMRA instruction.



(a) Register Indirect Addressing




Fig. 20 RAM Addressing Mode

ROM ADDRESSING MODE AND P INSTRUCTION

The MCU has four kinds of ROM addressing modes as shown in Fig. 21.

• Direct Addressing Mode

The program can branch to any addresses in the ROM memory space by using JMPL, BRL or CALL instruction. These instructions replace 14-bit program counter (PC13 to PC0) with 14-bit immediate data.

Current Page Addressing Mode


ROM memory space is divided into 256 words in each page starting from \$0000. The program branches to the address in the same page using BR instruction. This instruction replace the low-order eight bits of program counter (PC7 to PC0) with 8-bit immediate data.

• Zero Page Addressing Mode


The program branches to the zero page subroutine area, which is located on the address from \$0000 to \$003F, using CAL instruction. When CAL instruction is executed, 6-bit immediate data is placed in low-order six bits of program counter (PC5 to PC0) and "0's" are placed in high-order eight bits (PC13 to PC6). The branch destination by BR instruction on the boundary between pages is given in Fig. 23.

• Table Data Addressing

The program branches to the address determined by the contents of the 4-bit immediate data, accumulator and B regis ter, using TBR instruction.




(a) Direct Addressing



(b) Current Page Addressing


_	Instruction										
(CAL)	OP	Code	9	^a 5	⁸ 4	^a 3	⁸ 2	^a 1	a0		
"O" "O" "O" "O" "O	o" "O"	"Q"	"Q"				ļ				
Program Counter PC13PC12PC11PC10 P	C9 PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PCO		

(c) Zero Page Addressing



(d) Table Data Addressing

Fig. 21 ROM Addressing Mode



(b) Pattern Output



• P Instruction (Pattern Instruction)

By P instruction, the ROM data determined by Table Data addressing is referred. When bit 8 in referred ROM data is "1", 8 bits of referred ROM data are written into the accumu-




Fig. 23 The Branch Destination by BR Instruction on the Boundary between Pages

lator and B Register. When bit 9 is "1", 8 bits of referred ROM data are written into the R1 and R2 port output register. When both bit 8 and 9 are "1", ROM data are written into the accumulator and B register and also to the R1 and R2 port output register at a same time.

The P instruction has no effect on the program counter.

INSTRUCTION SET

The HMCS400 series provide 99 instructions. These instructions are classified into 10 groups as follows;

- (1) Immediate Instruction
- (2) Register-to-Register Instruction
- (3) RAM Address Instruction
- (4) RAM Register Instruction
- (5) Arithmetic Instruction
- (6) Compare Instruction
- (7) RAM Bit Manipulation Instruction
- (8) ROM Address Instruction
- (9) Input/Output Instruction
- (10) Control Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	CYCLE
Load A from Immediate	LAFi	100011i3i2i1i0	i—→A		1/1
Load B from Immediate	LBIi	1 0 0 0 0 0 i3 i2 i1 i0	i—→B		1/1
Load Memory from Immediate	LMID i,d	O 1 1 O 1 O i3 i2 i1 i0 da da d7 da d5 d4 d3 d2 d1 d0	i−→M	1	2/2
Load Memory from Immediate, Increment Y	LMIIY i		i→M,Y+1→Y	NZ	1/1

Table 22. Immediate Instruction

Table 23. Register-to-Register Instruction

OPERATION	MNEMONIC			OPI	ER/	ATI	ON	С	OD	E		FUNCTION	STATUS	CYCLE
Load A from B	LAB	0	0	0	1	0	õ	1	0	0	0	B→A	1	1/1
Load B from A	LBA	0	0	1	1	0	0	1	0	0	0	A→B		1/1
Load A from Y	LAY	0	0	1	0	1	0	1	1	1	1	Y→A		1/1
Load A from SPX	LASPX	0	0	0	1	1	0	1	0	0	0	SPX→A		1/1
Load A from SPY	LASPY	0	0	0	1	0	1	1	0	0	0	SPY→A		1/1
Load A from MR	LAMR m	1	0	0	1	1	1	m	3 m ;	2m	1mo	MR(m)→A		1/1
Exchange MR and A	XMRA m	1	0	1	1	1	1	m	3 m ;	2m	1 m 0	MR(m)⊷A		1/1

Table 24. RAM Address Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	CYCLE	
Load W from Immediate	LWI i	001111i3i2i1i0	i→W		1/1	
Load X from Immediate	LXI i	100010 i3 i2 i1 i0	i—→X		1/1	
Load Y from Immediate	LYI i	100001 i3 i2 i1 i0	i—→Y		1/1	
Load X from A	LXA	0011101000	A—→X		1/1	
Load Y from A	LYA	0011011000	A—→Y		1/1	
Increment Y	IY	0001011100	Y+1→Y	NZ	1/1	
Decrement Y	DY	0011011111	Y−1→Y	NB	1/1	
Add A to Y	AYY	0001010100	Y+A→Y	OVF	1/1	
Subtract A from Y	SYY	0011010100	Y−A→Y	NB	1/1	
Exchange X and SPX	XSPX	0000000001	X↔SPX		1/1	
Exchange Y and SPY	XSPY	0000000010	Y↔SPY		1/1	
Exchange X and SPX,Y and SPY	XSPXY	0000000011	X↔SPX,Y++SPY		1/1	

Table 25. RAM Register Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Load A from Memory	LAM(XY)	00100100y x	M→A, (X··SPX)		1/1
Load A from Memory	LAMD d	O 1 1 O O 1 O O O de da d7 d6 d5 d4 d3 d2 d1 do	M→A		2/2
Load B from Memory	LBM(XY)	00010000y x	M→B, (X→SPX Y→SPY)		1/1
Load Memory from A	LMA(XY)	00100101y x	$A \rightarrow M, \begin{pmatrix} X \leftrightarrow SPX \\ Y \leftrightarrow SPY \end{pmatrix}$		1/1
Load Memory from A	LMAD d	0 1 1 0 0 1 0 1 0 0 de da da da de da da da da da da da	A→M		2/2
Load Memory from A, Increment Y	LMAIY(X)	000101000x	$A \rightarrow M, Y + 1 \rightarrow Y(X \rightarrow SPX)$	NZ	1/1
Load Memory from A, Decrement Y	LMADY(X)	001101000x	$A \rightarrow M, Y - 1 \rightarrow Y(X \rightarrow SPX)$	NB	1/1
Exchange Memory and A	XMA(XY)	0010000y x	M↔A, (X↔SPX)		1/1
Exchange Memory and A	XMAD_d	0 1 1 0 0 0 0 0 0 0 d9 d8 d7 d6 d5 d4 d3 d2 d1 do	M↔A		2/2
Exchange Memory and B	XMB(XY)	00110000y x	M↔B, (X↔SPX)		1/1

Note) (XY) and (χ) have the meaning as follows:

(1) The instructions with (XY) have 4 mnemonics and 4 object codes for each. (example of LAM (XY) is given below.)

MNEMONIC	V	×	FUNCTION
LAM	0	0	
LAMX	0	1	X ↔ SPX
LAMY	1	0	Y⇔SPY
LAMXY	1	1	X ++SPX, Y ++SPY

(2) The instructions with (x) have 2 mnemonics and 2 object codes for each. (example of LMAIY(X) is given below.)

MNEMONIC	×	FUNCTION
LMAIY	0	
LMAIYX	1	X ↔SPX

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Add Immediate to A	Al i	101000i3i2i1i0	A+i→A	OVF	1/1
Increment B	IB	0001001100	B+1→B	NZ	1/1
Decrement B	DB	0011001111	B – 1 → B	NB	1/1
Decimal Adjust for Addition	DAA	0010100110			1/1
Decimal Adjust for Subtraction	DAS	0010101010			1/1
Negate A	NEGA	0001100000	Ā+1→A		1/1
Complement B	СОМВ	0101000000	B→B		1/1
Rotate Right A with Carry	ROTR	0010100000			1/1
Rotate Left A with Carry	ROTL	0010100001			1/1
Set Carry	SEC	0011101111	1→CA		1/1
Reset Carry	REC	0011101100	0→CA		1/1
Test Carry	TC	0001101111		CA	1/1
Add A to Memory	AM	0000001000	M+A→A	OVF	1/1
Add A to Memory	AMD d	0 1 0 0 0 1 0 0 0 ds dz dz ds ds ds ds dz dz dz dz	M+A→A	OVF	2/2
Add A to Memory with Carry	AMC	0000011000	M+A+CA→A	OVF	1/1
Add A to Memory with Carry	AMCD d	O 1 O O O 1 1 O O O de da d7 d6 d5 d4 d3 d2 d1 do	M+A+CA→A	OVF	2/2
Subtract A from Memory with Carry	SMC	0010011000	M-A-CA→A	NB	1/1
Subtract A from Memory with Carry	SMCD d	0 1 1 0 0 1 1 0 0 0 dy dy d7 d6 d5 d4 d3 d2 d1 d0	M-A-CA→A	NB	2/2
OR A and B	OR	0101000100	A∪B →A		1/1
AND Memory with A	ANM	0010011100	A∩M→A	NZ	1/1
AND Memory with A	ANMD d	0 1 1 0 0 1 1 1 0 0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	A∩M→A	NZ	2/2
OR Memory with A	ORM	0000001100	A∪M→A	NZ	1/1
OR Memory with A	ORMD d	0 1 0 0 0 0 1 1 0 0 ds ds d7 d6 d5 d4 d3 d2 d1 d0	A∪M→A	NZ	2/2
EOR Memory with A	EORM	0000011100	A⊕M→A	NZ	1/1
EOR Memory with A	EORMD d	0 1 0 0 0 1 1 1 0 0 dg dg d7 d6 d5 d4 d3 d2 d1 d0	A⊕M→A	NZ	2/2

Table 26. Arithmetic Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCL
Immediate Not Equal to Memory	INEM i	000010i3i2i1i0	i≠M	NZ	1/1
Immediate Not Equal to Memory	INEMD i,d	O 1 O O 1 O i3 i2 i1 i0 da da d7 da d5 d4 d3 d2 d1 d0	i≠M	NZ	2/2
A Not Equal to Memory	ANEM	0000000100	A≠M	NZ	1/1
A Not Equal to Memory	ANEMD d	0 1 0 0 0 0 0 1 0 0 dg dg d7 dg d5 d4 d3 d2 d1 d0	A≠M	NZ	2/2
B Not Equal to Memory	BNEM	0001000100	B≠M	NZ	1/1
Y Not Equal to Immediate	YNEI i	000111i3i2i1i0	Y≠i	NZ	1/1
Immediate Less or Equal to Memory	ILEM i	000011i3i2i1i0	i≦M	NB	1/1
Immediate Less or Equal to Memory	ILEMD i,d	O 1 O O 1 1 i3 i2 i1 i0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	i≦M	NB	2/2
A Less or Equal to Memory	ALEM	0000010100	A≦M	NB	1/1
A Less or Equal to Memory	ALEMD d	0 1 0 0 0 1 0 1 0 0 dg dg d7 d6 d5 d4 d3 d2 d1 d0	A≦M	NB	2/2
B Less or Equal to Memory	BLEM	0011000100	B≦M	NB	1/1
A Less or Equal to Immediate	ALEI i	101011i3i2i1i0	A≤i	NB	1/1

Table 27. Compare Instruction

Table 28	RAM	Bit Manipulation	Instruction
I aute 20.	n A M	Dit manipulation	manuction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	CYCL
Set Memory Bit	SEM n	00100001 n ₁ n ₀	1→M(n)		1/1
Set Memory Bit	SEMD n,d	0 1 1 0 0 0 0 1 n n da da	1→M(n)		2/2
Reset Memory Bit	REM n	00100010nino	0→M(n)		1/1
Reset Memory Bit	REMD n,d	0 1 1 0 0 0 1 0 n 100 de da	0→M(n)		2/2
Test Memory Bit	TMn	00100011n ₁ n ₀		M(n)	1/1
Test Memory Bit	TMD n,d	0 1 1 0 0 0 1 1 n 1 n 0 de de d7 de d5 d4 d3 d2 d1 do		M(n)	2/2

Table 29.	ROM	Address	Instruction
-----------	-----	---------	-------------

OPERATION	MNEMO	NIC	OPERATION CODE	FUNCTION	STATUS	CYCLE
Branch on Status 1	BR	b	1 1 b7b6b5b4b3b2b1b0		1	1/1
Long Branch on Status 1	BRL	u	0 1 0 1 1 1 1 P3P2P1P0 de de d7 de d5 d4 d3 d2 d1 d0		1	2/2
Long Jump Unconditionally	JMPL	u	O 1 O 1 O 1 D 1 D3D2D1D0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0			2/2
Subroutine Jump on Status 1	CAL	а	0111858483828180		1	1/2
Long Subroutine Jump on Status 1	CALL	u	O 1 O 1 1 O D3P2P1Po d9 d8 d7 d6 d5 d4 d3 d2 d1 d0		1	2/2
Table Branch	TBR	р	001011p ₃ p ₂ p ₁ p ₀			1/1
Return from Subroutine	RTN		0000010000			1/3
Return from Interrupt	RTNI		0000010001	1-→I/E		1/3

Table 30. Input/Output Instruction

OPERATION	MNEMO	ONIC		C	PE	R/	TI	ON	CODE	FUNCTION	STATUS	CYCL
Set Discrete I/O Latch	SED		0	0	1	1	1	0	0100	1→D(Y)		1/1
Set Discrete I/O Latch Direct	SEDD	m	1	0	1	1	1	Ó	m3m2m1m0	1→D(m)		1/1
Reset Discrete I/O Latch	RED		0	0	0	1	1	0	0100	0→D(Y)		1/1
Reset Discrete I/O Latch Direct	REDD	m	1	0	0	1	1	0	m3m2m1m0	0-→D(m)		1/1
Test Discrete I/O Latch	TD		0	0	1	1	1	0	0000		D(Y)	1/1
Test Discrete I/O Latch Direct	TDD	m	1	0	1	0	1	0	m3m2m1m0		D(m)	1/1
Load A from R-Port Register	LAR	m	1	0	0	1	0	1	m3m2m1m0	R(m)→A		1/1
Load B from R-Port Register	LBR	m	1	0	0	1	0	0	m3m2m1m0	R(m)→B		1/1
Load R-Port Register from A	LRA	m	1	0	1	1	0	1	m3m2m1m0	A→R(m)		1/1
Load R-Port Register from B	LRB	m	1	0	1	1	0	0	m3m2m1m0	B→R(m)		1/1
Pattern Generation	P	P	0	1	1	0	1	1	P 3 P2 P1 P0			1/2

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
No Operation	NOP	00000000000			1/1
Start Serial	STS	0101001000			1/1
Stand-by Mode	SBY	0101001100			1/1
Stop Mode	STOP	0101001101			1/1

Table 31. Control Instruction

	R 8	Τ							C)															1	1							
R9	P.	0	1	2	3 4	4	5	6	7	8	9	A	В	С	D	E	F	0	1	1	2 3	-	5	56	7	8	9	A	B	С	D	E	F
	0	NO	PXSPX	XSPY XS	P AN KY E	M				AM				ORM								ANEM	4			AMD				ORND			
	1	RTI	RTNI		AL	EM				AMC				EORM								ALENO	4			AMCD				EORME			
	2						INE					(4)												INEM				(4)					
	3						ILE	м			ì	(4)						[_					ILEMO)	.	i	(4)					
	4	1	LBN		_	NEM				LAB				IB				COMB				OR				STS				SBY	STOP		
		1	AIY(X)			YY				LASPY				IY						_				JMPL				(4)					_
	6	NEG	^		R	ED	YN			USPX							TC	-						BRL				(4)					
0	8	-	XMA	(VV)		e	EM				_	(4) n(2			T 1.4	n(2)		XMAD						AD n(21		EMO	(4)	(2)		MD	-(2)	_
	9	+	LAN			-	MA(SMC		10(2		ANM		11(2)	-	LAND				EMAD	_		-	SMCD	and set of the set	5 11	(2)	ANND	MU	1(2)	
	A	BOT	RINOTL	(,,,,)				AA		Johne		DAS		~~~~			LAY	0	L				4	LMID		i(4							
	B	+	1.				TB	_				(4)												P		44		(4)					
	С	+	XME	(XY)	BL	.EM				LBA							DB																
		LM.	ADY(X	5	S	YY				LYA	-						DY	1															
	E	TC	5		s	εD				LXA				REC			SEC	1						CAL			а	6)					
	F	T	.				LW	}			i	4)						1															
	0	1					LB				i	(4)																					
	1						LYI				i	(4)]															
	2						LX					(4)																					
	3						LA					(4)																					
	4						LB				m	·																					
	5						LA				m																						
	6	 					RE				m																						
1	7	+					LA Al	MH			m							1						BR			ь	8)					
	8	+										(4) (4)																					
	A	+					TD					(4)						ł															
	B	+					AL					(4)						1															
	c	+					LR				m					- 1		1															
	D	+					LR				m					-		1															
	E	1					SE	DD			m					1		1															
	F	t -					XN	IRA			m	(4)						1															

Table 32. Op-Code Map

Instruction

Instruction

Instruction (2 word/2 cycle)

Instruction

PRECAUTION TO USE THE EPROM ON-PACKAGE 4 BIT SINGLE CHIP MICROCOMPUTER

Please pay attention to the followings, since this MCU has special structure with pin socket on the package.

 Don't apply high static voltage or surge voltage over MAX-IMUM RATINGS to the socket pins as well as the LSI pins.

If not, that may cause permanent damage to the device.

- (2) When using this in production like mask ROM type single chip microcomputer, pay attention to the followings to keep the good contact between the EPROM pins and socket pins.
 - (a) When soldering the LSI on a print circuit board, the recommended condition is

Temperature: lower than 250°C

Time : within 10 sec.

Over time/temperature may cause the bonding solder of socket pin to melt and the socket pin may drop.

- (b) Note that the detergent or coating will not get in the socket during flux washing or board coating after soldering, because that may cause bad effect on socket contact.
- (c) Avoid permanent application of this under the condition of vibratory place and system.
- (d) The socket, inserted and pulled repeatedly loses its contactability. It is recommended to use new one when applied in production.

Item	Type name	HD614P080S	нмс	5404C	HMCS	404AC
Minimum instructio execution	n	1.33 µs	2	μs	1.3	3 μs
Power su	oply voltage	4.5 to 5.5 V	4 to	6 V	4.5 t	0 6 V
ROM		 4,096 words x 10 bits (using standard EPROM 2764) 8,192 words x 10 bits (using standard EPROM 27128) 		4,096 word Mask		
RAM		576 digits x 4 bits		256 digit	s x 4 bits	
1/0	Standard pins	All pins are "without pull-up MOS (NMOS open drain)".		ts "without pull- MOS", or "CMO		open drain)",
pin circuit	High voltage pins	All pins are "without pull-down MOS (PMOS open drain)"	Each pin selec or "with pull-o	ts "without pull- lown MOS."	down MOS (PM(DS open drain)"
Clock ger	erator	Crystal resonator or ceramic filter resonator	Crystal resona oscillator	tor, ceramic filte	r resonator, or re	esistance
Package		Shrink type 64-pin EPROM on package (DC-64SP). The base chip pins are com- patible with those of the HMCS404C/HMCS404AC.		4-pin dual-in-line stic package (FP-		(DP-64S) or
	Туре	DC-64SP	DP-64S	FP-64	DP-64S	FP-64
	Occupied area (mm)	23 x 57.3	17 x 58	19.6 x 25.6	17 x 58	19.6 x 25.6
	High from stand-off	7.5 (max.) EPROM on package	5.1 (max)	2.9 (max)	5.1 (max.)	2.9 (max.)

Table 33 Difference between the HD614P080S and HMCS404C/HMCS404AC


EVALUATION CHIP FOR 4-BIT SINGLE-CHIP MICROCOMPUTERS

HD44850E


The HD44850E is an evaluation chip for 4-bit single-chip microcomputer, HMCS40 series. Its function is equivalent to HMCS45C except that it doesn't contain ROM. Instead, it has the function to address external memory (ROM or RAM). User can handle this evaluation chip by writing program into external program memory as well as the HMCS40 series chip in which program has been written. User program and system can be debugged by connecting this evaluation chip with external program memory in which user program is written to user systems.

The HD44850E provides 12-bit address outputs (A_0 to A_{11} terminals) and 10-bit instruction input pins (O_1 to O_{10} terminals) for the external program memory. ϕ and TSTP pins are required for debugging programs, and H43, CMOS and D/E pins for selecting applicable chips.

- APPLICABLE CHIPS HMCS42C, 43C, 44C, 45C
- FUNCTION
- Instruction Characteristics etc.; Same as the HMCS45C
- Address External ROM (2k)
- Address Output; Direct interface with EPROM (Ao to Ai)
- Instruction Input; EPROM or CMOS RAM or NMOS RAM (O, to O₁₀)
 - Direct interface with TTL
- CMOS/PMOS Selecting Input Pin
- Timer Halt Input
- I/O Enable/Disable Selecting Pin at Halt
- Output Pins except Address Output and Clock Open Drain
 Output
- Address Output, Clock; CMOS Output
- Input Pins; Inputs with no Pull up MOS







(Top View)

PIN NAME

: Address Output
: Instruction Input
: Word Timing
: Timer Stop Input
: HMCS43/45A Selection
: CMOS/PMOS Selection
: I/O Enable/Disable Selection Input in the Hait
Mode
: I/O Common Port
: Output Port
: I/O Common Port
: Oscillator
: Interrupt
: External Reset
: Halt Pin
: Power Supply
: Ground

HD44857E

The HD44857E is an evaluation chip for 4-bit single-chip microcomputer, HMCS40 series. Its function is equivalent to HMCS47C except that it doesn't contain ROM and RAM. Instead, it has the function to address external memory, program memory (ROM or RAM) and data memory (RAM).

User can handle this evaluation chip by writing program into external program memory as well as the HMCS40 series chip in which program has been written.

The HD44857E provides address/instruction pins $(A_0/O_1 \text{ to } A_9/O_{10}, A_{10}/A_{11} \text{ terminals})$ for the external program memory, and address/bus pins $(Y_1/S_{11} \text{ to } Y_4/S_{14}, X_1/S_{21} \text{ to } X_4/S_{24})$, timing signal ϕ_1, ϕ_2 pins for accessing data RAM.

 ϕ and TSTP pins are required for debugging programs, and CMOS and D/E pins for selecting applicable chips.

APPLICABLE CHIPS


HMCS42C, 43C, 44C, 45C, 46C, 47C

FUNCTION


- Instruction Characteristics etc.; Same as the HMCS47C
- Address External ROM (max; 4k words)
- Access External Data RAM (max; 256 digits)
- CMOS/PMOS Selecting Input Pin for evaluating PMOS
- Timer Stop Input
- I/O Enable/Disable Selecting Input Pin at Halt
- External ROM/RAM Access Pin; CMOS Pin All Output Pins except these are Open Drain Output.
- Input Pin; Input with no Pull up MOS

PIN NAME

(1)	A ₀ /O ₁ to A ₉ /O ₁₀ :	Access pins for user program external memory. Divide 1 instruction cycle by two. The first half is the address from A_0 to A_0 and the latter half is instruction inputs from O_1 to O_{10} .
(2)	A ₁₀ /A ₁₁ :	Access pins for external user program memory. Divide 1 instruction cycle by two. The first half is A_{10} and the latter half is A_{11} .
(3)	A ₁₁ • :	Unusable. Be "open" always.
		Access pins for data RAM. Divide 1 in-
		struction cycle by two. The first half (X,
		to X ₄) is for selecting RAM file and the
		latter half (S21 to S24) is bus signal for
		writing data into RAM.
(5)	Y,/S., to Y./S.,:	Access pins for data RAM. Divide 1 in-
		struction cycle by two. The first half (Y,
		to Y ₄) is for selecting RAM digit and the
		latter half (S ₁₁ to S ₁₄) is bus signal for
		reading data from RAM to evaluation
		chip.
(6)	φ, φ ₁ , φ ₂ :	Clock signal
		Timer stops with timer stop input or
		"H" level, and operates with "L" level.
(8)	CMOS :	CMOS/PMOS selecting pin
(9)	D/E :	Selecting I/O state at halt
(10)	R ₀₀ to R ₅₃ :	I/O common pins (I/O pins)
(11)	Reo to Rea :	Output pins (I/O pins)
(12)		I/O common pins (I/O pins)
		Oscillator (input)
		Oscillator (output)
(15)		Interrupt input pin
		External reset input
		Halt pin
(18)	TEST :	"H" level always







(Top View)

(19) TOVF	: Time overflow. "open".	Not	use	usually.	Be
(20) V _{CC} (21) GND	: Power supply : Ground				

HD44797E

The HD44797E is an evaluation chip for 4-bit single-chip microcomputer LCD-III/IV. The HD44797E has the same logical functions as LCD-III/IV except that its ROM is external. All I/O pins are open drain.


The HD44197E provides^{(12-bit} address outputs (A_0 to A_{11} terminals) and 5-bit instruction input pins (O_1/O_6 to O_6/O_{10} pins) for the external program memory. ϕ and TSTP pins are required for debugging programs, and SELECT pin for selecting applicable chips.


APPLICABLE CHIPS LCD-III, LCD-IV

- FUNCTION
- Instruction Characteristics etc.; Same as LCD-III, LCD-IV
- Address External ROM (4k)
- I/O Pins (D, R, INT_o, INT₁); Open Drain

PIN NAME

V ₁ , V ₂ , V ₃	: Power Supply for LCD
OSC,	: External Clock Input Pin
HLT	: Halt Pin
Roo to Roa	: Input Port
R ₁₀ to R ₂₃	: I/O Port
R ₃₀ to R ₃₃	: Output Port
D ₀ to D ₁₃	: I/O Port
D ₁₄ /XO, D ₁₅ /XI	: I/O Port or Clock Input Pin for Timer
INT ₀ , INT ₁	: Interrupt
COM ₁ to COM ₄	: Common Signal Pin
SEG ₁ to SEG ₃₂	: Segment Signal Pin
A ₀ to A ₁₁	: Program Memory Access Pin
$0_{1}/0_{6}$ to $0_{5}/0_{1}$: Instruction Input Pin
ϕ, ϕ_1, ϕ_2	: Clock Signal
TSTP	: Timer/Prescaler Stop Signal Pin
SELECT	: Applicable Chips Selecting Pin





NEW DEVICES

HMCS404AC (HD614048)

The HMCS404AC is a CMOS 4-bit single-chip microcomputer which is a member of the HMCS400 series.

The HMCS404AC is a high speed version of the HMCS404C. The HMCS404AC has efficient and powerful architecture and

its software is very similar to the HMCS40 series. This microcomputer provides variety of on-chip resources such as ROM, RAM, I/O, two timer/counters and a serial interface to perform in wide users' applications.

The HMCS404AC also has the characteristics of high speed and low power dissipation and which I/O pins are able to drive fluorescent display tube directly.

HARDWARE FEATURES


- 4-bit Architecture
- 4,096 Words x 10-bit ROM
- 256 Digits x 4-bit RAM
- 58 I/O Pins, including 26 high voltage I/O pins (40V Max)
- Two Timer/Counters
 - 11-bit Prescaler
 - 8-bit Free Running Timer
- 8-bit Auto-Reload Timer/Event Counter
- Clock Synchronous 8-bit Serial Interface
 - **Five Interrupt Sources**
 - External
 - Timer/Counter
 - Serial Interface
- Subroutine Stack
- Up to 16 levels including interrupts
- High Speed Operation
- Minimum Instruction Execution Time 1.33 µs

2

2

1

- Two Low Power Dissipation Modes
 - Standby Stops instruction execution while keeping clock oscillation and interrupt functions in operation.
 - Stop Stops instruction execution and clock oscillation while retaining RAM data
- On-Chip Oscillator
- External Connection of Crystal or Ceramic Filter (externally drivable)
- SOFTWARE FEATURES
- Instruction Set Similar to and More Powerful than HMCS40 Series; 99 Instructions
- High Programming Efficiency with 10-bit ROM/Word; 79 instructions are single word instructions
- Direct Branch to All ROM Area
- Direct or Indirect Addressing to All RAM Area
- Subroutine Nesting Up to 16 Levels Including Interrupts
- Binary and BCD Arithmetic Operation
- Powerful Logical Arithmetic Operation
- Pattern Generation Table Look Up Capability —
- Bit Manipulation for Both RAM and I/O




VERSATILE PROGRAM DEVELOPMENT SUPPORT TOOLS

(FP-64)


- H68SD Series Macro Assembler
- H68SD5-use Emulator (With Real Time Trace Function)
- EPROM On Package Microcomputer
 - Mask options are fixed as follows:
 - I/O pin : Open drain
 - Oscillator : Crystal Oscillator or Ceramic Filter Oscillator (externally drivable)
- Divider : Divided-by-8

297

PIN ARRANGEMENT (Top View)



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Value	Unit	Note
V _{CC}	-0.3 to +7.0	V	
	-0.3 to V _{CC} +0.3	V	3
νT	V_{CC} -45 to V_{CC} +0.3	v	4
ΣIO	50	mA	5
$-\Sigma I_0$	150	mA	6
I ₀	15	mA	7, 8
	4	mA	9, 10
-l ₀	6	mA	9, 11
ļ	30	mA	9, 12
T _{opr}	-20 to +75	°C	
T _{stg}	-55 to +125	°C	
		$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Permanent damage may occur if "Absolute Maximum Ratings" are exceeded. Normal operation should be under the conditions of (Note 1) "Electrical Characteristics". If these conditions are exceeded, it may cause the malfunction and affect the reliability of LSI.

(Note 2) All voltages are with respect to GND.

(Note 3) Applied to standard pins.

(Note 4) Applied to high voltage pins.

Total allowance of input current is the total sum of input current which flow in from all I/O pins to GND simultaneously. (Note 5)

Total allowance of output current is the total sum of the output current which flow out from V_{CC} to all I/O pins simultaneously. (Note 6)

(Note 7) Maximum input current is the maximum amount of input current from each I/O pin to GND.

(Note 8) Applied to $D_0 \sim D_3$ and R3 ~ R8. (Note 9) Maximum output current is the maximum amount of output current from V_{CC} to each I/O pin. (Note 10) Applied to $D_0 \sim D_3$ and R3 ~ R8. (Note 11) Applied to $D_0 \sim D_3$ and R3 ~ R8. (Note 11) Applied to $R0 \sim R2$. (Note 12) Applied to $D_4 \sim D_{15}$.

ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 4.5V to 6V, GND = 0V, V_{disp} = V_{CC}-40V to V_{CC}, Ta = -20 to +75°C, if not specified.)

ltem			T . O		Value)		
	Symbol Pin Name	Test Conditions	min	typ	max	Unit	Note	
Input "High"		RESET, SCK, INTo, INT1		0.7V _{CC}	-	V _{CC} +0.3	v	
Voltage	∨ін	SI		0.7V _{CC}	-	V _{CC} +0.3	V	
	put "High" VIH put "Low" VIL put "Low" VIL put "Low" VOH put "Low" VOH put "Low" VOL put/Output put/Output put/Output put/Output put/Output put/Output put/Sitage put/Output put/Sitage Sitage put/Sitage Sit	OSC1		V _{CC} -0.5		V _{CC} +0.3	V	
Input "Low"		RESET, SCK, INTo, INT1		-0.3	-	0.22V _{CC}	v	
Voltage	VIL	SI		-0.3	-	0.22V _{CC}	v	
		OSC1		-0.3	-	0.5	V	
Output "High"			—I _{OH} = 1.0 mA	$V_{CC}-1.0$	-	_	V	
Voltage	Voн	SCK, SO	-l _{OH} = 0.01 mA	V _{CC} -0.3	-	_	V	
Output ''Low'' Voltage	V _{OL}	SCK, SO	I _{OL} = 1.6 mA	_	-	0.4	v	
Input/Output Leakage Current	ļI _{IL} Į	RESET, SCK, INT0, INT1 SI, SO, OSC1	V _{in} = 0 V to V _{CC}	_	-	1	μΑ	1
Current Dissipation in Active Mode	Icc	V _{CC}	V _{CC} = 5 V f _{osc} = 6 MHz	-	-	3.0	mA	2, 6
Current	I _{SBY1}	V _{cc}	Maximum Logic Operation V _{CC} = 5 V f _{osc} = 6 MHz	_	_	1.8	mA	3, 6
Dissipation in Standby Mode	I _{SBY2}	V _{CC}	Minimum Logic Operation V _{CC} = 5 V f _{osc} = 6MHz	-	-	1,35	mA	4, 6
Current Dissipation in Stop Mode	I _{stop}	V _{CC}	$V_{in} (\overline{TEST}) = V_{CC} - 0.3 V \text{ to } V_{CC}$ $V_{in} (RESET) = 0V \text{ to } 0.3 V$	-	-	10	μΑ	5
Stop Mode Retain Voltage	V _{stop}	V _{cc}		2	-	· -	v	

y.

(Note 1)	Pull-up MOS curre	ent and output	buffer current are excluded.
(Note 2)	The MCU is in the	reset state. Th	e input/output current does not flow.
	Test Conditions:	MCU state;	 Reset state in Operation Mode
		Pin state;	 RESET, TEST V_{CC} voltage
			• $D_0 \sim D_3$, R3 \sim R9 $\cdots V_{CC}$ voltage
			• D ₄ ~D ₁₅ , R0~R2, R _{A0} , R _{A1} V _{disp} voltage
(Note 3)	The timer/counter	r operate with	the fastest clock and input/output current does not flow.
	Test Conditions:	MCU state;	Standby Mode
			 Input/Output; Reset state
			• TIMER-A; ÷2 prescaler divide ratio
			 TIMER-B; +2 prescaler divide ratio
			SERIAL Interface ; Stop
		Pin state;	RESET GND voltage
			TEST ···· V CC voltage
			• $D_0 \sim D_3$, $R3 \sim R9 \cdots V_{CC}$ voltage
			D ₄ ~D ₁₅ , R0~R2, R _{A0} , R _{A1} ··· V _{disp} voltage
(Note 4)	The timer/counter	r operate with	the slowest clock and input/output current does not flow.
	Test Conditions:	MCU state;	Standby Mode
			Input/Output; Reset state
			 TIMER-A; ÷2048 prescaler divide ratio
			 TIMER-B; ÷2048 prescaler divide ratio
			SERIAL Interface ; Stop
		Pin state;	RESET GND voltage
			• TEST V _{CC} voltage
			• D ₀ ~D ₃ , R3~ R9 V _{CC} voltage
			• D ₄ ~D ₁₅ , R0~R2, R _{A0} , R _{A1} V _{disp} voltage
(Note 5)	Pull-down MOS co	urrent is exclud	
			Discipation in Operation mode and Standby mode are estimat

(Note 6) When fosc=x[MHz], the Current Dissipation in Operation mode and Standby mode are estimated as follows:

max. value
$$(f_{osc}=x[MHz]) = \frac{x}{6}x max. value (f_{osc}=6[MHz])$$

• INPUT/OUTPUT CHARACTERISTICS FOR STANDARD PIN $(V_{CC} = 4.5V \text{ to } 6V, GND = 0V, V_{disp} = V_{CC} - 40V \text{ to } V_{CC}, Ta = -20 \text{ to } +75^{\circ}C$, if not specified.)

Item	Sumbol	Pin Name	Test Conditions		Value		11-14	
nem	Symbol	Pin Name	Test Conditions	min	typ	max	Unit	Note
Input "High" Voltage	V _{iH}	Do ~ D3 , R3 ~ R5, R9		0.7V _{cc}	-	V _{CC} +0.3	v	
Input "Low" Voltage	VIL	Do ~ D3, R3 ~ R5, R9	· · · · · · · · · · · · · · · · · · ·	-0.3	-	0.22V _{cc}	v	
Output "High" Vou	Vau	Do ∼ D3, R3 ∼ R8	—I _{ОН} = 1.0 mA	V _{cc} -1.0	_	-	v	1
Voltage	чон	$D_0 \sim D_3$, R3 ~ R8	—I _{OH} = 0.01 mA	V _{cc} -0.3	-	-	v	1
Output "Low" Voltage	Vol	$\begin{array}{l} D_0 \sim D_3,\\ R3 \sim R8 \end{array}$	I _{OL} = 1.6 mA	-	-	0.4	v	
Input/Output Leakage Current	µ _i ∟($\begin{array}{c} D_0 \sim D_3,\\ R3 \sim R9 \end{array}$	V _{in} = 0V to V _{CC}	-	-	1	μΑ	2
Pull-Up MOS Current	-l _p	$\begin{array}{c} D_0 \sim D_3, \\ R3 \sim R9 \end{array}$	$V_{cc} = 5V$ $V_{in} = 0V$	30	60	120	μA	3

(Note 1) Applied to I/O pins with "CMOS" Output selected by mask option. (Note 2) Pull-up MOS current and output buffer current are excluded. (Note 3) Applied to I/O pins "with Pull-up MOS" selected by mask option.

• INPUT/OUTPUT CHARACTERISTICS FOR HIGH VOLTAGE PIN

(V_{CC} = 4.5V to 6V, GND = 0V, V_{disp} = V_{CC}-40V to V_{CC}, Ta = -20 to +75°C, if not specified.)

Item	Symbol	Pin Name	Test Conditions		Value		Unit	Note
	Symbol	FiniName	Test Conditions	min	typ	max		Note
Input "High" Voltage	VIH	D4 ~ D15, R1 R2, R _{A0} , R _{A1}		0.7V _{CC}	-	V _{cc} +0.3	v	
Input "Low" Voltage	VIL	D4~D15 , R1 R2, R _{A0} , R _{A1}		V _{CC} -40	-	0.22V _{CC}	v	
	C		$-I_{OH}$ =15mA, V _{CC} =5V ± 10%	V _{CC} -3.0	-	-	V	
Output "High" VOH	D4 ~ D15	I _{OH} =9mA	V _{CC} -2.0	-	-	V		
Voltage	∙он	R0 ~ R2	-I _{OH} =3mA, V _{CC} =5V ± 10%	V _{CC} -3.0	-	-	V	
		10 112	—I _{OH} =1.8 mA	V _{CC} -2.0	-	-	V	
Output "Low"		D4~D15 R0~R2	$V_{disp} = V_{CC} - 40V$	-	-	V _{cc} -37	v	1
Voltage VoL		D4~D15 R0~R2	150k Ω to V _{CC} -40V	-	-	V _{cc} -37	v	2
Input/Output Leakage Current	I _{1⊏}	D4~D15 R0~R2 R _{A0} , R _{A1}	$V_{in} = V_{CC} - 40V$ to V_{CC}	_	-	20	μA	3
Pull Down MOS Current	۱ _d	D4~D15 R0~R2 R _{A0} , R _{A1}	V _{disp} = V _{CC} -35V V _{in} = V _{CC}	125	250	500	μΑ	4

(Note 1) Applied to I/O pins "with Pull-down MOS" selected by mask option. (Note 2) Applied to I/O pins "without Pull-down MOS (PMOS Open Drain)" selected by mask option.

(Note 3) Pull-down MOS current and output buffer current are excluded.

(Note 4) Applied to I/O pins "with Pull-down MOS" selected by mask option.

item	Symbol	Pin Name	Test Conditions		Value	Unit	Note	
Item	Symbol	Fin Name	Test Conditions	min	typ	max	Onit	Note
Oscillation Frequency	f _{osc}	OSC1, OSC2		0.4	6	6.2	MHz	
Instruction Cycle Time	t _{cyc}			1.29	1.33	20	μs	
Oscillator Stabilization Time	t _{RC}	OSC1, OSC2		-	_	20	ms	1
External Clock "High" Level Width	^t CPH	O\$C1		70	-		ns	2
External Clock "Low" Level Width	tCPL	OSC1		70	-	-	ns	2
External Clock Rise Time	t _{CPr}	OSC1		_	_	20	ns	2
External Clock Fall Time	t _{CPf}	OSC1		_	-	20	ns	2
INTo "High" Level Width	tIOH	INTO		2	-	_	t _{cyc}	3
INTo "Low" Level Width	t _{IOL}	INT ₀		2	-	_	t _{cyc}	3
INT1 "High" Level Width	t _{I1H}	INT ₁		2	-	_	t _{cyc}	3
INT1 "Low" Level Width	t _{i1L}	INT1		2	-	_	t _{cyc}	3
RESET "High" Level Width	t _{RSTH}	RESET		2	-	-	t _{cyc}	4
Input Capacitance	C _{in}	all pins	f = 1 MHz V _{in} = 0 V	-	-	15	pF	
RESET Fall Time	t _{RSTf}			-	-	20	ms	4

• AC CHARACTERISTICS (V_{CC}=4.5V to 6V, GND = 0V, V_{disp} = V_{CC}-40V to V_{CC}, Ta = -20 to +75°C, if not specified.)

(Note 1) Oscillator stabilization time is the time until the oscillator stabilizes after V_{CC} reaches 4.5V at "Power-on", or after RESET input level goes "High" by resetting to quit the stop mode by MCU reset. The circuits used to measure the value are described below. When using crystal or ceramic filter oscillator, please ask a crystal oscillator maker's or ceramic filter maker's advice because oscillator stabilization time depends on the circuit constant and stray capacity.





Ceramic filter : CSA6.00MG (Murata)

: 30pF ± 20%

(Note 3)

Rf : 1MΩ ± 2% C1 : 30pF ± 20%

C2


Crystal: 6.0MHz NC-18C (Nihon Denpa Kogyo)


 $Rf : 1M\Omega \pm 2\%$


C1 : 20pF ± 20%

C2 : 20pF ± 20%

(Note 2)







• SERIAL INTERFACE TIMING CHARACTERISTICS

(V_{CC}=4.5V to 6V, GND = 0V, V_{disp} = V_{CC}-40V to V_{CC}, Ta = -20 to +75°C, if not specified.)

At Transfer Clock Output


Item	Item Sumbol Bir		Test		Value	Unit	N 1	
	Symbol	Pin Name	Conditions	min	typ	max	Unit	Note
Transfer Clock Cycle Time	t _{Scyc}	SCK	(Note 2)	1		-	t _{cyc}	1, 2
Transfer Clock "High" Level Width	t _{SCKH}	SCK	(Note 2)	0.5	-	-	t _{Scyc}	1, 2
Transfer Clock "Low" Level Width	tSCKL	SCK	(Note 2)	0.5	-	-	t _{Scyc}	1, 2
Transfer Clock Rise Time	t _{SCKr}	SCK	(Note 2)	-	-	100	ns	1, 2
Transfer Clock Fall Time	tSCKf	SCK	(Note 2)	-	-	100	ns	1, 2
Serial Output Data Delay Time	t _{DSO}	SO	(Note 2)	-	-	250	ns	1, 2
Serial Input Data Set-up Time	t _{SSI}	SI		300	-	-	ns	1
Serial Input Data Hold Time	t _{HSI}	SI		150		_	ns	1

At Transfer Clock Input

Item	Sumbol	Symbol Pin Name Conditions			Value		Unit	Note
	Symbol	Pin Name	Conditions	min	typ	max	Unit	Note
Transfer Clock Cycle Time	t _{Scyc}	SCK		1	-	-	t _{cyc}	1
Transfer Clock "High" Level Width	tscкн	SCK		0.5	-	-	t _{Scyc}	1
Transfer Clock "Low" Level Width	t _{SCKL}	SCK		0.5	-	-	t _{Scyc}	1
Transfer Clock Rise Time	tsckr	SCK		_	-	100	ns	1
Transfer Clock Fall Time	tsckf	SCK		-		100	ns	1
Serial Output Data Delay Time	t _{DSO}	SO	(Note 2)	-	-	250	ns	1, 2
Serial Input Data Set-up Time	t _{SSI}	SI		300	_		ns	1
Serial Input Data Hold Time	t _{HSI}	SI		150	-	-	ns	1

(Note 1) Timing Diagram of Serial Interface


Timing Load Circuit




* $V_{CC}-2.0V$ and 0.8V are the threshold voltage for transfer clock output. 0.7 V_{CC} and 0.22 V_{CC} are the threshold voltage for transfer clock input.


(Note 2)

 $\begin{array}{c|c} Vcc\\ R_L = 2.6k\Omega\\ \hline \\ C = R \\ \hline \\ 30pF \\ \hline \\ 12k\Omega \\ \hline \\ T \\ \hline \\ T \\ \hline \end{array} \begin{array}{c} Vcc\\ R_L = 2.6k\Omega\\ \hline \\ r \\ r \\ T \\ \hline \end{array}$





305



 $-I_{OH}$ min. vs. (V_{CC} - V_{OH}) Characteristics (D₄ ~ D₁₅ Pins)

DESCRIPTION OF PIN FUNCTIONS

Input and output signals of MCU are described below.

GND, V_{CC}, V_{d isp}

These are Power Supply Pins. Connect GND pin to Earth (0V) and apply V_{CC} power supply voltage to V_{CC} pin. V_{disp} is an power supply for high voltage Input/Output pins with maximum voltage of V_{CC} -40V. V_{disp} pin can be also used as R_{A1} pin by mask option. For details, see "INPUT/OUTPUT".

TEST

 \overline{TEST} pin is not for user's application. \overline{TEST} must be connected to V_{CC} .

RESET

RESET pin is used to reset MCU. For details, see "RESET".

• OSC1, OSC2


These are Input pins to the internal oscillator circuit. They can be connected to crystal, or ceramic filter resonator. For details, see "INTERNAL OSCILLATOR CIRCUIT."

D-port (D₀ to D₁₅)

D-port is a 1-bit Input/Output common port. D_0 to D_3 are standard type, D_4 to D_{15} are for high voltage. Each pin has the mask option to select its circuit type. For details, See "INPUT/OUTPUT".

R-port (R0 to RA)

R-port is a 4-bit Input/Output port. (only RA is 2-bit construction.) R0 and R6 to R8 are output ports, R9 to RA are input ports, and R1 to R5 are Input/Output common ports. R0 to R2 and RA are the high voltage ports, R3 to R9 are the standard ports. Each pin has the mask option to select its circuit type. R32, R33, R40, R41 and R42 are also available as



 $-I_{OH}$ min. vs. (V_{CC} - V_{OH}) Characteristics (RO ~ R2 Pins)

 $\overline{INT_0}$, $\overline{INT_1}$, \overline{SCK} , SI and SO respectively. For details, see "INPUT/OUTPUT".

• INT₀, INT₁

These are the input pins to interrupt MCU operation externally. $\overline{INT_1}$ can be used as an external event input pin for TIMER-B. $\overline{INT_0}$ and $\overline{INT_1}$ are also available as R_{32} , and R_{33} respectively. For details, See "INTERRUPT".

SCK, SI, SO

These are Transfer clock I/O pin (SCK), serial data input pin (SI) and serial data output pin (SO) used for serial interface. SCK, SI, and SO are also available as R_{40} , R_{41} and R_{42} respectively. For details, see "SERIAL INTERFACE".

ROM MEMORY MAP

MCU includes 4096 words \times 1,0 bits ROM. ROM memory map is illustrated in Fig. 1 and described in the following paragraph.

• Vector Address Area \$0000 to \$000F

When MCU is reset or an interrupt is serviced, the program is executed from the vector address. Program the JMPL instructions branching to the starting addresses of reset routine or of interrupt routines.

Zero-Page Subroutine Area \$0000 to \$003F

CAL instruction allows to branch to the subroutines in \$0000 to \$003F.

Pattern Area \$0000 to \$0FFF

 ${\bf P}$ instruction allows referring to the ROM data in \$0000 to \$0FFF as a pattern.

Program Area \$0000 to \$0FFF





Fig. 1 ROM Memory Map

RAM MEMORY MAP

MCU includes 256 digits \times 4 bits RAM as the data area and stack area. In addition to these areas, interrupt control bits

and special registers are also mapped on the RAM memory space. RAM memory map is illustrated in Fig. 2 and described in the following paragraph.






Fig. 2 RAM Memory Map

	bit 3	bit 2	bit 1	bit 0	
0	IMO (IM of INT ₀)	IFO (IF of INT _o)	RSP (Reset SP Bit)	I∕E (Interrupt Enable Flag)	\$000
1	IMTA (IM of TIMER-A)	IFTA (IF of TIMER-A)	IM1 (IM of INT ₁)	IF1 (IF of INT ₁)	\$001
2	Not Used	Not Used	IMTB (IM of TIMER-B)	IFTB (IF of TIMER-B)	\$002
3	Not Used	Not Used	IMS (IM of SERIAL)	IFS (IF of SERIAL)	\$003

IF : Interrupt Request Flag

IM : Interrupt Mask

I/E : Interrupt Enable Flag

SP : Stack Pointer

(Note) Each bit in Interrupt Control Bits Area is set by SEM/SEMD instruction, is reset by REM/REMD instruction and is tested by TM/TMD instruction. It is not affected by other instructions. Furthermore, Interrupt Request Flag is not affected by SEM/SEMD instruction, The content of Status becomes invarid when "Not Used" bit is tested.

Fig. 3 Configuration of Interrupt Control Bit Area

Interrupt Control Bit Area \$000 to \$003

This area is used for interrupt controls, and is illustrated in Fig.3. It is accessable only by RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software.

Special Register Area \$004 to \$00B


Special Register is a mode or a data register for the external interrupt, the serial interface, and the timer/counter. These registers are classified into 3 types: Write-only, Read-only, and Read/Write as shown in Fig. 2. These registers cannot be accessed by RAM bit manipulation instruction.

Data Area \$020 to \$0DF

16 digits of \$020 to \$02F are called memory register (MR) and accessable by LAMR and XMRA instructions.

• Stack Area \$3C0 to \$3FF

Stack Area is used for LIFO stacks with the contents of the program counter (PC), status (ST) and carry (CA) when processing subroutine call and interrupt. As 1 level requires 4 digits, this stack area is nested to 16 level-stack max. The data pushed in the stack and LIFO stack state are provided in Fig. 4. The program counter is restored by RTN and RTNI instructions. Status and Carry are restored only by RTNI instruction. The area, not used for stacking, is available as a data area.



ST; Status CA; Carry

Fig. 4 Configuration of Memory Register, Stack Area and Stack Position

REGISTER AND FLAG

The MCU has nine registers and two flags for the CPU operations. They are illustrated in Fig. 5 and described in the following paragraphs.

Accumulator (A), B Register (B)

Accumulator and B Register are 4-bit registers used to hold the results of Arithmetic Logic Unit (ALU), and to transfer data to/from memories, I/O and other registers.

W Register (W), X Register (X), Y Register (Y)

W Register is 2-bit, and X and Y Register are 4-bit registers used for indirect addressing of RAM. Y register is also used for D-port addressing.

• SPX Register (SPX), SPY Register (SPY)

SPX and SPY Register are 4-bit registers used to assist X and Y Register respectively.


Carry (CA)

Carry (CA) stores the overflow of ALU generated by the arithmetic operation. It is also affected by SEC, REC, ROTL and ROTR instructions.

During interrupt servicing, Carry is pushed onto the stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

• Status (ST)

Status (ST) holds the ALU overflow, ALU non-zero and the results of bit test instruction for the arithmetic or compare instruction. It is used for a branch condition of BR, BRL, CAL or CALL instructions. The value of the Status remains unchanged until the next arithmetic, compare or bit test instruction is executed. Status becomes "1" after the BR, BRL, CAL or CALL instruction has been executed (irrespective of its execution/ skip). During the interrupt servicing, Status is pushed onto the



stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

• Program Counter (PC)

Program Counter is a 14-bit binary counter for ROM addressing.

• Stack Pointer (SP)

Stack Pointer is used to point the address of the next stacking area up to 16 levels.

The Stack Pointer is initialized to locate \$3FF on the RAM address, and is decremented by 4 as data pushed into the stack, and incremented by 4 as data restored back from the stack.

INTERRUPT

The MCU can be interrupted by five different sources: the external signals ($\overline{INT_0}$, $\overline{INT_1}$), timer/counter (TIMER-A, TIMER-B), and serial interface (SERIAL). In each sources, the Interrupt Request Flag, Interrupt Mask and interrupt vector address will be used to control and maintain the interrupt request. The Interrupt Enable Flag is also used to control the total interrupt operations.

Interrupt Control Bit and Interrupt Service

The interrupt control bit is mapped on \$000 to \$003 of the RAM address and accessable by RAM bit manipulation instruction. (The Interrupt Request Flag (IF) cannot be set by software.) The Interrupt Enable Flag (I/E) and Interrupt Request Flag (IF) are set to "0", and the Interrupt Mask (IM) is set to "1" at the initialization by MCU reset.

Fig. 6 shows the interrupt block diagram. Table 1 shows the interrupt priority and vector addresses, and Table 2 shows the conditions that the interrupt service is executed by any one of the five interrupt sources.

The interrupt request is generated when the Interrupt Request Flag is set to "1" and the Interrupt Mask is "0". If the Interrupt Enable Flag is "1", then the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the five interrupt sources.

Fig. 7 shows the interrupt services sequence, and Fig. 8 shows the interrupt flowchart. If the interrupt is requested, the instruction finishes its execution in the first cycle. The Interrupt Enable Flag is reset in the second cycle. In the second and third cycles, the Carry, Status and Program Counter are pushed onto the stack. In the third cycle, the instruction is executed again after jumping to the vector address.

In each vector address, program JMPL instruction to branch to a starting address of the interrupt routine. The Interrupt Request Flag which caused the interrupt service has to be reset by software in the interrupt routine.




Fig. 6 Interrupt Circuit Block Diagram


Table 1.	Vector	Addresses and	Interrupt	Priority

Reset / Interrupt	Priority	Vector addresses
RESET	-	\$0000
INT ₀	1	\$0002
ÎNT ₁	2	\$0004
TIMER-A	3	\$0006
TIMER-B	4	\$0008
SERIAL	5	\$000C

Table 2.	Conditions	of	Interrupt	Service

INT ₀	ÎNT ₁	TIMER-A	TIMER-B	SERIAL
1	1	1	1	1
1	0	0	0	0
*	1	0	0	0
*	*	1	0	0
*	*	*	1	0
*	*	*	*	1
	INT。 1 * * * *	INT₀ INT₁ 1 1 1 0 * 1 * 1 * * * * * * * * * *	INTo INT1 TIMER-A 1 1 1 1 0 0 * 1 0 * 1 0 * 1 0 * * 1 * * 1 * * 1	INTo INT1 TIMER-A TIMER-B 1 1 1 1 1 0 0 0 * 1 0 0 * 1 0 0 * * 1 0 * * 1 0 * * * 1

* Don't care



Interrupt Enable Flag (I/E: \$000,0)

The Interrupt Enable Flag controls enable/disable of all interrupt requests as shown in Table 3. The Interrupt Enable Flag is reset by the interrupt servicing and set by RTNI instruction.

Table 3. Interrupt Enable Flag

Interrupt Enable Flag	Interrupt Enable/Disable
0	Disable
1	Enable

External Interrupt (INT₀, INT₁)

To use external interrupt, select $R_{32}/\overline{INT_0}$, $R_{33}/\overline{INT_1}$ port for $\overline{INT_0}$, $\overline{INT_1}$ mode by setting the Port Mode Register (PMR: \$004).

The External Interrupt Request Flags (IF0, IF1) are set at the falling edge of $\overline{INT_0}$, $\overline{INT_1}$ inputs.

 $\overline{INT_1}$ input can be used as a clock signal input of TIMER-B. Then, TIMER-B counts up at each falling edge of input. When using $\overline{INT_1}$ as TIMER-B external event, an External Interrupt Mask (IM1) has to be set so that the interrupt request by $\overline{INT_1}$ will not be accepted.

- External Interrupt Request Flag (IF0: \$000,2, IF1: \$001,0) The External Interrupt Request Flags (IF0, IF1) are set at the falling edges of INT₀, INT₁ inputs respectively.
- External Interrupt Mask (IMO: \$000,3, IM1: \$001,1)

The External Interrupt Mask is used to mask the external interrupt requests.

Table 4. External Interrupt Request Flag

External Interrupt Request Flags	Interrupt Requests
0	No
1	Yes

Table 5. External Interrupt Mask

External Interrupt Masks	Interrupt Requests
0	Enable
1	Disable (masks)

Port Mode Register (PMR: \$004)

The Port Mode <u>Regi</u>ster is a 4-bit write-only register which controls the $R_{32}/\overline{INT_0}$ pin, $R_{33}/\overline{INT_1}$ pin, R_{41}/SI pin and R_{42}/SO pin as shown in Table 6. The Port Mode Register will be initialized to \$0 by MCU reset, so that all these pins are set to a port mode.

Table 6. F	Port Mode	Register
------------	-----------	----------

D /INT nin	
$ R_{33}/INT_1$ pin	
Used as R ₃₃ port input/output pin	
Used as INT ₁ input pin	
R ₃₂ /INT ₀ pin	
Used as R32 port input/output pin	
Used as INT _o input pin	

PMR	D (CLaia
bit 1	R ₄₁ /SI pin
0	Used as R41 port input/output pin
1	Used as SI input pin

PMR	P /SO pin
bit 0	R ₄₂ /SO pin
0	Used as R ₄₂ port input/output pin
1	Used as SO output pin




Fig. 8 Interrupt Servicing Flowchart

SERIAL INTERFACE

The serial interface is used to transmit/receive 8-bit data serially. This consists of the Serial Data Register, the Serial Mode Register, the Octal Counter and the multiplexer, as illustrated in Fig. 9. Pin R_{40}/\overline{SCK} and the transfer clock signal are controlled by the Serial Mode Register. Contents of the Serial Data Register can be written into or read out by the software. The data in the Serial Data Register can be shifted synchronous-

ly with the transfer clock signal.

The serial interface operation is initiated with STS instruction. The Octal Counter is reset to \$0 by STS instruction. It starts to count at the falling edge of the transfer clock (\overline{SCK}) signal and increments by one at the rising edge of the \overline{SCK} . When the Octal Counter is reset to \$0 after eight transfer clock signals, or discontinued transmit/receive operation by resetting the Octal Counter, the SERIAL Interrupt Request Flag will be set.




Fig. 9 Serial Interface Block Diagram

Serial Mode Register (SMR: \$005)

The Serial Mode Register is a 4-bit write-only register. This register controls the R_{40}/\overline{SCK} and the prescaler divide ratio as the transfer clock source as shown in Table 7.

The Write Signal to the Serial Mode Register controls the operating state of serial interface.

The Write Signal to the Serial Mode Register stops the transfer clock applied to the Serial Data Register and the Octal Counter. And it also reset the Octal Counter to \$0 simultaneously.

When the Serial Interface is in the "Transfer State", the Write Signal to the Serial Mode Register causes to quit the data transfer and to set the SERIAL Interrupt Request Flag.

Contents of the Serial Mode Register will be changed on the second instruction cycle after writing into the Serial Mode Register. Therefore, it will be necessary to execute the STS instruction after the data in the Serial Mode Register has been changed completely. The Serial Mode Register will be reset to S0 by MCU reset.

Serial Data Register (SRL: \$006, SRU: \$007)

The Serial Data Register is an 8-bit read/write register. It consists of a low-order digit (SRL:\$006) and a high-order digit (SRU: \$007).

The data in the Serial Data Register will be output from the LSB side at SO pin synchronously with the falling edge of the transfer clock signal. At the same time, external data will be input from the LSB side at SI pin to the Serial Data Register synchronously with the rising edge of the transfer clock. Fig. 10 shows the I/O timing chart for the transfer clock signal and the data.

The writing into/reading from the Serial Data Register during its shifting causes the validity of the data.

Therefore complete data transmit/receive before writing into/reading from the serial data register.

SMR		
Bit 3		
0	Used as R40 port input/output pir	
1	Used as SCK input/output pin	

Table 7. Serial Mode Register

SMR		Transfer Clock				
Bit 2	Bit 1	Bit O	R40/SCK Port	Clock Source	Prescaler Divide Ratio	System Clock Divide Ratio
0	0	0	SCK Output	Prescaler	÷ 2048	÷ 4096
0	0	1	SCK Output	Prescaler	÷ 512	÷ 1024
0	1	0	SCK Output	Prescaler	÷ 128	÷ 256
0	1	1	SCK Output	Prescaler	÷ 32	÷ 64
1	0	0	SCK Output	Prescaler	÷ 8	÷ 16
1	0	1	SCK Output	Prescaler	÷ 2	÷ 4
1	1	0	SCK Output	System Clock	-	÷ 1
1	1	1	SCK Input	External Clock	-	_




Fig. 10 Serial Interface I/O Timing Chart

• SERIAL Interrupt Request Flag (IFS: \$003, 0)

The SERIAL Interrupt Request Flag will be set after the eight transfer clock signals or transmit/receive discontinued operation by resetting the Octal Counter.

• SERIAL Interrupt Mask (IMS: \$003, 1)

The SERIAL Interrupt Mask masks the interrupt request.

Table 8. SERIAL Interrupt Request Flag

SERIAL Interrupt Request Flag	Interrupt Request
0	No
1	Yes

Table 9.	SERIAL	Interrupt Mask
----------	--------	----------------

SERIAL Interrupt Mask	Interrupt Request
0	Enable
11	Disable (mask)

• Selection of the Operation Mode

Table 10 shows the operation mode of the serial interface. Select a combination of the value in the Port Mode Register and the Serial Mode Register according to Table 10.

Initialize the serial interface by the Write Signal to the Serial Mode Register, when the Operation Mode is changed.

• Operating State of Serial Interface

The serial interface has 3 operating states as shown in Fig. 11. The serial interface gets into "STS waiting state" by 2 ways: one way is to change the operation mode by changing the data in the Port Mode Register, the other is to write data into the Serial Mode Register. In this state, the serial interface does not operate although the transfer clock is applied. If STS instruction is executed, the serial interface changes its state to "SCK waiting state".

In the "SCK waiting state", the falling edge of first transfer clock affects the serial interface to get into "transfer state", while the Octal Counter counts-up and the Serial Data Register shifts simultaneously. As an exception, if the clock continuous output mode is selected, the serial interface stays in "SCK waiting state" while the transfer clock outputs continuously.

The Octal Counter becomes "000" again by 8 transfer clocks or execution of STS instruction, so that the serial interface gets back into the "SCK waiting state", and SERIAL Interrupt Request Flag is set simultaneously.

When the internal transfer clock is selected, the transfer clock output are triggered by the execution of STS instruction, and it stops after 8 clocks.

Example of Transfer Clock Error Detection

The serial interface functions abnormally when the transfer clock was disturbed by external noises. In this case, the transfer clock error can be detected in the procedure shown in Fig. 12.

If more than 9 transfer clocks are applied by the external noises in the "SCK waiting state", the state of the serial interface shifts as the following sequence: first "transfer state" (while 1 to 7 transfer clocks), second "SCK waiting state" (at 8th transfer clock) and third "transfer state" again. Then reset the SERIAL Interrupt Request Flag, and make "STS waiting state" by writing to the Serial Mode Register. SERIAL Interrupt Request Flag is set again in this procedure, and it shows that the transfer clock was invalid and that the transmit/receive data were also invalid.

Table 10.	Serial	Interface	Operation	Mode
-----------	--------	-----------	-----------	------

SMR	PMR		Seciel Later for Oracia Mart	
Bit 3	Bit 1	Bit O	Serial Interface Operating Mode	
1	0	0	Clock Continuous Output Mode	
1	0	1	Transmit Mode	
1	1	0	Receive Mode	
1	1 1		Transmit/Receive Mode	




Fig. 12 Example of Transfer Clock Error Detection




Fig. 13 Timer/Counter Block Diagram

TIMER-A Operation

After TIMER-A is initialized to \$00 by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after TIMER-A is counted up to \$FF, TIMER-A is set to \$00 again, and generating overflow output. This leads to setting TIMER-A Interrupt Request Flag (IFTA: \$001, 2) to "1". Therefore, this timer can function as an interval timer periodically generating overflow output at every 256th clock signal input.

The clock input signals to TIMER-A are selected by the Timer Mode Register A (TMA: \$008).

TIMER-B Operation

Timer Mode Register B (TMB: \$009) is used to select the auto-reload function and the prescaler divide ratio of TIMER-B as the input clock source. When the external event input is used as an input clock signal to TIMER-B, select the $R_{33}/\overline{INT_1}$ as $\overline{INT_1}$ and set the External Interrupt Mask (IM1) to "1" to prevent the external interrupt request from occurring.

TIMER-B is initialized according to the value written into the Timer Load Register by software. TIMER-B counts up at every clock input signal. When the next clock signal is applied to TIMER-B after TIMER-B is set to \$FF, TIMER-B will be initialized again and generate overflow output. In this case if the auto-reload function is selected. TIMER-B is initialized according to the value of the Timer Load Register. Else if the autoreload function is not selected, TIMER-B goes to \$00. TIMER-B Interrupt Request Flag (IFTB: \$002,0) will be set at this overflow output.

• Timer Mode Register A (TMA: \$008)

The Timer Mode Register A is a 3-bit write-only register. The TMA controls the prescaler divide ratio of TIMER-A clock input, as shown in Table 11.

The Timer Mode Register A is initialized to \$0 by MCU reset.

• Timer Mode Register B (TMB: \$009)

The Timer Mode Register B is a 4-bit write-only register. The Timer Mode Register B controls the selection for the autoreload function of TIMER-B and the prescaler divide ratio, and the source of the clock input signal, as shown in Table 12.

The Timer Mode Register B is initialized to \$0 by MCU reset. The operation mode of TIMER-B is changed at the second instruction cycle after writing into the Timer Mode Register B.

Therefore, it is necessary to program the write instruction to TLRU after the content of TMB is changed.

	ТМА		Proceeding Divide Destin
Bit 2	Bit 1	Bit 0	Prescaler Divide Ratio
0	0	0	÷2048
0	0	1	÷1024
0	1	0	÷ 512
0	1	1	÷ 128
1	0	0	÷ 32
1	0	1	÷ 8
1	1	0	÷ 4
1	1	1	÷ 2

Table 11. Timer Mode Register A

Table 12 Timer Mede Pesister B

	I able	12. Lim	er Mode Register B		
ТМВ			Automaland Europtica		
	Bit 3		Auto-reload Function		
	0		No		
	1		Yes		
	тмв		Prescaler Divide Ratio,		
Bit 2	Bit 1	Bit 0	Clock Input Source		
0	0	0	÷2048		
0	0	1	÷ 512		
0	1	0	÷ 128		
0	1	1	÷ 32		
1	0	0	÷ 8		
1	0	1	÷ 4		
1	1	0	÷ 2		
1	1	1	INT ₁ (External Event Input)		

• TIMER-B (TCBL: \$00A, TCBU: \$00B) TLRL: \$00A, TLRU: \$00B)

TIMER-B consists of an 8-bit write-only Timer Load Register, and an 8-bit read-only Timer/Event Counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a highorder digit (TCBU: \$00B, TLRU: \$00B).

The Timer/Event Counter can be initialized by writing data into the Timer Load Register. In this case, write the low-order digit first, and then the high-order digit. The Timer/Event Counter is initialized at the time when the high-order digit is written. The Timer Load Register will be initialized to \$00 by the MCU reset.

The counter value of TIMER-B can be obtained by reading

the Timer/Event Counter. In this case, read the high-order digit first, and then the low-order digit. The count value of low-order digit is latched at the time when the high-order digit is read.

TIMER-A Interrupt Request Flag (IFTA: \$001, 2)

The TIMER-A Interrupt Request Flag is set by the overflow output of TIMER-A.

TIMER-A Interrupt Mask (IMTA: \$001, 3)

TIMER-A Interrupt Mask prevents an interrupt request generated by TIMER-A Interrupt Request Flag.

TIMER-A Interrupt Request Flag	Interrupt Request
0	No
1	Yes

Table 14.	TIMER-A	Interrupt Mask
-----------	---------	----------------

TIMER-A Interrupt Mask	Interrupt Request	
0	Enable	
1	Disable (Mask)	

TIMER-B Interrupt Request Flag (IFTB: \$002, 0)

The TIMER-B Interrupt Request Flag is set by the overflow output of TIMER-B.

TIMER-B Interrupt Mask (IMTB: \$002, 1)

TIMER-B Interrupt Mask prevents an interrupt request generated by TIMER-B Interrupt Request Flag.




Fig. 14 Mode Register Configuration and Function

Table 15.	TIMER-B	Interrupt	Request Flag	
-----------	---------	-----------	--------------	--

TIMER-B Interrupt Request Flag	Interrupt Request	
0	No	
1	Yes	

Table 16. TIMER-B Interrupt Mask

TIMER-B Interrupt Mask	Interrupt Request	
0	Enable	
1	Disable (Mask)	

INPUT/OUTPUT

The MCU provides 58 Input/Output pins, and they are consist of 32 standard pins and 26 high voltage pins. Each standard pin may have one of three mask options: (A) "Without pullup MOS (NMOS open drain)", (B) "With pull-up MOS", or (C) "CMOS". And also each high voltage pin may have one of two mask options: (D) "Without pull-down MOS (PMOS open drain)", or (E) "With pull-down MOS". As pull-down MOS is connected to internal V_{disp} line, select R_{A1}/V_{disp} pin as V_{disp} with mask option when at least one high voltage pin is selected as "With pull-down MOS" option.

When any Input/Output common pin is used as input pin, it is necessary to select the mask option and output data as shown in Table 18.

• Output Circuit Operation of Standard Pins with 'With pull--up MOS'' Option

Fig. 15 shows the circuit used in the standard pins with "with pull-up MOS" option.

By execution of the output instruction, the write pulse will be generated, and be applied to the addressed port. This pulse will turn "ON" the PMOS (B) to make the transient time shorten to obtain "High level", if the output data is changed from "0" to "1". In this case, the "write pulse" allows the PMOS (B) to turn "ON" as long as 1/8 instruction cycle. While "write pulse" is "0", pull-up MOS (C) may retain the output in high level.

The \overline{HLT} signal becomes "0" in stop mode, so that MOS (A) (B) (C) turn "OFF".






Fig. 15 Output Circuit Operation of Standard Pins with "with Pull-up MOS" Option


- HMCS404AC

Table 17 I/O Pin Circuit Type





(Note) In the stop mode, HLT signal is "0" and I/O pins are in high impedance state.



(Note) In the stop mode, HLT signal is "0", HLT signal is "1" and I/O pins are in high impedance state.

I/O pin circuit type		Possibility of Input	Available pin condition for input	
	CMOS	No		
Standard pins	Without pull-up MOS (NMOS open drain)	Yes	"1"	
	With pull-up MOS	Yes	"1"	
High voltage pins	Without pull-down MOS (PMOS open drain)	Yes	"0"	
	With pull-down MOS	Yes	"0"	

Table 18 Data Input from Input/Output Common Pins

• D-port

D-port is 1-bit I/O port, and it has 16 Input/Output common pins. It can be set/reset by the SED/RED and SEDD/REDD instructions, and can be tested by the TD and TDD instructions. Table 17 shows the classification of standard pins, high voltage pins and the Input/Output pins circuit types.

R-port

R-port is 4-bit I/O port. It provides 20 input/output common pins, 16 output-only pins, and 6 input-only pins. Data input is processed using the LAR and LBR instructions and data output is processed using the LRA and LRB instructions. The MCU will not be affected by writing into the input-only and/or non-existing ports, invalid data will be read by reading from the output-only and/or non-existing ports.

The R32, R33, R40, R41 and R42 pins are also used as the $\overline{INT0}$, $\overline{INT1}$, \overline{SCK} , SI and SO pins respectively. Table 17 shows the classification of standard pins, high voltage pins and Input/Output pins circuit types.

RESET

The MCU is reset by setting RESET pin to "1". At power ON or recovering from stop mode, apply RESET input more than t_{RC} to obtain the necessary time for oscillator stabilization. In other cases, the MCU reset requires at least two instructions cycle time of RESET input.

Table 19 shows initialized items by MCU reset and each status after reset.

Items		Initial value by MCU reset	Contents	
Program counter (PC)		\$0000	Execute program from the top of ROM address.	
Status (ST)			"1"	Enable to branch with conditional branch instructions.
Stack pointer (SP)		\$3FF	Stack level is 0.	
	Standard pin	(A) Without pull- up MOS	"1"	Enable to input.
		(B) With pull-up MOS	"1"	Enable to input
		(C) CMOS	"1"	-
I/O pin output register	High voltage pin	(D) Without pull- down MOS	"0"	Enable to input.
		(E) With pull- down MOS	"0"	Enable to input.
	Interrupt Enable Flag (I/E)		"0"	Inhibit all interrupts.
Interrupt flag	Interrupt Request Flag (IF)		"0"	No interrupt request.
	Interrupt Mask (IM)		"1"	Mask interrupt request.
	Port Mode Register (PMR)		"0000"	See Item "Port Mode Register".
Mada resistor	Serial Mode Register (SMR)		"0000"	See Item "Serial Mode Register".
Mode register	Timer Mode Register A (TMA)		''000''	See Item "Timer Mode Register A".
	Timer Mode Register B (TMB)		"0000"	See Item "Timer Mode Register B".
Timer/Counter, Serial interface	Prescaler		\$000	_
	Timer/Counter A (TCA)		\$00	
	Timer/Event Counter B (TCB)		\$00	-
	Timer Load Register (TLR)		\$00	-
	Octal Counter	r	"000"	-

Table 19 Initial Value by MCU Reset

(Note) MCU reset affects to the rest of registers as follows:

item		After recovering from STOP mode by MCU reset	After MCU reset except for the left condition	
Carry	(CA)			
Accumulator	(A)	The second of the items hafter		
B Register	(B)	The contents of the items before MCU reset are not retained.	The contents of the items before MCU reset are not retained.	
W Register	(W)	It is necessary to intialize them	It is necessary to initialize them	
X/SPX Registers	(X/SPX)	by software again.	by software again.	
Y/SPY Registers	(Y/SPY)	-		
Serial Data Register	(SR)	Same as above	Same as above	
RAM		The contents of RAM before MCU reset (just before STOP instruction) are retained.	Same as above	

HMCS404AC -

INTERNAL OSCILLATOR CIRCUIT

Fig. 16 gives internal oscillator circuit. The oscillator type can be selected from a crystal oscillator or a ceramic filter

oscillator without mask option. In any cases, external clock operation is available.





Fig. 16 Internal Oscillator Circuit

Oscillator Circuit

Table 20 Examples of Oscillator Circuit

Circuit configuration Remarks Oscillator OSC, External clock operation OSC, Open Ceramic filter CSA6.00MG (Murata) C OSC1 $Rf:1M\Omega\pm 2\%$ Ceramic C1 : 30pF±20% filter Ceramic filter C2 : 30pF±20% oscillator · Wiring between these pins and elements should be as short as possible, OSC₂ and never cross the other wirings, (Refer to Fig. 17) C₂ π GND С $Rf: 1M\Omega \pm 2\%$ OSC1 C1:10~22pF±20% C2:10~22pF±20% OSC₂ Crystal: ATcut parallel resonance crystal C₂ $\frac{1}{1}$ Crystal C_o: 7pF max. GND oscillator R_s : 100 Ω max. f : 2.0 ~ 6.2MHz • Wiring between these pins should be as short as possible, and AT cut parallel resonance crystal never cross the other wirings. (Refer to Fig. 17) 000 $+ + \infty$ C. Rs OSC, OSC, Ċ.





LOW POWER DISSIPATION MODE

The MCU provides two low power dissipation modes, that is, a Standby mode and a Stop mode. Table 21 shows the function of the low power dissipation mode, and Fig. 18 shows the diagram of the mode transition.

Fig. 17 Recommendable Layout of Crystal and Ceramic Filter

Table 21	Low Power	Dissination	Mode	Function

Low Power Dissipation Mode	Instruction	Oscillator circuit	Instruction execution	Register, Flag	Interrupt function	RAM	Input/ Output pin	Timer/ Counter, Serial Interface	Recovering method
Standby mode	SBY instruction	Active	Stop	Retained	Active	Retained	Retained	Active	RESET Input, Interrupt request
Stop mode	STOP instruction	Stop	Stop	RESET ¹⁾	Stop	Retained	High* ²⁾ impedance	Stop	RESET Input

*1) As the MCU recovers from STOP mode by RESET input, the contents of the flags and registers are initialized according to Table 19.

*2) A high voltage pin with a pull-down MOS option is pulled down to the V_{disp} power supply by the pull-down MOS. As the MOS is ON, a pull-down MOS current flows when a voltage difference between the pin and the V_{disp} voltage exists. This is the additional current to the current dissipation in Stop Mode (I_{stop}).

*3) As a I/O circuit is active, a I/O current possibly flows according the state of I/O pin. This is the additional current to the current dissipation in Standby Mode (I_{SBY1}, I_{SBY2}).




Fig. 18 MCU Operation Mode Transition

Standby Mode

The SBY instruction puts the MCU into the Standby mode. In the Standby mode, the oscillator circuit is active and timer/ counter and serial interface continue working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM and Input/Output pins retain the state they had just before going into the Standby mode.

The Standby mode is canceled by the MCU reset or interrupt request. When canceled by the interrupt request, the MCU becomes an active mode and executes the instruction next to the SBY instruction. At this time, if the Interrupt Enable Flag is "1", the interrupt is executed. If the Interrupt Enable Flag is "0", the interrupt request is held on and the normal instruction execution continues.

Fig. 19 shows the flowchart of the Standby Mode.

Stop Mode

The STOP instruction brings the MCU into the Stop mode. In this mode the oscillator circuit and every function of the MCU stop.

The Stop mode is canceled by the MCU reset. At this time, as shown in Fig. 20, apply the RESET input for more than t_{RC} to get enough oscillator stabilization time. (Refer to the "AC CHARACTERISTICS".) After the Stop mode is canceled, RAM retains the state it had just before going into the Stop mode. The other hand, Accumulator, B Register, W Register, X/SPX Registers, Y/SPY Registers, Carry and Serial Data Register don't retain the contents.




Fig. 19 MCU Operating Flowchart




Fig. 20 Timing Chart of Recovering from Stop Mode

RAM ADDRESSING MODE

As shown in Fig. 21, the MCU provides three RAM addressing modes; Register Indirect Addressing, Direct Addressing and Memory Register Addressing.

• Register Indirect Addressing


The combined 10-bit contents of W Register, X Register and Y Register is used as the RAM address in this mode.

Direct Addressing


The direct addressing instruction consists of two words and the second word (10 bits) following Op-code (the first word) is used as the RAM address.

Memory Register Addressing

The Memory Register Addressing can access 16 digits (Memory Register: MR) from \$020 to \$02F by using the LAMR and XMRA instruction.



(a) Register Indirect Addressing



(b) Direct Addressing






Fig. 21 RAM Addressing Mode

ROM ADDRESSING MODE AND P INSTRUCTION

The MCU has four kinds of ROM addressing modes as shown in Fig. 22.

Direct Addressing Mode

The program can branch to any addresses in the ROM memory space by using JMPL, BRL or CALL instruction. These instruction replace 14-bit program counter (PC_{13} to PC_0) with 14-bit immediate data.

Current Page Addressing Mode

ROM memory space is divided into 256 words in each page starting from \$0000. The program branches to the address in the same page using BR instruction. This instruction replace the lower-order eight bits of program counter (PC_7 to PC_9) with 8-bit immediate data. The branch destination by BR


instruction on the boundary between pages is in the next page. Refer to Fig. 24.

• Zero Page Addressing Mode


The program branches to the zero page subroutine area, which is located on the address from \$0000 to \$003F, using CAL instruction. When CAL instruction is executed, 6-bit immediate data is placed in low-order six bits of program counter (PC₆ to PC₀) and "O's" are placed in high-order eight bits (PC₁₃ to PC₆).

• Table Data Addressing


The program branches to the address determined by the contents of the 4-bit immediate data, accumulator and B register, using TBR instruction.




(a) Direct Addressing



(b) Current Page Addressing




(c) Zero Page Addressing





(d) Table Data Addressing

Fig. 22 ROM Addressing Mode

HMCS404AC








(b) Pattern Output



P Instruction

The P instruction refers ROM data addressed by Table Data Addressing, ROM data addressed also determine its destination. When bit 8 in referred ROM data is "1", 8 bits of referred



ROM data are written into the accumulator and B Register. When bit 9 is "1", 8 bits of referred ROM data are written into the R1 and R2 port output register. When both bit 8 and 9 are "1", ROM data are written into the accumulator and B Register and also to the R1 and R2 port output register at a same time.

The P instruction has no effect on the program counter.

INSTRUCTION SET

The HMCS400 series provide 99 instructions. These instructions are classified into 10 groups as follows;

- (1) Immediate Instruction
- (2) Register-to-Register Instruction
- (3) RAM Address Instruction
- (4) RAM Register Instruction
- (5) Arithmetic Instruction
- (6) Compare Instruction
- (7) RAM Bit Manipulation Instruction
- (8) ROM Address Instruction
- (9) Input/Output Instruction
- (10) Control Instruction

Fig. 24 The Branch Destination by BR Instruction on the Boundary between Pages

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	CYCLE
Load A from Immediate	LAII	100011i3i2i1i0	i—→A		1/1
Load B from Immediate	LBI i	1 0 0 0 0 0 i3 i2 i1 i0	i—→B		1/1
Load Memory from Immediate	LMID i,d	O 1 1 O 1 O i3 i2 i1 i0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	i→M		2/2
Load Memory from Immediate, Increment Y	LMIIY i	101001 i3 i2 i1 i0	i→M,Y+1→Y	NZ	1/1

Table 22. Immediate Instruction

Table 23.	Register-to-Register	Instruction
10010 20.	riegister to riegister	111311 0011011

OPERATION	MNEMONIC			OP	ER/	ATI	ON	с	OC)E			FUNCTION	STATUS	CYCLE
Load A from B	LAB	0	0	0	1	0	0	1	0) (D	0	B→A		1/1
Load B from A	LBA	0	0	1	1	0	0	1	0) (0	0	A→B		1/1
Load A from Y	LAY	0	0	1	0	1	0	1	1		1	1	Y→A		1/1
Load A from SPX	LASPX	0	0	0	1	1	0	1	0) (0	0	SPX→A		1/1
Load A from SPY	LASPY	0	0	0	1	0	1	1	0) (0	0	SPY→A		1/1
Load A from MR	LAMR m	1	0	0	1	1	1	m	3m	2	۱ıп	no	MR(m)→A		1/1
Exchange MR and A	XMRA m	1	0	1	1	1	1	m	3m	20	٦ı٣	no	MR(m)↔A		1/1

Table 24. RAM Address Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Load W from Immediate	LWI i	00111100i1i ₀	i—→W		1/1
Load X from Immediate	LXI i	100010i3i2i1i0	i—→X		1/1
Load Y from Immediate	LYI i	100001 i3 i2 i1 i0	i—→Y		1/1
Load X from A	LXA	0011101000	A—→X		1/1
Load Y from A	LYA	0011011000	A—→Y		1/1
Increment Y	IY	0001011100	Y+1→Y	NZ	1/1
Decrement Y	DY	0011011111	Y−1→Y	NB	1/1
Add A to Y	AYY	0001010100	Y+A→Y	OVF	1/1
Subtract A from Y	SYY	0011010100	Y−A→Y	NB	1/1
Exchange X and SPX	XSPX	0000000001	X↔SPX		1/1
Exchange Y and SPY	XSPY	0000000010	Y↔SPY		1/1
Exchange X and SPX,Y and SPY	XSPXY	0000000011	X↔SPX,Y↔SPY		1/1

Table 25. RAM Register Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	CYCLE
Load A from Memory	LAM(XY)	00100100yx	$M \rightarrow A, \begin{pmatrix} X \leftrightarrow SPX \\ Y \leftrightarrow SPY \end{pmatrix}$		1/1
Load A from Memory	LAMD d	O 1 1 0 O 1 O O O O O O d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	M→A		2/2
Load B from Memory	LBM(XY)	00010000y x	M→B, (X↔SPX)		1/1
Load Memory from A	LMA(XY)	00100101yx	A→M, (X↔SPX)		1/1
Load Memory from A	LMAD d	O 1 1 0 O 1 O 1 O 0 de da d7 d6 d5 d4 d3 d2 d1 d0	A→M		2/2
Load Memory from A, Increment Y	LMAIY(X)	000101000x	$A \rightarrow M, Y + 1 \rightarrow Y(X \leftrightarrow SPX)$	NZ	1/1
Load Memory from A, Decrement Y	LMADY(X)	001101000x	$A \rightarrow M, Y - 1 \rightarrow Y(X \rightarrow SPX)$	NB	1/1
Exchange Memory and A	XMA(XY)	0010000y x	M⊷A, (X↔SPX)		1/1
Exchange Memory and A	XMAD d	O 1 1 O O O O O O O O O O O O O O O O O	M↔A		2/2
Exchange Memory and B	XMB(XY)	00110000yx	M↔B, (X↔SPX)		1/1

Note) (XY) and (x) have the meaning as follows:

(1) The instructions with (XY) have 4 mnemonics and 4 object codes for each. (example of LAM (XY) is given below.)

MNEMONIC	Y	×	FUNCTION
LAM	0	0	
LAMX	0	1	X ↔ SPX
LAMY	1	0	Y⇔SPY
LAMXY	1	1	X ↔SPX, Y ↔SPY

(2) The instructions with (x) have 2 mnemonics and 2 object codes for each. (example of LMAIY(X) is given below.)

MNEMONIC	×	FUNCTION
LMAIY	0	
LMAIYX	1	X ⇔SPX

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	CYCLE
Add Immediate to A	Al i	101000i3i2i1i0	A+i→A	OVF	1/1
Increment B	IB	0001001100	B+1→B	NZ	1/1
Decrement B	DB	0011001111	B – 1 → B	NB	1/1
Decimal Adjust for Addition	DAA	0010100110			1/1
Decimal Adjust for Subtraction	DAS	0010101010			1/1
Negate A	NEGA	0001100000	Ā+1→A		1/1
Complement B	СОМВ	0101000000	B−→B		1/1
Rotate Right A with Carry	ROTR	0010100000			1/1
Rotate Left A with Carry	ROTL	0010100001			1/1
Set Carry	SEC	0011101111	1→CA		1/1
Reset Carry	REC	0011101100	0→CA		1/1
Test Carry	тс	0001101111		CA	1/1
Add A to Memory	AM	0000001000	M+A→A	OVF	1/1
Add A to Memory	AMD d	0 1 0 0 0 0 1 0 0 0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	M+A→A	OVF	2/2
Add A to Memory with Carry	AMC	0000011000	M+A+CA→A	OVF	1/1
Add A to Memory with Carry	AMCD d	O 1 O O O 1 1 O O O dg dg d7 d6 d5 d4 d3 d2 d1 d0	M+A+CA→A	OVF	2/2
Subtract A from Memory with Carry	SMC	0010011000	M-A-CA→A	NB	1/1
Subtract A from Memory with Carry	SMCD d	0 1 1 0 0 1 1 0 0 0 d ₉ d ₈ d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	M-A-CA→A	NB	2/2
OR A and B	OR	0101000100	A∪B →A		1/1
AND Memory with A	ANM	0010011100	A∩M→A	NZ	1/1
AND Memory with A	ANMD d	0 1 1 0 0 1 1 1 0 0 de de d7 de d5 d4 d3 d2 d7 d0	A∩M→A	NZ	2/2
OR Memory with A	ORM	0000001100	A∪M→A	NZ	1/1
OR Memory with A	ORMD d	0 1 0 0 0 0 1 1 0 0 dy dy d7 d6 d5 d4 d3 d2 d1 d0	A∪M→A	NZ	2/2
EOR Memory with A	EORM	0000011100	A⊕M→A	NZ	1/1
EOR Memory with A	EORMD d	O 1 O O O 1 1 1 O O dg dg d7 d6 d5 d4 d3 d2 d1 d0	A⊕M→A	NZ	2/2

Table 26. Arithmetic Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Immediate Not Equal to Memory	INEM i	000010i3i2i1i0	i≠M	NZ	1/1
Immediate Not Equal to Memory	INEMD i,d	O 1 O O 1 O i3 i2 i1 i0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	i≠M	NZ	2/2
A Not Equal to Memory	ANEM	0000000100	A≠M	NZ	1/1
A Not Equal to Memory	ANEMD d	0 1 0 0 0 0 0 1 0 0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	A≠M	NZ	2/2
B Not Equal to Memory	BNEM	0001000100	B≠M	NZ	1/1
Y Not Equal to Immediate	YNEI i	000111i3i2i1i0	Y≠i	NZ	1/1
Immediate Less or Equal to Memory	ILEM i	000011i3i2i1i0	i≦M	NB	1/1
Immediate Less or Equal to Memory	ILEMD i,d	O 1 O O 1 1 i3 i2 i1 i0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	i≦M	NB	2/2
A Less or Equal to Memory	ALEM	0000010100	A≦M	NB	1/1
A Less or Equal to Memory	ALEMD d	0 1 0 0 0 1 0 1 0 0 d ₉ d ₈ d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	A≦M	NB	2/2
B Less or Equal to Memory	BLEM	0011000100	B≦M	NB	1/1
A Less or Equal to Immediate	ALEI i	101011i3i2i1i0	A≦i	NB	1/1

Table 27. Compare Instruction

Table 28	RAM Bit	Manipulation	Instruction
10010 20.	THE DIT	manipalation	matraction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCL
Set Memory Bit	SEM n	00100001 n ₁ n ₀	1→M(n)		1/1
Set Memory Bit	SEMD n,d	0 1 1 0 0 0 0 1 n ₁ n ₀ d ₉ d ₈ d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	1→M(n)		2/2
Reset Memory Bit	REM n	00100010n1n0	0→M(n)		1/1
Reset Memory Bit	REMD n,d	0 1 1 0 0 0 1 0 n100 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	0→M(n)		2/2
Test Memory Bit	TM n	00100011n ₁ n ₀		M(n)	1/1
Test Memory Bit	TMD n,d	0 1 1 0 0 0 1 1 n1n0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0		M(n)	2/2

Table 29. ROM Address Instruction

OPERATION	MNEMC	NIC	OPERATION CODE	FUNCTION	STATUS	CYCLE
Branch on Status 1	BR	b	1 1 b7b6b5b4b3b2b1b0		1	1/1
Long Branch on Status 1	BRL	u	O 1 O 1 1 1 P3P2P1P0 de de d7 de d5 d4 d3 d2 d1 d0		1	2/2
Long Jump Unconditionally	JMPL	u	O 1 O 1 O 1 P3P2P1P0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0			2/2
Subroutine Jump on Status 1	CAL	а	0111a5a4a3a2a1a0		1	1/2
Long Subroutine Jump on Status 1	CALL	u	O 1 O 1 1 O P3P2P1P0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0		1	2/2
Table Branch	TBR	р	001011p ₃ p ₂ p ₁ p ₀			1/1
Return from Subroutine	RTN		0000010000			1/3
Return from Interrupt	RTNI		0000010001	1→I/E		1/3

Table 30. Input/Output Instruction

OPERATION	MNEMO	NIC		c	OPE	R/	TI	ON	CODE	FUNCTION	STATUS	CYCLE
Set Discrete I/O Latch	SED		0	0	1	1	1	0	0100	1→D(Y)		1/1
Set Discrete I/O Latch Direct	SEDD	m	1	0	1	1	1	0	m3m2m1m0	1→D(m)		1/1
Reset Discrete I/O Latch	RED		0	0	0	1	1	0	0100	0→D(Y)		1/1
Reset Discrete I/O Latch Direct	REDD	m	1	0	0	1	1	0	m3m2m1m0	0→D(m)		1/1
Test Discrete I/O Latch	TD		0	0	1	1	1	0	0000		D(Y)	1/1
Test Discrete I/O Latch Direct	TDD	m	1	0	1	0	1	0	m3m2m1m0		D(m)	1/1
Load A from R-Port Register	LAR	m	1	0	0	1	0	1	m3m2m1m0	R(m)→A		1/1
Load B from R-Port Register	LBR	m	1	0	0	1	0	0	m3m2m1m0	R(m)→B		1/1
Load R-Port Register from A	LRA	m	1	0	1	1	0	1	m3m2m1m0	A→R(m)		1/1
Load R-Port Register from B	LRB	m	1	0	1	1	0	0	m3m2m1m0	B→R(m)	<u> </u>	1/1
Pattern Generation	Р	p	0	1	1	0	1	1	P 3 P2 P1 P0			1/2

.

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLI
No Operation	NOP	0000000000			1/1
Start Serial	STS	0101001000		-	1/1
Stand-by Mode	SBY	0101001100		-	1/1
Stop Mode	STOP	0101001101		1	1/1

Table 31. Control Instruction

Table 32. Op-Code Map

1	R8											(0										1								1								
R9	1			1			3	4		5	6	7	Τ	8	9	A	TI	в	С	D	E	F	0	1	2	3	4	Τ	5 6	7	Τ	8	9	A	В	С	D	E	F
	0	NC	DPD	SPX	XS	PYX	SP	AN EM					A	M				1	ORM								ANEM	D			A	MD				ORMD			
	1	RT	N	RTN		_		ALEM					A	MC					ORM								ALEMO				A	NCD				EORMI			
	2									IN	M					i(4)				_	_			_					INEN	D		_	į	(4)					
	3									ILE	М					i(4)													ILEM	D			i	(4)					
	4		Ľ	BN	I(X	(Y)		BNEN	Ņ				L	AB					IB				COM	8			OR				S	TS				SBY	STOP		
	5	LN	A AI	Y(X)				AYY					U	SPY					IY			_							JMP	-			р	(4)					
	6	NEO	GA					RED					U	SPX			_					TC							CALL				p	(4)					
o	7			_		_	_			YN	EI				i	i(4)													BRL				р	(4)					
	8	Ł	×	M/	0	(Y)			SE	M	n(2)		R	EM	l n(2)			тм	n(2)		XMA				s	E	MD n	(2)	I	RE	M) n(2)		MD	n(:	2)
	9		L	AN	()	(Y)			u	MA			S	MC				/	NM				LAME				LMAC				5	ACD				ANMD			
	Α	RO	TR	IOTL							AAC					DAS						LAY							LMIC	-		i(4)							
	в						_			ŤΒ	R				P	(4)													P				p	4)			_		
	С		×	ME	3(>	(Y)		BLEM					L	BA			_		_			DB																	
	D	LN	1AE)Y(X	l			SYY				_	Tu	YA								DY]						CAL					6)					
	E	T	D					SED	Γ				L	KA			_	T	REC			SEC]						UAL				a	0)					
	F		Ľ	WI	i	(2)																																	
	0									LB	1				ī	(4)							Γ																
	1									LY					i	(4)]																
	2									LX					i	(4)							1																
	3	Γ								LA	I				1	(4)							1																
	4									LB	R				m	(4)]																
	5									LA	R				m	(4)]																
	6									RE	DD				m	(4)																							
	7									LA	MR				m	(4)	_												BR				ы	8)					
1	8									AI					i	(4)]						bn				0	0)					
	9									LM	IIY				i	(4)]																
	A									TD	D				m	(4)																							
	В								_	AL	E١			_	j	(4)]																
	С									LR	В				m	(4)	_]																
	D						_			LR	A				m	(4)	_																						
	Ε									SE	DD				m	(4)	_																						
	F									XN	RA				m	(4)							1																

MASK OPTION LIST

• Family Name HMCS404AC Package

□ FP-64 DP-64S

- A; Without Pull-up MOS (NMOS Open Drain) I/O Circuit Type
 - B; With Pull-up MOS
 - C; CMOS
 - D; Without Pull-down MOS (PMOS Open Drain)
 - E; With Pull-down MOS

Date of Order	
Customer	
Dept.	
Name	
ROM Code Name	
LSI Type Number (Hitachi's entry)	

				<u> </u>	1/0	OPTI	ON							1/0	OPTI	ON	
	ו אוי	IN	IPUT/OUTPUT	A	В	С	D	E	ן	'IN		IPUT/OUTPUT	A	В	С	D	E
(D °	Pins	Input/Output				0.000			R ₃₀		Input/Output					
1	D 1		Input/Output							R 31	11	Input/Output					
(Ο,	Standard	Input/Output			1			R3	R ₃₂	1 1	Input/Output					
(Ο,	Star	Input/Output	1		1				R 33	1 1	Input/Output					
1	7₄		Input/Output	1.63						R ₄₀	11	Input/Output					
	Ο,		Input/Output						R4	R ₄₁	11	Input/Output					
1	٥,		Input/Output						R4	R ₄₂	1 1	Input/Output					
1	ο,		Input/Output						t I	R ₄₃	1 1	Input/Output					
	0,	Pins	Input/Output				<u> </u>			R _{so}	1 1	Input/Output					
(э,	- Эб	Input/Output						R5	R.,	1 1	Input/Output					
1	D ₁₀	High Voltage	Input/Output							R 52	1 1	Input/Output					
ĩ	D 11	٩	Input/Output						il	R 53	Ē	Input/Output					
(D ₁₂	Ĩ	Input/Output							R 60	5	Output					
(D ₁₃		Input/Output						R6	R ₆₁	Standard Pins	Output					
(D ₁₄		Input/Output							R ₆₂	l St	Output					
(D ₁₅		Input/Output							R ₆₃		Output					
		-				-				R 70] [Output					
									R7	R ,1		Output					
	R ₀₀		Output							R ₇₂		Output					
RO	R ₀₁		Output							R 73	1 [Output					
1.10	R ₀₂		Output							R 80] [Output					
	R ₀₃		Output						R8	R ₈₁		Output					
	R ₁₀	s	Input/Output							R ₈₂] [Output					
R1	R ₁₁	e Pins	Input/Output							R ₈₃] [Output					
[```	R ₁₂	Voltage	Input/Output							R,,0] [Input					
L	R,,3	^ ۲	Input/Output						R9	R,,		Input					
	R ₂₀	High	Input/Output							R,,2		Input					
R2	R ₂₁		Input/Output							R ₉₃		Input					
112	R ₂₂		Input/Output						RA	R _{A0}	Voltage Pins	Input					
	R ₂₃		Input/Output							R _{A1}	Ţ	Input	Ple	ase Ma	rk on I	A1/V	disp

• R_{A1}/V_{disp} (RA1) \Box R_{A1} : Without Pull-down MOS (D) \Box V_{disp} (VDISP)

Crystal or Ceramic Filter Oscillator (OSC)

Oscillator (XTAL)

Divide-by-8 (D-8)


Divider (DIV)

EPROM: EPROM On-Package Microcomputer Type

Note 1) I/O Options masked by _____ are not available. Note 2) R_{A1}/V_{disp} has to be selected as V_{disp} pin exept the case that all High Voltage Pins are option D.

.

PACKAGE DIMENSIONS (Unit: mm)



334

.

HMCS404CL (HD614045)

The HMCS404CL is a CMOS 4-bit single-chip microcomputer which is a member of the HMCS400 series.

The HMCS404CL is a 3V operation version of the HMCS-404C

The HMCS404CL has efficient and powerful architecture and its software is very similar to the HMCS40 series.

This microcomputer provides variety of on-chip resources such as ROM, RAM, I/O, two timer/counters and a serial interface to perform in wide users' applications.


The HMCS404CL also has the characteristics of high speed and low power dissipation and which I/O pins are able to drive fluorescent display tube directly.

HARDWARE FEATURES

- 4-bit Architecture
- 4,096 Words x 10-bit ROM
- 256 Digits x 4-bit RAM .
- 58 I/O Pins, including 26 high voltage I/O pins (40V Max)
- Two Timer/Counters
 - 11-bit Prescaler
 - 8-bit Free Running Timer
 - 8-bit Auto-Reload Timer/Event Counter

2


- Clock Synchronous 8-bit Serial Interface
- Five Interrupt Sources External
 - Timer/Counter
 - 2 Serial Interface 1
- Subroutine Stack
 - Up to 16 levels including interrupts
- Wide V_{CC} Supply Voltage Range 2.7V to 6V
- ٠ Minimum Instruction Execution Time – 4 μ s
- **Two Low Power Dissipation Modes**
 - Standby Stops instruction execution while keeping clock oscillation and interrupt functions in operation
 - Stops instruction execution and clock oscilla-Stop tion while retaining RAM data
- On-Chip Oscillator External Connection of Crystal or Ceramic Filter (externally drivable)
- **B** SOFTWARE FEATURES
- Instruction Set Similar to and More Powerful than HMCS40 Series: 99 Instructions
- · High Programming Efficiency with 10-bit ROM/Word; 79 instructions are single word instructions
- Direct Branch to All ROM Area
- Direct or Indirect Addressing to All RAM Area
- Subroutine Nesting Up to 16 Levels Including Interrupts
- Binary and BCD Arithmetic Operation
- Powerful Logical Arithmetic Operation
- Pattern Generation Table Look Up Capability —
- Bit Manipulation for Both RAM and I/O




VERSATILE PROGRAM DEVELOPMENT SUPPORT TOOLS

- H68SD Series Macro Assembler
- H68SD5-use Emulator (With Real Time Trace Function) .
 - EPROM On Package Microcomputer
 - Mask options are fixed as follows:
 - : Open drain · I/O pin
 - Oscillator : Crystal Oscillator or Ceramic Filter Oscillator (externally drivable)
 - Divider : Divided-by-8

PIN ARRANGEMENT (Top View)



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	Vcc	-0.3 to +7.0	V	
Terminal Voltage	N	-0.3 to V _{CC} +0.3	V	3
Terriniai vonage	VT	V_{CC} -45 to V_{CC} +0.3	v	4
Total Allowance of Input Currents	Σιο	50	mA	5
Total Allowance of Output Currents	$-\Sigma I_0$	150	mA	6
Maximum Input Current	10	15	mA	7, 8
		4	mA	9, 10
Maximum Output Current	-lo	6	mA	9, 11
		30	mA	9, 12
Operating Temperature	T _{opr}	20 to +75	°C	
Storage Temperature	T _{stq}	-55 to +125	°C	

Permanent damage may occur if "Absolute Maximum Ratings" are exceeded. Normal operation should be under the conditions of (Note 1) "Electrical Characteristics". If these conditions are exceeded, it may cause the malfunction and affect the reliability of LSI.

(Note 2) All voltages are with respect to GND.

(Note 3) Applied to standard pins.

(Note 4) Applied to high voltage pins.

(Note 5) Total allowance of input current is the total sum of input current which flow in from all I/O pins to GND simultaneously.

(Note 6) Total allowance of output current is the total sum of the output current which flow out from V_{CC} to all I/O pins simultaneously.

(Note b) Total allowance of output current is the total sum of the output current which flow out from V_C (Note 7) Maximum input current is the maximum amount of input current from each I/O pin to GND. (Note 9) Applied to $D_0 \sim D_3$ and R3 ~ R8. (Note 9) Maximum output current is the maximum amount of output current from V_{CC} to each I/O pin. (Note 10) Applied to $D_0 \sim D_3$ and R3 ~ R8. (Note 11) Applied to $R0 \sim R2$. (Note 12) Applied to $D_4 \sim D_{15}$.

ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =2.7V to 6V, GND = 0V, V_{disp} = V_{CC} -40V to V_{CC} , Ta = -20 to +75°C, if not specified.)

140-00	Cumb a l	Pin Name	Test Conditions		Value		Unit	Note
ltem	Symbol	Pin Name		min	typ	max	Onit	Note
Input "High"		$\frac{RESET, \overline{SCK}}{INT_0, INT_1}$		0.85V _{CC}	-	V _{CC} +0.3	v	
Voltage	V _{IH}	SI		0.85V _{CC}	-	V _{CC} +0.3	V	
		OSC1		V _{CC} -0.3	-	V _{CC} +0.3	V	
Input "Low"		$\frac{RESET, \overline{SCK}}{INT_0, INT_1}$		-0.3	-	0.15V _{CC}	v	
Voltage	VIL	SI		-0.3	-	0.15V _{CC}	V	
		OSC1		-0.3	-	0.3	V	
Output "High" Voltage	v _{он}	SCK, SO	—I _{OH} = 0.1 mA	V _{CC} -0.5	-	-	v	
Output "Low" Voltage	VOL	SCK, SO	I _{OL} = 0.4mA	-	-	0.4	v	
Input/Output Leakage Current	I _{1L}	RESET, SCK, INT0, INT1, SI, SO, OSC1	V _{in} = 0 V to V _{CC}		-	1	μΑ	1
Current Dissipation in Active Mode	Icc	V _{cc}	V _{CC} = 3 V f _{osc} = 2 MHz	-	-	0.6	mA	2, 6
Current	I _{SBY1}	V _{cc}	Maximum Logic Operation V _{CC} = 3 V f _{osc} = 2 MHz	-	-	0.5	mA	3, 6
Dissipation in Standby Mode	I _{SBY2}	V _{CC}	Minimum Logic Operation V _{CC} = 3 V f _{osc} = 2MHz	_	-	0.4	mA	4,6
Current Dissipation in Stop Mode	I _{stop}	V _{CC}	V_{in} (TEST) = V_{CC} -0.2V to V_{CC} V_{in} (RESET) = 0V to 0.2 V	-	-	10	μΑ	5
Stop Mode Retain Voltage	V _{stop}	V _{cc}		2	-	-	v	

(Note 1)	Pull-up MOS curre	ent and output	buffer current are excluded.
(Note 2)	The MCU is in the	reset state. Th	e input/output current does not flow.
	Test Conditions:	MCU state;	Reset state in Operation Mode
		Pin state;	 RESET, TEST V cc voltage
			• $D_0 \sim D_3$, R3 \sim R9 \cdots V _{CC} voltage
			• D ₄ ~D ₁₅ , R0~R2, R _{A0} , R _{A1} V _{disp} voltage
(Note 3)	The timer/counter	operate with	the fastest clock and input/output current does not flow.
	Test Conditions:		Standby Mode
			Input/Output; Reset state
			TIMER-A; ÷2 prescaler divide ratio
			• TIMER-B: +2 prescaler divide ratio
			SERIAL Interface : Stop
		Pin state;	RESET GND voltage
			• TEST ···· V CC voltage
			● D ₀ ~ D ₃ , R3~ R9 ···· V _{CC} voltage
			D ₄ ~D ₁₅ , R0~R2, R _{A0} , R _{A1} V _{disp} voltage
(Note 4)	The timer/counter	operate with t	the slowest clock and input/output current does not flow.
	Test Conditions:	MCU state;	Standby Mode
			Input/Output; Reset state
			 TIMER-A; +2048 prescaler divide ratio
			TIMER-B; ÷2048 prescaler divide ratio
			SERIAL Interface ; Stop
		Pin state;	
(Note 5)	Pull-down MOS c	rrent is exclud	····
(Note 5)	Pull-down MOS c		• SERIAL Interface ; Stop • RESET GND voltage • TEST V _{CC} voltage • D ₀ ~ D ₃ , R3 ~ R9 V _{CC} voltage • D ₄ ~ D ₁₅ , R0~ R2, R _{A0} , R _{A1} V _{disp} voltage ied

(Note 5) Pull-down MOS current is excluded.
(Note 6) When fosc=x [MHz], the Current Dissipation in Operation mode and Standby mode are estimated as follows:

[When Divide-by-8 (D-8) option is selected.] max. value ($f_{osc}=x[MHz]$) = $\frac{x}{2} \times max.$ value ($f_{osc}=2[MHz]$)

• INPUT/OUTPUT CHARACTERISTICS FOR STANDARD PIN

(V_{CC} = 2.7V to 6V, GND = 0V, V_{disp} = V_{CC} -40V to V_{CC}, Ta = -20 to +75°C, if not specified.)

Item	Cumb al	Pin Name	Test Conditions		Value)	Unit	Note
item	Symbol	Pin Name	lest Conditions	min	typ	max		Note
Input "High" Voltage	V _{IH}	Do ~ D3, R3 ~ R5, R9		0.85V _{CC}	-	V _{CC} +0.3	v	
Input "Low" Voltage	VIL	$\begin{array}{l} D_0 \sim D_3, \\ R3 \sim R5, R9 \end{array}$		-0.3	_	0.15 V _{CC}	v	
Output "High" Voltage	V _{он}	$\begin{array}{l} D_0 \sim D_3, \\ R3 \sim R8 \end{array}$	–I _{OH} = 0.1 mA	V _{CC} -0.5	-	-	v	1
Output "Low" Voltage	VOL	Do ~ D3 , R3 ~ R8	i _{OL} = 0.4 mA	-	-	0.4	v	
Input/Output Leakage Current	I _{1L}	D ₀ ~ D ₃ , R3 ~ R9	V _{in} = 0V to V _{CC}	-	-	1	μΑ	2
Pull-Up MOS	-1 _p		V _{cc} = 3V V _{in} = 0V	3	15	40	μA	3
Current	ų.		V _{CC} = 5V V _{in} = 0V	30	60	120	μA	3

(Note 1) Applied to I/O pins with "CMOS" output selected by mask option.

(Note 2) Pull-up MOS current and output buffer current are excluded. (Note 3) Applied to I/O pins "with Pull-up MOS" selected by mask option.

• INPUT/OUTPUT CHARACTERISTICS FOR HIGH VOLTAGE PIN

(V_{CC} = 2.7V to 6V, GND = 0V, $V_{disp} = V_{CC} - 40V$ to V_{CC} , Ta = -20 to +75°C, if not specified.)

ltem	Cumhal	Die Norro	Test Conditions		Value		Unit	Note
Item	Symbol	Pin Name	Test Conditions	min	typ	max	Unit	Note
Input "High" Voltage	V _{IH}	D4 ~ D15, R1 R2, R _{A0} , R _{A1}		0.85V _{CC}	-	V _{cc} +0.3	v	
Input "Low" Voltage	VIL	D4~D15 , R1 R2, R _{A0} , R _{A1}		V _{CC} -40	-	0.15V _{CC}	v	
		D4 ~ D15	-I _{OH} =15mA, V _{CC} =5V±10%	V _{CC} 3.0	_	-	V	
Output "High"	VoH	04 015	-1 _{OH} =2.5mA	V _{CC} -1.0	-	-	V	
Voltage	∙он	R0 ~ R2	-I _{OH} =3 mA, V _{CC} =5V±10%	V _{CC} -3.0	-	_	V	
			–I _{OH} =0.5 mA	V _{CC} -1.0	-	-	V	
Output "Low"		D4~D15 R0~R2	$V_{disp} = V_{CC} - 40V$		-	V _{cc} -37	v	1
Voltage	Vol	D4~D15 R0~R2	150k Ω to V _{CC} -40V	-	-	V _{cc} -37	v	2
Input/Output Leakage Current	I _{1⊏}	D4~D15 R0~R2 R _{A0} , R _{A1}	$V_{in} = V_{CC} - 40V$ to V_{CC}	_	-	20	μA	3
Pull Down MOS Current	۱ _ط	D4~D15 R0~R2 R _{A0} , R _{A1}	V _{disp} = V _{CC} -35V V _{in} = V _{CC}	125	250	500	μΑ	4

(Note 1) Applied to I/O pins "with Pull-down MOS" selected by mask option. (Note 2) Applied to I/O pins "without Pull-down MOS (PMOS Open Drain)" selected by mask option.


(Note 3) Pull-down MOS current and output buffer current are excluded.

(Note 4) Applied to I/O pins "with Pull-down MOS" selected by mask option.

Item	Symbol	Pin Name	Test Conditions		Value		Unit	Note
nem	Symbol	r in Name	Test Conditions	min	typ	max	Onit	Note
Oscillation Frequency	fosc	OSC1, OSC2		0.4	2	2.25	MHz	
Instruction Cycle Time	t _{cyc}			3.55	4	20	μs	
Oscillator Stabilization Time	t _{RC}	OSC1, OSC2		_	-	60	ms	1
External Clock "High" Level Width	^t срн	OSC1		205	-	-	ns	2
External Clock "Low" Level Width	^t CPL	OSC1		205	-	_	ns	2
External Clock Rise Time	t _{CPr}	OSC1		_	-	20	ns	2
External Clock Fall Time	t _{CPf}	OSC1		-	-	20	ns	2
INTo "High" Level Width	t _{IOH}	INTo		2	-	_	t _{cyc}	3
INTo "Low" Level Width	tIOL	ΙΝΤο		2	-	-	t _{cyc}	3
INT1 "High" Level Width	t _{I1H}	INT1		2	-	_	t _{cyc}	3
INT1 "Low" Level Width	t _{I1L}	INT ₁		2	-	_	t _{cyc}	3
RESET "High" Level Width	t _{RSTH}	RESET		2	-	_	t _{cyc}	4
Input Capacitance	C _{in}	all pins	f = 1 MHz V _{in} = 0 V	_	-	15	pF	
RESET Fall Time	tRSTf			-	_	15	ms	4

• AC CHARACTERISTICS (V_{CC}=2.7V to 6V, GND = 0V, V_{disp} = V_{CC}-40V to V_{CC}, Ta = -20 to +75°C, if not specified.)

(Note 1) Oscillator stabilization time is the time until the oscillator stabilizes after V_{CC} reaches 2.7V at "Power-on", or after RESET input level goes "High" by resetting to quit the stop mode by MCU reset. The circuits used to measure the value are described below. When using crystal or ceramic filter oscillator, please ask a crystal oscillator maker's or ceramic filter maker's advice because oscillator stabilization time depends on the circuit constant and stray capacity.





Ceramic filter: CSA2.000MK (Murata)


 $Rf = 1M\Omega \pm 2\%$, $C_1 = C_2 = 30pF \pm 20\%$


Crystal: 2.097152MHz DS-MGQ308 (Seiko Denshi) $Rf = 2M\Omega \pm 2\%$, $Rd = 2.2k\Omega \pm 2\%$


 $C_1 = 10 pF \pm 20\%$

C₂ = 10pF ± 20%

(Note 2)







• SERIAL INTERFACE TIMING CHARACTERISTICS

(V_{CC}=2.7V to 6V, GND = 0V, V_{disp} = V_{CC}-40V to V_{CC}, Ta = -20 to +75°C, if not specified.)

At Transfer Clock Output

14	C	Pin Name	Test		Value		11	
Item	Symbol	Pin Name	Conditions	min	typ	max	Unit	Note
Transfer Clock Cycle Time	t _{Scyc}	SCK	(Note 2)	1	-	-	t _{cyc}	1, 2
Transfer Clock "High" Level Width	t _{SCKH}	SCK	(Note 2)	0.5	-	-	t _{Scyc}	1, 2
Transfer Clock "Low" Level Width	t _{SCKL}	SCK	(Note 2)	0.5	-	-	t _{Scyc}	1, 2
Transfer Clock Rise Time	t _{SCKr}	SCK	(Note 2)		-	300	ns	1, 2
Transfer Clock Fall Time	tSCKf	SCK	(Note 2)		-	300	ns	1, 2
Serial Output Data Delay Time	t _{DSO}	SO	(Note 2)	-	-	600	ns	1, 2
Serial Input Data Set-up Time	t _{SSI}	SI		1000	-	_	ns	1
Serial Input Data Hold Time	t _{HSI}	SI		500	-	-	ns	1


٠

.

At Transfer Clock Input


ltem	Sumbol	Pin Name	Test		Value		Unit	Note
Item	Symbol	Pin Name	Conditions	min	typ	max	Unit	Note
Transfer Clock Cycle Time	t _{Scyc}	SCK		1	-	-	t _{cyc}	1
Transfer Clock "High" Level Width	^t scкн	SCK		0.5	-	-	t _{Scyc}	1
Transfer Clock "Low" Level Width	t _{SCKL}	SCK		0.5	-	-	t _{Scyc}	1
Transfer Clock Rise Time	t _{SCKr}	SCK		-	_	300	ns	1
Transfer Clock Fall Time	tSCKf	SCK		-	-	300	ns	1
Serial Output Data Delay Time	t _{DSO}	SO	(Note 2)	-	_	600	ns	1, 2
Serial Input Data Set-up Time	t _{SSI}	SI		1000	-	-	ns	1
Serial Input Data Hold Time	t _{HSI}	SI		500			ns	1


(Note 1) Timing Diagram of Serial Interface



 $^*V_{CC}-0.5V$ and 0.4V are the threshold voltage for transfer clock output. 0.85V_{CC} and 0.15V_{CC} are the threshold voltage for transfer clock input.


(Note 2) Timing Load Circuit








IOL min. vs. VOL Characteristics (Standard Pin)





I_{SBY} vs. V_{CC} Characteristics (Crystal, Ceramic Filter Oscillator)



(V_{CC}-V_{disp}) Characteristics

7





 $-I_{OH}$ min. vs. (V_{CC} $-V_{OH}$) Characteristics (D₄ \sim D₁₅ Pins)

DESCRIPTION OF PIN FUNCTIONS

Input and output signals of MCU are described below.

• GND, V_{CC}, V_{disp}

These are Power Supply Pins. Connect GND pin to Earth (0V) and apply V_{CC} power supply voltage to V_{CC} pin. V_{disp} is an power supply for high voltage Input/Output pins with maximum voltage of V_{CC}-40V. V_{disp} pin can be also used as R_{A1} pin by mask option. For details, see "INPUT/OUTPUT".

TEST

 \overline{TEST} pin is not for user's application. \overline{TEST} must be connected to $V_{CC}.$

RESET

RESET pin is used to reset MCU. For details, see "RESET".

OSC1, OSC2


These are Input pins to the internal oscillator circuit. They can be connected to crystal, or ceramic filter resonator. For details, see "INTERNAL OSCILLATOR CIRCUIT."

D-port (D₀ to D₁₅)

D-port is a 1-bit Input/Output common port. D_0 to D_3 are standard type, D_4 to D_{15} are for high voltage. Each pin has the mask option to select its circuit type. For details, See "INPUT/OUTPUT".

R-port (R0 to RA)

R-port is a 4-bit Input/Output port. (only RA is 2-bit construction.) RO and R6 to R8 are output ports, R9 to RA are input ports, and R1 to R5 are Input/Output common ports. R0 to R2 and RA are the high voltage ports, R3 to R9 are the standard ports. Each pin has the mask option to select its circuit type. R32, R33, R40, R41 and R42 are also available as INT0, INT1, SCK, SI and SO respectively. For details, see



 $-I_{OH}$ min. vs. (V_{CC}-V_{OH}) Characteristics (R0 ~ R2 Pins)

"INPUT/OUTPUT".

• $\overline{INT_0}$, $\overline{INT_1}$

These are the input pins to interrupt MCU operation externally. $\overline{INT_1}$ can be used as an external event input pin for TIMER-B. $\overline{INT_0}$ and $\overline{INT_1}$ are also available as R_{32} , and R_{33} respectively. For details, See "INTERRUPT".

SCK, SI, SO

These are Transfer clock I/O pin (\overline{SCK}), serial data input pin (SI) and serial data output pin (SO) used for serial interface. SCK, SI, and SO are also available as R_{40} , R_{41} and R_{42} respectively. For details, see "SERIAL INTERFACE".

ROM MEMORY MAP

MCU includes 4096 words \times 10 bits ROM. ROM memory map is illustrated in Fig. 1 and described in the following paragraph.

Vector Address Area \$0000 to \$000F

When MCU is reset or an interrupt is serviced, the program is executed from the vector address. Program the JMPL instructions branching to the starting addresses of reset routine or of interrupt routines.

• Zero-Page Subroutine Area \$0000 to \$003F

CAL instruction allows to branch to the subroutines in \$0000 to \$003F.

Pattern Area \$0000 to \$0FFF

P instruction allows referring to the ROM data in \$0000 to \$0FFF as a pattern.

Program Area \$0000 to \$0FFF




Fig. 1 ROM Memory Map

RAM MEMORY MAP

MCU includes 256 digits \times 4 bits RAM as the data area and stack area. In addition to these areas, interrupt control bits

and special registers are also mapped on the RAM memory space. RAM memory map is illustrated in Fig. 2 and described in the following paragraph.




Fig. 2 RAM Memory Map

	bit 3	bit 2	bit 1	bit 0	
0	IMO (IM of INT₀)	IFO (IF of INT _o)	RSP (Reset SP Bit)	I∕E (Interrupt Enable Flag)	\$000
1	IMTA (IM of TIMER-A)	IFTA (IF of TIMER-A)	IM1 (IM of INT ₁)	IF1 (IF of INT ₁)	\$001
2	Not Used	Not Used	IMTB (IM of TIMER-B)	IFTB (IF of TIMER-B)	\$002
3	Not Used	Not Used	IMS (IM of SERIAL)	IFS (IF of SERIAL)	\$003

IF : Interrupt Request Flag

IM : Interrupt Mask

I/E : Interrupt Enable Flag

SP : Stack Pointer

(Note) Each bit in Interrupt Control Bits Area is set by SEM/SEMD instruction, is reset by REM/REMD instruction and is tested by TM/TMD instruction. It is not affected by other instructions. Furthermore, Interrupt Request Flag is not affected by SEM/SEMD instruction. The content of Status becomes invarid when "Not Used" bit is tested.

Fig. 3 Configuration of Interrupt Control Bit Area

• Interrupt Control Bit Area \$000 to \$003

This area is used for interrupt controls, and is illustrated in Fig.3. It is accessable only by RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software.

• Special Register Area \$004 to \$00B


Special Register is a mode or a data register for the external interrupt, the serial interface, and the timer/counter. These registers are classified into 3 types: Write-only, Read-only, and Read/Write as shown in Fig. 2. These registers cannot be accessed by RAM bit manipulation instruction.

Data Area \$020 to \$0DF

16 digits of \$020 to \$02F are called memory register (MR) and accessable by LAMR and XMRA instructions.

• Stack Area \$3C0 to \$3FF

Stack Area is used for LIFO stacks with the contents of the program counter (PC), status (ST) and carry (CA) when processing subroutine call and interrupt. As 1 level requires 4 digits, this stack area is nested to 16 level-stack max. The data pushed in the stack and LIFO stack state are provided in Fig. 4. The program counter is restored by RTN and RTNI instructions. Status and Carry are restored only by RTNI instruction. The area, not used for stacking, is available as a data area.



PC₁₃ to PC₀; Program Counter ST; Status CA; Carry

Fig. 4 Configuration of Memory Register, Stack Area and Stack Position

REGISTER AND FLAG

The MCU has nine registers and two flags for the CPU operations. They are illustrated in Fig. 5 and described in the following paragraphs.

Accumulator (A), B Register (B)

Accumulator and B Register are 4-bit registers used to hold the results of Arithmetic Logic Unit (ALU), and to transfer data to/from memories, I/O and other registers.

• W Register (W), X Register (X), Y Register (Y)

W Register is 2-bit, and X and Y Register are 4-bit registers used for indirect addressing of RAM. Y register is also used for D-port addressing.

• SPX Register (SPX), SPY Register (SPY)

SPX and SPY Register are 4-bit registers used to assist X and Y Register respectively.


Carry (CA)

Carry (CA) stores the overflow of ALU generated by the arithmetic operation. It is also affected by SEC, REC, ROTL and ROTR instructions.

During interrupt servicing, Carry is pushed onto the stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

Status (ST)

Status (ST) holds the ALU overflow, ALU non-zero and the results of bit test instruction for the arithmetic or compare instruction. It is used for a branch condition of BR, BRL, CAL or CALL instructions. The value of the Status remains unchanged until the next arithmetic, compare or bit test instruction is executed. Status becomes "1" after the BR, BRL, CAL or CALL instruction has been executed (irrespective of its execution/ skip). During the interrupt servicing, Status is pushed onto the



stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

Program Counter (PC)

Program Counter is a 14-bit binary counter for ROM addressing.

• Stack Pointer (SP)

Stack Pointer is used to point the address of the next stacking area up to 16 levels.

The Stack Pointer is initialized to locate \$3FF on the RAM address, and is decremented by 4 as data pushed into the stack, and incremented by 4 as data restored back from the stack.

INTERRUPT

The MCU can be interrupted by five different sources: the external signals $(\overline{INT_0}, \overline{INT_1})$, timer/counter (TIMER-A, TIMER-B), and serial interface (SERIAL). In each sources, the Interrupt Request Flag, Interrupt Mask and interrupt vector address will be used to control and maintain the interrupt request. The Interrupt Enable Flag is also used to control the total interrupt operations.

Interrupt Control Bit and Interrupt Service

The interrupt control bit is mapped on \$000 to \$003 of the RAM address and accessable by RAM bit manipulation instruction. (The Interrupt Request Flag (IF) cannot be set by software.) The Interrupt Enable Flag (I/E) and Interrupt Request Flag (IF) are set to "0", and the Interrupt Mask (IM) is set to "1" at the initialization by MCU reset.

Fig. 6 shows the interrupt block diagram. Table 1 shows the interrupt priority and vector addresses, and Table 2 shows the conditions that the interrupt service is executed by any one of the five interrupt sources.

The interrupt request is generated when the Interrupt Request Flag is set to "1" and the Interrupt Mask is "0". If the Interrupt Enable Flag is "1", then the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the five interrupt sources.

Fig. 7 shows the interrupt services sequence, and Fig. 8 shows the interrupt flowchart. If the interrupt is requested, the instruction finishes its execution in the first cycle. The Interrupt Enable Flag is reset in the second cycle. In the second and third cycles, the Carry, Status and Program Counter are pushed onto the stack. In the third cycle, the instruction is executed again after jumping to the vector address.

In each vector address, program JMPL instruction to branch to a starting address of the interrupt routine. The Interrupt Request Flag which caused the interrupt service has to be reset by software in the interrupt routine. ,




Fig. 6 Interrupt Circuit Block Diagram

Table 1. Vector Addresses and Interrupt Priority


Reset - Interrupt	Priority	Vector addresses
RESET	-	\$0000
INT ₀	1	\$0002
INT:	2	\$0004
TIMER-A	3	\$0006
TIMER-B	4	\$0008
SERIAL	5	\$000C

Table 2.	Conditions	of Interrup	t Service
----------	------------	-------------	-----------

Interrupt Interrupt control bits	INT ₀	INT,	TIMER-A	TIMER-B	SERIAL
I/E	1	1	1	1	1
IFO.IMO	1	0	0	0	0
IF1 · IM1	*	1	0	0	0
IFTA · ĪMTA	*	*	1	0	0
IFTB · IMTB	*	*	*	1	0
IFS · IMS	*	*	*	*	1

* Don't care





Interrupt Enable Flag (I/E: \$000,0)

The Interrupt Enable Flag controls enable/disable of all interrupt requests as shown in Table 3. The Interrupt Enable Flag is reset by the interrupt servicing and set by RTNI instruction.

Table 3. Interrupt Enable Flag

Interrupt Enable Flag	Interrupt Enable/Disable
0	Disable
1	Enable

• External Interrupt (INT₀, INT₁)

To use external interrupt, select $R_{32}/\overline{INT_0}$, $R_{33}/\overline{INT_1}$ port for $\overline{INT_0}$, $\overline{INT_1}$ mode by setting the Port Mode Register (PMR: \$004).

The External Interrupt Request Flags (IF0, IF1) are set at the falling edge of $\overline{INT_0}$, $\overline{INT_1}$ inputs.

 $\overline{INT_1}$ input can be used as a clock signal input of TIMER-B. Then, TIMER-B counts up at each falling edge of input. When using $\overline{INT_1}$ as TIMER-B external event, an External Interrupt Mask (IM1) has to be set so that the interrupt request by $\overline{INT_1}$ will not be accepted.

• External Interrupt Request Flag (IF0: \$000,2, IF1: \$001,0) The External Interrupt Request Flags (IF0, IF1) are set at the falling edges of INT0, INT1 inputs respectively.

• External Interrupt Mask (IMO: \$000,3, IM1: \$001,1)

The External Interrupt Mask is used to mask the external interrupt requests.

Table 4. External Interrupt Request Flag

External Interrupt Request Flags	Interrupt Requests
0	No
1	Yes

Table 5. External Interrupt Mask

External Interrupt Masks	Interrupt Requests
0	Enable
1	Disable (masks)

• Port Mode Register (PMR: \$004)

The Port Mode Register is a 4-bit write-only register which controls the $R_{32}/\overline{INT_0}$ pin, $R_{33}/\overline{INT_1}$ pin, R_{41}/SI pin and R_{42}/SO pin as shown in Table 6. The Port Mode Register will be initialized to \$0 by MCU reset, so that all these pins are set to a port mode.

Table 6. Port Mode Register

PMR	R ₃₃ /INT ₁ pin	
bit 3		
0	Used as R ₃₃ port input/output pin	
1	Used as INT ₁ input pin	
PMR	R ₃₂ /INT ₀ pin	
bit 2		
0	Used as R32 port input/output pin	
	Used as INT _o input pin	

PMR	P (Stain	
bit 1	R ₄₁ /SI pin	
0	Used as R41 port input/output pin	
1	Used as SI input pin	
PMR		
bit 0	R ₄₂ /SO pin	
0	Used as R42 port input/output pin	
	Used as SO output pin	




Fig. 8 Interrupt Servicing Flowchart

SERIAL INTERFACE

The serial interface is used to transmit/receive 8-bit data serially. This consists of the Serial Data Register, the Serial Mode Register, the Octal Counter and the multiplexer, as illustrated in Fig. 9. Pin R_{40}/\overline{SCK} and the transfer clock signal are controlled by the Serial Mode Register. Contents of the Serial Data Register can be written into or read out by the software. The data in the Serial Data Register can be shifted synchronous-

ly with the transfer clock signal.

The serial interface operation is initiated with STS instruction. The Octal Counter is reset to \$0 by STS instruction. It starts to count at the falling edge of the transfer clock (\overline{SCK}) signal and increments by one at the rising edge of the \overline{SCK} . When the Octal Counter is reset to \$0 after eight transfer clock signals, or discontinued transmit/receive operation by resetting the Octal Counter, the SERIAL Interrupt Request Flag will be set.




Fig. 9 Serial Interface Block Diagram

Serial Mode Register (SMR: \$005)

The Serial Mode Register is a 4-bit write-only register. This register controls the R_{40}/\overline{SCK} and the prescaler divide ratio as the transfer clock source as shown in Table 7.

The Write Signal to the Serial Mode Register controls the operating state of serial interface.

The Write Signal to the Serial Mode Register stops the transfer clock applied to the Serial Data Register and the Octal Counter. And it also reset the Octal Counter to \$0 simultaneously.

When the Serial Interface is in the "Transfer State", the Write Signal to the Serial Mode Register causes to quit the data transfer and to set the SERIAL Interrupt Request Flag.

Contents of the Serial Mode Register will be changed on the second instruction cycle after writing into the Serial Mode Register. Therefore, it will be necessary to execute the STS instruction after the data in the Serial Mode Register has been changed completely. The Serial Mode Register will be reset to \$0 by MCU reset.

• Serial Data Register (SRL: \$006, SRU: \$007)

The Serial Data Register is an 8-bit read/write register. It consists of a low-order digit (SRL:\$006) and a high-order digit (SRU: \$007).

The data in the Serial Data Register will be output from the LSB side at SO pin synchronously with the falling edge of the transfer clock signal. At the same time, external data will be input from the LSB side at SI pin to the Serial Data Register synchronously with the rising edge of the transfer clock. Fig. 10 shows the I/O timing chart for the transfer clock signal and the data.

The writing into/reading from the Serial Data Register during its shifting causes the validity of the data.

Therefore complete data transmit/receive before writing into/reading from the serial data register.

Table 7. Serial Mode Register

SMR	D (2014	
Bit 3	- R ₄₀ /SCK	
0	Used as R40 port input/output pin	
1	Used as SCK input/output pin	

SMR			Transfer Clock			
Bit 2	Bit 1	Bit 0	R40/SCK Port	Clock Source	Prescaler Divide Ratio	System Clock Divide Ratio
0	0	0	SCK Output	Prescaler	÷ 2048	÷ 4096
0	0	1	SCK Output	Prescaler	÷ 512	÷ 1024
0	1	0	SCK Output	Prescaler	÷ 128	÷ 256
0	1	1	SCK Output	Prescaler	÷ 32	÷ 64
1	0	0	SCK Output	Prescaler	÷ 8	÷ 16
1	0	1	SCK Output	Prescaler	÷ 2	÷ 4
1	. 1	0	SCK Output	System Clock	_	÷ 1
1	1	1	SCK Input	External Clock	— ,	_




Fig. 10 Serial Interface I/O Timing Chart

• SERIAL Interrupt Request Flag (IFS: \$003, 0)

The SERIAL Interrupt Request Flag will be set after the eight transfer clock signals or transmit/receive discontinued operation by resetting the Octal Counter.

• SERIAL Interrupt Mask (IMS: \$003, 1)

The SERIAL Interrupt Mask masks the interrupt request.

Table 8. SERIAL Interrupt Request Flag

SERIAL Interrupt Request Flag	Interrupt Request
0	No
1	Yes

Table 9.	SERIAL	Interrupt Mask
1 40.0 01	0	in the second appendix of the second se

SERIAL Interrupt Mask	Interrupt Request
0	Enable
1	Disable (mask)

• Selection of the Operation Mode

Table 10 shows the operation mode of the serial interface. Select a combination of the value in the Port Mode Register and the Serial Mode Register according to Table 10.

Initialize the serial interface by the Write Signal to the Serial Mode Register, when the Operation Mode is changed.

• Operating State of Serial Interface

The serial interface has 3 operating states as shown in Fig. 11. The serial interface gets into "STS waiting state" by 2 ways: one way is to change the operation mode by changing the data in the Port Mode Register, the other is to write data into the Serial Mode Register. In this state, the serial interface does not operate although the transfer clock is applied. If STS instruction is executed, the serial interface changes its state to "SCK waiting state".

In the "SCK waiting state", the falling edge of first transfer clock affects the serial interface to get into "transfer state", while the Octal Counter counts-up and the Serial Data Register shifts simultaneously. As an exception, if the clock continuous output mode is selected, the serial interface stays in "SCK waiting state" while the transfer clock outputs continuously.

The Octal Counter becomes "000" again by 8 transfer clocks or execution of STS instruction, so that the serial interface gets back into the "SCK waiting state", and SERIAL Interrupt Request Flag is set simultaneously.

When the internal transfer clock is selected, the transfer clock output are triggered by the execution of STS instruction, and it stops after 8 clocks.


• Example of Transfer Clock Error Detection

The serial interface functions abnormally when the transfer clock was disturbed by external noises. In this case, the transfer clock error can be detected in the procedure shown in Fig. 12.

If more than 9 transfer clocks are applied by the external noises in the "SCK waiting state", the state of the serial interface shifts as the following sequence: first "transfer state" (while 1 to 7 transfer clocks), second "SCK waiting state" (at 8th transfer clock) and third "transfer state" again. Then reset the SERIAL Interrupt Request Flag, and make "STS waiting state" by writing to the Serial Mode Register. SERIAL Interrupt Request Flag is set again in this procedure, and it shows that the transfer clock was invalid and that the transmit/receive data were also invalid.

Table 10.	Serial	Interface	Operation	Mode
-----------	--------	-----------	-----------	------

SMR	PMR		Carial late free Original Mad	
Bit 3	Bit 1	Bit 0	Serial Interface Operating Mode	
1	0	0	Clock Continuous Output Mode	
1	0	1	Transmit Mode	
. 1	1	0	Receive Mode	
1	1	1	Transmit/Receive Mode	



The input to the prescaler is a system clock signal. The prescaler is initialized to \$000 by MCU reset, and the prescaler starts to count up the system clock signal as soon as RESET MCU reset and stop mode. The prescaler provides clock signals to TIMER-A, TIMER-B and serial interface. The prescaler devide ratio of the clock signals are selected according to the content of the mode registers such as – Timer Mode Register A (TMA), Timer Mode Register B (TMB), Serial Mode Register (SMR).

Fig. 12 Example of Transfer Clock Error Detection

Yes

IFS = "1" ?

Normal End

No

Transfer Clock

Error Processing




Fig. 13 Timer/Counter Block Diagram

TIMER-A Operation

After TIMER-A is initialized to \$00 by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after TIMER-A is counted up to \$FF, TIMER-A is set to \$00 again, and generating overflow output. This leads to setting TIMER-A Interrupt Request Flag (IFTA: \$001, 2) to "1". Therefore, this timer can function as an interval timer periodically generating overflow output at every 256th clock signal input.

The clock input signals to TIMER-A are selected by the Timer Mode Register A (TMA: \$008).

TIMER-B Operation

Timer Mode Register B (TMB: \$009) is used to select the auto-reload function and the prescaler divide ratio of TIMER-B as the input clock source. When the external event input is used as an input clock signal to TIMER-B, select the R_{33}/INT_1 as $\overline{INT_1}$ and set the External Interrupt Mask (IM1) to "1" to prevent the external interrupt request from occurring.

TIMER-B is initialized according to the value written into the Timer Load Register by software. TIMER-B counts up at every clock input signal. When the next clock signal is applied to TIMER-B after TIMER-B is set to \$FF, TIMER-B will be initialized again and generate overflow output. In this case if the auto-reload function is selected. TIMER-B is initialized according to the value of the Timer Load Register. Else if the autoreload function is not selected, TIMER-B goes to \$00. TIMER-B Interrupt Request Flag (IFTB: \$002,0) will be set at this overflow output.

• Timer Mode Register A (TMA: \$008)

The Timer Mode Register A is a 3-bit write-only register. The TMA controls the prescaler divide ratio of TIMER-A clock input, as shown in Table 11.

The Timer Mode Register A is initialized to \$0 by MCU reset.

• Timer Mode Register B (TMB: \$009)

The Timer Mode Register B is a 4-bit write-only register. The Timer Mode Register B controls the selection for the autoreload function of TIMER-B and the prescaler divide ratio, and the source of the clock input signal, as shown in Table 12.

The Timer Mode Register B is initialized to \$0 by MCU reset. The operation mode of TIMER-B is changed at the second

instruction cycle after writing into the Timer Mode Register B. Therefore, it is necessary to program the write instruction

to TLRU after the content of TMB is changed.

Table 11. Timer Mode Register A

ТМА			
Bit 2	Bit 1	Bit 0	Prescaler Divide Ratio
0	0	0	÷2048
0	0	1	÷1024
0	1	0	÷ 512
0	1	1	÷ 128
1	0	0	÷ 32
1	0	1	÷ 8
1	1	0	÷ 4
1	1	1	÷ 2

Table 12. Timer Mode Register B

ТМВ		
Bit 3	Auto-reload Function	
0	No	
1	Yes	

ТМВ			Prescaler Divide Ratio,
Bit 2	Bit 1	Bit 0	Clock Input Source
0	0	0	÷2048
0	0	1	÷ 512
0	1	0	÷ 128
0	1	1	÷ 32
1	0	0	÷ 8
1	0	1	÷ 4
1	1	0	÷ 2
1	1	1	INT ₁ (External Event Input)

• TIMER-B (TCBL: \$00A, TCBU: \$00B) TLRL: \$00A, TLRU: \$00B)

TIMER-B consists of an 8-bit write-only Timer Load Regiser, and an 8-bit read-only Timer/Event Counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a highorder digit (TCBU: \$00B, TLRU: \$00B).

The Timer/Event Counter can be initialized by writing data into the Timer Load Register. In this case, write the low-order digit first, and then the high-order digit. The Timer/Event Counter is initialized at the time when the high-order digit is written. The Timer Load Register will be initialized to \$00 by the MCU reset.

The counter value of TIMER-B can be obtained by reading

the Timer/Event Counter. In this case, read the high-order digit first, and then the low-order digit. The count value of low-order digit is latched at the time when the high-order digit is read.

• TIMER-A Interrupt Request Flag (IFTA: \$001, 2)

The TIMER-A Interrupt Request Flag is set by the overflow output of TIMER-A.

TIMER-A Interrupt Mask (IMTA: \$001, 3)

TIMER-A Interrupt Mask prevents an interrupt request generated by TIMER-A Interrupt Request Flag.

Table 13. TIMER-A Interrupt Req	uest	Flag
---------------------------------	------	------

TIMER-A Interrupt Request Flag	Interrupt Request
0	No
1	Yes

Table 14. TIME	I-A Interrupt Mask
----------------	--------------------

TIMER-A Interrupt Mask	Interrupt Request			
0	Enable			
1	Disable (Mask)			

TIMER-B Interrupt Request Flag (IFTB: \$002, 0)

The TIMER-B Interrupt Request Flag is set by the overflow output of TIMER-B.

TIMER-B Interrupt Mask (IMTB: \$002, 1)

TIMER-B Interrupt Mask prevents an interrupt request generated by TIMER-B Interrupt Request Flag.




Fig. 14 Mode Register Configuration and Function

Tab	le 1	5.	T	İM	ER-	В	Interrupt	Request	Flag
-----	------	----	---	----	-----	---	-----------	---------	------

TIMER-B Interrupt Request Flag	Interrupt Request		
0			
1	Yes		

Table 16. TIMER-B Interrupt Mask

TIMER-B Interrupt Mask	Interrupt Request			
0	Enable			
1	Disable (Mask)			

INPUT/OUTPUT

The MCU provides 58 Input/Output pins, and they are consist of 32 standard pins and 26 high voltage pins. Each standard pin may have one of three mask options: (A) "Without pullup MOS (NMOS open drain)", (B) "With pull-up MOS", or (C) "CMOS". And also each high voltage pin may have one of two mask options: (D) "Without pull-down MOS (PMOS open drain)", or (E) "With pull-down MOS". As pull-down MOS is connected to internal V_{disp} line, select R_{A1}/V_{disp} pin as V_{disp} with mask option when at least one high voltage pin is selected as "With pull-down MOS" option.

When any Input/Output common pin is used as input pin, it is necessary to select the mask option and output data as shown in Table 18.

• Output Circuit Operation of Standard Pins with 'With pull--up MOS' Option

Fig. 15 shows the circuit used in the standard pins with "with pull-up MOS" option.

By execution of the output instruction, the write pulse will be generated, and be applied to the addressed port. This pulse will turn "ON" the PMOS (B) to make the transient time shorten to obtain "High level", if the output data is changed from "O" to "1". In this case, the "write pulse" allows the PMOS (B) to turn "ON" as long as 1/8 instruction cycle. While "write pulse" is "O", pull-up MOS (C) may retain the output in high level.

The HLT signal becomes "0" in stop mode, so that MOS (A) (B) (C) turn "OFF".







Fig. 15 Output Circuit Operation of Standard Pins with "with Pull-up MOS" Option

Table 17 I/O Pin Circuit Type





(Note) In the stop mode, HLT signal is "0" and I/O pins are in high impedance state.



(Note) In the stop mode, HLT signal is "0", HLT signal is "1" and I/O pins are in high impedance state.

I/O pin circuit type		Possibility of Input	Available pin condition for input	
	CMOS	No		
Standard pins	Without pull-up MOS (NMOS open drain)	Yes	"1"	
	With pull-up MOS	Yes	"1"	
High voltage pins	Without pull-down MOS (PMOS open drain)	Yes	"0"	
	With pull-down MOS	Yes	"0"	

Table 18 Data Input from Input/Output Common Pins

D-port

D-port is 1-bit I/O port, and it has 16 Input/Output common pins. It can be set/reset by the SED/RED and SEDD/REDD instructions, and can be tested by the TD and TDD instructions. Table 17 shows the classification of standard pins, high voltage pins and the Input/Output pins circuit types.

R-port

R-port is 4-bit I/O port. It provides 20 input/output common pins, 16 output-only pins, and 6 input-only pins. Data input is processed using the LAR and LBR instructions and data output is processed using the LRA and LRB instructions. The MCU will not be affected by writing into the input-only and/or non-existing ports, invalid data will be read by reading from the output-only and/or non-existing ports.

The R_{32} , R_{33} , R_{40} , R_{41} and R_{42} pins are also used as the $\overline{INT_0}$, $\overline{INT_1}$, \overline{SCK} , SI and SO pins respectively. Table 17 shows the classification of standard pins, high voltage pins and Input/Output pins circuit types.

RESET

The MCU is reset by setting RESET pin to "1". At power ON or recovering from stop mode, apply RESET input more than t_{RC} to obtain the necessary time for oscillator stabilization. In other cases, the MCU reset requires at least two instructions cycle time of RESET input.

Table 19 shows initialized items by MCU reset and each status after reset.

Items Program counter (PC) Status (ST) Stack pointer (SP)		Initial value by MCU reset	Contents	
		\$0000	Execute program from the top of ROM address.	
		"1"	Enable to branch with conditional branch instructions.	
		\$3FF	Stack level is 0.	
		(A) Without pull- up MOS	"1"	Enable to input.
	Standard pin	(B) With pull-up MOS	"1"	Enable to input
I/O pin		(C) CMOS	"1"	
output register	High voltage pin	(D) Without pull- down MOS	"0"	Enable to input.
		(E) With pull- down MOS	"0"	Enable to input.
	Interrupt Ena	ble Flag (I/E)	"0"	Inhibit all interrupts.
Interrupt flag	Interrupt Reg	Interrupt Request Flag (IF)		No interrupt request.
	Interrupt Mas	k (IM)	"1"	Mask interrupt request.
	Port Mode Re	Port Mode Register (PMR)		See Item "Port Mode Register".
Mode register	Serial Mode P	legister (SMR)	"0000"	See Item "Serial Mode Register".
WOULE LEGISTEL	Timer Mode F	Register A (TMA)	"000"	See Item "Timer Mode Register A".
	Timer Mode F	Register B (TMB)	"0000"	See Item "Timer Mode Register B".
	Prescaler		\$000	
	Timer/Counte	er A (TCA)	\$00	
Timer/Counter, Serial interface	Timer/Event	Counter B (TCB)	\$00	_
	Timer Load F	legister (TLR)	\$00	
	Octal Counter	r	"000"	-


(Note) MCU reset affects to the rest of registers as follows:

Item		After recovering from STOP mode by MCU reset	After MCU reset except for the left condition		
Carry	(CA)				
Accumulator	(A)	The enderste of the iterate before	The second of the large hofes		
B Register	(B)	The contents of the items before MCU reset are not retained.	The contents of the items before MCU reset are not retained.		
W Register (W) X/SPX Registers (X/SPX)		It is necessary to intialize them	It is necessary to initialize them by software again.		
		by software again.			
Y/SPY Registers	(Y/SPY)				
Serial Data Register	(SR)	Same as above	Same as above		
RAM		The contents of RAM before MCU reset (just before STOP instruction) are retained.	Same as above		

INTERNAL OSCILLATOR CIRCUIT

Fig. 16 gives internal oscillator circuit. The oscillator type


can be selected from a crystal oscillator or a ceramic filter oscillator. In any cases, external clock operation is available.




Oscillator Circuit

Fig. 16 Internal Oscillator Circuit

Table 20 Exampl	es of Oscillato	r Circuit
-----------------	-----------------	-----------



Note) Please consult with the engineers of crystal or ceramic filter maker to determine the value of Rf, C1 and C2.



LOW POWER DISSIPATION MODE

The MCU provides two low power dissipation modes, that is, a Standby mode and a Stop mode. Table 21 shows the function of the low power dissipation mode, and Fig. 18 shows the diagram of the mode transition.

Fig. 17 Recommendable Layout of Crystal and Ceramic Filter

Table 21 Low Power Dissipation Mode Function

Low Power Dissipation Mode	Condition									
	Instruction	Oscillator circuit	Instruction execution	Register, Flag	Interrupt function	RAM	Input/ Output pin	Timer/ Counter, Serial Interface	Recovering method	
Standby mode	SBY instruction	Active	Stop	Retained	Active	Retained	Retained	Active	RESET Input, Interrupt request	
Stop mode	STOP instruction	Stop	Stop	RESET	Stop	Retained	High* ²⁾ impedance	Stop	RESET Input	

*1) As the MCU recovers from STOP mode by RESET input, the contents of the flags and registers are initialized according to Table 19.

*2) A high voltage pin with a pull-down MOS option is pulled down to the V_{disp} power supply by the pull-down MOS. As the MOS is ON, a pull-down MOS current flows when a voltage difference between the pin and the V_{disp} voltage exists. This is the additional current to the current dissipation in Stop Mode (I_{stop}).

*3) As a I/O circuit is active, a I/O current possibly flows according the state of I/O pin. This is the additional current to the current dissipation in Standby Mode (ISBY1, ISBY2).




Fig. 18 MCU Operation Mode Transition

Standby Mode

The SBY instruction puts the MCU into the Standby mode. In the Standby mode, the oscillator circuit is active and timer/ counter and serial interface continue working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM and Input/Output pins retain the state they had just before going into the Standby mode.

The Standby mode is canceled by the MCU reset or interrupt request. When canceled by the interrupt request, the MCU becomes an active mode and executes the instruction next to the SBY instruction. At this time, if the Interrupt Enable Flag is "1", the interrupt is executed. If the Interrupt Enable Flag is "0", the interrupt request is held on and the normal instruction execution continues.

Fig. 19 shows the flowchart of the Standby Mode.

Stop Mode

The STOP instruction brings the MCU into the Stop mode. In this mode the oscillator circuit and every function of the MCU stop.

The Stop mode is canceled by the MCU reset. At this time, as shown in Fig. 20, apply the RESET input for more than t_{RC} to get enough oscillator stabilization time. (Refer to the "AC CHARACTERISTICS".) After the Stop mode is canceled, RAM retains the state it had just before going into the Stop mode. The other hand, Accumulator, B Register, W Register, X/SPX Registers, Y/SPY Registers, Carry and Serial Data Register don't retain the contents.




Fig. 19 MCU Operating Flowchart




Fig. 20 Timing Chart of Recovering from Stop Mode

RAM ADDRESSING MODE

As shown in Fig. 21, the MCU provides three RAM addressing modes; Register Indirect Addressing, Direct Addressing and Memory Register Addressing.

• Register Indirect Addressing


The combined 10-bit contents of W Register, X Register and Y Register is used as the RAM address in this mode.

Direct Addressing


The direct addressing instruction consists of two words and the second word (10 bits) following Op-code (the first word) is used as the RAM address.

Memory Register Addressing


The Memory Register Addressing can access 16 digits (Memory Register: MR) from \$020 to \$02F by using the LAMR and XMRA instruction.



(a) Register Indirect Addressing







(c) Memory Register Addressing

Fig. 21 RAM Addressing Mode

ROM ADDRESSING MODE AND P INSTRUCTION

The MCU has four kinds of ROM addressing modes as shown in Fig. 22.

Direct Addressing Mode

The program can branch to any addresses in the ROM memory space by using JMPL, BRL or CALL instruction. These instruction replace 14-bit program counter (PC_{13} to PC_0) with 14-bit immediate data.

Current Page Addressing Mode

ROM memory space is divided into 256 words in each page starting from \$0000. The program branches to the address in the same page using BR instruction. This instruction replace the low-order eight bits of program counter (PC_7 to PC_0) with 8-bit immediate data. The branch destination by BR


instruction on the boundary between pages is in the next page. Refer to Fig. 24.

• Zero Page Addressing Mode


The program branches to the zero page subroutine area, which is located on the address from \$0000 to \$003F, using CAL instruction. When CAL instruction is executed, 6-bit immediate data is placed in low-order six bits of program counter (PC₅ to PC₀) and "0's" are placed in high-order eight bits (PC₁₃ to PC₆).

• Table Data Addressing


The program branches to the address determined by the contents of the 4-bit immediate data, accumulator and B register, using TBR instruction.




(a) Direct Addressing








(c) Zero Page Addressing



(d) Table Data Addressing

Fig. 22 ROM Addressing Mode




(b) Pattern Output

Fig. 23 P Instruction

• P Instruction

The P instruction refers ROM data addressed by Table Data Addressing. ROM data addressed also determine its destination. When bit 8 in referred ROM data is "1", 8 bits of referred



ROM data are written into the accumulator and B Register. When bit 9 is "1", 8 bits of referred ROM data are written into the R1 and R2 port output register. When both bit 8 and 9 are "1", ROM data are written into the accumulator and B Register

and also to the R1 and R2 port output register at a same time. The P instruction has no effect on the program counter.

INSTRUCTION SET

The HMCS400 series provide 99 instructions. These instructions are classified into 10 groups as follows;

- (1) Immediate Instruction
- (2) Register-to-Register Instruction
- (3) RAM Address Instruction
- (4) RAM Register Instruction
- (5) Arithmetic Instruction
- (6) Compare Instruction
- (7) RAM Bit Manipulation Instruction
- (8) ROM Address Instruction
- (9) Input/Output Instruction
- (10) Control Instruction

Fig. 24 The Branch Destination by BR Instruction on the Boundary between Pages

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Load A from Immediate	LALI	100011 is iz i1 i0	i→A		1/1
Load B from Immediate	LBII	1 0 0 0 0 0 i3 i2 i1 i0	i—→B		1/1
Load Memory from Immediate	LMID i,d	O 1 1 O 1 O i3 i2 i1 i0 da da dz da ds da d3 d2 d1 d0	i−−→M		2/2
Load Memory from Immediate, Increment Y	LMIIY i		i→M,Y+1→Y	NZ	1/1

Table 22. Immediate Instruction

Table 23. Register-to-Register Instruction

OPERATION	MNEMONIC		1	OP	ER/	ATH	лс	С	OD	E		FUNCTION	STATUS	WORD CYCL
Load A from B	LAB	0	0	0	1	0	0	1	0	0	0	B→A		1/1
Load B from A	LBA	0	0	1	1	0	0	1	0	0	0	A→B	1	1/1
Load A from Y	LAY	0	0	1	0	1	0	1	1	1	1	Y→A	1	1/1
Load A from SPX	LASPX	0	0	0	1	1	0	1	0	0	0	SPX→A		1/1
Load A from SPY	LASPY	0	0	0	1	0	1	1	0	0	0	SPY→A		1/1
Load A from MR	LAMR m	1	0	0	1	1	1	m	3m;	m	mo	MR(m)→A		1/1
Exchange MR and A	XMRA m	1	0	1	1	1	1	m	3m;	m	mo	MR(m)+→A		1/1

Table 24. RAM Address Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLI
Load W from Immediate	LWI i	00111100i1io	i—→W		1/1
Load X from Immediate	LXI i	100010 i3 i2 i1 i0	i—→X		1/1
Load Y from Immediate	LYL	100001 i3 i2 i1 i0	i—→Y		1/1
Load X from A	LXA	0011101000	A→X		1/1
Load Y from A	LYA	0011011000	A→Y		1/1
Increment Y	IY	0001011100	Y+1→Y	NZ	1/1
Decrement Y	DY	0011011111	Y – 1 → Y	NB	1/1
Add A to Y	AYY	0001010100	Y+A→Y	OVF	1/1
Subtract A from Y	SYY	0011010100	Y-A→Y	NB	1/1
Exchange X and SPX	XSPX	0000000001	X↔SPX		1/1
Exchange Y and SPY	XSPY	0000000010	Y⇔SPY		1/1
Exchange X and SPX,Y and SPY	XSPXY	000000011	X↔SPX,Y↔SPY		1/1

Table 25. RAM Register Instruction

	1		Ţ		WORD,
OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	CYCLE
Load A from Memory	LAM(XY)	00100100y x	M→A, (X··SPX Y··SPY		1/1
Load A from Memory	LAMD d	O 1 1 O O 1 O O O O O d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	M→A		2/2
Load B from Memory	LBM(XY)	00010000y x	M→B, (X↔SPX)		1/1
Load Memory from A	LMA(XY)	00100101y x	A→M, (X··SPX Y··SPY		1/1
Load Memory from A	LMAD d	O 1 1 O O 1 O 1 O 0 de da	A→M		2/2
Load Memory from A, Increment Y	LMAIY(X)	000101000x	$A \rightarrow M, Y + 1 \rightarrow Y(x \rightarrow SPx)$	NZ	1/1
Load Memory from A, Decrement Y	LMADY(X)	001101000x	$A \rightarrow M, Y = 1 \rightarrow Y(x \rightarrow SPx)$	NB	1/1
Exchange Memory and A	XMA(XY)	0010000y x	$M \leftrightarrow A, \begin{pmatrix} X \leftrightarrow SPX \\ Y \leftrightarrow SPY \end{pmatrix}$		1/1
Exchange Memory and A	XMAD d	O 1 1 0 0 0 0 0 0 0 dg da d7 d6 d5 d4 d3 d2 d1 d0	M↔A		2/2
Exchange Memory and B	XMB(XY)	00110000y x	$M \leftrightarrow B, \begin{pmatrix} X \leftrightarrow SPX \\ Y \leftrightarrow SPY \end{pmatrix}$		1/1

Note) (XY) and (x) have the meaning as follows:

(1) The instructions with (XY) have 4 mnemonics and 4 object codes for each. (example of LAM (XY) is given below.)

MNEMONIC	V	×	FUNCTION
LAM	0	0	
LAMX	0	1	X ↔ SP X
LAMY	1	0	Y ↔ SPY
LAMXY	1	1	X ↔SPX, Y ↔SPY

(2) The instructions with (x) have 2 mnemonics and 2 object codes for each. (example of LMAIY(X) is given below.)

MNEMONIC	×	FUNCTION
LMAIY	0	
LMAIYX	1	X ↔SPX

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	CYCLE
Add Immediate to A	Al i	101000i3i2i1i0	A+i→A	OVF	1/1
Increment B	IB	0001001100	B+1→B	NZ	1/1
Decrement B	DB	0011001111	B – 1 → B	NB	1/1
Decimal Adjust for Addition	DAA	0010100110			1/1
Decimal Adjust for Subtraction	DAS	0010101010			1/1
Negate A	NEGA	0001100000	Ā+1→A		1/1
Complement B	СОМВ	0101000000	B→B		1/1
Rotate Right A with Carry	ROTR	0010100000			1/1
Rotate Left A with Carry	ROTL	0010100001			1/1
Set Carry	SEC	0011101111	1→CA		1/1
Reset Carry	REC	0011101100	0→CA		1/1
Test Carry	тс	0001101111		CA	1/1
Add A to Memory	AM	0000001000	M+A→A	OVF	1/1
Add A to Memory	AMD d	Q 1 Q Q Q 1 Q Q 0 1 Q Q Q Q Q Q Q Q Q Q	M+A→A	OVF	2/2
Add A to Memory with Carry	AMC	0000011000	M+A+CA→A	OVF	1/1
Add A to Memory with Carry	AMCD d	0 1 0 0 0 1 1 0 0 0 dg dg d7 d6 d5 d4 d3 d2 d1 d0	M+A+CA→A	OVF	2/2
Subtract A from Memory with Carry	SMC	0010011000	M−A− CA →A	NB	1/1
Subtract A from Memory with Carry	SMCD d	0 1 1 0 0 1 1 0 0 0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	M-A-CA→A	NB	2/2
OR A and B	OR	0101000100	A∪B →A		1/1
AND Memory with A	ANM	0010011100	A∩M→A	NZ	1/1
AND Memory with A	ANMD d	0 1 1 0 0 1 1 1 0 0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	A∩M→A	NZ	2/2
OR Memory with A	ORM	0000001100	A∪M→A	NZ	1/1
OR Memory with A	ORMD d	0 1 0 0 0 0 1 1 0 0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	A∪M→A	NZ	2/2
EOR Memory with A	EORM	0000011100	A⊕M→A	NZ	1/1
EOR Memory with A	EORMD d	O 1 O O O 1 1 1 0 O d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	A⊕M→A	NZ	2/2

Table 26. Arithmetic Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	CYCLE
Immediate Not Equal to Memory	INEM i	000010i3i2i1i0	i≠M	NZ	1/1
Immediate Not Equal to Memory	INEMD i,d	O 1 O O 1 O i3 i2 i1 i0 da da d7 d6 d5 d4 d3 d2 d1 d0	i≠M	NZ	2/2
A Not Equal to Memory	ANEM	0000000100	A≠M	NZ	1/1
A Not Equal to Memory	ANEMD d	0 1 0 0 0 0 0 1 0 0 dg dg d7 d6 d5 d4 d3 d2 d1 d0	A≠M	NZ	2/2
B Not Equal to Memory	BNEM	0001000100	B≠M	NZ	1/1
Y Not Equal to Immediate	YNEI i	000111i3 i2 i1 i0	Y≠i	NZ	1/1
Immediate Less or Equal to Memory	ILEM i	000011i3i2i1i0	i≦M	NB	1/1
Immediate Less or Equal to Memory	ILEMD i,d	O 1 O O 1 1 i3 i2 i1 i0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	i≦M	NB	2/2
A Less or Equal to Memory	ALEM	0000010100	A≦M	NB	1/1
A Less or Equal to Memory	ALEMD d	0 1 0 0 0 1 0 1 0 0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	A≦M	NB	2/2
B Less or Equal to Memory	BLEM	0011000100	B≦M	NB	1/1
A Less or Equal to Immediate	ALEI i	101011i3i2i1i0	A≤i	NB	1/1

Table 27. Compare Instruction

Table 28. RAM Bit Manipulation Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	CYCLI
Set Memory Bit	SEM n	00100001 nino	1→M(n)		1/1
Set Memory Bit	SEMD n,d	0 1 1 0 0 0 0 1 n ₁ n ₀ de de d7 de d5 d4 d3 d2 d1 d0	1→M(n)		2/2
Reset Memory Bit	REM n	00100010n1no	0→M(n)		1/1
Reset Memory Bit	REMD n,d	0 1 1 0 0 0 1 0 n 1 n 0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0	0→M(n)		2/2
Test Memory Bit	TM n	00100011n1n0		M(n)	1/1
Test Memory Bit	TMD n,d	0 1 1 0 0 0 1 1 n 1 no de de d7 d6 d5 d4 d2 d2 d1 do		M(n)	2/2

Table 29, RO	OM Address	Instruction
--------------	------------	-------------

OPERATION	MNEMO	DNIC	OPERATION CODE	FUNCTION	STATUS	CYCLE
Branch on Status 1	BR	b	1 1 b7b6b5b4b3b2b1b0		1	1/1
Long Branch on Status 1	BRL	u	O 1 O 1 1 1 P3P2P1P0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0		1	2/2
Long Jump Unconditionally	JMPL	u	0 1 0 1 0 1 P3P2P1P0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0			2/2
Subroutine Jump on Status 1	CAL	а	0 1 1 1 a5a4a3a2a1a0		1	1/2
Long Subroutine Jump on Status 1	CALL	u	O 1 O 1 1 O D3D2D1D0 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0		1	2/2
Table Branch	TBR	р	001011p3p2p1p0	~~~~~~		1/1
Return from Subroutine	RTN		0000010000			1/3
Return from Interrupt	RTNI		0000010001	1→I/E		1/3

Table 30	Input/Output	Instruction
10010 00.	input/output	manuction

OPERATION	MNEMC	NIC		C)PE	RA	TI	ON	CODE	FUNCTION	STATUS	CYCLE
Set Discrete I/O Latch	SED		0	0	1	1	1	0	0100	1→D(Y)		1/1
Set Discrete I/O Latch Direct	SEDD	m	1	0	1	1	1	0	m3m2m1m0	1→D(m)		1/1
Reset Discrete I/O Latch	RED		0	0	0	1	1	0	0100	0→D(Y)		1/1
Reset Discrete I/O Latch Direct	REDD	m	1	0	0	1	1	0	m3m2m1m0	0 → D(m)		1/1
Test Discrete I/O Latch	TD		0	0	1	1	1	0	0000		D(Y)	1/1
Test Discrete I/O Latch Direct	TDD	m	1	0	1	0	1	0	m3m2m1m0		D(m)	1/1
Load A from R-Port Register	LAR	m	1	0	0	1	0	1	m3m2m1m0	R(m)→A		1/1
Load B from R-Port Register	LBR	m	1	0	0	1	0	0	m3m2m1m0	R(m)→B		1/1
Load R-Port Register from A	LRA	m	1	0	1	1	0	1	m3m2m1m0	A⊸R(m)		1/1
Load R-Port Register from B	LRB	m	1	0	1	1	0	0	m3m2m1m0	B→R(m)		1/1
Pattern Generation	Р	p	0	1	1	0	1	1	P 3 P2 P1 P0			1/2

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	CYCLE
No Operation	NOP	0000000000			1/1
Start Serial	STS	0101001000		-	1/1
Stand-by Mode	SBY	0101001100			1/1
Stop Mode	STOP	0101001101		1	1/1

Table 31. Control Instruction

Table 32. Op-Code Map

	R8				-					0																1								_
R9	N.	0	1	2	3	4	5	6	7	T	8	9	A	В	С	D	E	F	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
	0	NOPX	SPX	XSPY	XSP XY	AN EM		1		A	M				ORM								ANEMD				AMD				ORMD			
	1	RTNR	RTNI			ALEM				A	мс				EORM								ALEMO				AMCD				EORM	i.		
	2						U	NEM	I			i(4)											IN	IEM	D			i(4)					
	3						I	LEM				i(4	4)	_										IL	EM	כ			i(4)					
	4		BM	(XY)	BNEN				1	AB				IB				COMB				OR				STS				SBY	STOP		
	5	LMAP	Y(X)			AYY				(LA	SPY				1Y									J	MPL			_	o(4)					
	_	NEGA				RED				LA	SPX		_					тс							ALL			_	o(4)					
0	7							'NEI		-		i(4											-		RL		-	_	o(4)					
	8		MA		_			1 n(:				M	n(2			тм	n(2)		XMAD					EME) n(L		ID n	2)	<u> </u>	MD	n(2	
	9		AM	(XY)	1	LM.	A(X)	-	SI	MC				ANM				LAMD	_			LMAD			~~	SMCD	_			ANMD			
	Α	ROTRA	INTL					DA/	1				DAS					LAY							MID	~~~~	i(4	_						_
	В						1	BR				p(4	4)											Ρ				-	5(4)					
	С	_	MB)	BLEM				4	BA							D8																
	D	LMAD	DY(X)			SYY				+	YA							DY						C.	AL				a(6)					
	E	TD			_	SED			_	Ľ	XA	_			rec			SEC																
	F		WL	i(2)		l											· · · - ·		· · · · ·															
	0						_	BI				i(4	<u> </u>																					
	1							YI				i(4	· · · · ·			_																		
	2							XI				i(4						_																
	3						_	BR				i(4					- 1																	
	4							AR				m(4					-+	-																
	6							EDC				m(4	<u> </u>																					
	7							AMI		_		m(4	<u> </u>				<u> </u>	-																
1	8							-				i(4	· · · · ·					-						Bl	7			ł	o(8)					
	9							MIIY	(i(4	<u> </u>					-																
	A	-					_	DD				m(4	<u> </u>																					
	в						A	LEI		_		i(4	<u> </u>					-																
	с						L	RB				m(4	· ·					-																
1	D						L	RA				m(4					-																	
	E						S	EDD)			m(4	1)																					
	F		-				×	MR	A			m(4	1)																					
			1	-wc	ord/	2-cy	cle	•				<u>]</u> .			rd/3 ucti	3-cy	cle]			Dire		Add	dres	s				-wor	d/2-		le

... 1-word/2-cycle Instruction

... 1-word/3-cycle Instruction

... RAM Direct Address ... 2-word/2-cycle Instruction Instruction (2-word/2-cycle)

MASK OPTION LIST

- Family Name
 HMCS404CL
- Package
- DP-64S • I/O Circuit Type A; Without Pull-up MOS (NMOS Open Drain)

□ FP-64

- B; With Pull-up MOS
- C; CMOS
- D; Without Pull-down MOS (PMOS Open Drain)
- E; With Pull-down MOS

Date of Order	
Customer	
Dept.	
Name	
ROM Code Name	
LSI Type Number (Hitachi's entry)	

	NIN			1	1/0	OPTI	ON	·		IN		IPUT/OUTPUT		1/0	OPTI	ON	
'		Ir	NPUT/OUTPUT	A	В	С	D	E				101/001-01	Α	В	С	D	E
[о,	Pins	Input/Output	1						R ₃₀		Input/Output					
0	ς,		Input/Output						R3	R 31		Input/Output					
	D ₂	Standard	Input/Output						173	R 32	[Input/Output					
1	э,	Sta	Input/Output							R ,,		Input/Output					
(2₄		Input/Output							R ₄₀		Input/Output					
6	ο,		Input/Output						R4	R ₄₁		Input/Output					
1	> ,		Input/Output							R ₄₂		Input/Output					
1	ο,		Input/Output							R ₄₃		Input/Output					
[[D ₈	Pins	Input/Output							R 50		Input/Output					
	э,	age F	Input/Output						R5	R ₅₁		Input/Output					
1	D ₁₀	High Voltage	Input/Output							R 52		Input/Output					
	D ₁₁	h ∕	Input/Output							R 53	ŝ	Input/Output					
(D ₁₂	Ï	Input/Output							R 60	Standard Pins	Output					
[(D ₁₃		Input/Output						R6	R ₆₁	pre	Output					
0	D ₁₄		Input/Output							R 62	ŝ	Output					
[D ₁₅		Input/Output							R ₆₃		Output					
										R 70		Output					
									R7	R 71		Output					
	R ₀₀		Output							R ₇₂		Output					
RO	R ₀₁		Output							R 73		Output					
1	R ₀₂		Output							R 80		Output					
	R ₀₃		Output						R8	R ₈₁		Output					
	R ₁₀	s	Input/Output							R ₈₂		Output					
R1	R ₁₁	e Pins	Input/Output							R ₈₃		Output					
1	R 12	Voltage	Input/Output							R,,,		Input					
L	R ₁₃	۶ ۲	Input/Output						R9	R ₉₁		Input					
	R ₂₀	High	Input/Output							R,,2		Input					
R2	R ₂₁		Input/Output							R,,3		Input					
1	R ₂₂		Input/Output						RA	R _{A0}	High Voltage Pins	Input					
	R ₂₃		Input/Output							R _{A1}	104 >	Input	Ple	ase Ma	rk on I	A1/V	disp

Divider (DIV)


- ●R_{A1}/V_{disp} (RA1) □ R_{A1}: Without Pull-down MOS (D) □ V_{disp} (VDISP) ●Oscillator (OSC) Crystal or Ceramic Filter
 - Oscillator (XTAL)
 - Divide-by-8 (D-8)

ROM Code Media
 EPROM: Emulator Type

EPROM: EPROM On-Package Microcomputer Type

Note 1) I/O Options masked by $\begin{subarray}{c} \label{eq:optimal_state} \end{subarray}$ are not available. Note 2) RA1/Vdisp has to be selected as Vdisp pin exept the case that all High Voltage Pins are option D.

PACKAGE DIMENSIONS (Unit: mm)



COMING SOON...REVISED U.S. EDITION

This publication is an advance copy of technical information prepared in Japan on **4-Bit Single-Chip Microcomputers**. A revised U.S. edition is now in production, scheduled for publication in **May**, **1985**.

If you would like to reserve a copy of the U.S. edition, please complete the postage-paid reply card below and mail today.

Please Print

Name			Mail/Stc	q
Title				
Company				
Address				
City		State	ZIP	
Telephone				

#U76

Please Print

중 옷 동안 이 동안 것이 없는 것을 들었다. 나는 것이 것 않았는 것 같이 것	
Name	Mail/Stop
Title	
Company	
Address	
City Stafe	ZIP
Telephone	

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

BUSINESS REPLY CARD

First Class Permit No. 41 Glenview, IL 60025

POSTAGE WILL BE PAID BY ADDRESSEE

LITERATURE FULFILLMENT CENTER Hitachi America, Ltd. P.O. Box 1137

Glenview, IL 60025



NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

BUSINESS REPLY CARD

First Class Permit No. 41 Glenview, IL 60025

POSTAGE WILL BE PAID BY ADDRESSEE

LITERATURE FULFILLMENT CENTER Hitachi America, Ltd. P.O. Box 1137

Glenview, IL 60025



A World Leader in Technology

Hitachi America, Ltd. Semiconductor and IC Sales and Service Division 2210 O'Toole Avenue, San Jose, CA 95131 1-408-942-1500

and so a

.

FEBRUARY, 1985

Printed in U.S.A.