MAR.1984

HITACHI IC MEMORY DATA BOOK



HITACHI IC MEMORY Data Book

1

INDEX

			8
• MOS RAM			8
• MOS ROM			10
■ Bipolar RAM			11
PACKAGE INFORMAT	TIONS		12
• Plastic DIP		• • • • • • • •	12
• Cerdip			13
• Flat Package			15
			16
RELIABILITY OF HIT	ACHI IC MEMORIES		17
 Precautions for Hand 	ling IC Memories		25
• Quality Assurance of	IC Memories		27
 Outlines of Testing M 	lethod		33
APPLICATIONS			36
 Application of Dynar 	mic RAMs		36
			38
 Mask ROM Programm 	ning Instruction		42
DATA SHEETS			45
• MOS Static RAM			45
HM6148H-35	1024-word x 4-bit RAM (CMOS)		46
HM6148H-45	1024-word x 4-bit RAM (CMOS)		46
HM6148H-55			46
HM6148HP-35	1024-word x 4-bit RAM (CMOS)		46
HM6148HP-45			46
HM6148HP-55			46
HM6148HLP-35			50
HM6148HLP-45			50
HM6148HLP-55			50
HM6147H-35			55
HM6147H-45			55
HM6147H-55			55
HM6147HP-35			55
HM6147HP-45			55
HM6147HP-55			55
HM6147HLP-35			61
HM6147HLP-45			61
HM6147HLP-55			61
HM6116-2			
HM6116-3			
HM6116-4			
HM6116P-2	2048-word x 8-bit RAM (CMOS)		65
HM6116P-3			
HM6116P-4			
HM6116FP-2			
HM6116FP-3			
HM6116FP-4			
HM6116CG-2			
HM6116CG-3			
HM6116CG-4	2048-word x 8-bit RAM (CMOS)		76
	 MOS RAM MOS ROM Bipolar RAM PACKAGE INFORMAT Plastic DIP Cerdip Elat Package Leadless Chip Carrier RELIABILITY OF HIT Precautions for Hand Quality Assurance of Outlines of Testing MAPPLICATIONS Application of Dynar Programming & Erasi Mask ROM Programm DATA SHEETS MOS Static RAM HM6148H-35 HM6148H-35 HM6148H-55 HM6148HP-35 HM6148HP-35 HM6148HP-35 HM6148HLP-35 HM6148HLP-35 HM6147H-35 HM6147H-35 HM6147H-35 HM6147HP-35 HM6147HP-35 HM6147HP-35 HM6147HLP-35 HM6147HLP-35 HM6147HLP-35 HM6116-2 HM6116-3 HM6116-4 HM6116-9-2 HM6116FP-3 HM6116FP-3 HM6116FP-4 HM6116CG-2 HM6116CG-3 	 MOS RAM MOS ROM Bipolar RAM PACKAGE INFORMATIONS Plastic DIP Cerdip Flat Package Leadless Chip Carrier RELIABILITY OF HITACHI IC MEMORIES Precautions for Handling IC Memories Quality Assurance of IC Memories Quality Assurance of IC Memories Outlines of Testing Method Application of Dynamic RAMs Programming & Erasing of EPROM Mask ROM Programming Instruction DATA SHEETS MOS Static RAM HM6148H-35 H024-word x 4-bit RAM (CMOS) HM6148H-55 1024-word x 4-bit RAM (CMOS) HM6148H-75 1024-word x 4-bit RAM (CMOS) HM6148H-75 1024-word x 4-bit RAM (CMOS) HM6148H-735 1024-word x 4-bit RAM (CMOS) HM6148H-735 1024-word x 4-bit RAM (CMOS) HM6147H-35 1024-word x 4-bit RAM (CMOS) HM6147H-35 1024-word x 1-bit RAM (CMOS) HM6147H-35 1096-word x 1-bit RAM (CMOS) HM6147H-75 1096-word x 1-bit RAM (CMOS) HM6116-2 1048-word x 8-bit RAM (CMOS) HM6116-3 2048-word x 8-bit RAM (CMOS) HM6116-4 2048-word x 8-bit RAM (CMOS) HM6116-7 2048-word x 8-bit RAM (CMOS) HM6116F-3 2048-wor	MOS ROM Biploar RAM PACKAGE INFORMATIONS Plastic DIP Cerdip Flat Package Leadless Chip Carrier RELIABILITY OF HITACHI IC MEMORIES Precautions for Handling IC Memories Quality Assurance of IC Memori



HM6116L-2	2048-word v & bit DAM (CMOC)	
HM6116L-3	2048-word x 8-bit RAM (CMOS)	. 80
HM6116L-4	2048-word x 8-bit RAM (CMOS)	. 80
HM6116LP-2	2048-word x 8-bit RAM (CMOS)	- 00
HM6116LP-3	2048-word x 8-bit RAM (CMOS)	87
HM6116LP-4	2048-word x 8-bit RAM (CMOS)	87
HM6116LFP-2	2048-word x 8-bit RAM (CMOS)	87
HM6116LFP-3	2048-word x 8-bit RAM (CMOS)	94
HM6116LFP-4	2048-word x 8-bit RAM (CMOS)	94
HM6116AP-12	2048-word x 8-bit RAM (CMOS)	34
HM6116AP-15	2048-word x 8-bit RAM (CMOS)	98
HM6116AP-20	2048-word x 8-bit RAM (CMOS)	98
HM6116ASP-12	2048-word x 8-bit RAM (CMOS)	98
HM6116ASP-15	2048-word x 8-bit RAM (CMOS)	98
HM6116ASP-20	2048-word x 8-bit RAM (CMOS)	98
HM6116ALP-12	2048-word x 8-bit RAM (CMOS)	98
HM6116ALP-15	2048-word x 8-bit RAM (CMOS)	102
HM6116ALP-20	2048-word x 8-bit RAM (CMOS)	102
HM6116ALSP-12	2048-word x 8-bit RAM (CMOS)	102
HM6116ALSP-15	2048-word x 8-bit RAM (CMOS)	102
HM6116ALSP-20	2048-word x 8-bit RAM (CMOS)	102
HM6117P-3	2048-word x 8-bit RAM (CMOS)	102
HM6117P-4	2048-word x 8-bit RAM (CMOS)	106
HM6117FP-3	2048-word x 8-bit RAM (CMOS)	106
HM6117FP-4	2048-word x 8-bit RAM (CMOS)	111
HM6117LP-3	2048-word x 8-bit RAM (CMOS)	111
HM6117LP-4	2048-word x 8-bit RAM (CMOS)	116
HM6117LFP-3	2048-word x 8-bit RAM (CMOS)	116
HM6117LFP-4	2048-word x 8-bit RAM (CMOS)	122
HM6168H-45	2048-word x 8-bit RAM (CMOS)	122
HM6168H-55	4096-word x 4-bit RAM (CMOS)	128
HM6168H-70	4096-word x 4-bit RAM (CMOS)	128
HM6168HP-45	4096-word x 4-bit RAM (CMOS)	128
HM6168HP-55	4096-word x 4-bit RAM (CMOS)	128
HM6168HP-70	4096-word x 4-bit RAM (CMOS)	128
HM6168HLP-45	4096-word x 4-bit RAM (CMOS)	128
HM6168HLP-55	4096-word x 4-bit RAM (CMOS)	132
HM6168HLP-70	4096-word x 4-bit RAM (CMOS)	132
HM6167	4096-word x 4-bit RAM (CMOS)	132
HM6167-6	16384-word x 1-bit RAM (CMOS)	137
HM6167-8	16384-word x 1-bit RAM (CMOS)	137
HM6167P	16384-word x 1-bit PAM (CMOS)	137
HM6167P-6	16384-word x 1-bit RAM (CMOS)	137
HM6167P-8	16384-word x 1-bit RAM (CMOS)	137
HM6167LP	16384-word x 1-bit RAM (CMOS)	137
HM6167LP-6	16384-word x 1-bit RAM (CMOS)	143
HM6167LP-8	16384-word x 1-bit RAM (CMOS)	143
HM6167H-45	16384-word x 1-bit RAM (CMOS)	143
HM6167H-55	16384-word x 1-bit RAM (CMOS)	147
HM6167HP-45	16384-word x 1-bit RAM (CMOS)	147
HM6167HP-55	16384-word x 1-bit RAM (CMOS)	147
HM6167HCG-45	16384-word x 1-bit RAM (CMOS)	47
	16384-word x 1-bit RAM (CMOS)	54
	TOSOT-WOLD X I-DU BANG (EMIDS)	



	HM6167HLP-45	16384-word x 1-bit RAM (CMOS) 158
	HM6167HLP-55	16384-word x 1-bit RAM (CMOS) 158
	HM6267P-35	16384-word x 1-bit RAM (CMOS) 162
	HM6267P-45	16384-word x 1-bit RAM (CMOS) 162
	HM6264P-10	8192-word x 8-bit RAM (CMOS) 166
	HM6264P-12	8192-word x 8-bit RAM (CMOS) 166
	HM6264P-15	8192-word x 8-bit RAM (CMOS) 166
	HM6264FP-12	8192-word x 8-bit RAM (CMOS) 172
	HM6264FP-15	8192-word x 8-bit RAM (CMOS) 172
	HM6264LP-10	8192-word x 8-bit RAM (CMOS) 176
	HM6264LP-12	8192-word x 8-bit RAM (CMOS) 176
	HM6264LP-15	8192-word x 8-bit RAM (CMOS) 176
	HM6264LFP-12	8192-word x 8-bit RAM (CMOS) 183
	HM6264LFP-15	8192-word x 8-bit RAM (CMOS) 183
	HM6287P-55	65536-word x 1-bit RAM (CMOS) 188
	HM6287P-70	65536-word x 1-bit RAM (CMOS) 188
	HM6287CG-55	65536-word x 1-bit RAM (CMOS) 188
	HM6287CG-70	65536-word x 1-bit RAM (CMOS) 188
	HM6287LP-55	65536-word x 1-bit RAM (CMOS) 189
	HM6287LP-70	65536-word x 1-bit RAM (CMOS) 189
	HM65256P-15	32768-word x 8-bit Pseudo Static
	HIVI05250F-15	RAM (CMOS)190
	LIMOTOTOD OO	32768-word x 8-bit Pseudo Static
	HM65256P-20	
_	MOO December DAM	RAM (CMOS)
•	•	
	HM48416AP-12	16384-word x 4-bit RAM (NMOS) 192
	HM48416AP-15	16384-word x 4-bit RAM (NMOS) 192
	HM48416AP-20	16384-word x 4-bit RAM (NMOS) 192
	HM4864-2	65536-word x 1-bit RAM (NMOS) 199
	HM4864-3	65536-word x 1-bit RAM (NMOS) 199
	HM4864P-2	65536-word x 1-bit RAM (NMOS) 199
	HM4864P-3	65536-word x 1-bit RAM (NMOS) 199
	HM4864A-12	65536-word x 1-bit RAM (NMOS) 209
	HM4864A-15	65536-word x 1-bit RAM (NMOS) 209
	HM4864A-20	65536-word x 1-bit RAM (NMOS) 209
	HM4864AP-12	65536-word x 1-bit RAM (NMOS) 209
	HM4864AP-15	65536-word x 1-bit RAM (NMOS) 209
	HM4864AP-20	65536-word x 1-bit RAM (NMOS) 209
	HM4864ACG-12	65536-word x 1-bit RAM (NMOS) 214
	HM4864ACG-15	65536-word x 1-bit RAM (NMOS) 214
	HM4864ACG-20	65536-word x 1-bit RAM (NMOS) 214
	HM50256-12	262144-word x 1-bit RAM (NMOS) 219
	HM50256-15	262144-word x 1-bit RAM (NMOS) 219
	HM50256-20	262144-word x 1-bit RAM (NMOS) 219
	HM50256P-12	262144-word x 1-bit RAM (NMOS) 219
	HM50256P-15	262144-word x 1-bit RAM (NMOS) 219
	HM50256P-20	262144-word x 1-bit RAM (NMOS) 219
	HM50257-12	262144-word x 1-bit RAM (NMOS) 226
	HM50257-15	262144-word x 1-bit RAM (NMOS) 226
	HM50257-20	262144-word x 1-bit RAM (NMOS) 226
	HM50257P-12	262144-word x 1-bit RAM (NMOS) 226
	HM50257P-15	262144-word x 1-bit RAM (NMOS) 226
	HM50257P-20	262144-word x 1-bit RAM (NMOS) 226



•	MOS Mask ROM	
	HN61364P	8192-word x 8-bit ROM (CMOS) 234
	HN61364FP	8192-word x 8-bit ROM (CMOS) 234
	HN61364HP	8192-word x 8-bit ROM (CMOS) 236
	HN61365P	8192-word x 8-bit ROM (CMOS) 237
	HN61366P	8192-word x 8-bit ROM (CMOS) 239
	HN613128P	16384-word x 8-bit ROM (CMOS) 241
	HN613128FP	16384-word x 8b-it ROM (CMOS) 241
	HN613128HP	16384-word x 8-bit ROM (CMOS) 243
	HN61256P	32768-word x 8-bit or
		65536-word x 4-bit ROM (CMOS) 244
	HN61256FP	32768-word x 8-bit or
		65536-word x 4-bit ROM (CMOS) 244
	HN613256P	32768-word x 8-bit ROM (CMOS) 246
	HN613256FP	32768-word x 8-bit ROM (CMOS) 246
	HN613256HP	32768-word x 8-bit ROM (CMOS) 248
	HN62301P	131072-word x 8-bit ROM (CMOS) 249
•	MOS PROM	
	HN482732AG-20	4096-word x 8-bit U.V. Erasable &
		Electrically PROM (NMOS)
	HN482732AG-25	4096-word x 8-bit U.V. Erasable &
		Electrically PROM (NMOS)
	HN482732AG-30	4096-word x 8-bit U.V. Erasable &
		Electrically PROM (NMOS)
	HN482764G	8192-word x 8-bit U.V. Erasable &
		Electrically PROM (NMOS)
	HN482764G-2	8192-word x 8-bit U.V. Erasable &
		Electrically PROM (NMOS)
	HN482764G-3	8192-word x 8-bit U.V. Erasable &
		Electrically PROM (NMOS)
	HN482764P-3	8192-word x 8-bit One Time
		Electrically PROM (NMOS)
	HN27C64G-15	8192-word x 8-bit U.V. Erasable &
		Electrically PROM (CMOS)
	HN27C64G-20	8192-word x 8-bit U.V. Erasable &
		Electrically PROM (CMOS)
	HN27C64G-25	8192-word x 8-bit U.V. Erasable &
		Electrically PROM (CMOS)
	HN27C64G-30	8192-word x 8-bit U.V. Erasable &
		Electrically PROM (CMOS)
	HN4827128G-25	16384-word x 8-bit U.V. Erasable &
	UNI4027420C 20	Electrically PROM (NMOS)
	HN4827128G-30	16384-word x 8-bit U.V. Erasable &
	HN4827128G-45	Electrically PROM (NMOS)
	1114-02/1200-40	Electrically PROM (NMOS)
	HN4827128P-30	16384-word x 8-bit One Time
	1114-02/1201-30	Electrically PROM (NMOS)
	HN27256G-25	32768-word x 8-bit U.V. Erasable &
		Electrically PROM (NMOS)
	HN27256G-30	32768-word x 8-bit U.V. Erasable &
		Flectrically PROM (NMOS)



	HN58064P-25	8192-word x 8-bit Electrically Erasable & PROM (NMOS)	34
	HN58064P-30	8192-word x 8-bit Electrically Erasable & PROM (NMOS)	RΛ
	HN58064P-45	8192-word x 8-bit Electrically Erasable &	,
	HIND8004F-45	PROM (NMOS)28	34
•	Bipolar RAM		39
	HM10414	256-word x 1-bit RAM (ECL 10K) 29	90
	HM10414-1	256-word x 1-bit RAM (ECL 10K) 29	90
	HM2110	1024-word x 1-bit RAM (ECL 10K) 29	3 4
	HM2110-1	1024-word x 1-bit RAM (ECL 10K) 29	3 4
	HM2112	1024-word x 1-bit RAM (ECL 10K) 29	98
	HM2112-1	1024-word x 1-bit RAM (ECL 10K) 29	98
	HM10422	256-word x 4-bit RAM (ECL 10K) 30)3
	HM10422-7	256-word x 4-bit RAM (ECL 10K) 30	9(
	HM10470	4096-word x 1-bit RAM (ECL 10K)	l 1
	HM10470-1	4096-word x 1-bit RAM (ECL 10K) 31	11
	HM10470-20	4096-word x 1-bit RAM (ECL 10K) 31	16
	HM2142	4096-word x 1-bit RAM (ECL 10K) 31	19
	HM10474	1024-word x 4-bit RAM (ECL 10K)	22
	HM10474-8	1024-word x 4-bit RAM (ECL 10K) 32	27
	HM10474-10	1024-word x 4-bit RAM (ECL 10K)	27
	HM10474-15	1024-word x 4-bit RAM (ECL 10K)	22
	HM10480	16384-word x 1-bit RAM (ECL 10K) 33	30
	HM10480F	16384-word x 1-bit RAM (ECL 10K)	30
	HM10480-15	16384-word x 1-bit RAM (ECL 10K) 33	33
	HM10480-20	16384-word x 1-bit RAM (ECL 10K) 33	33
	HM10484-15	4096-word x 4-bit RAM (ECL 10K)	36
	HM10484-20	4096-word x 4-bit RAM (ECL 10K) 33	36
	HM100415	1024-word x 1-bit RAM (ECL 100K) 33	39
	HM100415CC	1024-word x 1-bit RAM (ECL 100K) 33	39
	HM100422	256-word x 4-bit RAM (ECL 100K) 32	42
	HM100422F	256-word x 4-bit RAM (ECL 100K) 32	42
	HM100422CC	256-word x 4-bit RAM (ECL 100K) 32	42
	HM100470	4096-word x 1-bit RAM (ECL 100K) 32	45
	HM100474	1024-word x 4-bit RAM (ECL 100K) 32	48
	HM100474-15	1024-word x 4-bit RAM (ECL 100K) 32	48
	HM100474F	1024-word x 4-bit RAM (ECL 100K) 32	48
	HM100474F-15	1024-word x 4-bit RAM (ECL 100K) 34	48
	HM100480	16384-word x 1-bit RAM (ECL 100K) 35	53
	HM100480-15	16384-word x 1-bit RAM (ECL 100K) 35	56
	HM100480-20	16384-word x 1-bit RAM (ECL 100K) 35	
	HM100480F	16384-word x 1-bit RAM (ECL 100K) 35	53
	HM100484-15	4096-word x 4-bit RAM (ECL 100K) 35	
	HM100484-20	4096-word x 4-bit RAM (ECL 100K) 39	59
	HM2510	1024-word x 1-bit RAM (TTL) 36	62
	HM2510-1	1024-word x 1-bit RAM (TTL)	62
	HM2510-2	1024-word x 1-bit RAM (TTL)	
	HM2511	1024-word x 1-bit RAM (TTL)	66
	UM2511₁1	1024-word x 1-bit RAM (TTI)	66



•	Memory Support	Circuit
	HD2912	Quadruple TTL-to-MOS Clock Drivers 370
	HD2916	Quadruple TTL-to-MOS Clock Drivers 373
	HD2923	Quadruple ECL-to-TTL Drivers

NOTICE:

This data book includes all products in production on the data of issue. The data book may include products in a declining phase. It is advised that users contact HITACHI sales organization and check the availability of products if necessary.



QUICK REFERENCE GUIDE TO HITACHI IC MEMORIES

MOS RAM

= MUS				Organization	Access	Cycle	Supply	Power		Pa	ckag	e†			
Mode	Total	Туре №.	Process	(word	Time	Time		Dissipation		ı a	CKAB				Page
Mode	Bit	Турс 140.	Troccss	× bit)	(ns)max	(ns)min	(V)	(W)	Pin No.	CG	G	P	FP	SP	
		HM6184H-35			35	35					•	•			46
		HM6148H-45			45	45		0.1m/0.25							46
		HM6148H-55		1024×4	55	55	1					•			46
		HM6148HL-35			35	35						•			50
		HM6148HL-45			45	45		$5\mu/0.25$				•			50
		HM6148HL-55			55	55]		18			•	L.		50
	4k-bit	HM6147H-35			35	35			10						55
		HM6147H-45			45	45		0.1m/0.15				•			55
		HM6147H-55 HM6147HL-35 HM6147HL-45]	4096×1	55	55						•			55
			1	4050 ^ 1	35	35		$5\mu/0.15$				•	_		61
			1		45	45						•			61
		HM6147HL-55	1		55	55						•			61
		HM6116-2	1	2048×8	120	120		0.1 m/0.2		•			•		65
		HM6116-3			150	150		0.1m/0.18		•			•		65
	1	HM6116-4 HM6116L-2			200	200		0.1111/ 0.16		•		•	•		65
					120	120		20μ \triangle /0.18		L			•		80
		HM6116L-3]		150	150		20µ△/0.16 0.1m/15m			•	•	•		80
		HM6116L-4			200	200]					•	•		80
		HM6116A-12	1		120	120						•			98
		HM6116A-15			150	159			24			•	<u> </u>		98
		HM6116A-20		2040 / 0	200	200				<u> </u>		•	_	•	98
		HM6116AL-12			120	120					1	•	ļ	•	102
		HM6116AL-15			150	150	+5	$5\mu/10$ m				•	-	•	102
Static		HM6116AL-20	CMOS		200	200				_		•	Ļ	•	102
Static		HM6117-3	Linos		150	150		0.1m/0.2				•	•	-	106
		HM6117-4			200	200		0.1111/ 0.2				•	•	↓	106
		HM6117L-3			150	150		$10\mu/0.18$			ļ	•	•	_	116
		HM6117L-4			200	200		20/2/ 0.20			ļ.,	•	•	-	116
		HM6168H-45			45	45						•	-	_	128
	16k-bit	HM6168H-55			55	55		0.1m/0.25			•	•	+	_	128
	10K-Dit	HM6168H-70		4096×4	70	70			20			•	+	1_	128
		HM6168HL-45			45	45	_				-	•	+	-	132 132
		HM6168HL-55			55	55	4	$5\mu/0.25$		-	-	•	+	1-	
		HM6168HL-70			70	70 .	4			-	+_	•	+-	+	132
		HM6167			70	70	4	0.4 (0.45		-	-	•	+	+	137
		HM6167-6	1		85	85	1	0.1m/0.15		-	1		-	+-	137
		HM6167-8	4		100	100	4		-	-	-		-	-	143
		HM6167L	-		70	70	4	5 (0.15		-	-		-	-	143
		HM6167L-6	1		85	85	4	$5\mu/0.15$		-	+		-	-	143
		HM6167L-8	4		100	100	4		-			•	+-	+	147
		HM6167H-45	4	16384×1	45	45	4	0.1m/0.2	20		-		+-	-	147
		HM6167H-55	4		55	55	4	0.111/ 0.2	+		-			+-	158
		HM6167HL-45	4		45	45	+	$5\mu/0.2$.2	-	+	۱÷	+	+	158
		HM6167HL-55	-		55	55	+	5,2, 5.5	-	+-		-	-	162	
		HM6267-35**	4		35	35	- 0	0.1m/0.25		-	+-		-	+	162
		HM6267-45**	1		45	45		1	1	1	ل		Ί		be continue

(to be continued)



Mode	Total	Type No.	Process	Organization (Word	Access Time	Cycle Time	Supply	Power Dissipation		Pa	cka	ge*			D
	Bit			× bit)	(ns)max		(V)	(W)	Pin No.	CG	G	P	FP	SP	Page
		HM6264-10			100	100			110.	+					166
		HM6264-12			120	120		0.1m/0.2				-	•		166
		HM6264-15			150	150				-		-		\vdash	166
		HM6264L-10		8192×8	100	100			28			•			176
Static	64k-bit	HM6264L-12	1		120	120		$10\mu/0.2$							176
Static	64K-DIT	HM6264L-15	CMOS		150	150	+5	,							176
		HM6287-55*	1		55	55						•			188
		HM6287-70*	1	25502	70	70		0.1m/0.3							188
		HM6287L-55*	Ī	65536×1	55	55			22						189
		HM6287L-70*	1		70	70		$10\mu/0.3$							189
Psude	256k-bit	HM65256-15*	01100	00500	150	150								-	190
Static	230K-DIL	HM65256-20*	CMOS	32768×8	200	200	+5	7 m / 0.3	28						190
		HM48416A-12			120	230		20m/0.3				•			192
		HM48416A-15	1638	16384×4	150	260			18			•			192
		HM48416A-20			200	330					7	•			192
	64k-bit	HM4864-2			150	270	İ				•	Ŏ	-		199
	O4K-DIC	HM4864-3			200	335		20m/0.33			•	•			199
		HM4864A-12		65536×1	120	220	Ī				Ŏ	•			209
Dynamic		HM4864A-15	NMOS		150	260		20m/0.25		ě	ŏ	•	7		209
Dynamic		HM4864A-20	NMOS		200	330	+5			•	•	ě	1	-	209
		HM50256-12			120	220			16		•	•			219
		HM50256-15		00014444	150	260		20m/0.35			Ŏ	•		7	219
	256k-bit	HM50256-20			200	330					Ŏ	•			219
	230K-DIL	HM50257-12		262144×1	120	220	l				•	•		1	226
		HM50257-15			150	260		20m/0.35			Ō	•	\neg	\dashv	226
		HM50257-20			200	330						•			226

Under development
 Preliminary
 HM6116LP
 LFP Series
 10µW
 The package codes of CG, G, P, FP and SP are applied to the package materials as follows.
 CG: Glass-sealed Caramic Leadless Chip Carrier.
 G: Cerdip, P: Plastic DIP,
 FP: Flat Plastic Package (SOP), SP: Skinny Type Plastic DIP

■MOS ROM


	Total			Organization		Supply	Power		Pac	kage	†		Page
Mode	Bit	Type No.	Process	(Word	Time		Dissipation	Pin	С	G	Р	FP	rage
				× bit)	(ns)max	(V)	(W)	No.			_		224
		HN61364			250	1		28			•		234
	64k-bit	HN61364H**		8192×8	200		5μ/50m				•		236
	04K-Dit	HN61365		0102	250		,,	24			•		237
		HN61366			250						•		239
Mask	128k-bit	HN613128	CMOS	16384×8	250	₇₅	5μ/50m				•		241
Wask	120K-DIL	HN613128H**	CMOS		200		ομ, σσπ				•		243
		HN61256		32768×8 or 65536×4	3500		$5\mu/7.5$ m	28			•	•	244
	256k-bit	HN613256		32768×8	250		5μ/50m				•		246
		HN613256H**		32100 / 0	200		ομ, σσιιι				•		248
	1M-bit	HN62301**		131072×8	350		2m/75m				•		249
		HN482732A-20			200					•			254
	32k-bit	HN482732A-25		4096×8	250		0.18/0.8	24		•			254
		HN482732A-30	NMOS		300								254
		HN482764	NWOS		250					•			258
		HN482764-2			200		0.18/0.55			•			258
		HN482764-3			300					•			258
	64k-bit	HN27C64-15		8192×8	150								267
U. V. Erasablce		HN27C64-20	CMOC		200	+5	0.55m 0.17						267
& Electrically		HN27C64-25	CMOS		250	7 +3	0.55111 0.17			•			267
	-	HN27C64-30			300	1		28		•			267
		HN4827128-25			250	7				•			272
	128k-bit	HN4827128-30		16384×8	300	1	0.18 0.53			•			272
		HN4827128-45	NMOS		450	1				•			272
	05.61 1 11	HN27256-25**		00500110	250		0.22 0.55			•			280
	256k-bit	HN27256-30**		32768×8	300	1	0.22 0.33	İ		•			280
One Time	64k-bit	HN482764-3	NIMOS	8192×8	300		0,18 0.55	28			•		263
Electrically	128k-bit	HN4827128-30**	NMOS	16384×8	300	+5	0.18 0.53	20			•		276
F1		HN58064-25**			250						•		284
Electrically Erasable &	64k-bit	HN58064-30**	NMOS	8192×8	300	+5	0.22 0.55	28			•		284
Programmable		HN58064-45**	1		450	1					•		284

Under development
 Preliminary
 The packade codes of G. P and FP are applied to the packge material as follows.
 G: Cerdip.
 P: Plastic DIP.
 FP: Plastic Flat Package

BIPOLAR RAM

Level	Total	Type No.	Organiza tion	Output	Access Time	Supply	Power	Package†			t	Replace-	
	Bit	Type 110.	(word×bit)	1 .	(ns)max	Voltage (V)	Dissipation (mW/bit)	Pin No.	F	G	СС	ment	Page
	256	HM10414	256×1		10						-	F10414	290
	230	HM10414-1	236×1		8	1	2.8				-	1.0	290
		HM2110			35			1 1	_	•	-	F10415	294
		HM2110-1	1024 × 1		25	1 .	0.5	16	_	•		F10415A	294
	1K	HM2112	1024×1		10	1		i i		•	ļ —		298
	111	HM2112-1			8	1	0.8			•			298
		HM10422	256×4	1	10	Ī	0.8			•		F10422	303
		HM10422-7	230 ^ 4		7	Ī	1.0	24		•	<u> </u>		308
		HM10470		1	25	İ				•		F10470	311
ECL		HM10470-1	4096×1		15		0.2	18	-	Ŏ			311
10K		HM10470-20	4096 × 1		20	-5.2	0.25			•			316
1014	4K	HM2142		i	10		0.3	20		•			319
	417	HM10474			25		0.2			Ť		F10474	322
		HM10474-8**	100454		8			f	\neg	•			327
		HM10474-10**	1024×4	Onon	10		0.3	24		•			327
		HM10474-15		Open	15		0.2		_	ŏ			322
		HM10480		Emitter	25		0.05		•	•		F10480	330
		HM10480-15**	16384×1		15			20		Ŏ			333
	16K	HM10480-20**			20		0.06	t	\neg	•			333
		HM10484-15*	4096×4		15				_	•			336
		HM10484-20*	4096 × 4		20		0.06	28		ŏ			336
	1K	HM100415	1024×1		10		0.6	16	_	•		F100415	339
	117	HM100422	256×4		10	Ì	0.8	24	•	•	•	F100422	342
		HM100470	4096×1		25	Ī	0.2	18		•		F100470	345
	4K	HM100474	1024×4		25				•	•		F100474	348
ECL		HM100474-15	1024 ^ 4		15	4.5	0.2	24	•	•			348
100K		HM100480			25	- 4.5	0.05		•	•		F100480	353
		HM100480-15*	16384×1		15		0.00	20		•			356
	16K	HM100480-20*			20		0.06			•			356
ĺ		HM100484-15*	4096×4		15		0.00	00		•			359
		HM100484-20*	1000		20		0.06	28		•			359
		HM2510		Open	70					•			362
		HM2510-1		Collector	45		0.5			•		93415	362
TTL	1K	HM2510-2	1024×1	Conector	35	+ 5		16		•	\dashv	93415A	362
		HM2511	Ī	3-state	70		0.5			•	\neg		366
		HM2511-1		3-State	45		0.5		1	•	1	93425	366


PACKAGE INFORMATION (Dimensions in mm)




Applicable ICs

DP-16	HM4864P-2, HM4864P-3, HM4864AP-12, HM4864AP-15, HM4864AP-20
DP-16A	HM50256P-12, HM50256P-15, HM50256P-20, HM50257P-12, HM50257P-15, HM50257P-20
DP-18	HM6148HP-35, HM6148HP-45, HM6148HP-55, HM6148HLP-35, HM6148HLP-45, HM6148HLP-55, HM6147HP-35, HM6147HP-45, HM6147HP-55, HM6147HP-35, HM6147HLP-35, HM6147HLP
DP-20	HM6168HP-45, HM6168HP-55, HM6168HP-70, HM6168HLP-45, HM6168HLP-55, HM6168HLP-70, HM6167P, HM6167P-8, HM6167P-8, HM6167LP, HM6167LP-6, HM6167LP-8, HM6167HP-55, HM6167HLP-45, HM6167HLP-55, HM6267P-35, HM6267P-45
DP-22A	HM6287P-55, HM6287P-70, HM6287LP-55, HM6287LP-70
DP-24	HM6116P-2, HM6116P-3, HM6116P-4, HM6116LP-2, HM6116LP-3, HM6116LP-4, HM6116AP-12, HM6116AP-15, HM6116AP-20, HM6116ALP-12, HM6116ALP-15, HM6116ALP-20, HM6117P-3, HM6117P-4, HM6117LP-3, HM6117LP-4, HN61365P, HN61366P
DP-24A	HM6116ASP-12, HM6116ASP-15, HM6116ASP-20, HM6116ALSP-12, HM6116ALSP-15, HM6116ALSP-20
DP-28	HM6264P-10, HM6264P-12, HM6264P-15, HM6264LP-10, HM6264LP-12, HM6264LP-15, HM65256P-15, HM65256P-20, HN61364P, HN613128P, HN613128P, HN613128P, HN613256P, HN613256P, HN613256PP, HN62301P, HN482764P-3, HN4827128P-30, HN58064P-25, HN58064P-30, HN58064P-45

• CERDIP




(to be continued)




Applicab	e ICs
DG-16	HM10414, HM10414-1, HD2912
DG-16A	HM2110, HM2110-1, HM2112, HM2112-1, HM100415, HM2510, HM2510-1, HM2510-2, HM2511, HM2511-1, HD2916, HD2923
DG-16B	HM4864-2, HM4864-3, HM4864A-12, HM4864A-15, HM4864A-20, HM50256-12, HM50256-15, HM50256-20, HM50257-12, HM50257-15, HM50257-20
DG-18	HM6148H-35, HM6148H-45, HM6148H-55, HM6147H-35, HM6147H-45, HM6147H-55, HM10470, HM10470-1, HM10470-15 HM100470
DG-20	HM6168H-45, HM6168H-55, HM6168H-70, HM6167, HM6167-6, HM6167-8, HM6167H-45, HM6167H-55, HM2142, HM10480, HM10480-15, HM10480-20, HM10480, HM10480-15, HM10480-20
DG-24	HM6116-2, HM6116-3, HM6116-4, HM6116L-2, HM6116-3, HM6116L-4
DG-24A	HM10422, HM10422-7, HM10474, HM10474-8, HM10474-10, HM10474-15, HM100422, HM100474, HM100474-15
DG-24B	HN482732AG-20, HN482732AG-25, HN482732AG-30
DG-28	$\frac{\text{HN482764G}, \text{HN482764G-2}, \text{HN482764G-3}, \text{HN27C64G-15}, \text{HN27C64G-20}, \text{HN27C64G-25}, \text{HN27C64G-30}, \text{HN482718G-25}, \text{HN4827128G-30}, \text{HN4827128G-45}, \text{HN27256G-25}, \text{HN27256G-30}}{\text{HN4827128G-30}, \text{HN4827128G-45}, \text{HN27256G-25}, \text{HN27256G-30}}}$
DG-28A	HM10484-15, HM10484-20, HM100484-15, HM100484-20

● Flat Packages



Leadless Chip Carrier



RELIABILITY OF HITACHI IC MEMORIES

1. STRUCTURE

IC memories are structurally classified into bipolar type and MOS type. The former has a characteristic of an extremely high speed. But it is a comparatively small capacity and on the other hand, the latter features a large capacity. These IC memories are utilized by effectively taking the most of their respective characteristics.

Flows from designing, manufacturing and up to inspection for both Bipolar and MOS type IC memories are established under a unified concept, design and inspection standards. Therefore stable results concerning their reliability have been obtained with these IC memories, regardless of differences in the circuit design, pattern, layout, degree of

integration, etc.

From its characteristics, the memory LSI is integrated in high density by unit patterns called "cell" and it is not exaggeration to say that they are produced in the most advanced semiconductor manufacturing technologies. To get the high reliability of such a memory which has been subjected to rapid technological advances, know-hows based on past experience from the design stage of a cell are incorporated. Farther to evaluated reliability of each respective technology applied. Reliability evaluation using TEG (Test Element Group), etc. is carried out. Examples of cell circuits of the Bipolar memory and MOS memory are shown in Table I.


• Table 1 Examples of Basic Cell Circuit of IC Memories


Classification	Bipolar memory (RAM)	Bipolar memory (PROM)	NMOS memory (Dynamic RAM)	NMOS, CMOS memories (Static RAM)	NMOS memory (PROM)
Application	Buffer memory, control memory of high-speed computer	Microcomputer control use	Main memor microcompu	y of computer, ter memory	For microcomputer control
Example of basic cell circuit		5			

IC memory chips produced in the latest technologies are sealed in different packages. Ceramic package, Cerdip (glass-sealed type) and Plastic package are the current major IC packages. Also such packages as LCC (Leadless Chip Carrier) for high package density and SO (Small Outline) package are now under development.

Ceramic and Cerdip versions, with their hermetically sealed structure, are suitable to the equipment requiring high reliability. Plastic version, the leading semiconductor package, is applied to various kinds of equipment. Hitachi Plastic package has been improved to the close reliability level as the hermetically sealed devices. Table 2 shows examples of IC memory package outlines.

Table 2 Examples of IC Memory Package Outlines







• 28 Pin





2. RELIABILITY DATA Results of reliability tests are listed below.

2-1 Reliability test data on Bipolar memories

The reliability test data on the Bipolar memories are shown in Tables 3 and 4. Since they are manufactured under the aforementioned standardized design rules and quality control, there is no difference in reliability among various types. In addition, it can be said that the greater the capacity, the higher the reliability per bit.

• Table 3 Results on Bipolar Memory Reliability Tests (1)

			HM10470	7, 200	HM100422 (Chip Carrier)					
Test item	Test condition	Samples	Total component hours	Failures	Failure rate*	Samples	Total component hours	Failures	Failure rate*	
т.	$T_a = 125^{\circ} \text{C}$ $V_{EE} = -5.2 \text{V}$ (HM10470)	125	C.H. 4.0×10 ⁵	0	l/hr 2.3×10 ⁻⁶	_	_	_	_	
High- temperature (Operating)	$T_a = 150^{\circ} \text{C}$ $V_{EE} = -5.2 \text{V}$ (HM10470) $V_{CC} = -5.0 \text{V}$ (HM100422)	80	2.7×10 ⁵	0	3.4×10 ⁻⁶	40	4×10 ⁴	0	2.3×10 ⁻⁵	
High- temperature	$T_a = 200^{\circ} \text{C}$	27	2.7×10 ⁴	0	3.4×10 ⁻⁵	40	4×10 ⁴	0	2.3×10 ⁻⁵	
storage	$T_a = 295^{\circ} \text{C}$	20	2.0×10 ⁴	0	4.6×10 ⁻⁵	40	4×10 ⁴	0	2.3×10 ⁻⁵	

Estimated failure rate with confidence level 60%.

• Table 4 Result on Bipolar Memory Reliability Tests (2)

Test item	Test condition	HM10470	(Cerdip)	HM100422 (Chip carrier)		
		Samples	Failures	Samples	Failures	
Temperature cycling	-65° C ~ +150°C, 10 cycles	120	0	40	0	
Soldering heat	260°C, 10 seconds	22	0	_		
Thermal shock	0°C ~ +100°C, 10 cycles	36	0	20	0	
Mechanical shock	1500G, 0.5ms, Three times each for X, Y and Z	30	0	60	0	
Variable frequency 100 ~ 2000Hz, 20G Three times each for X, Y and Z		40	0	60	0	
Constant-acceleration	20000G, 1 minute, each for X, Y and Z	40	0	60	0	

2-2 Reliability test data on MOS memories

The reliability test data on the MOS memories are shown in Tables 5, 6 and 7. In these tables, data are shown on representative types of HM50256 (256K

DRAM), HM4864AP (64K DRAM), HM6264P (64K SRAM), HM6116P/FP (16K SRAM), HN4827128 (128K EPROM) and leadless chip carrier device of 64K DRAM, 4K/16K SRAM.

◆ Table 5 Results on MOS Memory Reliability Test (1)

			HM50256	ic)						
Test item	Test Condition	Sam- ples	Total component hours	Fail- ures	Failure rate*	Sam- ples	Total component hours	Fail- ures	Failure rate*	Remarks
*** 1	$T_a = 125^{\circ} \text{C}$ $V_{CC} = 5.5 \text{V}$ $t_{cyc} = 3\mu \text{s}$	_	_	_	l/hr —	100	1.0×10 ⁵	0	1/hr 9.2×10 ⁻⁶	
High- temperature dynamic operation	$T_a = 150$ °C $V_{CC} = 8V/7V$ $t_{cyc} = 3\mu s$	723	1.44×10 ⁶	7	5.8×10 ⁻⁶	_	_		_	Oxide failure x 7
	$T_a = 125^{\circ} \text{C}$ $V_{CC} = 8\text{V}/7\text{V}$ $t_{Cyc} = 3\mu\text{s}$	2920	1.12×10 ⁶	2	2.8×10 ⁻⁶	_	_	-	_	Oxide failure × 2

^{*} Estimated failure rate with confidence level 60%.

• Table 6 Results on MOS Memory Reliability Tests (2)

		HM4864AP (Plastic)								
Test item	Test condition	Sam- ples	Total component hours	Fail- ures	Failure rate*	Sam- ples	Total component hours	Fail- ures	Failure rate*	Remarks
High- temperature	$T_a = 150^{\circ} \text{C}$ $V_{CC} = 7\text{V}$ $t_{cyc} = 3\mu\text{s}$	173	1.73×10 ⁵	0	l/hr 1.3×10 ⁻⁶	_		_	1/hr —	
dynamic operation	$T_a = 125^{\circ} \text{C}$ $V_{CC} = 7\text{V}$ $t_{cyc} = 3\mu\text{s}$	173	1.73×10 ⁵	0	1.3×10 ⁻⁶	774	8.4×10 ⁵	2	3.7×10 ⁻⁶	Isolation failure × 1 Defective crystal × 1
High-temper- ature and high-humi- dity bias	$T_a = 85^{\circ} \text{C}$ RH = 85% $V_{CC} = 5.5 \text{V}$	177	1.77×10 ⁵	0	5.2×10 ⁻⁶	304	3×10 ⁵	0	3×10 ⁻⁶	crystar×1
Pressure cooker	T_a = 121°C RH = 85% storage	22	1.1×10 ⁴	0	8.4×10 ⁻⁵	55	2.2×10 ⁴	0	4.2×10 ⁻⁵	

^{*} Estimated failure rate with confidence level 60%.

• Table 7 Results on MOS Memory Reliability Tests (3)

	Test	HM50256 (cerdip)		EPROM (Cerdip)		HM6116P		HM6116FP		LCC		Remarks
Test item	condition	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Kemarks
Temperature cycling	-55°C~+150°C 10 cycles	386	0	775	0	5462	0	1838	0	860	0	
Temperature cycling	-55°C~+150°C 1000 cycles	116	0	250	0	100	0	90	0*	445	0	*500 cycles
Thermal shock	-65°C~+150°C 15 cycles	145	0	146	0	38	0	38	0	498	0	
Soldering heat	260°C 10 seconds	50	0	90	0	22	0	297	0	82	0	
Mechanical shock	1500G 0.5ms	38	0	90	0	_		_	_	82	0	
Variable frequency	20Hz~2000Hz 20G	38	0	90	0	_	_	_	_	82	0	
Constant- acceleration	20,000G	38	0	90	0*	_	_	_	_	82	0	*6000G

2.3 Change of electrical characteristics under endurance test for IC memories

The degradation of I_{CBO} of the cell transistor, degradation of h_{FE}, etc., can be considered as main factors in the internal elements for reliability of Bipolar memories. In actual element designing,

however, it has been designed to operate in the range at which these degradations do not happen. Therefore changes of electrical characteristics including access time are not observed.

Time dependence in access time for HM10470 is

Fig. 1 Example of Change in Bipolar Memory Characteristics

Ex	ample	Example of time	change in acc
Device name	HM10470		
Test condition	Ta=125°C, V _{EE} =-5.2V		Measuri
Failure criteria	t _{AA} = 25 ns		
Failure mechanism	Surface degradation	35	March
		301	

Results:

Access time (t_{AA}) is stabilized and is within the failure criteria.


Measuring Condition Maximum Average Minimum Marching Pattern

25
20
15
0
500
1,000
Time (hr)

shown in Fig. 1.

 V_{TH} is a basic parameter in the MOS memories, however, it has been confirmed there is not any shift in V_{TH} for practical usage because we have applied surface stabilizing technique, clean process, etc.

In case of dynamic RAM which needs refresh cycle, refresh time is also stabilized owing to the abovementioned process. Time dependence of Vcc min and t_{REF} characteristics for the 64K DRAM are shown in Fig. 2 and 3.






Fig. 3 Time dependence in refresh time (tREF) in dynamic operation test at 125°C

2.4 Classification of failure modes

Examples of failures happened in the field are shown in Fig. 4 and 5. Since memory LSIs generally require the most fine processing in semiconductor manufacturing technology, the percentage of failures resulting from pinholes, photoresist defects, foreign materials, etc., is tending to increase. To eliminate the latent defects which are generated in these manufacturing processes, we are constantly

improving these processes, and performing burn-in screening under high temperature for all memories. In addition, since the analysis of failures in the field can result in important feedback to improve their design and manufacturing, we are always exerting our efforts to collect customer process data and field data with the aim of further establishing their high reliability.



Fig. 4 Classification of Failure Modes of Bipolar Memory in the field





Fig. 5 Classification of Failure Modes of MOS Memory in the field




3. SOFT ERROR

3.1 Soft Error Mechanism

As mentioned before, IC memories have been increasingly miniaturized. Miniaturization, which means reduction of the horizontal plane dimensions as well as the vertical dimensions, causes signal level on the chip and storage charge of dynamic memories to be also decreased. An obstacle lying before miniaturization is soft error. Soft errors can be characterized as "transitory failures in which normal memory operation can be recovered by reprogramming information." Soft errors are caused by α-particles emitted from U and T_H contained in the packaging materials. As memory chips are exposed to α-particles, a great deal of electron-hole pairs are induced in Si substrate. These induced electrons cause memory information reversion. Fig. 6 shows the mechanism of information reversion in NMOS dynamic memory by α -particles. In case of NMOS dynamic memory, negative voltage is applied to the Si substrate. Therefore, positive holes are drawn by substrate, and only electrons cause information reversion (from information "1" to "0") of memory cell. Fig. 6 shows misoperation seen in memory cell. Such a failure mode, which is defined as "Memory cell mode of soft errors," is distinguished from "Bit line mode." "Bit line mode" of soft errors is shown in Fig. 7. As information in memory cell is read out on bit line, bit line potential changes depending on memory cell information. The changing value is very small (several 100 mV), and compared with standard potential (potential read out from dummy cell), it is amplified by sense amplifier. If bit line is exposed to α -particles during the very short period between read-out from memory cell and amplification by sense amplifier, bit line potential decreases. And as it becomes less than standard potential, misoperation from information "0" to "1" will take place. On the other hand, with decrease of standard potential, misoperation from information "1" to "O" is seen. Both are called "Bit line mode" because errors appear at irradiation of α-particles. Soft error dependence on cycle time is shown in Fig. 8.








Fig. 8 Soft Error Rate's Dependence on Cycle Time

Actual products will have three types of failure modes, that is, cell mode, bit line mode and mixture of both modes. Soft error mechanism of static MOS memories and of bipolar memories are different from the above-mentioned mechanism in dynamic MOS memories.

In case of static memory, certain level of current always flows through the cell in order to retain the data in flip-flop circuit. When partial current induced by α -particles exceeds the retention current, misoperation occurs because of reversion of flip-flop circuit.

3.2 Examples of soft error preventive measures in products

At the initial stage of the 64K DRAM development, its soft error rate was estimated from accelerated irradiation test data to be higher than the expected design value. Hitachi has performed the following soft error preventive measures.

- Selection of packaging materials which emit a minimal number of α-particles.
- 2) Application of chip coating technology to prevent the α -particles.
- 3) Use of circuitry and layout technology with inherent ability to resist α-particles.

Owing to these corrective measures, soft errors in 64K DRAM have reached a practically acceptable level. Preventive measures applied for 64K DRAM are also applied to other types. 16K DRAM with single power supply 5V family, for which chip coating was originally used, no longer requires this coating because of remarkable improvement by the third measure.




Fig. 9 Example of Soft Error Improvement on 64K-bit Dynamic RAM

3.3 Request for soft error preventative measures in system equipment

Thus our efforts to reduce soft errors have resulted in almost trouble-free memories. System reliability can be more improved by supplying some functions, that is, ECC device for lage memory system and parity bit for small one.

4. RELIABILITY CLASSIFICATION

In designing IC memories, Hitachi classifies memory reliability by their application and controls the flows of design, production and test. Reliability can be roughly classified as follows:

- (I) For large scale computers and electronic exchangers
- (II) For important parts for auto-motive applica-
- (III) General communication-industrial use In using our products, therefore, we would like you to consider the classification of the application. Especially, when you are going to apply our memories to any special equipment, please do not hesitate to consult our sales engineering staff.

A variety of IC memories of high-spped, high-power and static lower power dissipation CMOS have been developed and commercially available, which allows an electronics designer to properly select the one best suited for a particular application. However, he must be familiar with the advantages and disadvantages of the devices to make the optimum selection and to prevent them from malfunctioning or, in the worst case, from breaking down. Precautions for handling IC memories given below will help the electronics designers to work out their optimum circuit designs.

1. BIPOLAR IC MEMORY

1.1 Prevention of static electricity

Bipolar memories have been considered to have high resistance to the static electricity than MOS ICs. However, the presently available high speed IC, represented by bipolar memories, must be provided with a suitable preventive measure against the static electricity. Because their diffused junctions have become thinner than the conventional types, in order to perform higher capability. Take note of the following points.

- (1) Keep all terminals of a device in the conductive mat during transportation and storage to keep them at the same potential. A conductive mat called "MOSPAK" is commercially available. Unless otherwise specially stated, all HITACHI IC memories will be shipped in our conductive mats. Store them as they are.
- (2) When handling by hand IC memories for inspection or connection, his finger must be grounded as shown in Fig. 1. Do not forget to insert a 1M ohm resistor to protect him against an electric shock.




Fig. 1

- (3) It is advisable to control the ambient relative humidity at about 50 per cent to prevent the occurrence of static electricity.
- (4) It is also recommendable to wear cotton clothes instead of the ones made of synthetic fabrics to prevent the static electricity from occurring.

- (5) It is desirable to ground the soldering iron tips. Use a low voltage soldering iron (12 or 24V), if possible.
- (6) When IC memories mounted on the circuit boards are shipped, it is preferable to pack them with conductive mats.

1.2 Prevention of Reverse Insertion of IC Pinouts

In the case of reverse insertion of IC pinouts to board, ICs which have symmetrical pinouts between VEE and Ground causes high current flown. Interconnection on the chip is melted and device is destroyed. Precaution must be made even for the ICs which do not have symmetrical pinouts between VEE and Ground, because excess current flows and sometimes device is destroyed. On the device package, marking of No. 1 pin is stamped. Please watch this marking and insert ICs properly.

1.3 Mounting and Removal of ICs during Voltage is supplied

Usually, rather high current flows in regulator of bipolar memory. Therefore, if ICs are put in and pulled out to board during voltage is supplied, high voltage induced at current on/off destroys ICs. Mount and remove ICs after supply voltage is cut off. Same precaution must be made in measurement with tester.

1.4 Prevention of Oscillation

ECL bipolar memory has high cut-off frequency of transistor. Therefore, sometimes, oscillation is caused in relation with external circuit, and misoperation of ICs is occurred. In such cases, about 0.1 μF of capacitor, which has good high frequency characteristics, is recommended to put between ICs and voltage supply line.

1.5 Precaution on Simple "H" Level of ECL Memory

In some cases, it is seen that input of ICs is directly connected to ground to fix input as "H" level. However, it sometimes causes misoperation in conjunction with internal circuit composition. "H" and "L" level of input are specified as $V_{IL\,(min)}$ and $V_{IH\,(max)}$ for ICs respectively. Please refer them and use ICs properly.

1.6 Cooling

Power dissipation of bipolar memory is 400mW to 1000mW depending on products. In the case many bipolar memories are mounted on the board, natural convention is insufficient for cooling. Therefore, please run forced air cooling with velocity higher

Precautions for Handling IC Memories

than 2.5m/s. In addition, by cooling, improvement of reliability can be expected as shown in Fig. 2. We recommend the junction temperature to be kept less than 85°C for high reliability use.




Fig. 2 Example of derating of ECL

1.7 Other Precautions

(1) Deforming of magazine and carrier

Since material of plastic magazine and carrier (for ECL flat package) is usually thermal plasticity, they deforms at temperature higher than 40 to 50°C and may not perform sufficiently. If burn-in is carried out at users, please use aluminum magazine or other metal fixtures.

(2) Shock at transportation Glass sealed type package is fragile. Usual

handling and drop test (JIS C7021 A-8) on individual devices do not cause any problem. However, it devices packed in magazine receive strong shock such as drop shock, devices hit neighbouring devices and packages may be damaged. Therefore, at transportation or loading on/off, be careful not to drop them. Even after devices are mounted on board, IC packages may be damaged if strength of board is not enough and board receives strong deforming stress. Please be careful on strength of board and handling. If any questions rose at using Hitachi products, please feel free to contact closest Hitachi representatives or

2. MOS IC MEMORY

2.1 Prevention of static electricity

Similar to bipolar IC memories, suitable preventive measures should be taken for MOS IC memories by referring to paragraph 1.1.

2.2 Absorption of power source noise

The source current level flowing in the dynamic memory during the time of access is considerably different from that of stand by. Although the current difference is quite effective to save the power consumption, the current spike may be developed into the power source noise. Since all MOS IC memories are, in general, accessed while being refreshed, it is recommended to insert large capacitors (a $10~\mu F$ capacitor for every 9 pieces of 64K-bit HM4864P, for example) as well as a $0.1~\mu F$ capacitor having good high-frequency characteristics for each memory. Needless to say, it is very important to reduce the power circuit impedance when designing.

2.3 Assessment of the memory system design

It is quite effective to obtain the power margin curves (shmoo curve) for evaluating the memory system designs (timing margin or adaptability to the peripheral circuits). Investigate the $V_{\rm DD}$ and access time behaviors by gradually varying theri levels, and the ones which are closer to the margine shown by the memory device itself can be judged to be better than others.

2.4 Overhead parity bit

Application of MOS IC static memory especially to microcomputers has been rapidly increasing due to the advantages that MOS static memory is operated by a single 5V power source and refreshing is not required.

There are some cases where all bits are used as the information bit without inclusion of any parity bit by some circuit designing reasons. It is, however, desirable to add parity bits to thoroughly avoid the memory error.

2.5 Use under high electric field

In case MOS IC memories are placed near to high voltage source, the high electric field may cause failures in system operation.

In order to avoid the problem, it is advisable to shield the parts or keep them away enough from the high voltage source.



offices.

1. VIEWS ON QUALITY AND RELIABILITY

Basic views on quality in Hitachi are to meet individual users' purchase purpose and quality required, and to be at the satisfied quality level considering general marketability. Quality reuired by users is specifically clear if the contract specification is provided. If not, quality required is not always definite. In both cases, efforts are made to assure the reliability so that semiconductor devices delivered can perform their ability in actual operating circumstances. To realize the quality in manufacturing process, the key points should be to establish quality control system in the process and to enhance morale for quality. In addition, quality required by users on semiconductor devices are going toward higher level as performance of electronic system in the market is going toward higher one and is expanding size and application fields. To cover the situation, actual bases Hitachi is performing is as follows;

- Build the reliability in design at the stage of new product development.
- (2) Build the quality at the sources of manufacturing process.
- (3) Execute harder the inspection and reliability confirmation of final products.
- (4) Make quality level higher with field data feed back.
- (5) Cooperate with research laboratories for higher quality and reliability.

With the views and methods mentioned above, utmost efforts are made for users' requirements.

2. RELIABILITY DESIGN OF SEMICONDUCTOR DEVICES

2.1 Reliability Targets

Reliability target is the important factor in manufacture and sales as well as performance and price. It is not practical to rate reliability target with failure rate at the certain common test condition. The reliability target is determined corresponding to character of equipments taking design, manufacture, inner process quality control, screening and test method, etc. into consideration, and considering operating circumstances of equipments the semiconductor device used in, reliability target of system, derating applied in design, operating condition, maintenance, etc.

2.2 Reliability Design

To achieve the reliability required based on reliability targets, timely sude and execution of design standardization, device design (include process

design, structure design), design review, reliability test are essential.

(1) Design Standardization

Establishement of design rule, and standerdization of parts, material and process are necessary. As for design rule, critical items on quality and reliability are always studied at circuit design, device design, layout design, etc. Therefore, as long as standardized process, material, etc. are used, reliability risk is extremely small even in new development devices only except for in the case special requirements in function needed.

(2) Device Design

It is important for device design to consider total balance of process design, structure design, circuit and layout design. Especially in the case new process and new material are employed, technical study is deeply executed prior to device development.

(3) Reliability Evaluation by Test Site

Test site is sometimes called Test Pattern. It is useful method for design and process reliability evaluation of IC and LSI which have complicated functions.

- 1. Purposes of Test Site are as follows;
 - Making clear about fundamental failure mode
 - Analysis of relation between failure mode and manufacturing process condition
 - Search for failure mechanism analysis
 - Establishment of QC point in manufacturing
- 2 Effectiveness of evaluation by Test Site are as follows;
 - Common fundamental failure mode and failure mechanism in devices can be evaluated.
 - Factors dominating failure mode can be picked up, and comparison can be made with process having been experienced in field.
 - Able to analyze relation between failure causes and manufacturing factors.
 - Easy to run tests.

etc.

2.3 Design Review

Design review is organized method to confirm that design satisfies the performance required including users' and design work follows the specified ways, and whether or not technical improved items accumulated in test data of individual major fields and field data are effectively built in. In addition, from the standpoint of enhancement of competition power of products, the major purpose of design review is to insure quality and reliability of the products. In Hitachi, design review is performed from the planning stage for new products and even

Quality Assurance of IC Memory

for design changed products. Items discussed and determined at design review are as follows;

- (1) Description of the products based on specified design documents.
- (2) From the standpoint of specialty of individual participants, design documents are studied, and if unclear matter is found, sub program of calculation, experiments, investigation, etc. will be carried out.
- (3) Determine contents of reliability and methods, etc. based on design document and drawing.(4) Check process ability of manufacturing line to
- achieve design goal.

 (5) Discussion about preparation for production.
- (6) Planning and execution of sub-programs for design change proposed by individual specialist, and for tests, experiments and calculation to confirm the design change.
- (7) Reference of past failure experiences with similar devices, confirmation of method to provent them, and planning and execution of test program for confirmation of them. These study and decision are made using check lists

3. QUALITY ASSURANCE SYSTEM OF SEMICONDUCTOR DEVICES


3.1 Activity of Quality Assurance

General views of overall quality assurance in Hitachi are as follows:

- Problems in individual process should be solved in the process. Therefore, at final product stage, the potential failure factors have been already removed.
- (2) Feedback of information should be made to insure satisfied level of process ability.
- (3) To assure reliability required as an result of the things mentioned above is the purpose of quality assurance.

The followings are regarding device design, quality approval at mass production, inner process quality control, product inspection and reliability tests.


3.2 Quality ApprovalTo insure quality and reliability required, quality approval is carried out at trial production stage of device design and mass production stage based on reliability design described at section 2.
The views on quality approval are as follows;



- The third party executes approval objectively from the stand point of customers.
- (2) Fully consider past failure experiences and information from field.
- (3) Approval is needed for design change and work change.
- (4) Intensive approval is executed on parts material and process.
- (5) Study process ability and fluctuation factor, and set up control points at mass production. Considering the views mentioned above, quality approval shown in Fig. 1 is executed.

3.3 Quality and Reliability Control at Mass Produc-

For quality assurance of products in mass production, quality control is executed with organic division of functions in manufacturing department, quality assurance department, which are major, and other departments related. The total function flow is shown in Fig. 2. The main points are described below,



3.3.1 Quality Control of Parts and Material

As tendency toward higher performance and higher reliability of semiconductor devices, is going, importance is increasing in quality control of material and parts, which are crystal, lead frame, fine wire for wire bonding, package, to build products, and materials needed in manufacturing process, which are mask pattern and chemicals. Besides quality approval on parts and materials stated in section 3.2, the incoming inspection is, also, key in quality control of parts and materials. The incoming inspec-

drawing, and sampling inspection is executed based on MIL-STD-105D mainly.

The other activities of quality assurance are as follows:

tion is performed based on incoming inspection

specification following purchase specification and

- (1) Outside Vendor Technical Information Meeting
- (2) Approval on outside vendors, and guidance of outside vendors
- (3) Physical chemical analysis and test The typical check points of parts and materials are shown in Table 1.

Table 1 Quality Control Check Points of Material and Parts (Example)

	and Parts (Exam	ple)
Material, Parts	Important Control Items	Point for Check
Wafer	Appearance Dimension Sheet Resistance Defect Density Crystal Axis	Damage and Contamina- tion on Surface Flatness Resistance Defect Numbers
Mask	Appearance Dimension Resistoration Gradation	Defect Numbers, Scratch Dimension Level Uniformity of Gradation
Fine Wire for Wire Bonding	Appearance Dimension Purity	Contamination, Scratch, Bend, Twist Purity Level Mechanical Strength
Frame	Elongation Ratio Appearance Dimension Processing Accuracy Plating Mounting Characteristics	Contamination, Scratch Dimension Level Bondability, Solderability Heat Resistance
Ceramic Package	Appearance Dimension Leak Resistance Plating Mounting Characteristics Electrical Characteristics Mechanical Strength	Contamination, Scratch Dimension Level Airtightness Bondability, Solderability Heat Resistance Mechanical Strength
Plastic	Composition Electrical Characteristics Thermal Characteristics Molding Performance Mounting Characteristics	Characteristics of Plastic Material Molding Performance Mounting Characteristics

3.3.2 Inner Process Quality Control

Inner process quality control is performing very important function in quality assurance of semiconductor devices. The following is description about control of semi-final products, final products, manufacturing facilities, measuring equipments, circumstances and sub materials. The manufacturing inner process quality control is shown in Fig. 3 corresponding to the manufacturing process.

(1) Quality Control of Semi-final Products and

- Final Products
 Potential failure factors of semiconductor devices should be removed preventively in manufacturing process. To achieve it, check points are set-up in each process, and products which have potential failure factor are not transfer to the next process. Especially, for high reliability semiconductor devices, manufacturing line is rigidly selected, and tighter inner process quality control is executed rigid check in each process and each lot, 100% inspection pointed process to remove failure factor caused by manufacturing fluctuation, and execution of screening needed, such as high temperature aging and temperature cycling.
 - Condition control on individual equipments and workers, and sampling check of semifinal products.

Contents of inner process quality control are as

- Proposal and carrying-out improvement of work
 - Education of workers

follows:

- Maintenance and improvement of yield
- Picking-up of quality problems, and execution of countermeasures
- Transfer of information about quality
- (2) Quality Control of Manufacturing Facilities and Measuring Equipment

Manufacturing equipments are extraordinary developing as higher performance devices are needed and improvement of production, and are important factors to determine quality and reliability. In Hitachi, automatization of manufacturing equipments are promoted to improve manufacturing fluctuation, and controls are made to maintain prompt operation of high performance equipments and perform the proper function. As for maintenance inspection for quality control, there are daily inspection which is performed daily based on specification related, and periodical inspection which is performed periodically. At the inspection, inspection points listed in the specification are



checked one by one not to make any omission. As for adjustment and maintenance of measuring equipments, maintenance number, specification are checked one by one to maintain and improve quality.

(3) Quality Control of Manufacturing Circumstances and Sub-materials

Quality and reliability of semiconductor device is highly affected by manufacturing process. Therefore, the controls of manufacturing circumstances — temperature, humidity, dust — and the control of

submaterials — gas, pure water — used in manufacturing process are intensively executed. Dust control is described in more detail below.

Dust control is essential to realize higher integration and higher reliability of devices. In Hitachi, maintenance and improvement of cleanness in manufacturing site are executed with paying intensive attention on buildings, facilities, air-conditioning systems, materials delivered-in, clothes, work, etc., and periodical inspection on floating dust in room, falling dusts and dirtiness of floor.

	Process	Cont	rol Point	Purpose of Control
	Y Purchase of Material			
-Wafer-	_	Wafer	Characteristics, Appearance	Scratch, Removal of Crystal
	Surface Oxidation	Oxidation		Assurance of Resistance
	Oxidation on Surface		Appearance, Thickness of Oxide Film	Pinhole, Scratch
	Photo Resist	Photo		
	Inspection on Photo Resist	Resist	Dimension, Appearance	Dimension Level Check of Photo Resist
	Diffusion	Diffusion	Diffusion Depth, Sheet Resistance	Diffusion Status
	Inspection on Diffusion		Gate Width	Control of Basic Parameters
	◇ PQC Level Check		Characteristics of Oxide Film Breakdown Voltage	(Vтн, etc) Cleaness of surfac Prior Check of Viн Breakdown Voltage Check
	Evaporation	Evapo- ration	Thickness of Vapor Film, Scratch, Contamination	Assurance of Standard Thickness
	Wafer Inspection	Wafer	Thickness, VTH Characteristics	Prevention of Crack, Quality Assurance of Scribe
	Inspection on Chip Electrical Characteristics	Chip	Electrical Characteristics	quality rissurance of service
	Chip Scribe Inspection on Chip Appearance		Appearance of Chip	
_	◇PQC Lot Judgement			
rame-	Assembling	Assembling	Appearance after Chip Bonding	Quality Check of Chip Bonding
	◇PQC Level Check		Appearance after Wire Bonding Pull Strength, Compression	Quality Check of Wire Bonding Prevention of Open and
	Inspection after Assembling		Width, Shear Strength Appearance after Assembling	Short
	A DOO 1 1 1			
'ackage	Sealing	Sealing	Appearance after Sealing Outline, Dimension	Guarantee of Appearance
	♦PQC Level Check	Marking	Marking Strength	and Dimension
	 Final Electrical Inspection ◇Failure Analysis 		Analysis of Failures, Failure	Feedback of Analysis Infor-
	Appearance Inspection		Mode, Mechanism	mation
	Sampling Inspection on Products			
	Receiving			
	1			


3.3.3 Final Product Inspection and Reliability Assurance

(1) Final Product Inspection

Lot inspection is done by quality assurance department for products which were judged as good products in 100% test, which is final process in manufacturing department. Though 100% of good products is expected, sampling inspection is executed to prevent mixture of failed products by mistake of work, etc. The inspection is executed not only to confirm that the products meet users' requirement, but to consider potential factors. Lot inspection is executed based on MIL-STD-105D.

(2) Reliability Assurance Tests

To assure reliability of semiconductor devices, periodical reliability tests and reliability tests on individual manufacturing lot required by user are performed.



1. Inspection Method

Compared to conventional core memories, all peripheral circuits such as the decoder circuit, write circuit, read circuit, etc., are contained within the IC memories. As a result, all works of assembling the parts and performing electrical inspection, which had been carried out by core memory manufacturers in the past, have be come to be incorporated as works of IC manufacturers. Consequently, the electrical inspection of the memory IC has been faced to a more systematic inspection method and conventional IC inspection facilities have become completely useless. This has led to the development and introduction of a memory tester with pattern generator to generate the inspection pattern of the memory IC at high speed. A function test for such as TTL gates can be performed even by a comparatively simple DC parameter facility. However, when the address input becomes multiplexed as in 16K memory, even the generation of the function test pattern becomes a serious problem. In the memory IC inspection, its quality cannot be judged by only inspecting DC characteristics related to external pins. This is because numbers of transistors, etc., related to the DC characteristics of the pins only amount to 1/1000 of all element numbers within IC memories. The following various address patterns are proposed to inspect whether or not the internal circuits are functioning correctly.

- (1) All "Low", all "High"
- (2) Checker flag
- (3) Stripe pattern
- (4) Marching
- (5) Galloping
- (6) Walking
- (7) Ping-pong

Although there are a lot of address patterns, only representative ones have been listed. These patterns are convenient for checking the mutual finterference of bits and sometimes are patterns with maximum power dissipation. Among the abovementioned patterns, those of (1) to (4) are the socalled N patterns and these patterns are capable of checking IC memories of N bits with several sequences of N at most against the memory IC of N bits. Whereas, those of (5) to (7) are called N² patterns and they need patterns several sequences of N²

A serious problem arises in using the N^2 patterns in a large-capacity memory, for example, a long period of about 30 minutes becomes necessary to perform inspection of the 16K memory with galloping

pattern. Patterns from (1) (3) are comparatively simple and good methods, but they are not perfect against a failure in the decoder circuit. As the most simple pattern for inspecting the necessary memory function, there is a "Marching" pattern.

2. Marching Pattern

The marching pattern, as its name indicates, is a pattern in which "1"s march into all bits written in "0"s. The addressing method will be explained for a simple 16 bit memory as an example.

- (1) Write "0" for all bits Fig. 1(a)
- (2) Read "0" of 0th address and check that the read data is "0". Hereafter, the meaning of "Read" is "checking and judging the data".
- (3) Write "1" in the 0th address Fig. I(b)
- (4) Read "0" of 1st address
- (5) Write "1" in 1st address
- (6) Read "0" of nth address
- (7) Write "1" in nth address Fig. 1(c)
- (8) Repeat above procedures (6) and (7) up to the last. Finally, all data will become "1".
- (9) Since all data are "1"s in this condition, replace "0" and "1" after procedure (2) and repeat once more up to procedure (8).

It is understood that 5N address patterns are necessary for the N bit memory in this method.




Fig. 1 Addressing method for 16 bits memory in the Marching pattern

3. Generation of Marching Pattern

The method of generating the marching pattern and displaying failed bits of the memory on the Braun tube will be introduced. Fig. 2 shows the all block diagram. The address pattern is generated by using four synchronous 4 bit counters. All address patterns are shown in Fig. 4. This example, is for 16K bit memory, however, it can be easily understood that A14 which has a half frequency of the maximum address input A13 is the same as the data input.

The A15 signal together with the carrier signal of HD74161 is used to determinine the termination of the sequence.

As shown in Fig 2. In the read and write cycles after cleaning all bits addressing is twice the period of clearing. This switching is performed at the gate of

the binary circuit following the reference pulse generating circuit.




Fig. 2 Marching Pattern Generating Circuit




Fig. 3 Fail Bit Map Display Circuit







Fig. 4 Entire Pulse Relations

Input the output of HD74161 is input to the D/A converter and the output of D/A converter is connected to the oscilloscope to display → X-Y matrix. The output of the comparator circuit is connected to the Z axis and performs luminous intensity modulation. In this way, the fail bit map can be displayed on the CRT. Fig. 5 shows an example checking a voltage margin. By changing the

power voltage V_{BB}, the increase and decrease of the failed bits can be well understood. The operation of the memory can be dynamically understood by displaying its operation on the CRT. The operation of the memory IC is extremely complicated differing from other TTLs, etc.. Its operation is not easy to understand by pulse waveform observation with an ordinary oscilloscope. The fail bit map as shown in Fig. 5 is extremely useful. It is capable of visually understanding the operation of memory IC.










Fig. 5 Example of 1 bit solid fail

4. Failure Mode

Generally, failure 70% ~ 90% of failures at users are of those called solid failure. This failure mode has no relation with access time, voltage margin and timing, and is not capable of reading from or writing to certain specified bits and is failure fixed to "0" or "1". The convenient checker, previously mentioned as simple tester, is sufficiently capable of detecting such failures. Therefore, with the exception of special cases, it can be considered that the necessity of performing high-precision measurements such as those made by memory IC manufacturers is rare.

In the inspection of memory IC at our company, full inspection under the worst conditions are performed so as to guarantee sufficient operations under all power voltage conditions and timing conditions listed in the data sheet.

An extremely accurate memory tester becomes necessary for performing high-precision inspection with 1ns accuracy. Our company is developing IC memory testers to supply memory ICs with excellent characteristics and quality to users and is establishing the system capable of developing further high-efficiency memory ICs.

APPLICATION OF DYNAMIC RAMS

1. Power On

After turning on power to set the memory circuitry, hold for more than $500\mu s$ and apply eight or more dummy loads before actuating the memory. The dynamic cycle may be either an ordinary memory cycle or a refresh cycle. When power is turned on, power-on current flows which varies with the rise time of V_{CC} and clock conditions, as shown in Fig. 1. If the rise time is $10\mu s$ or thereabout, the RAM does not operate dynamically and through-current passes to the internal inverter since the potential at the internal circuitry becomes unstable. Nevertheless, this through-current decreases as the operation of the internal circuitry becomes stable. With all this in mind, rise time of not shorter than $100\mu s$ is recommended for power-up.




Fig. 1 Relationship between standard value of Icc and Vcc during power-up

2. Operation Modes (See Fig. 2)

(1) Read Cycle:

First, decide the X address of the memory cell chosen and start with trailing of RAS. When the X address has been held by the internal circuitry, change it to Y address. Then, trail CAS to take in the Y address. If the WE pin is at high level, output will appear on the Dout pin after a certain time.

(2) Write Cycle:

The input at Din is written in the memory cell when WE turns to low level before CAS.

(3) Read/Modify/Write Cycle:

During this cycle, CAS and, then, WE are trailed down to low level so that data is read out from and written in the same address with in the same memory cycle.

(4) Page Mode Cycle:

In this cycle; \overline{CAS} is cyclically moved, after taking in the X address through \overline{RAS} , to scan only the Y address. This permits reading out and writing in only one column data at high speed.




Fig. 2 Operating modes of Dynamic RAMs

2. Data Output

Dout is a TTL-compatible three-state output with two TTL-load fan outs. The output is controlled by the \overline{CAS} signals; it is held while \overline{CAS} is low, while Dout returns to a floating state when \overline{CAS} is high. In the early write cycle, the output becomes a high-impedance one to permit the use as a common I/O terminal.

3. Refreshing

Refreshing is a process of periodical rewriting to make up for the leakage of the charge accumulated in the memory cell. This operation is implemented in the RAS only refresh cycle, ordinary read cycle, and so on. Whether 16k- or 64k-bit, all bits can be refreshed by giving a 128-cycle scanning to only the X addresses between A0 and A6. To be more specific, each cycle refreshes 128 bits for the 16kbit Dynamic RAMs and 512 bits for the 64k-bit RAMs. Especially, the RAS only refresh cycle permits such a power-efficient refresh as calls for only approximately 75 percent of the current consumed by the read cycle. With CAS fixed at high level, the output is a high-impedance one. The HM4816A has a special function called the hidden refresh which enables holding the output by turning CAS to "low" while RAS only refresh is on. There are two methods of refreshing: concentrated and deconcentrated refreshing. The former gives a concentrated 128-cycle refresh after operating the memory for a period of 2ms maximum. In contrast, the latter repeats a refreshing cycle every 16 µs following the initial 16µs (=2ms/128) memory operation. A choice between the two modes calls for a careful consideration about the system's efficiency.

4. Operating Current for Dynamic RAMs

Fig. 3 shows the waveforms of the current applied in various operating modes (HM4864). The mean operating current in each mode equals the value obtained by dividing the integrated result of each waveform by the cycle time. The first peak current in each operating mode appears as a result of the circuit operation during the memory access time. On the other hand, the peak current during standby appear as a result of the precharging operation in each circuit. Having two circuitry operation modes - X and Y. Dynamic RAMs show different peak currents depending upon the operating timing of RAS and CAS. That is, the greatest peak current appears when both X and Y circuits operate simulta-The maximum peak current for the HM4864, for example, is approximately 100mA. The current consumed while the memory stands by on the board is expressed in terms of the cycle time dependency shown in Fig. 4. During standby, with a once-in-every 16µs refresh, the HM4864 consumes approximately 3mA of current.




Fig. 3 Power supply voltage (HM4864)




Fig. 4 Cycle time dependence of RAS only refresh current (HM4864)

5. Noise

Broadly, noise can be classified into power source noise and input signal noise. With the latter, furthermore, whether it is an overshoot or undershoot must be considered. The overshoot should be held below the highest input level specified. As to the undershoot, the input-undershoot-induced parasitic transistor effect in the input area is prevented by providing a -5V VBB to the three-way power source and a built-in bias circuit on the substrate. Normally, design should be such that the input undershoot does not exceed the minimum value specified for VII, at worst. The power source noise can be further classed into low-frequency noise and high-frequency noise as shown in Fig. 5. To assure a stable memory operation, the peak-to-peak power supply voltage in the presence of low- or highfrequency noise should be held below 10 percent of its standard level. Overshoot and undershoot can be reduced by inserting a damping resistance of several tens of ohms in Dynamic RAM series. To prevent the power source noise, it is recommended to provide a condenser of 0.1µF or so to each one or two devices.




Fig. 5 Power source noise

PROGRAMMING & ERASING OF PROMS

1. PROGRAMMING & ERASING OF EPROM

1.1 Programming

Information is programmed into the memory cell of an EPROM by applying a high voltage to its drain and gate (Fig. 1 and 2). The high voltage at the drain increases the energy of the electrons in the channel area. When the energy becomes high enough, the electrons become what are known as "hot electrons" that are capable of jumping across the oxide film. Pulled by the high voltage at the gate, the hot electrons are admitted into the floating gate. The electric charge entering the floating gate changes the threshold voltage in the memory element, whereby it is stored as new information. When reading out, voltage is applied as shown in Fig. 3, and "1" and "0" are identified by checking whether or not current flows. Since the drain voltage for read-out is set at about 3V, no erroneous writing takes place. When shipped, all bits of the EPROM are held at logic "1" with all electric charge released (with no information programmed in). By changing the logic 1 to logic 0 through the application of the specified waveform and voltage, the necessary information is programmed in. The higher the V_{DD} voltage and the longer the program pulse width tow, the more will be the quantity of electrons to be programmed in, as shown in Fig. 4. If the VPP exceeds the rated value, such as by overshoot, the p-n junction of the memory may yield to permanent breakdown. 'To avoid this, check V_{PP} overshoot by the PROM programmer and take all other possible caution. Also with for the negative-voltage-induced noise at other terminals. since it can touch off a parasitic transistor effect and apparently reduce the yield voltage Hitachi's EPROMs are usually capable of being written and erased more than 100 times, although the number of times is not guaranteed because it is difficult to give an exhaustive inspection prior to shipment. At any rate, 100 times is enough since the frequency of reprogramming in practical application rarely exceeds about 10 times.



Fig. 1 Memory transistor circuit symbols




Fig. 2 Cross section of memory transistor





Fig. 3 Reading out stored information






Fig. 4 Typical Programming Characteristics of EPROMs.



1.2 Erasing

Data stored in the EPROM is erased by releasing the electric charge from the floating gate through the exposure of the memory chip to ultraviolet light. Light has an energy that is inversely proportional to its wavelength. Receiving the energy of the ultraviolet light, the electrons in the floating gate are again turned into hot electrons, which jump across the oxide film into the control gate or substrate. As a result of this process, the stored information is erased. Accordingly, the stored information can not be erased by such lights whose wavelengths are too long to give adequate energy to jump over the barrier of the oxide film. For successful erasing, the wavelength and minimum exposure rate of ultraviolet light are specified as 2,537Å and 15W sec/cm² respectively. This condition is attained by exposing a device to an ultraviolet lamp of $12,000\mu\text{W/cm}^2$ $1.2 \sim 3\text{cm}$ away for approximately 20 minutes. The ultraviolet light transmission rate of the transparent lid is about 70 Any contamination or foreign material at the surface of the capsule lowers the transmission rate, prolonging the erasing time. So such contamination should be recovered by use of alcohol or other solvent that does not damage the package. Fig. 5 shows typical erasure characteristics for EPROM.




Fig. 5 Typical Erasing Characteristics

1.3 Data retention characteristic of EPROM

As a result of writing in, approximately 0.5 to 2.0×10^{-13} coulomb of electrons are accumulated at the floating gate. With the elapse of time, however, these electrons decrease, as a result of which the inversion of stored information can happen. The mechanism of electron dissipation is generally explained as follow:

(1) Data dissipation by heat

The accumulation of electrons at the floating gate is an unbalanced state, so the dissipation of thermally excited electron is unavoidable. Therefore, the data holding time has a close relationship with temperature. Fig. 6 shows typical data retention characteristics. The data retention time is proportional to the reciprocal of absolute temperature.

(2) Data dissipation by ultraviolet light

Ultraviolet rays at a wavelength of not greater than $3,000 \sim 4,000$ Å is capable of releasing the electric charge stored in the memory of the EPROM with varying efficiencies. Fluorescent light and sunlight contain some ultraviolet rays, so prolonged exposure to these lights can cause data corruption as a result of electric charge dissipation. Fig. 7 shows examples of the data retention time under an ultraviolet eraser, sunlight and fluorescent lighting. But it should be noted that the data for fluorescent light and sunlight are not definite because of their varying ultraviolet ray contents. The ultraviolet ray content in sunlight, for example, varies greatly with seasons, weather and the composition of the atmosphere.





Fig. 6 Typical Data Retention Characteristics



(3) Data dissipation by voltage

This type of data dissipation occurs while information is being written in. At other memory cells lying on the same word line or data line as the memory cell being programmed, high voltage can cause the dissipation of stored electric charge. Of course, such defects are removed at the factory by pre-shipment inspection. The programming voltage and pulse width should be always kept within the specified range for the same reason.

1.4 EPROM Programmer

The 16K EPROM Programmer stores the program in its internal RAM and writes the program in the EPROM. For this programming, the minimum of 3 functions, the Blank check function prior to programming, the programming function and the Verify function after programming are necessary. As shown in the drawing, there are also programmers provided with a reverse insertion checking function or pin contact checking function prior to the Blank Check. The outline of each block is as follows.

(a) Pin contact check

In the connection test of the ROM pin and the socket, normally checking is performed by detecting the forward current of each EPROM pin. Care is necessary as this forward biased resistance differs according to products of each company.

(b) Reverse insertion check

This check detects the reverse insertion of the device, places the equipment in reset mode and protects the device and equipment.


(c) Blank check

This check is performed prior to programming and checks whether or not it is an erased EPROM or for preventing EPROM reprogramming. Since the output data in the erased condition are "1" (high level), check whether or not data in EPROM are all "1". It willfailstop even when 1 bit of "0" (low level). Normally, it is designed to provide warning with a lamp or buzzer.

(d) Programming


The function of programming the data in the internal RAM of the programmer into EPROM and will fail-stop when programming cannot be made. The normal flow is as shown below. The EPROM data will be read out prior to programming and compared with programming data. If they coincide, programming will be skipped and if they differ, programming will be

performed. Then, read out will be made again and compared with the programming data, and if they coincide, it will progress to the next address.



(e) Verify

This function is for checking after programming completion whether or not the programming is correct when comparing with the data in the internal RAM of the programmer and it performes fail-stop when it does not coincide. Normally, when it fails, together with lighting of the fail lamp, the address and data are displayed.



(f) How to input the program

There are the following methods for inputting the program data to the internal RAM of the programmer. Normally, paper tape input and retypewriter input are options.

Method	Content
Copy input	Input by copying the master ROM.
Manual input	Input by the keyswitch of the front panel. Used for correction or revision of program
Paper tape input	Read the paper tape furnished from the host system with the tape reader
Telety pewriter input	Input with the teletypewriter. Preparation, correction and list preparation of the program can be made.

1.5 Handling EPROM

When brought in contact with a charged human body or rubbed with plastics or dry cloth, the glass window of an EPROM generates static electricity which causes device malfunctions. Typical malfunctions are faulty blanking and write marging setting that give a wrong impression that information has been correctly written in. As already reported at the international conferences concerning the reliability of LSI chips, this is due to the prolonged retention of electric charge (resulting from the static electricity) on the glass window. Such malfunctions can be eliminated by neutralizing the charges through the eradiation of ultraviolet rays for a short time. It is recommended to execute reprogramming after this eradiation since it reduces the electric charges in the floating gate, too. The basic cluntermeasure is to prevent the charging of the window, which can be achieved by the following methods as in the prevention of common static breakdown of ICs.

- Establish a ground for the operator to handle EPROM. Avoid the use of gloves etc. that may develop a static charge.
- (2) Refrain from rubbing the glass window with plastics and other substances that may develop a charge.
- (3) Avoid the use of coolant sprays which contain some ions.
- (4) Use shielding labels (especially those containing conductive substances) that can evenly distribute the established charge.

1.6 Shielding label

When using an EPROM in an environment where ultraviolet exposure can occur, it is advisable to put a shielding label on its glass window to absorb ultraviolet light. Specially prepared shielding labels are

marketed. Metal-loaded labels are particularly effective. In choosing a shielding label, the following points should be carefully checked.

(1) Adhesiveness (mechanical strength)
Avoid repeated attaching and dusting that may

reduce the adhesive strength. Ultraviolet erasing and reprogramming are recommended after stripping off an attached label. (When the need arises to change a label, it is advisable to put a new one on the old one since peeling may develop a static charge.)

(2) Allowable temperature range

Use the shielding label in an environment whose temperature falls within the specified allowable temperature range. Beyond the specified temperature range, the paste on the label may harden or stick too fast. When it hardens, the label may come off easily. When it sticks too fast, the paste may remain on the window glass even after the label has been removed.

(3) Damp-proofness

Use the shielding label in an environment whose humidity falls within the specified allowable humidity range. Today there are few shielding labels that can meet all environmental requirements established for the EPROM. So a suitable one must be chosen for each specific application.



MASK ROM PROGRAMMING INSTRUCTION

The writing of the custom program code into the mask ROM is performed by the CAD system using a large-sized computer. You should submit the data of the ROM code in conformity with the specification explained below by either Floppy Disk, EPROM or magnetic tape. In addition, enter your instructions such as the chip select, in the "ROM Specification Identification Sheet" and attach it to the ROM code data.

1. Specification of EPROM

- (1) You should submit the three set of the EPROM stored Data and spesify the address of the EPROM in case of the two or four EPROMS.
- (2) The ROM Code data is input from the start address to Final Address in the EPROM.
- (3) Type of EPROM

HN462716 (2K-word x 8-bit, 2716 Compatible) HN462532 (4K-word x 8-bit, TMS2532 Com-

patible)
HN462732 (4K-word x 8-bit, 2732 Compatible)

HN482764 (8K-word x 8-bit, 2764 Compatible) HN4827128 (16-K word x 8-bit, 27128 Compatible)

2. Specification of Magnetic Tape

- 2.1 Use the following type of magnetic type which can be entered in a magnetic tape device which is compatible with the IBM magnetic tape device.
- (1) Length 2,400 feet, 1,200 feet or 600 feet
- (4) Bit density . . . 800 BPI or 1,600 BPI (Clearly state which it is in the

"ROM Specification Indentification Sheet".)

Block 2

- 2.2 Use the EBCDIC code as the use code.
- 2.3 Make the format of the magnetic tape as described below.
- (1) No leading tape mark
- (2) No label
- (3) Record size 80 byte/1 record
- (4) Block size 10 records/1 block(5) The end of the file should be indicated by 2
- successive tape marks (TM).

 2.4 Ensure that the magnetic tape becomes of 1

roll for each chip. Since extending the single-chip portion over several rools is impermissible, submit by compiling into the single-chip portion for each

Block 1

roll.

2.5 Data Mode

2.5.1 HMCS6800 Load Module Mode

This mode is the object mode output from the assembler of HMCS6800.

(1) Divide the 8 bit code into the upper and lower 4 bit codes and convert each into hexadecimal notation.

(Example) The code of 1100 0110 becomes as follows under binary notation.

 (Upper 4 bits)
 (Lower 4 bits)
 Bit weight

 D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0 (ROM output

 1 1 0 0
 0 1 1 0
 equivalence)

(2) The actual load module mode becomes as shown below.

	Header record	
Record Start	5 3	S
Record Type	3 0	0
Byte Count	3 0 3 6	0 6
Address Size	3 0 3 0 3 0 3 0	0000
Data	3 4 3 8	48-H
Data	3 4 3 4	44-D
Data	3 5 3 2	52-R
Check Sum	3 1 4 2	1B (Check Sum

Data record		End of file reco	ord
5 3	S	5 3	S
3 1	1	3 9	9
3 1 3 6	1 6	3 0 3	0 3
3 1 3 1 3 0 3 0	1100	3 0 3 0 3 0 3 0	0000
3 9 3 8	9 8	4 6 4 3	FC (Check ·Sum)
3 0 3 2	0 2		
4 1 3 8	A8 (Check Sun	,)	



Block 3

S0 indicates the head of the file and S9 indicates the end of the file. The actual data enters following S1. It means that the data starts from the address (hexadecimal) indicated in the address size. The address of the address size of the data recorder is

compared with the next data recorder address by counting in increments of 1 byte of the data and checking whether it is sequential or not. The printed example of the HMCS6800 load module mode is as shown below.

Example

Header Record → S 0 0 B 0 0 0 0 5 8 2 0 4 5 5 8 4 1 4 D 5 0 4 C B 5

Data Record → S 1 1 3 F 0 0 0 7 E F 5 5 8 7 E F 7 8 9 7 E F A A 7 7 E F 9 C 0 7 E F 9 C 4 7 E 2 4

Data Record → S 1 1 2 F 0 1 0 F A 6 5 7 E F A 8 B 7 E F A A 0 7 E F 9 D C 7 E F A 2 4 7 E 0 6

End of File Record → S 9 0 3 0 0 0 0 F C

(3) In case the address is skipped, perform entry into the "ROM Specification Identification Sheet" that the skipped address, and the data (00 or FF) entered into the skipped address by hexadecimal notation.

2.5.2 BNPF Mode

- (1) One word is symbolized by the word start mark B, the bit content represented by 8 characters of P and N, and the BNPF slice composed of successive 10 characters of the work end mark F.
- (2) The contents from F of one BNPF slice up to B of the next BNPF slice are ignored. (Example) The code of AA by hexadecimal notation is symbolized as shown below.
- (3) It is necessary to designate the bit pattern (BNPF slice) on all ROM addresses. Therefore, the term of the ROM head address of "ROM Specification Identification Sheet" always becomes 0.


B · · · · · · · Indicates start of 1 word.

N · · · · · · Indicates "0" of 1 bit data.

P · · · · · · · Indicates "1" of 1 bit data.


F · · · · · · · Indicates end or 1 word.

Example



3. Specification of Floppy Disk

- 3.1 Use the following type of Floppy Disk
- (1) Type . 8 Inch Single Sided and Single Density.




- 3.2 Use the EBCDIC code as the use code.
- 3.3 Make the format of the floppy disk as described below.
- (1) Composition

No	No. Item	Location			
	Item	Track	Sector		
1	Standard Volume Label	00	07		
2	Standard Head Label	00	08 ~ 26		
3	Data Area	01 ~ 73	01 ~ 26		
4	Alternal Track	75, 76	01 ~ 26		
5	Spare Track	00 74	01 ~ 06 01 ~ 26		


- (2) Record size 80 byte/1 record
- (3) Use the sector as below. Use one sector for one record, that is 80 bytes out of 128 bytes used for one record.

3.4 Data Mode

See 2.5



Mask ROM Development Flowchart



Supply



DATA SHEETS

MOS STATIC RAM


HM6148H-35, HM6148H-45, HM6148H-55, HM6148HP-35, HM6148HP-45, HM6148HP-55

1024-word x 4-bit High Speed Static CMOS RAM

■ FEATURES

- Low Power Standby and Low Power Operation;
 Standby: 100 μW (typ.), Operation: 175mW (typ.)
- Single 5V Supply
- Completely Static RAM: No Clock or Timing Strobe Required
- No Peak Power-On Current
- No Change of t_{ACS} with Short Deselected Time
- Equal Access and Cycle Times
- Directly TTL Compatible; All Inputs and Outputs
- Common Data Input and Output; Three-State Outputs
- Pin-Out Compatible with Intel 2148H

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Ratings	Unit
Terminal Voltage*	V _T	-0.5 to +7.0	V
Power Dissipation	P_T	1.0	W.
Operating Temperature	Tope	0 to +70	°C
Storage Temperature (Plastic)	Tsis	-55 to +125	°C
Storage Temperature (Ceramic)	Tsts	-65 to +150	°C
Storage Temperature**	T 6.25	-10 to +85	°C

^{*} with respect to GND.


* * under bias

■ TRUTH TABLE

		_			
CS	WE	Mode	Vcc Current	I/O Pin	Reference Cycle
Н	×	Not selected	IsB, IsB1	High Z	
L	Н	Read	Icc .	Dout	Read Cycle 1, 2
L	L	Write	Icc	Din	Write Cycle 1, 2



■ PIN ARRANGEMENT



(Top View)

 $V_{IL_{min}} = -3.5 \text{ V (Pulse width} = 20 \text{ ns})$

■ RECOMMENDED DC OPERATING CONDITIONS $(T_a=0 \text{ to } +70\,^{\circ}\text{C})$

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{cc}	4.5	5.0	5.5	v
Supply Voltage	GND	0	0	0	v
Input Voltage	V_{IH}	2.2		6.0	v
input voitage	VIL	-0.5*	_	0.8	v

^{* -3.0}V (Pulse width 20ns)

DC AND OPERATING CHARACTERISTICS[1] ($Ta=0\sim70^{\circ}\text{C}$, $V_{cc}=5\text{V}\pm10\%$, GND=0V)

Parameter	Symbol	Test Conditions	min	typ	max	Unit	Notes
Input Leakage Current	$ I_{L1} $	$V_{CC} = \max_{i,n} V_{in} = \text{GND to } V_{CC}$	_	_	2.0	μA	
Output Leakage Current	$ I_{LO} $	$\overline{CS} = V_{IH}, V_{I \times O} = GND \text{ to } V_{CC}$	_	_	2.0	μA	
Operating Power Supply Current (1)	Icc	$\overline{CS} = V_{IL}, I_{I \times O} = 0 \text{mA}$	_	35	80	mA	
Operating Power Supply Current (2)	I_{cc_1}	min. cycle, $\overline{CS} = V_{IL}$, $I_{I \times O} = 0$ mA	_	50	100	mA	(2)
Standby Power Supply Current (1)	IsB	CS == V _{IH}	_	5	20	mA	
Standby Power Supply Current(2)	I_{SB1}	$\overline{\text{CS}} \ge V_{CC} - 0.2 \text{V}, V_{IN} \le 0.2 \text{V} \text{ or } V_{IN} \ge V_{CC} - 0.2 \text{V}$	-	20	800	μA	
Output Low Voltage	V_{OL}	$I_{OL} = 8 \text{mA}$		_	0.4	V	
Output High Voltage	V _{OH}	$I_{OH} = -4.0 \text{mA}$	2.4	_	_	V	

Notes) 1. Typical limits are at $V_{cc} = 5.0 \text{V}$, $T_a = +25 ^{\circ}\text{C}$ and specified loading.

2. 120mA max. for HM6148HP-35

EXAMPLE 1.1 CAPACITANCE $(Ta = 25 \, ^{\circ}\text{C}, f = 1 \, \text{MHz})$

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	Cin	V., = 0 V	3	5	pF
Input/Output Capacitance	C1/0	$V_{I \times O} = 0 \text{ V}$	5	7	pF

Note) This parameter is sampled and not 100% tested.

AC CHARACTERISTICS $(V_{cc} = 5V \pm 10\%, T_a = 0 \text{ to } +70^{\circ}\text{C})$

•RISE/FALL TIME


Item	Symbol	min	typ	max	Unit
Input Rise Time	t.	_	5	100	ns
Input Fall Time	t _J	_	5	100	ns


•AC TEST CONDITIONS

Input pulse levels: GND to 3.0V Input rise and fall times: 5ns

Input and Output timing reference levels: $1.5\mathrm{V}$

Output load: See Figure





HM6148H-35, HM6148H-45, HM6148H-55, — HM6148HP-35, HM6148HP-45, HM6148HP-55


MAC CHARACTERISTICS (Ta=0 to 70°C, $V_{cc}=5\mathrm{V}\pm10\%$, unless otherwise noted.)

• READ CYCLE


Item		HM6148HP-35		HM6148HP-45		HM6148HP-55		Unit
	Symbol	min	max	min	max	min	max	Oint
Read Cycle Time	trc	35	_	45	_	55	_	ns
Address Access Time	taa	_	35	_	45	_	55	ns
Chip Select Access Time	tACS		35		45	_	55	ns
Output Hold from Address Change	toн	5	_	5	_	5		ns
Chip Selection to Output in Low Z	t _{LZ} *	10	_	10	_	10		ns
Chip Deselection to Output in High Z	t _{HZ} *	0	20	0	20	0	20	ns
Chip Selection to Power Up Time	t _{PU}	0		0	_	0		ns
Chip Deselection to Power Down Time	t _{PD}	_	30	_	30		30	ns

^{*} Transition is measured ±500 mV from high impedance voltage with Load(B). This parameter is sampled and not 100% tested. At any temperature and voltage condition t_{HZ} max is less than t_{LZ} min.

● TIMING WAVEFORM OF READ CYCLE NO.1 (1)(2)



● TIMING WAVEFORM OF READ CYCLE NO.2 (1)(3)




- Notes) 1. WE is High for Read Cycle.
 - 2. Device is continuously selected, $\overline{CS} = V_{IL}$.
 - 3. Address Valid prior to or coincident with CS transition Low.

WRITE CYCLE


Item	Sumbal	Symbol HM6148		HM6148	HM6148H/P-45		HM6148H/P-55	
rtem	Symbol	min	max	min	max	min	max	Unit
Write Cycle Time	twc	35	_	45	_	55	-	ns
Chip Selection to End of Write	tcw	30	_	40	_	50	_	ns
Address Valid to End of Write	taw	30	_	40	_	50	_	ns
Address Setup Time	tas	0		0	_	0		. ns
Write Pulse Width	twp	30	_	35	_	40	_	ns
Write Recovery Time	twr	5	_	5	_	5	_	ns
Data Valid to End of Write	t _{DW}	20	_	20	_	20		ns
Data Hold Time	t _{DH}	0	_	0	_	0	_	ns
Write Enabled to Output in High Z*	twz	0	10	0	15	0	20	ns
Output Active from End of Write*	t ow	0	_	0	_	0	_	ns

^{*} Transition is measured ±500 mV from high impedance voltage with Load B. This parameter is sampled and not 100% tested.

● TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE Controlled)



● TIMING WAVEFORM OF WRITE CYCLE NO.2 (GS Controlled)



NOTES of Timing Waveform of Write

- A write occurs during the overlap of a low
 \overlap S
 and a low
 \overlap E
 . (twp)

 twa is measured from the earlier of
 \overlap S
 or
 \overlap E going high to the end of write cycle.
- 3. During this period, L/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

 4. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, the output buffers remain
- in a high impedance state.
 5. If CS is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 6. Dout is the same phase of write data of this write cycle.


HM6148HLP-35, HM6148HLP-45, HM6148HLP-55

1024-word × 4-bit High Speed Static CMOS RAM

■ FEATURES

- Low Power Standby and Low Power Operation;
 Standby: 5μW (typ.), Operation: 175mW (typ.)
- Fast Access Time: 35/45/55ns (max)
- Capability of Battery Back Up Operation
- Single 5V Supply
- Completely Static RAM: No Clock or Timing Strobe Required
- No Peak Power-On Current
- No Change of tacs with Short Deselected Time
- Equal Access and Cycle Time
- Directly TTL Compatible: All Inputs and Outputs
- Three State Output
- Pin-Out Compatible with Intel 2148H

■ BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Ratings	Unit
Terminal Voltage*	V T	-0.5 to +7.0	V
Power Dissipation	P_{T}	1.0	W
Operating Temperature	Top.	0 to +70	°C
Storage Temperature	Tsig	-55 to +125	°C
Storage Temperature **	This	-10 to +85	°C


^{*} with respect to GND.

TRUTH TABLE

CS	WE	Mode	Vcc Current	I/O Pin	Reference Cycle
Н	×	Not selected	IsB, IsBI	High Z	
L	Н	Read	Icc	Dout	Read Cycle 1, 2
L	L	Write	Icc .	Din	Write Cycle 1, 2



■ PIN ARRANGEMENT



 $V_{IL} = -3.5 \text{ V} \text{ (Pulse width} = 20 \text{ ns)}$

^{* *} under bias.

TRECOMMENDED DC OPERATING CONDITIONS $(T_a = 0 \text{ to } +70 ^{\circ}\text{C})$

Item	Symbol	min	typ	max	Unit
Supply Valtage	V_{cc}	4.5	5.0	5.5	V
Supply Voltage	GND	0	0	0	v
Input Voltage	V_{IH}	2.2	_	6.0	v
Input voitage	V_{IL}	-0.5 *		0.8	V

^{★ -3.0} V (Pulse width 20 ns)

DC AND OPERATING CHARACTERISTICS[1] ($Ta=0\sim70^{\circ}\text{C}$, $V_{cc}=5\text{V}\pm10\%$, GND=0V)

Parameter	Symbol	Test Conditions	min	typ	max	Unit	Notes
Input Leakage Current	$ I_{L1} $	$V_{CC} = \max_{i, i} V_{in} = \text{GND to } V_{CC}$		_	2.0	μA	
Output Leakage Current	ILO	$\overline{CS} = V_{IH}, V_{I \times O} = GND \text{ to } V_{CC}$	_	_	2.0	μА	
Operating Power Supply Current (1)	Icc	$\overline{CS} = V_{IL}, I_{I \times O} = 0 \text{mA}$	_	35	80	mA	
Operating Power Supply Current (2)	Icci	min. cycle, $\overline{CS} = V_{IL}$, $I_{I \times O} = 0$ mA	_	50	100	mA	(2)
Standby Power Supply Current (1)	I_{SB}	$\overline{\text{CS}} = V_{IH}$	_	5	20	mA	
Standby Power Supply Current(2)	I_{SB1}	$\overline{\text{CS}} \ge V_{CC} - 0.2 \text{V}, V_{IN} \le 0.2 \text{V} \text{ or } V_{IN} \ge V_{CC} - 0.2 \text{V}$	_	1	50	μA	
Output Low Voltage	V _{OL}	$I_{OL} = 8 \text{mA}$		_	0.4	v	
Output High Voltage	V _{OH}	$I_{OH} = -4.0 \text{mA}$	2.4	~		v	

Notes) 1. Typical limits are at $V_{\rm CC}$ = 5.0V, Ta = \pm 25°C and specified loading. 2. 120mA max. for HM6148HLP-35

TAPACITANCE ($Ta = 25 \,^{\circ}\text{C}$, $f = 1 \,\text{MHz}$)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	Cin	$V_{in} = 0 \text{ V}$	3	5	pF
Input/Output Capacitance	Ciro	$V_{I \times O} = 0 \text{ V}$	5	7	pF

Note) This parameter is sampled and not 100% tested.

AC CHARACTERISTICS $(V_{CC} = 5 \text{ V} \pm 10 \%, T_a = 0 \text{ to } +70 ^{\circ}\text{C})$

●RISE/FALL TIME


Item	Symbol	min	typ	max	Unit
Input Rise Time	t ,	_	5	100	ns
Input Fall Time	t_f		5	100	ns


AC TEST CONDITIONS

Input pulse levels: GND to 3.0V Input rise and fall times: 5ns

Input and Output timing reference levels: $1.5\mathrm{V}$

Output load: See Figure





Input Pulse Waveform

^{*} Including scope & jig.


MAC CHARACTERISTICS (Ta=0 to 70°C, $V_{cc}=5V\pm10\%$, unless otherwise noted.)

• READ CYCLE


T	6 . 1 . 1	HM6148	BHLP-35	HM6148	HLP-45	HM6148	HLP-55	
Item	Symbol	min	max	min	max	min	max	Unit
Read Cycle Time	t _{RC}	35		45	_	55		ns
Address Access Time	taa	_	35	_	45	_	55	ns
Chip Select Access Time	tacs	_	35	_	45	_	55	ns
Output Hold from Address Change	t _{OH}	5		5		5	_	ns
Chip Selection to Output in Low Z	t _{LZ} *	10	_	10	_	10	-	ns
Chip Deselection to Output in High Z	t _{HZ} *	0	20	0	20	0	20	ns
Chip Selection to Power Up Time	t _{PU}	0	_	0	_	0	_	ns
Chip Deselection to Power Down Time	t _{PD}	_	30	_	30	_	30	ns

Transition is measured ±500 mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested. At any temperature and voltage condition t_{HZ} max is less than t_{LZ} min.

●TIMING WAVEFORM OF READ CYCLE NO.1 (1)(2)



● TIMING WAVEFORM OF READ CYCLE NO. 2 (1)(3)



- Notes) 1. \overline{WE} is High for Read Cycle.


 - Device is continuously selected, \$\overline{CS} = V_{IL}\$.
 Address Valid prior to or coincident with \$\overline{CS}\$ transition Low.

WRITE CYCLE


Item	Symbol	HM6148	BHLP-35	HM6148	HLP-45	HM6148	HLP-55	
	Symoon	min	max	min	max	min	max	Unit
Write Cycle Time	twc	35	_	45	_	55	_	ns
Chip Selection to End of Write	tow	30	_	40	_	50	_	ns
Address Valid to End of Write	t aw	30	_	40	_	50		ns
Address Setup Time	tas	0	_	. 0	_	0	_	ns
Write Pulse Width	twp	30	_	35	_	40	_	ns
Write Recovery Time	twr	5	_	5	_	5	_	ns
Data Valid to End of Write	t DW	20	_	20	_	20		ns
Data Hold Time	t _{DH}	0	_	0	_	0	_	ns
Write Enabled to Output in High Z*	twz	0	10	0	15	0	20	ns
Output Active from End of Write*	t ow	0	_	0	_	0		ns

^{*} Transition is measured ±500 mV from high impedance voltage with Load B. This parameter is sampled and not 100% tested.

● TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE Controlled)



• TIMING WAVEFORM OF WRITE CYCLE NO.2 (CS Controlled)



Notes of Timing Waveform of Write

- 1. A write occurs during the overlap of the low CS and a low WE. (twp)
- 2. twe is measured from the earlier of CS or WE going high to the end of write cycle.
- 2. Twis is measured from the earner of Control going night to the earl of write cycle.

 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

 4. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, the output buffers remain in a high impedance state.

 5. If CS is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 6. Dout is the same phase of write data of this write cycle.


\blacksquare LOW V_{cc} DATA RETENTION CHARACTERISTICS (0°C \leq Ta \leq 70°C)

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Vcc for Data Retention	V _{DR}		2.0	_		V
Data Retention Current	Iccdr	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{in} \ge V_{CC} - 0.2V \text{ or}$	_	_	30* 20**	μA
Chip Deselect to Data Retention Time	t _{CDR}	$0 \lor \le V_{in} \le 0.2 \lor$	0	_	_	ns
Operation Recovery Time	t _R		t_RC(1)			ns

Note) 1. tRc-Read Cycle Time.

 $V_{cc} = 3.0V$ $V_{cc} = 2.0V$

●LOW Vcc DATA RETENTION WAVEFORM




HM6147H-35, HM6147H-45, HM6147H-35, HM6147HP-35, HM6147HP-55

4096-word×1-bit High Speed Static CMOS RAM

FEATURES

- High Speed: Fast Access Time 35ns/45ns/55ns Max.
- Low Power Standby and Low Power Operation, Standby: 100μW typ., Operation: 150mW typ.
- Single 5V Supply and High Density 18 Pin Package
- Completely Static Memory No Clock nor Timing Strobe Required
- No Peak Power—On Current
- No Change of t_{ACS} with Short Chip Deselect Time
- Equal Access and Cycle Time
- Directly TTL Compatible All Input and Output
- Separate Data Input and Output: Three State Output
- Plug-In Replacement with Intel 2147H NMOS STATIC RAM


BLOCK DIAGRAM




MADSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin relative to GND	Vτ	-3.5° to +7.0	V
DC Output Current	I.	20	m A
Power Dissipation	P_{τ}	1.0	W
Operating Temperature	T.,,	0 to +70	°C
Storage Temperature (under bias)	Tete (bias)	-10 to +85	°C
Storage Temperature (Ceramic)	Tets	-65 to +150	°C
Storage Temperature (Plastic)	Tets	55 to +125	°C

★ Pulse Width 20ns, DC: -0.5 V



■PIN ARRANGEMENT



TRECOMMENDED DC OPERATING COMDITIONS $(0^{\circ}C \le Ta \le 70^{\circ}C)$

Parameter	Symbol	min	typ	max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
	GND	0	0	0	V
Input High (logic 1) Voltage	V _{I H}	2.0	3.0	6.0	V
Input Low (logic 0) Voltage	VIL	-3.0*	_	0.8	V

^{*} Pulse Width 20ns, DC: -0.5V

DC AND OPERATING CHARACTERISTICS (0°C $\leq Ta \leq 70$ °C, $V_{cc} = 5V \pm 10\%$, GND=0V)


Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I_L	$V_{cc} = 5.5$ V, GND to V_{cc}	_	_	10	μA
Output Leakage Current	I _{LO}	$\overline{CS} = V_{IH}, V_{out} = 0 \text{ V} \sim V_{CC}$	_	_	10	μA
Operating Power Supply Current(1)	Icc	$\overline{\text{CS}} = V_{IL}$, Output open	_	30	80	mA
Operating Power Supply Current(2)	Icci	$\overline{CS} = V_{IL}$, Minimum Cycle	-	40	80	mA
Standby Power Supply Current(1)	IsB	$\overline{CS} = V_{IH}$, $V_{CC} = Min$ to Max	_	8	20	mA
Standby Power Supply Current(2)	I_{SB1}	$\overline{\text{CS}} \ge V_{cc} - 0.2\text{V},$ $V_{lN} \le 0.2\text{V or } V_{lN} \ge V_{cc} - 0.2\text{V}$	_	20	800	μΑ
Output Low Voltage	Vol	$I_{OL} = 8\text{mA}$	-	_	0.40	v
Output High Voltage	V _{OH}	$I_{OH} = -4 \mathrm{mA}$	2.4	_	_	v

Note) 1. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet minute.


MAC TEST CONDITIONS

- Input pulse levels: GND to 3.0V
- Input rise and fall times: 5 ns
- Input timing reference levels: 1.5VOutput load: See Figure
- Output timing reference levels: 1.5V (HM6147H/P-35)

0.8 to 2.0V (HM6147H/P-45/55)



* Including scope & jig capacitance



ECAPACITANCE ($Ta=25^{\circ}C$, f=1.0MHz)

Item	Symbol	Symbol Conditions		Unit
Input Capacitance	C_{in}	V _{in} = 0 V	5	pF
Output Capacitance	Cout	$V_{\infty t} = 0 \text{ V}$	6	pF

Note) This parameter is sampled and not 100% tested.


^{2.} Typical limits are at V_{CC} = 5.0V, Ta = 25°C and specified loading.

AC CHARACTERISTICS (Ta = 0 °C to 70 °C, $V_{cc} = 5V \pm 10$ %, unless otherwise noted.)


• READ CYCLE

ъ .		HM6147H/P-35		HM6147	HM6147H/P-45		HM6147H/P-55		Nissa
Parameter	Symbol	min	max	min	max	min	max	Unit	Notes
Read Cycle Time	t _{RC}	35	_	45	_	55	_	ns	[1]
Address Access Time	t _{AA}	_	35	_	45	_	55	ns	
Chip Select Access Time	tACS	_	35	_	45	_	55	ns	
Output Hold from Address Change	t OH	5	_	5	_	5	_	ns	
Chip Selection to Output in Low Z	t _{LZ}	5	_	5		5	_	ns	(2), (3), (7)
Chip Deselection to Output in High Z	t _{HZ}	0	30	0	30	0	30	ns	(2), (3), (7)
Chip Selection to Power Up Time	t _{PU}	0	_	0	_	0	_	ns	
Chip Deselection to Power Down Time	t _{PD}	_	20	_	20		20	ns	

● TIMING WAVEFORM OF READ CYCLE NO.1(4)(5)



● TIMING WAVEFORM OF READ CYCLE NO.2 (4) (6)




- Notes: 1. All Read Cycle timings are referenced from last valid address to the first transitioning address.
 - 2. At any given temperature and voltage condition, t_{HZ} max. is less than tLZ min. both for a given device and from device to device.
 - 3. Transition is measured ±500mV from steady state voltage with specified loading in Load B.
 4. WE is high for READ Cycle.

 - 5. Device is continuously selected, $\overline{CS}=V_{IL}$.
 - 6. Addresses valid prior to or coincident with \overline{CS} transition low.
 - 7. This parameter is sampled and not 100% tested.


• WRITE CYCLE

		HM6147	'H/P-35	HM6147	HM6147H/P-45		H/P-55	Unit	Notes
Parameter	Symbol	min	max	min	max	min	max	Onit	Notes
Write Cycle Time	twc	35	_	45	_	55		ns	(2)
Chip Selection to End of Write	t _C w	35	_	45	_	45		ns	
Address Valid to End of Write	taw	35	_	45	_	45	_	ns	
Address Setup Time	tas	0	_	0	_	0		ns	
Write Pulse Width	tw _P	20	_	25	_	30	_	ns	
Write Recovery Time	twr	0	_	0	_	0	_	ns	
Data Valid to End of Write	t _D w	20		25	_	25	_	ns	
Data Hold Time	t _{DH}	10	_	10	_	10	_	ns	
Write Enabled to Output in High Z	twz	0	20	0	25	0	30	ns	(3), (4)
Output Active from End of Write	tow	0	-	0	_	0	_	ns	(3), (4)

● TIMING WAVEFORM OF WRITE CYCLE (WE Controlled)



● TIMING WAVEFORM OF WRITE CYCLE (CS Controlled)




Note ${\bf \overline{CS}}$ or ${\bf \overline{WE}}$ are High for Address Transition

Notes: 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance states.


- 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
- 3. Transition is measured ±500mV from steady state voltage with specified loading in Load B.
- 4. This parameter is sampled and not 100% tested.




ACCESS TIME VS. SUPPLY VOLTAGE




ACCESS TIME VS. AMBIENT TEMPERATURE




ACCESS TIME VS. LOAD CAPACITANCE




SUPPLY CURRENT VS. FREQUENCY




INPUT LOW VOLTAGE VS. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE VS. SUPPLY VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE




STANDBY CURRENT VS. AMBIENT TEMPERATURE



STANDBY CURRENT VS. SUPPLY VOLTAGE



STANDBY CURRENT VS. INPUT VOLTAGE




HM6147HLP-35, HM6147HLP-45, HM6147HLP-55


4096-word×1-bit High Speed Static CMOS RAM

FEATURES


- High Speed: Fast Access Time 35ns/45ns/55ns Max.
- Low Power Standby and Low Power Operation, Standby; 5μW typ., Operation: 150mW typ.
- Single 5V Supply and High Density 18 Pin Package
- Completely Static Memory No Clock nor Timing Strobe Required
- No Peak Power-On Current
- No Change of t_{ACS} with Short Chip Deselect Time
- Equal Access and Cycle Time
- Directly TTL Compatible All Input and Output
- Separate Data Input and Output: Three State Output
- Plug-In Replacement with Intel 2147H NMOS STATIC RAM
- Capable of Battery Back up Operation

■BLOCK DIAGRAM





PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin relative to GND	V _τ	-3.5 * to +7.0	v
DC Output Current	Io	20	mA
Power Dissipation	P_{T}	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature (under bias)	Tstg (bias)	-10 to +85	°C
Storage Temperature	T,tg	-55 to +125	· °C

^{*} Pulse Width 20ns. DC: -0.5V

TRECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \le T_{o} \le 70^{\circ}C)$

Parameter	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	v
	GND	0	0	0	v
Input High (logic 1) Voltage	V _{IH}	2.2	3.0	6.0	v
Input Low (logic 0) Voltage	VIL	-0.5*	_	0.8	v

^{*} V_{II} min = -3V (Pulse width ≤ 20 ns)

DC AND OPERATING CHARACTERISTICS (0°C $\leq Ta \leq 70$ °C, $V_{cc} = 5V \pm 10\%$, GND=0V)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{cc} = 5.5$ V, GND to V_{cc}	_	_	10	μA
Output Leakage Current	ILO	$\overline{\text{CS}} = V_{IH}, V_{out} = 0 \text{V} \sim V_{CC}$	_	_	10	μA
Operating Power Supply Current(1)	Icc	$\overline{\text{CS}} = V_{IL}$, Output open	_	30	80	mA
Operating Power Supply Current(2)	Icci	$\overline{CS} = V_{IL}$, Minimum Cycle	_	40	80	mA
Standby Power Supply Current(1)	I _{SB}	$\overline{CS} = V_{IH}$, $V_{CC} = Min \text{ to } Max$	_	5	15	mA
Standby Power Supply Current(2)	I_{SB1}	$\overline{\text{CS}} \ge V_{CC} - 0.2 \text{V},$ $V_{IN} \le 0.2 \text{V} \text{ or } V_{IN} \ge V_{CC} - 0.2 \text{V}$	_	1	100	μA
Output Low Voltage	Vol	$I_{oL} = 8 \text{mA}$	_	_	0.40	V
Output High Voltage	V _{O H}	$I_{OH} = -4.0 \text{mA}$	2.4		_	v

Note) 1. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.

2. Typical limits are at V_{cc} = 5.0V, Ta = 25°C and specified loading.

MAC TEST CONDITIONS


Input pulse levels: GND to 3.0V


Input rise and fall times: 5 ns
Input timing reference levels: 1.5V

Output load: See Figure

Output timing reference levels:

1.5V (HM6147HLP-35) 0.8 to 2.0V (HM6147HLP-45/55)





ECAPACITANCE ($Ta=25^{\circ}C$, f=1.0MHz)

Item	Symbol	Conditions	max	Unit
Input Capacitance	C.,	V., - 0 V	5	pF
Output Capacitance	Cons	$V_{out} = 0 \text{ V}$	6	pF


Note) This parameter is sampled and not 100% tested.

AC CHARACTERISTICS (Ta=0°C to 70°C, $V_{cc}=5V\pm10\%$, unless otherwise noted.)


• READ CYCLE

Parameter	Symbol	HM6147	HLP-35	HM6147	HLP-45	HM6147HLP-55		T	
1 at affected	Symbol	min	max	min	max	min	max	Unit	Notes
Read Cycle Time	t _{RC}	35	_	45	_	55		ns	(1)
Address Access Time	taa	_	35	-	45	_	55	ns	
Chip Select Access Time	tacs		35	_	45	_	55	ns	
Output Hold from Address Change	tон	5	_	5	_	5	_	ns	
Chip Selection to Output in Low Z	tLZ	5	_	5	_	5	_	ns	(2), (3), (7)
Chip Deselection to Output in High Z	t _{HZ}	0	30	0	30	0	30	ns	(2), (3), (7)
Chip Selection to Power Up Time	t PU	0	_	0	_	0	_	ns	
Chip Deselection to Power Down Time	t _{PD}	_	20	_	20	_	20	ns	

● TIMING WAVEFORM OF READ CYCLE NO.1(4)(5)



● TIMING WAVEFORM OF READ CYCLE NO.2 (4) (6)




Notes: 1. All Read Cycle timings are referenced from last valid address to the first transitionining address.

- 2. At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to divice.
- 3. Transition is measured ±500mV from steady state voltage with specified loading in Load B.
 4. WE is high for READ Cycle.
- 5. Device is continuously selected, $\overline{CS} = V_{IL}$.
- 6. Addresses valid prior to or coincident with CS transition low.
- 7. This parameter is sampled and not 100% tested.


WRITE CYCLE

Parameter	Symbol	HM6147HLP-35		HM6147	HLP-45	HM6147	HLP-55	Unit	Notes
rarameter	Symbol	min	max	min	max	min	max	Onit	Notes
Write Cycle Time	twc	35	_	45	_	55	_	ns	(2)
Chip Selection to End of Write	t cw	35		45	_	45	_	ns	
Address Valid to End of Write	taw	35	_	45		45		ns	
Address Setup Time	tas	0	_	0	_	0	_	ns	
Write Pulse Width	twp	20		25	_	30	_	ns	
Write Recovery Time	twn	0	_	0	_	0	_	ns	
Data Valid to End of Write	t _D w	20	-	25	_	25	_	ns	
Data Hold Time	t DH	10	-	10	_	10	_	ns	
Write Enable to Output in High Z	twz	0	20	0	25	0	30	ns	(3), (4)
Output Active from End of Write	t ow	0	_	0	_	0	_	ns	(3), (4)

● TIMING WAVEFORM OF WRITE CYCLE (WE Controlled)



● TIMING WAVEFORM OF WRITE CYCLE (CS Controlled)




- Notes: 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance states.
 - 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
 - 3. Transition is measured ±500mV from steady state voltage with specified loading in Load B.
 - 4. This parameter is sampled and not 100% tested.

LOW VCC DATA RETENTION CHARACTERISTICS $(T_a=0\% \text{ to } +70\%)$

Item	Symbol	Test Condition	min	typ	max	Unit
Vcc for Data Retention	V_{DR}	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	2.0		_	v
Data Retention Current	I_{CCDR}	$V_{CC} = 3.0 \text{V}, \overline{\text{CS}} \ge 2.8 \text{V}$ $V_{IN} \ge 2.8 \text{V} \text{ or } V_{IN} \le 0.2 \text{V}$	_	_	50	μΑ
Chip Deselect to Data Retention Time	tcor	G D W .	0	_	_	ns
Operation Recovery Time	t _R	See Retention Waveform	t _{RC} *	_	_	ns

^{*} tRC = Read Cycle Time.

● LOW Vcc DATA RETENTION WAVEFORM



HM6116-2, HM6116-3, HM6116-4 HM6116P-2, HM6116P-3, HM6116P-4

2048-word×8-bit High Speed Static CMOS RAM

FEATURES

Single 5V Supply and High Density 24 Pin Package

High speed: Fast Access Time
 Low Power Standby and
 Low Power Operation
 120ns/150ns/200ns (max.)
 Standby: 100μW (typ.)
 Operation: 180mW (typ.)


• Completely Static RAM: No clock or Timing Strobe Required

Directly TTL Compatible: All Input and Output

Pin Out Compatible with Standard 16K EPROM/MASK ROM

Equal Access and Cycle Time

FUNCTIONAL BLOCK DIAGRAM




■ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	Vτ	-0.5* to +7.0	v
Operating Temperature	Topr	0 to +70	.C
Storage Temperature (Plastic)	Tete	-55 to +125	°C
Storage Temperature (Ceramic)	T.,,	-65 to +150	°C
Temperature Under Bias	T 6	-10 to +85	°C
Power Dissipation	P_{T}	1.0	W

* Pulse Width 50ns: -3.5V

HM6116-2, HM6116-3, HM6116-4 (DG-24) HM6116P-2, HM6116P-3, HM6116P-4

PIN ARRANGEMENT



TRUTH TABLE

CS	ŌĒ	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	×	Not Selected	IsB, IsBI	High Z	
L	L	Н	Read	Icc	Dout	Read Cycle (1)~(3)
L	Н	L	Write	Icc	Din	Write Cycle (1)
L	L	L	Write	Icc	Din	Write Cycle (2)

TRECOMMENDED DC OPERATING CONDITIONS $(Ta=0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	v
	GND	0	. 0	0	v
Input Voltage	V_{IH}	2.2	3.5	6.0	v
input voitage	V_{IL}	-3.0*		0.8	v

^{*} Pulse Width: 50ns, DC: V11. min = -0.3V

DC AND OPERATING CHARACTERISTICS ($V_{cc}=5V\pm10\%$, GND=0V, $T_a=0$ to $+70^{\circ}$ C)

Item	Symbol	Test Conditions	HM6116/P-2			НМ			
rtem	Symbol	Test Conditions	min typ* max		min	typ*	max	Unit	
Input Leakage Current	$ I_{LI} $	$V_{CC} = 5.5$ V, $V_{in} = GND$ to V_{CC}	_	_	10	_	_	10	μΑ
Output Leakage Current	I _{LO}	$\overline{\text{CS}} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH},$ $V_{I \cdot O} = \text{GND to } V_{CC}$		_	10	_	-	10	μΑ
O	Ic c	$\overline{\mathrm{CS}} = V_{IL}, I_{I/O} = 0 \mathrm{mA}$	_	40	80	_	35	70	mA
Operating Power Supply Current	Icc1 **	$V_{IH} = 3.5 \text{ V}, V_{IL} = 0.6 \text{ V},$ $I_{I:0} = 0 \text{ mA}$	_	35	_	_	30	_	mA
Average Operating Current	Icc2	Min. cycle, duty=100%		40	80	_	35	70	mA
Charle Day C	I _{SB}	$\overline{\text{CS}} = V_{IH}$	-	5	15	_	5	15	mA
Standby Power Supply Current	I_{SB1}	$\overline{CS} \ge V_{CC} - 0.2V, V_{in} \ge V_{CC}$ $-0.2V \text{ or } V_{in} \le 0.2V$		0.02	2	- 0.02	2	mA	
Output Voltage	V	$I_{OL} = 4 \text{mA}$	_	-	0.4	_	_	_	v
	VOL	$I_{OL}=2.1\text{mA}$	_	_		_	_	0.4	V
	V_{OH}	$I_{OH} = -1.0 \text{mA}$	2.4	_	_	2.4	_	_	V

^{*} Vcc - 5V, Ta-25℃

EAC CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, $T_a = 0$ to $+70^{\circ}$ C)

• AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and $C_L = 100pF$ (including scope and jig)

● READ CYCLE

Item	Symbol	HM6116/P-2		HM6116/P-3		HM6116/P-4		T
		min	max	min	max	min	max	Unit
Read Cycle Time	t _{RC}	120	_	150	_	200	_	ns
Address Access Time	taa	_	120	_	150	_	200	ns
Chip Select Access Time	tACS	-	120	_	150	_	200	ns
Chip Selection to Output in Low Z	tclz	10	_	15	_	15	_	ns
Output Enable to Output Valid	t _{OE}	_	80	_	100	_	120	ns
Output Enable to Output in Low Z	toLZ	10	_	15	_	15	_	ns
Chip Deselection to Output in High Z	t _{CHZ}	0	40	0	50	0	60	ns
Chip Disable to Output in High Z	t _{OHZ}	0	40	0	50	0	60	ns
Output Hold from Address Change	t _{OH}	10	-	15	_	15	_	ns

^{**} Reference Only

• WRITE CYCLE

Item	Symbol	HM6116/P-2		HM6116/P-3		HM6116/P-4		T
		min	max	min	max	min	max	Unit
Write Cycle Time	twc	120	_	150	_	200	_	ns
Chip Selection to End of Write	tcw	70	_	90	_	120	_	ns
Address Valid to End of Write	taw	105	_	120	_	140	_	ns
Address Set Up Time	tas	20	_	20		20	_	ns
Write Pulse Width	twp	70	_	90		120	_	ns
Write Recovery Time	t w _R	5	_	10	T -	10	_	ns
Output Disable to Output in High Z	t on z	0	40	0	50	0	60	ns
Write to Output in High Z	t w + z	0	50	0	60	0	60	ns
Data to Write Time Overlap	t _{DW}	35	_	40	_	60	_	ns
Data Hold from Write Time	t _{DH}	5	_	10	_	10	_	ns
Output Active from End of Write	tow	5		10	_	10	-	ns


ECAPACITANCE $(f=1\text{MHz}, Ta=25^{\circ}\text{C})$

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	C.,	$V_{i,n} = 0 \text{ V}$	3	5	pF
Input/Output Capacitance	$C_{\nu o}$	$V_{t \sim 0} = 0 \text{ V}$	5	7	pF


Note) This parameter is sampled and not 100% tested.

TIMING WAVEFORM


● READ CYCLE (1) (1)



● READ CYCLE (2) (1)(2)(4)



● READ CYCLE (3)(1)(3)(4)




NOTES: 1. WE is High for Read Cycle.


Device is continuously selected, CS = V_{IL}.
 Address Valid prior to or coincident with CS transition Low.

4. $\overline{OE} = V_{IL}$.

WRITE CYCLE(1)




● WRITE CYCLE (2) (5)




- NOTES: 1. A write occurs during the overlap $(t_{\overline{WP}})$ of a low \overline{CS} and a low \overline{WE} . 2. $t_{\overline{WR}}$ is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 - 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - 4. If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
 - 5. \overline{OE} is continuously low. $(\overline{OE} = V_{IL})$
 - 6. Dout is the same phase of write data of this write cycle.

 - 7. Dout is the read data of next address.
 8. If CS is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.


SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT



ACCESS TIME




ACCESS TIME




ACCESS TIME

VS. LOAD CAPACITANCE




SUPPLY CURRENT







LOW INPUT VOLTAGE vs. SUPPLY VOLTAGE




HIGH INPUT VOLTAGE



OUTPUT CURRENT vs. OUTPUT VOLTAGE



OUTPUT CURRENT vs. OUTPUT VOLTAGE



HM6116FP-2, HM6116FP-3, HM6116FP-4

2048-word×8-bit High Speed Static CMOS RAM

FEATURES

- High Density Small-Sized Package
- Projection Area Reduced to One-Thirds of Conventional DIP
- Thickness Reduced to a Half of Conventional DIP
- Single 5V Supply

• High Speed: Fast Access Time

120ns/150ns/200ns (max.)

Low Power Standby

Standby: 100µW (typ.)

Low Power Operation;

Operation: 180mW (typ.)


Completely Static RAM:

No clock nor Timing Strobe Required

• Directly TTL Compatible: All Input and Output

Equal Access and Cycle Time

FUNCTIONAL BLOCK DIAGRAM




MADSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	Vτ	-0.5° to $+7.0$	V
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tete	-55 to +125	° C
Temperature Under Bias	T	-10 to +85	°C
Power Dissipation	P_{τ}	1.0	W


^{*} Pulse Width 50ns: −3.5V

TRUTH TABLE

CS	ŌĒ	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	×	Not Selected	ISB, ISBI	High Z	
L	L	Н	Read	Icc	Dout	Read Cycle(1)~(3)
L	Н	L	Write	Icc	Din	Write Cycle(1)
L	L	L	Write	Icc	Din	Write Cycle(2)



PIN ARRANGEMENT



■RECOMMENDED DC OPERATING CONDITIONS (Ta=0 to +70°C)

Item	Symbol	min	typ	max	Unit
	V _{CC}	4.5	5.0	5.5	v
Supply Voltage	GND	0	0	0	V
	V_{IH}	2.2	3.5	6.0	V
Input Voltage	VIL	-3.0*	_	0.8	v

^{*} Pulse Width: 50ns, DC: V11 min = -0.3V

DC AND OPERATING CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, GND=0V, $T_a = 0$ to $+70^{\circ}$ C)

			HI	M6116FP	-2	H	M6116FP	HM6116FP-3/-4			
Item	Symbol	Test Conditions	min	typ*	max	min	typ*	max	Unit		
Input Leakage Current	I_{LI}	$V_{CC} = 5.5$ V, $V_{in} = GND$ to V_{CC}	-	-	10		_	10	μA		
Output Leakage Current	ILO	$\overline{\text{CS}} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH}$ $V_{I/O} = \text{GND to } V_{CC}$	-	-	10	_	_	10	μΑ		
	Icc	I_{CC} $\overline{CS} = V_{IL}, I_{L/0} = 0 \text{mA}$		40	80		35	70	mA		
Operating Power Supply Current Icci ••	Icci**	$V_{IH} = 3.5 \text{ V}, V_{IL} = 0.6 \text{ V},$ $I_{IO} = 0 \text{ mA}$		35	_	_	30		mA		
Average Operating Current	Icc2	Min. cycle, duty=100%	_	40	80	_	35	70	mA		
	IsB	$\overline{\mathrm{CS}} = V_{IH}$	_	5	15	_	5	15	mA		
Standby Power Supply Current ISB1	I _{SB1}	$\overline{\text{CS}} \ge V_{cc} - 0.2 \text{V}, V_{in} \ge V_{cc}$ $-0.2 \text{V or } V_{in} \le 0.2 \text{V}$	_	0.02	2		0.02	2	mA		
the state of the s		$I_{0L} = 4 \text{mA}$	_	_	0.4	_	_	_	v		
Output Voltage	V_{OL} $I_{OL} = 2.1 \text{mA}$	_	_	_	_		0.4	v			
	V _{OH}	$I_{OH} = -1.0 \text{mA}$	2.4	_	_	2.4			V		

^{*} Vcc-5V, Ta-25°C

■AC CHARACTERISTICS ($V_{cc}=5V\pm10\%$, $T_a=0$ to $+70^{\circ}$ C)

• AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and $C_L = 100pF$ (including scope and jig)

• READ CYCLE

_		HM61	16FP-2	HM61	16FP-3	HM6116FP-4		Unit	
Item	Symbol	min	max	min	max	min	max	Oint	
Read Cycle Time	trc	120	_	150	_	200	_	ns	
Address Access Time	taa	_	120		150	_	200	ns	
Chip Select Access Time	tacs	_	120	_	150	_	200	ns	
Chip Selection to Output in Low Z	tcLz	10	_	15		15	_	ns	
Output Enable to Output Valid	t _{OE}	_	80		100	_	120	ns	
Output Enable to Output in Low Z	toLZ	10	_	15	_	15	_	ns	
Chip Deselection to Output in High Z	tcHZ	0	40	0	50	0	60	ns	
Chip Disable to Output in High Z	toHz	0	40	0	50	0	60	ns	
Output Hold from Address Change	t _{OH}	10	_	15		15		ns	

^{**} Reference Only

• WRITE CYCLE

Item	S	HM61	16FP-2	HM61	16FP-3	HM611	16FP-4	17	
rten	Symbol	min	max	min	max	min	max	Unit	
Write Cycle Time	t wc	120	_	150	_	200	_	ns	
Chip Selection to End of Write	tcw	70	_	90	_	120		ns	
Address Valid to End of Write	taw	105	_	120	_	140	-	ns	
Address Set Up Time	tas	20		20	_	20	_	ns	
Write Pulse Width	twp	70	_	90		120	_	ns	
Write Recovery Time	tw _R	5	_	10	_	10	_	ns	
Output Disable to Output in High Z	t _{OHZ}	0	40	0	50	0	60	ns	
Write to Output in High Z	twHZ	0	50	0	60	0	60	ns	
Data to Write Time Overlap	t _{DW}	35		40	_	60		ns	
Data Hold from Write Time	t _{DH}	5	_	10		10	_	ns	
Output Active from End of Write	tow	5	_	10	_	10		ns	


ECAPACITANCE $(f=1\text{MHz}, Ta=25^{\circ}\text{C})$

Item	Symbol	Symbol Test Conditions		max	Unit
Input Capacitance	Cin	$V_{i} = 0 \text{ V}$	3	5	pF
Input/Output Capacitance	C1:0	$V_{t\cdot 0} = 0 \text{ V}$	5	7	pF


 $Note)\ This$ parameter is sampled and not 100% tested.

TIMING WAVEFORM


● READ CYCLE (1) (1)



● READ CYCLE (2)(1)(2)(4)



● READ CYCLE (3)(1)(3)(4)




- NOTES: 1. WE is High for Read Cycle.


 - Device is continuously selected, S = V_{IL}.
 Address Valid prior to or coincident with S transition Low.
 OE = V_{IL}.

TIMING WAVEFORM

● WRITE CYCLE(1)(1)



• WRITE CYCLE (2) (5)




- NOTES: 1. A write occurs during the overlap (t_{WP}) of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.


 2. t_{WR} is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of write cycle.
 - 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - 4. If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
 - 5. \overline{OE} is continuously low. ($\overline{OE} = V_{IL}$)
 - 6. Dout is the same phase of write data of this write cycle.

 - Dout is the read data of next address.
 If CS is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.


SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME



ACCESS TIME vs. LOAD CAPACITANCE



SUPPLY CURRENT



HM6116CG-2, HM6116CG-3, HM6116CG-4

2048-word×8-bit High Speed Static CMOS RAM

FEATURES

• Single 5V Supply and High Density 32 pin-Leadless-Chip Carrier


High speed. Fast Access Time 120ns/150ns/200ns (max.)

Low Power Standby and Standby: 100μW (typ.)
 Low Power Operation Operation: 180mW (typ.)


Completely Static RAM: No Clock or Timing Strobe Required

• Directly TTL Compatible: All Input and Output


• Equal Access and Cycle Time



FUNCTIONAL BLOCK DIAGRAM



■ PIN ARRANGEMENT



BABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit	
Voltage on Any Pin Relative to GND	V_{τ}	-0.5* to $+7.0$	V	
Operating Temperature	Topr	0 to +70	°C	
Storage Temperature	T_{stg}	-65 to +150	°C	
Temperature Under Bias	T_{bias}	-10 to 85	°C	
Power Dissipation	P_T	1.0	W	

^{*} Pulse Width 50ns: -3.5V

TRUTH TABLE

	ŌĒ	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	×	Not Selected	IsB, IsB1	High Z	
L	L	Н	Read	Icc	Dout	Read Cycle (1)~(3)
L	Н	L	Write	Icc	Din	Write Cycle (1)
L	L	L	Write	I _{cc}	Din	Write Cycle (2)

TRECOMMENDED DC OPERATING CONDITIONS $(Ta=0 \text{ to } +70^{\circ}\text{C})$

. Item	Symbol	min	typ	max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	3.5	6.0	V
	V_{IL}	-3.0*	_	0.8	v

^{*} Pulse Width: 50 ns, DC: $V_{tL} \text{ min} = -0.3 \text{V}$

DC AND OPERATING CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, GND = 0V, Ta = 0 to $+70^{\circ}C$)

Item	Symbol	Test Conditions	Н	M6116CC	-2	НМ	6116CG-	3/-4	Unit
	C) IIICC1	Test conditions	min	typ*	max	min	typ*	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC} = 5.5 \text{V}$, $V_{cn} = \text{GND to } V_{CC}$	_	_	10	_	_	10	μA
Output Leakage Current	I _{LO}	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH},$ $V_{I U} = \text{GND to } V_{CC}$	_	_	10		_	10	μA
Operating Power Supply Icc		$\overline{CS} = V_{IL}, I_{IO} = 0 \text{mA}$		40	80		35	70	mA
	Icc1**	$V_{IH} = 3.5 \text{V}, V_{IL} = 0.6 \text{V},$ $I_{IO} = 0 \text{mA}$	_	35	_	_	30	Sections	mA
Average Operating Current	I_{CC2}	Min. cycle, duty=100%	_	40	80	_	35	70	mA
Standby Power Supply	I_{SB}	$\overline{\text{CS}} = V_{IH}$		5	15		5	15	mA
Current Supply	I_{SB1}	$ \overline{CS} \ge V_{CC} - 0.2V, V_{in} \ge V_{CC} - 0.2V \text{ or } V_{in} \le 0.2V$		0.02	2	_	0.02	2	mA
	V_{oL}	$I_{OL} = 4 \text{mA}$		-	0.4		_		V
Output Voltage	• 01.	$I_{OL} = 2.1 \text{mA}$	_	-	_	_	_	0.4	V
	$V_{\scriptscriptstyle OH}$	$I_{OH} = -1.0 \text{mA}$	2.4		_	2.4	-	_	V

^{*} Vcc = 5V, Ta = 25°C

EAC CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, $T_a = 0$ to $+70^{\circ}$ C)

● AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and C_L = 100pF (including scope and jig)

● READ CYCLE

Item	Symbol	HM6116CG-2		HM6116CG-3		HM6116CG-4		
	Symbol	min	max	min	max	min	max	Unit
Read Cycle Time	t _{RC}	120	_	150		200		ns
Address Access Time	taa	_	120	_	150		200	ns
Chip Select Access Time	tacs	_	120		150		200	ns
Chip Selection to Output in Low Z	telz	10	_	15	_	15	_	ns
Output Enable to Output Valid	to E	_	80		100	_	120	ns
Output Enable to Output in Low Z	t _{OLZ}	10		15		15	_	ns
Chip Deselection to Output in High Z	t _{C HZ}	0	40	0	50	0	60	ns
Chip Disable to Output in High Z	t _{OHZ}	0	40	0	50	0	60	ns
Output Hold from Address Change	t _{OH}	10	_	15	_	15		ns

^{**} Reference Only

• WRITE CYCLE

		HM61	16CG-2	HM61	16CG-3	HM61	16CG-4	Unit
Item	Symbol	min	max	min	max	min	max	
Write Cycle Time	twc	120		150	_	200		ns
Chip Selection to End of Write	tcw	70	-	90		120		ns
Address Valid to End of Write	taw	105	_	120		140		ns
	tas	20	_	20	_	20	_	ns
Address Set Up Time	twp	70	_	90	_	120		ns
Write Pulse Width	t w _R	5	_	10	_	10		ns
Write Recovery Time	t _{OHZ}	0	40	0	50	0	60	ns
Output Disable to Output in High Z	twnz	0	50	0	60	0	60	ns
Write to Output in High Z Data to Write Time Overlap	t _{DW}	35	_	40	_	60		ns
Data Hold from Write Time	t _{DH}	5	_	10	_	10		ns
Output Active from End of Write	tow	5	_	10		10	_	ns


ECAPACITANCE $(f=1\text{MHz}, Ta=25^{\circ}\text{C})$

ECAI ACITAITOE O	·		·	Γ	
Item	Symbol	Test Conditions	typ	max	Unit
	C	$V_{i} = 0 \text{ V}$	3	5	pF
Input Capacitance	U,n	V 0V	5	7	pF
Input/Output Capacitance	$C_{\nu o}$	$V_{l \sim 0} = 0 \text{ V}$		<u> </u>	L


Note) This parameter is sampled and not 100% tested.

IIITIMING WAVEFORM


● READ CYCLE (1)(1)



● READ CYCLE (2) (1)(2)(4)




● READ CYCLE (3) (1)(3)(4)




- NOTES: 1. WE is High for Read Cycle.

 - Device is continuously selected, S = V_{IL}.
 Address Valid prior to or coincident with T transition Low.
 - 4. $\overline{OE} = V_{IL}$.

WRITE CYCLE (1) (1)



● WRITE CYCLE (2) (5)



- NOTES: 1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} . 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 - 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - 4. If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
 - 5. \overline{OE} is continuously low. $(\overline{OE} = V_{IL})$
 - 6. Dout is the same phase of write data of this write cycle.

 - Dout is the read data of next address.
 If CS is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

HM6116L-2, HM6116L-3, HM6116L-4

2048-word×8-bit High Speed Static CMOS RAM

FEATURES

• Single 5V Supply and High Density 24 Pin Package

High Speed: Fast Access Time
 Low Power Standby and

120ns/150ns/200ns (max.) Standby: 20µW (typ.)

Low Power Operation;


Standby: 20µW (typ.) Operation: 160mW (typ.)

Completely Static RAM: No clock nor Timing Strobe Required
 Directly TTL Compatible: All Input and Output


Pin Out Compatible with Standard 16K EPROM/MASK ROM

• Equal Access and Cycle Time

Capability of Battery Back up Operation



■FUNCTIONAL BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	Vτ	-0.5* to $+7.0$	V
Operating Temperature	Topr	0 to +70	•C
Storage Temperature	Tsis	-65 to +150	°C
Temperature Under Bias	T 61.00	-10 to +85	°C
Power Dissipation	P T	1.0	W

[★] Pulse Width 50ns: -3.5V

TRUTH TABLE

CS	ŌĒ	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	×	Not Selected	IsB, IsB1	High Z	
L	L	Н	Read	Icc	Dout	Read Cycle (1)~(3)
L	Н	L	Write	Icc	Din	Write Cycle (1)
L	L	L	Write	Icc	Din	Write Cycle (2)

■ PIN ARRANGEMENT

A7 1	\cup	24 Vcc
A6 2		23 As
As 3		22 As
A4 4		21 WE
A ₃ 5		20 OE
A2 6		19 A10
At 7		18 CS
A ₀ 8		17 I/O ₈
I/O ₁ 9		16 1/07
1/02 10		15 I/O ₆
1/03 11		14 I/Os
GND 12		13 I/O ₄
1		l l
-	T 17:	
1	Top View)	

RECOMMENDED DC OPERATING CONDITIONS $(T_a=0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	min	typ	max	Unit
Supply Voltage	<i>V</i> _{cc}	4.5	5.0	5.5	V
	GND	0	0	0	v
Input Voltage	V_{IH}	2.2	3.5	6.0	V
	V_{IL}	-3.0*	_	0.8	v

^{*} Pulse Width: 50ns, DC: V_{IL} min = -0.3V

DC AND OPERATING CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, GND=0V, $T_a = 0$ to $+70^{\circ}$ C)

Item	Symbol	Test Conditions	ŀ	1M6116L	- 2	нм	46116L-3	3/-4	
Tem .	Symbol	rest Conditions	min	typ*	max	min	typ*	max	Unit
Input Leakage Current	ILI	$V_{CC} = 5.5$ V, $V_{in} = GND$ to V_{CC}	_	_	2	_		2	μA
Output Leakage Current	I LO	$\overline{\text{CS}} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH},$ $V_{I \ o} = \text{GND to } V_{CC}$	_	_	2	_	-	2	μA
Operating Power Supply	Icc.	$\overline{CS} = V_{IL}, I_{I=0} = 0 \text{mA}$	-	35	70	_	30	60	mA
Current	Icc 1**	$V_{IH} = 3.5 \text{ V}, V_{IL} = 0.6 \text{ V}, I_{I=0} = 0 \text{ mA}$	_	30		_	25	_	mA
Average Operating Current	Icc 2	min. cycle, duty = 100%	_	35	70	_	30	60	mA
Standby Power Supply	IsB	$\overline{\text{CS}} = V_{IH}$		4	12	_	4	12	mA
Current	I s B 1	$\overline{\text{CS}} \ge V_{CC} - 0.2\text{V}, \ V_{IB} \ge V_{CC} - 0.2\text{V}$ or $V_{IB} \le 0.2\text{V}$		4	100	_	4	100	μA
	Val	Io⊥ = 4mA	_	_	0.4	_	_	_	
Output Voltage	* UL	$I_{OL} = 2.1 \text{mA}$		_	-	-		0.4	V
	V _{OH}	$I_{OH} = -1.0 \text{mA}$	2.4	_	_	2.4	_	_	V

^{*} : $V_{CC} = 5V$, $Ta = 25^{\circ}C$

AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to $+70^{\circ}$ C)

• AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and C_L = 100pF (including scope and jig)

● READ CYCLE

Item	Symbol	HM6116L-2		HM6	116L-3	HM6116L-4			
rtem	Symbol	m in	max	min	max	min	max	Unit	
Read Cycle Time	t RC	120		150	_	200	-	ns	
Address Access Time	İAA	_	120	_	150		200	ns	
Chip Select Access Time	tacs	_	120	_	150	_	200	ns	
Chip Selection to Output in Low Z	tclz	10	_	15	_	15		ns	
Output Enable to Output Valid	t o E		80		100		120	ns	
Output Enable to Output in Low Z	t o ı. z	10	_	15		15	_	ns	
Chip deselection to Output in High Z	t c H Z	0	40	0	50	0	60	ns	
Chip Disable to Output in High Z	t onz	0	40	0	50	0	60	ns	
Output Hold from Address Change	t on	10	_	15		15	_	ns	

^{* * :} Reference Only

• WRITE CYCLE

Ta	C	HM6	116L-2	HM61	16L-3	HM61	16L-4	Unit
Item	Symbol	min	max	min	max	min	max	Unit
Write Cycle Time	t wc	120	_	150	_	200	-	ns
Chip Selection to End of Write	tcw	70	_	90	_	120	_	ns
Address Valid to End of Write	t AW	105		120	_	140	_	ns
Address Set Up Time	tas	20	_	20	_	20	_	ns
Write Pulse Width	t wp	70	_	90	_	120	_	ns
Write Recovery Time	t w R	5	_	10	_	10		ns
Output Disable to Output in High Z	t onz	0	40	0	50	0	60	ns
Write to Output in High Z	t w + z	0	50	0	60	0	60	ns
Data to Write Time Overlap	t DW	35	_	40		60	_	ns
Data Hold from Write Time	t DH	5	_	10	_	10	Ī —	ns
Output Active from End of Write	tow	5	_	10	_	10	_	ns


EXAMPLE ($f = 1 \text{MHz}, Ta = 25^{\circ}\text{C}$)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	C.,	V., = 0 V	3	5	pF
Input/Output Capacitance	C1.0	$V_{L \times O} = 0 \text{ V}$	5	7	pF


Note) This parameter is sampled and not 100% tested.

■ TIMING WAVEFORM


● Read Cycle (1) (1)



(1), (2), (4) • Read Cycle (2)



● Read Cycle (3)




- NOTES: 1. WE is High for Read Cycle.


 - Device is continuously selected, \$\overline{CS}\$ = \$V_{IL}\$.
 Address Valid prior to or coincident with \$\overline{CS}\$ transition Low.
 - 4. $\overline{OE} = V_{IL}$.



● Write Cycle (1)



● Write Cycle (2) (5)



NOTES: 1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .

- 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 4. If the CS low transition occurs simultaneously with the WE low transitions or after the WE

transition, output remain in a high impedance state.


- \overline{OE} is continuously low. $(\overline{OE} = V_{IL})$
- Dout is the same phase of write data of this write cycle.
- 7. Dout is the read data of next address.
 8. If CS is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.


lacktriangle Low VCC data retention characteristics (Ta = 0 lacktriangle to $+70^{\circ}$ C)


Item	Symbol	Test Conditions	min	typ	max	Unit
Vcc for Data Retention	V_{DR}	$\overline{\text{CS}} \ge V_{cc} - 0.2 \text{V}, \ V_{} \ge V_{cc} - 0.2 \text{V} \text{ or } V_{} \le 0.2 \text{V}$	2.0		_	v
Data Retention Current	Iccor**	$V_{CC} = 3.0 \text{ V}, \ \overline{\text{CS}} \ge 2.8 \text{ V}, \ V_{\text{in}} \ge 2.8 \text{ V or } V_{\text{in}} \le 0.2 \text{ V}$		_	50	μA
Chip Deselect to Data Retention Time	<i>t</i> c D R	C P W	0			ns
Operation Recovery Time	t R	See Retention Waveform	t RC **	_	_	ns


- * $V_{IL} = -0.3 \text{ V} \text{ min}$
- tre = Read Cycle Time.

Low Vcc Data Retention Waveform












ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME vs.



ACCESS TIME vs. LOAD CAPACITANCE




SUPPLY CURRENT vs. **FREQUENCY**







LOW INPUT VOLTAGE vs. SUPPLY VOLTAGE




HIGH INPUT VOLTAGE VS.




OUTPUT CURRENT vs. OUTPUT VOLTAGE




OUTPUT CURRENT vs.



STANDBY CURRENT vs. AMBIENT TEMPERATURE




STANDBY CURRENT vs.





STANDBY CURRENT vs. INPUT VOLTAGE



HM6116LP-2, HM6116LP-3, HM6116LP-4

2048-word×8-bit High Speed Static CMOS RAM

FEATURES

• Single 5V Supply and High Density 24 Pin Package

High Speed: Fast Access Time

120ns/150ns/200ns (max.)

Low Power Standby and

Standby: $10\mu W$ (typ.)


Low Power Operation;

Operation: 160mW (typ.)

Completely Static RAM: No clock nor Timing Strobe Required
 Directly TTL Compatible: All Input and Output

- Pin Out Compatible with Standard 16K EPROM/MASK ROM
- Equal Access and Cycle Time
- Capability of Battery Back up Operation

FUNCTIONAL BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	V_{T}	-0.5* to +7.0	V
Operating Temperature	Tope	0 to +70	°C
Storage Temperature	T	-55 to +125	•C
Temperature Under Bias	T	-10 to +85	•C
Power Dissipation	Р т	1.0	W


^{*} Pulse Width 50ns: -3.5V

TRUTH TABLE

CS	ŌĒ	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	×	Not Selected	IsB, IsBı	High Z	
L	L	Н	Read	Icc	Dout	Read Cycle (1)~(3)
L	Н	L	Write	I c c	Din	Write Cycle (1)
L	L	L	Write	Icc .	Din	Write Cycle (2)



PIN ARRANGEMENT



■ RECOMMENDED DC OPERATING CONDITIONS $(Ta=0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	min	typ	max	Unit
0 1 11 1	Vcc	4.5	5.0	5.5	v
Supply Voltage	GND	0	0	0	v
7	VIH	2.2	3.5	6.0	V
Input Voltage	VIL	-3.0*	-	0.8	v

^{*} Pulse Width: 50ns, DC: VIL min = -0.3V

DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, GND=0V, $T_a = 0$ to $+70^{\circ}$ C)

* .	0 1 1	T . C 11:1	HM		-2	НМ 6	6116LP-3	3/-4	T T 14
ltem	Symbol	mbol Test Conditions		typ*	max	min	typ*	max	Unit
Input Leakage Current		$V_{CC} = 5.5$ V, $V_{in} = $ GND to V_{CC}	_	_	2	_	_	2	μA
Output Leakage Current	ILO	$\overline{\text{CS}} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH},$ $V_{I \ o} = \text{GND to } V_{CC}$	t = 0 of $t = 0$ of					2	μA
Operating Power Supply Current	I cc	$\overline{CS} = V_{IL}, I_{I=0} = 0 \text{mA}$	_	35	70		30	60	mA
	Icc 1**	$V_{IH} = 3.5 \text{ V}, V_{IL} = 0.6 \text{ V},$ $I_{I=0} = 0 \text{ mA}$	_	30	_	_	25	_	mA
Average Operating Current	Icc 2	min. cycle, duty = 100%	_	35	70	_	30	60	mA
Standby Power Supply	IsB	$\overline{\mathrm{CS}} = V_{IH}$	_	4	12	_	4	12	mA
Current	Isbi	$\overline{\text{CS}} \ge V_{CC} - 0.2\text{V}, \ V_{CR} \ge V_{CC} - 0.2\text{V}$ or $V_{CR} \le 0.2\text{V}$	_	2	50	_	2	50	μA
	1/	$I_{oL} = 4 \text{mA}$	_	_	0.4	_	_	_	v
Output Voltage	V_{OL} $I_{OL} = 2.1 \text{mA}$		_		_	_	_	0.4	·
	V _{OH}	$I_{OH} = -1.0$ mA	2.4	_	-	2.4		_	V

^{* :} V . . - 5V . Ta - 25°C

AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to $+70^{\circ}$ C)

•AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and C_L = 100pF (including scope and jig)

● READ CYCLE

To .	6 1.1	HM6116LP-2		HM6116LP-3		HM6116LP-4		Unit	
Item	Symbol	m in	max	min	max	min	max	Unit	
Read Cycle Time	t RC	120	_	150	_	200	_	ns	
Address Access Time	taa		120	_	150		200	ns	
Chip Select Access Time	tacs		120	_	150		200	ns	
Chip Selection to Output in Low Z	tclz	10		15	_	15		ns	
Output Enable to Output Valid	t o E	_	80	_	100	_	120	ns	
Output Enable to Output in Low Z	t ot.z	10	-	15	_	15		ns	
Chip Deselection to Output in High Z	tenz	0	40	0	50	0	60	ns	
Chip Disable to Output in High Z	t onz	0	40	0	50	0	60	ns	
Output Hold from Address Change	t on	10	_	15		15		ns	

^{* * :} Reference Only

• WRITE CYCLE

τ.	6 11	HM61	16LP-2	HM61	16LP-3	HM61	16LP-4	Unit
Item	Symbol	min	max	min	max	min	max	Unit
Write Cycle Time	t wc	120	_	150	_	200		ns
Chip Selection to End of Write	tew	70	_	90	_	120	_	ns
Address Valid to End of Write	t aw	105	_	120	_	140	_	ns
Address Set Up Time	tas	20	_	20	-	20	_	ns
Write Pulse Width	t wp	70		90	_	120	_	ns
Write Recovery Time	twn	5		10	-	10	_	ns
Output Disable to Output in High Z	t onz	0	40	0	50	0	60	ns
Write to Output in High Z	t w + z	0	50	0	60	0	60	ns
Data to Write Time Overlap	t pw	35		40	_	60	_	ns
Data Hold from Write Time	t DH	5	_	10	_	10	_	ns
Output Active from End of Write	t ow	5		10	_	10	_	ns


TAPACITANCE $(f=1\text{MHz}, Ta=25^{\circ}\text{C})$

Item	Symbol Test Conditions		typ	max	Unit
Input Capacitance	C.,	$V_{in} = 0 \text{ V}$	3	5	pF
Input/Output Capacitance	C1 0	$V_{t=0} = 0 \text{ V}$	5	7	pF


Note) This parameter is sampled and not 100% tested.

TIMING WAVEFORM


● Read Cycle (1) (1)



● Read Cycle (2) (1), (2), (4)




● Read Cycle (3) (1), (3), (4)




- NOTES: 1. WE is High for Read Cycle.
 - 2. Device is continuously selected, $\overline{CS} = V_{IL}$.
 - 3. Address Valid prior to or coincident with CS transition Low.
 - 4. $\overline{OE} = V_{IL}$.

• Write Cycle (1)



● Write Cycle (2) (5)



NOTES: 1. A write occurs during the overlap (t_{WP}) of a low CS and a low WE.

- 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 4. If the CS low transition occurs simultaneously with the WE low transitions or after the WE

transition, output remain in a high impedance


- 5. \overline{OE} is continuously low. $(\overline{OE} = V_{IL})$
- 6. Dout is the same phase of write data of this write cycle.
- 7. Dout is the read data of next address.
 8. If CS is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

■LOW VCC DATA RETENTION CHARACTERISTICS (Ta=0 to +70°C)

Item	Symbol	Test Conditions	min	typ	max	Unit
Vcc for Data Retention	V_{DR}	$\overline{\text{CS}} \ge V_{CC} - 0.2 \text{V}, \ V_{\bullet \bullet} \ge V_{CC} - 0.2 \text{V} \text{ or } V_{\bullet \bullet} \le 0.2 \text{V}$	2.0	_	_	V
Data Retention Current	Iccor*	$V_{cc} = 3.0 \text{ V}, \ \overline{\text{CS}} \ge 2.8 \text{ V}, \ V_{} \ge 2.8 \text{ V} \text{ or } V_{} \le 0.2 \text{ V}$		-	30	μA
Chip Deselect to Data Retention Time	t c D R	C. D W. (0	_	_	ns
Operation Recovery Time	t _R See Retention Waveform		t RC **	_	_	ns


¹⁰ μA max at Ta=0°C to +40°C, V₁₁ min = -0.3 V


●Low Vcc Data Retention Waveform





 t_{K_1} = Read Cycle Time.


SUPPLY CURRENT vs. SUPPLY VOLTAGE Ta = 25°C 1.4 Supply Current Icc, Iccz (Normalized) 1.2 1.0 0.8 0.6 0.4 4.5 4.75 5.0 5.25 5.5 Supply Voltage Vcc (V)














LOW INPUT VOLTAGE vs.
SUPPLY VOLTAGE




HIGH INPUT VOLTAGE vs. SUPPLY VOLTAGE




OUTPUT CURRENT vs. OUTPUT VOLTAGE




OUTPUT CURRENT vs.




STANDBY CURRENT vs. AMBIENT TEMPERATURE



STANDBY CURRENT vs. SUPPLY VOLTAGE



STANDBY CURRENT vs. INPUT VOLTAGE



HM6116LFP-2, HM6116LFP-3, **HM6116LFP-4**

2048-word×8-bit High Speed Static CMOS RAM

FEATURES

- High Density Small-sized Package
- Projection Area Reduced to One-Thirds of Conventional DIP
- Thickness Reduced to a Half of Conventional DIP
- Single 5V Supply

• High Speed: Fast Access Time

120ns/150ns/200ns (max.)

Low Power Standby and

Standby: 10μW (typ.)


Low Power Operation;

Operation: 160mW (typ.) • Completely Static RAM: No Clock nor Timing Strobe Required

• Directly TTL Compatible: All Input and Output

- Equal Access and Cycle Time
- Capability of Battery Back up Operation


IFUNCTIONAL BLOCK DIAGRAM




MABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	Vτ	-0.5° to +7.0	V
Operating Temperature	Topi	0 to +70	°C
Storage Temperature	Tsts	-55 to +125	°C
Temperature Under Bias	T	-10 to +85	°C
Power Dissipation	P_T	1.0	W

^{*} Pulse width 50ns: - 3.5V



■PIN ARRANGEMENT



TRUTH TABLE

CS	ŌĒ	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	×	Not Selected	I_{SB}, I_{SB1}	High Z	itel. Cycle
L	L	Н	Read	Icc	Dout	Read Cycle (1)~(3)
L	Н	L	Write	I _{CC}	Din	Write Cycle (1)
L	L	L	Write	Icc	Din	Write Cycle (2)

■ RECOMMENDED DC OPERATING CONDITIONS $(Ta=0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{cc}	4.5	5.0	5.5	V
	GND	0	0	0	v
Input Voltage	V_{IH}	2.2	3.5	6.0	v
	V_{IL}	-3.0*	_	0.8	v

^{*} Pulse Width: 50ns, DC: V_{IL} min = -0.3 V.

DC AND OPERATING CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, GND=0V, $T_a = 0$ to +70°C)

Item	Symbol	Test Conditions	HN	46116LF	P-2	HM	5116LFP	-3/-4	T
			min	typ*	max	min	typ*	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC} = 5.5 \text{V}$, $V_{cc} = \text{GND to } V_{CC}$	_	_	2	_		2	μA
Output Leakage Currnnt	1140	$\overline{\text{CS}} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH},$ $V_{I=0} = \text{GND to } V_{CC}$	_	_	2	_	_	2	μA
Operating Power Supply Current	Icc	$\overline{CS} = V_{IL}, I_{I=0} = 0 \text{mA}$	_	35	70	_	30	60	mA
	Icc1**	$V_{IH} = 3.5 \text{ V}, V_{IL} = 0.6 \text{ V},$ $I_{I=0} = 0 \text{ mA}$	_	30-	-	_	25	_	mA
Average Operating Current	I_{CC2}	Min cycle, duty=100%	† – –	35	70		30	60	mA
Standby Power Supply	IsB	$\overline{CS} = V_{IH}$	_	4	12	_	4	12	mA
Current	1881	$\overline{\text{CS}} \ge V_{CC} - 0.2 \text{V}, V_{cs} \ge V_{CC}$ -0.2 V or $V_{cs} \le 0.2 \text{V}$	_	2	50	_	2	50	μA
	Vo.	$I_{OL} = 4 \text{mA}$	_	-	0.4	_	_	_	
Output Voltage		$I_{OL} = 2.1 \mathrm{mA}$	_		_	_	_	0.4	V
	V_{OH}	$I_{OH} = -1.0 \text{mA}$	2.4	_	_	2.4	_	_	v

^{* :} Vec = 5V, Ta = 25°C

■AC CHARACTERISTICS ($\vec{V}_{cc} = 5V \pm 10\%$, Ta = 0 to $+70^{\circ}C$)

AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and \mathcal{C}_L = 100pF (including scope and jig)

● READ CYCLE

Item	Symbol	HM611	HM6116LFP-2		HM6116LFP-3		6LFP-4	11.14	
	27001	min	max	min	max	min	max	Unit	
Read Cycle Time	t _{RC}	120	_	150	_	200	_	ns	
Address Access Time	tas	_	120		150		200	ns	
Chip Select Access Time	tacs	_	120		150		200	ns	
Chip Selection to Output in Low Z	tclz	10	_	15		15		ns	
Output Enable to Output Valid	toE	_	80		100	-	120		
Output Enable to Output in Low Z	torz	. 10		15		15	120	ns	
Chip deselection to Output in High Z	tcHZ	0	40	0	50			ns	
Chip Disable to Output in High Z					50	0	60	ns	
	tonz	0	40	0	50	0	60	ns	
Output Hold from Address Change	t on	10		15	-	15	-	ns	

^{* * :} Reference Only

WRITE CYCLE

_	6 1 1	HM611	6LFP-2	HM6116LFP-3		HM6116LFP-4		Unit
Item	Symbol	min	max	min	max	min	max	Cint
Write Cycle Time	twc	120	_	150	_	200	_	ns
Chip Selection to End of Write	tcw	70	_	90		120		ns
Address Valid to End of Write	taw	105	_	120	_	140	_	ns
Address Set Up Time	tas	20	_	20		20	_	ns
Write Pulse Width	twp	70	_	90	-	120		ns
Write Recovery Time	twn	5	_	10	_	10	_	ns
Output Disable to Output in High Z	t onz	0	40	0	50	0	60	ns
Write to Output in High Z	twnz	0	50	0	60	0	60	ns
Data to Write Time Overlap	tow	35	_	40	_	60		ns
Data Hold from Write Time	t _{DH}	5	_	10	_	10	_	ns
Output Active from End of Write	t ow	5	_	10		10		ns


ECAPACITANCE $(f=1 \text{MHz}, Ta=25^{\circ}\text{C})$

	Item	Symbol	Test Conditions	typ	max	Unit
	Input Capacitance	Cin	Vin=0V	3	5	pF
4	Input/Output Capacitance	$C_{l=0}$	$V_{I=0} = 0 \text{ V}$	5	7	pF


Note) This parameter is sampled and not 100% tested.

TIMING WAVEFORM


● READ CYCLE (1)(1)



• READ CYCLE (2) (1)(2)(4)




● READ CYCLE (3) (1) (3) (4)




- NOTES: 1. $\overline{\text{WE}}$ is High for Read Cycle 2. Device is continuously selected, $\overline{\text{CS}} = V_{IL}$ 3. Address Valid prior to or coincident with $\overline{\text{CS}}$ transition Low.
 - 4. $\overline{OE} = V_{IL}$.

● WRITE CYCLE (1)



● WRITE CYCLE (2) (5)



NOTES: 1. A write occurs during the overlap (twp) of a low \overline{CS} and a low \overline{WE} .

- 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition, output remain in a high impedance


- 5. \overline{OE} is continuously low. $(\overline{OE} = V_{IL})$
- 6. Dout is the same phase of write data of this write cycle.
- 7. Dout is the read data of next address.
 8. If CS is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

■LOW Vcc DATA RETENTION CHARACTERISTICS (Ta=0 to +70°C)

Item	Symbol	Test Conditions	min	typ	max	Unit
Vcc for Data Retention	V_{DR}	$\overline{\text{CS}} \ge V_{CC} - 0.2 \text{V}$	0.0			
The tot Bata Recention	VDR	$V_{IN} \ge V_{CC} - 0.2 \text{V}$ or $V_{IN} \le 0.2 \text{V}$	2.0	_	_	v
Data Retention Current	Iccor*	$V_{CC} = 3.0 \text{V}, \overline{\text{CS}} \ge 2.8 \text{V}$		_	30	μA
Data Retention Current	ICCDR	$V_{IN} \ge 2.8 \text{V}$ or $V_{IN} \le 0.2 \text{V}$	_			
Chip Deselect to Data Retention Time	t _{CDR}	6 5	0		-	ns
Operation Recovery Time	t _R	See Retention Waveform	** t R C			ns

^{*} $V_{IL} \min = -0.3 \text{ V}$, 10 μ A max (at Ta=0 to +40 C)

●Low Vcc DATA RETENTION WAVEFORM




^{*} tRC = Read Cycle Time

HM6116AP-12, HM6116AP-15, HM6116AP-20, HM6116ASP-12, HM6116ASP-15, HM6116ASP-20

2048-word×8-bit High Speed Static CMOS RAM

- FEATURES
- High speed: Fast Access Time 120ns/150ns/200ns (max.)
- Low Power Standby and
- Standby: 100µW (typ.)
 - Low Power Operation
- Operation: 15mW (typ.) (f = 1MHz)
- Single 5V Supply and High Density 24 Pin Package
- Completely Static RAM: No clock or Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Pin Out Compatible with Standard 16K EPROM/MASK ROM
- Equal Access and Cycle Time


IIIFUNCTIONAL BLOCK DIAGRAM




MADE MAXIMUM RATINGS

Item	Symbol	Rating	Unit	
Voltage on Any Pin Relative to GND	Vr	-0.5° to +7.0	V	
Operating Temperature	Т.,.	0 to +70	. C	
Storage Temperature	T,,	-55 to +125	°C	
Temperature Under Bias	T	-10 to +85	•c	
Power Dissipation	P_{τ}	1.0	W	

^{*} Pulse Width 50ns: -3.5V



■PIN ARRANGEMENT



TRUTH TABLE

<u>CS</u>	ŌĒ	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	×	Not Selected	IsB, IsBI	High Z	
L	L	Н	Read	Icc	Dout	Read Cycle (1)~(3)
L	Н	L	Write	I _{CC}	Din	Write Cycle (1)
L	L	L	Write	I _{cc}	Din	Write Cycle (2)

TRECOMMENDED DC OPERATING CONDITIONS $(Ta=0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{c c}	4.5	5.0	5.5	V
	GND	0	0	0	v
Input Voltage	V _{I H}	2.2	3.5	6.0	v
0-	V_{tL}	-3.0*	_	0.8	v

^{*} Pulse Width: 50ns. DC: Vil min = 0.3V

■ DC AND OPERATING CHARACTERISTICS (V_{CC} = 5V ±10%, GND = 0V, T_a = 0 to +70°C)

Item	Symbol	Test Condition	Н	M6116 ASP-1		H	M6116. ASP-15		H	M6116 ASP-2		Unit
			min	typ*	max	min	typ*	max	min	typ*	max]
Input Leakage Current	$ I_{LI} $	V_{CC} =5.5V, V_{in} =GND to V_{CC}	_	_	2	-	_	2	_	_	2	μА
Output Leakage Current	$ I_{LO} $	$CS=V_{IH}$ or $OE=V_{IH}$, $V_{I/O}=GND$ to V_{CC}	_	_	2	_	-	2	_	-	2	μА
Operating Power	I_{CC}	$CS=V_{IL}$, $I_{I/O}=0$ mA $V_{in}=V_{IH}$ or V_{IL}	_	5	15	_	5	15	-	5	15	mA
Supply Current		$V_{IH} = V_{CC}, V_{IL} = 0V,$ $CS = V_{IL},$ $I_{I/O} = 0$ mA, $f = 1$ MHz	_	3	6	_	3	6	_	3	6	mA
Average Operating Current	I _{CC2}	min. cycle, duty = 100%	_	35	60	-	25	45	_	20	35	mA
Standby Power	I_{SB}	$CS=V_{IH}$	_	1	4	-	1	4	_	1	4	mA
Supply Current	I_{SB1}	$CS \ge V_{CC} - 0.2V$	_	0.02	2	_	0.02	2	_	0.02	2	mA
Output Voltage	V_{OL}	<i>I_{OL}</i> = 4 m A	_	_	0.4	_	-	0.4	_	_	0.4	V
	V_{OH}	I _{OH} =-1.0mA	2.4	_	_	2.4	-	_	2.4	_	_	V

^{*} $V_{CC} = 5V$, $T_a = 25$ °C

EAC CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, $T_a = 0$ to $+70^{\circ}$ C)

• AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and C_L = 100pF (including scope and jig)

READ CYCLE

Item	Symbol	HM6116AP/ ASP-12		HM6116AP/ ASP-15		HM6116AP/ ASP-20		Unit	
		min	max	min	max	min	max	1	
Read Cycle Time	t_{RC}	120	_	150	_	200		ns	
Address Access Time	t _{AA}	_	120	_	150		200	ns	
Chip Select Access Time	tACS	_	120	_	150		200	-	
Chip Selection to Output in Low Z	tCLZ	10		10	100	10	200	ns	
Output Enable to Output Valid	tOE	_	55	_	60	10	70	ns	
Output Enable to Output in Low Z	toLZ	10		' 10	00	10		ns	
Chip Deselection to Output in High Z						10		ns	
	t _{CHZ}	0	40	0	50	0	60	ns	
Chip Disable to Output in High Z	t _{OHZ}	0	40	0	50	0	60	ns	
Output Hold from Address Change	t _{OH}	10	-	15		20	-	ns	

WRITE CYCLE

Item	Symbol	HM6116AP/ ASP-12		HM6116AP/ ASP-15		HM6116AP/ ASP-20		Unit	
	"	min	max	min	max	min	max		
Write Cycle Time	twc	120		150	_	200		ns	
Chip Selection to End of Write	t _{CW}	70	_	90	_	120	_	ns	
Address Valid to End of Write	t_{AW}	105	_	120	-	140		ns	
Address Set Up Time	t_{AS}	0	_	0	_	0		ns	
Write Pulse Width	twp	70		80	_	100	_	ns	
Write Recovery Time	twR	0	_	0	_	0	_	ns	
Output Disable to Output in High Z	toHZ	0	40	0	50	0	60	ns	
Write to Output in High Z	tWHZ	0	35	0	40	0	50	ns	
Data to Write Time Overlap	t_{DW}	35	_	40	_	50	-	ns	
Data Hold from Write Time	t_{DH}	0	-	0	_	0	_	ns	
Output Active from End of Write	t _{OW}	10	_	10	_	10	_	ns	


ECAPACITANCE $(f=1\text{MHz}, -Ta=25^{\circ}\text{C})$

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	C.,	V., - 0V	3	5	pF
Input/Output Capacitance	$C_{\nu o}$	$V_{l,\infty} = 0$ V	5	7	pF


Note) This parameter is sampled and not 100% tested.

TIMING WAVEFORM


● READ CYCLE (1)(1)



● READ CYCLE (2) (1)(2)(4)



● READ CYCLE (3)(1)(3)(4)




NOTES: 1. WE is High for Read Cycle.


- Device is continuously selected, CS = V_{IL}.
 Address Valid prior to or coincident with CS transition Low.

4. $\overline{OE} = V_{IL}$.

●WRITE CYCLE(1)







- NOTES: 1. A write occurs during the overlap $(t_{\overline{WP}})$ of a low \overline{CS} and a low \overline{WE} . 2. $t_{\overline{WR}}$ is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 - 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - 4. If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
 - 5. \overline{OE} is continuously low. $(\overline{OE} = V_{IL})$
 - 6. Dout is the same phase of write data of this write cycle.

 - Dout is the read data of next address.
 If CS is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.


HM6116ALP-12, HM6116ALP-15, HM6116ALP-20, HM6116ALSP-12, HM6116ALSP-15, HM6116ALSP-20

2048-word×8-bit High Speed Static CMOS RAM FEATURES

- High Speed: Fast Access Time 120ns/150ns/200ns (max.)
- Low Power Standby and
- Standby:
- 5μW (typ.)

- Low Power Operation;
- Operation:
- 10mW (typ.) (f = 1MHz)
- Capability of Battery Back up Operation
- Single 5V Supply and High Density 24 Pin Package
- Completely Static RAM: No clock nor Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Pin Out Compatible with Standard 16K EPROM/MASK ROM
- Equal Access and Cycle Time

FUNCTIONAL BLOCK DIAGRAM




BABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit	
Voltage on Any Pin Relative to GND	Vτ	-0.5° to +7.0	v	
Operating Temperature	T.,,	0 to +70	,C	
Storage Temperature	T.,,	-55 to +125	,C	
Temperature Under Bias	T	-10 to +85	.c	
Power Dissipation	Рτ	1.0	W	

Pulse Width 50ns: −3.5V

HM6116ALP Series (DP-24) HM6116ALSP Series (DP-24A)

PIN ARRANGEMENT



TRUTH TABLE

CS	ŌĒ	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	×	Not Selected	Ism, Ism	High Z	
L	L	н	Read	1cc	Dout	Read Cycle (1)~(3)
L	Н	L	Write	Icc .	Din	Write Cycle (1)
L	L	L	Write	. I cc	Din	Write Cycle (2)

TRECOMMENDED DC OPERATING CONDITIONS $(Ta=0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	v
Supply Voltage	GND	0	0	0	v
Input Voltage	V _{IH}	2.2	3.5	6.0	v
	VIL	-3.0*	_	0.8	v

Pulse Width: 50ns, DC: Vii min = -0.3V

■ DC AND OPERATING CHARACTERISTICS (V_{CC} = 5V ± 10%, GND = 0V, T_a = 0 to +70°C)

Item	Symbol	Test Condition		16116 <i>A</i> ALSP-		HM6116ALP/ ALSP-15		HM6116ALP/ ALSP-20			Unit	
			min	typ*	max	min	typ*	max	min	typ*	max	
Input Leakage Current	$ I_{LI} $	V_{CC} =5.5V, V_{in} =GND to V_{CC}	_	_	2	_	_	2	-	_	2	μА
Output Leakage Current	$ I_{LO} $	$CS=V_{IH}$ or $OE=V_{IH}$, $V_{I/O}=GND$ to V_{CC}	_	_	2	_	_	2	_	_	2	μА
O	I_{CC}	$CS=V_{IL}$, $I_{I/O}=0$ mA $V_{in}=V_{IH}$ or V_{IL}	_	4	12	-	4	12	_	4	12	mA
Operating Power Supply Current	I _{CC1}	$V_{IH}=V_{CC}, V_{IL}=0$ V CS= V_{IL} , $I_{I/O}=0$ mA, $f=1$ MHz	_	2	5	_	2	5	_	2	5	mA
Average Operating Current	I_{CC2}	min. cycle, duty = 100%	_	30	50	_	20	40	_	15	30	mA
Standby Power	I_{SB}	$CS=V_{IH}$	-	0.5	3	_	0.5	3	_	0.5	3	mA
Supply Current	I _{SB1}	$CS \ge V_{CC} - 0.2V$	_	1	50		1	50	_	1	50	μΑ
Output Voltage	V_{OL}	I _{OL} =4mA	_	_	0.4	_	-	0.4	-	_	0.4	V
	V_{OH}	$I_{OH} = -1.0 \text{mA}$	2.4	_	-	2.4	_	_	2.4	_	_	V

^{*} V_{CC} =5V, T_a =25°C

\blacksquare AC CHARACTERISTICS ($V_{cc}=5V \pm 10\%$, $T_a=0$ to +70°C)

•AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and C_L = 100pF (including scope and jig)

READ CYCLE

Item	Symbol		6ALP/ SP-12	HM6116ALP/ ALSP-15		HM6116ALP/ ALSP-20		Unit	
		min	max	min	max	min	max		
Read Cycle Time	t_{RC}	120	_	150	_	200	_	ns	
Address Access Time	t _{AA}	_	120	_	150	-	200	ns	
Chip Select Access Time	tACS	-	120		150	_	200	ns	
Chip Selection to Output in Low Z	t _{CLZ}	10	_	10	_	10	_	ns	
Output Enable to Output Valid	tOE	_	55	_	60	_	70	ns	
Output Enable to Output in Low Z	tolz	10	-	10	_	10	_	ns	
Chip Deselection to Output in High Z	t _{CHZ}	0	40	0	50	0	60	ns	
Chip Disable to Output in High Z	toHZ	0	40	0	50	0	60	ns	
Output Hold from Address Change	t _{OH}	10	_	15	-	20	_	ns	

HM6116ALP-12,HM6116ALP-15,HM6116ALP-20-HM6116ALSP-12,HM6116ALSP-15,HM6116ALSP-20

WRITE CYCLE

Item	Symbol		6ALP/ SP-12		HM6116ALP/ ALSP-15		HM6116ALP/ ALSP-20	
	,	min	max	min	max	min	max	
Write Cycle Time	t _{WC}	120	-	150	_	200	_	ns
Chip Selection to End of Write	tcw	70	_	90	_	120	_	ns
Address Valid to End of Write	t_{AW}	105	_	120	_	140	-	ns
Address Set Up Time	t_{AS}	0	_	0	_	0	_	ns
Write Pulse Width	t _{WP}	70	_	80	_	100	_	ns
Write Recovery Time	t _{WR}	0	_	0	-	0	_	ns
Output Disable to Output in High Z	tOHZ	0	40	0	50	0	60	ns
Write to Output in High Z	twoH	0	35	0	40	0	50	ns
Data to Write Time Overlap	t_{DW}	35	_	40	_	50	_	ns
Data Hold from Write Time	t _{DH}	0	_	0	_	0	_	ns
Output Active from End of Write	tow	10	-	10	_	10	_	ns


ECAPACITANCE $(f=1\text{MHz}, Ta=25^{\circ}\text{C})$

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	C.,	V., = 0V	3	5	pF
Input/Output Capacitance	C1.0	V, o = 0V	5	7	pF


Note) This parameter is sampled and not 100% tested.

TIMING WAVEFORM


● Read Cycle (1)



● Read Cycle (2)




● Read Cycle (3)




NOTES: 1. WE is High for Read Cycle.

- 2. Device is continuously selected, $\overline{CS} = V_{IL}$
- 3. Address Valid prior to or coincident with \overline{CS} transition Low.
- 4. $\overline{OE} = V_{IL}$.

● Write Cycle (1)



● Write Cycle (2)




- NOTES: 1. A write occurs during the overlap (t_{WP}) of a low CS and a low WE.
 - 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 - 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - 4. If the CS low transition occurs simultaneously with the WE low transitions or after the WE
- transition, output remain in a high impedance
- 5. \overline{OE} is continuously low. $(\overline{OE} = V_{IL})$
- 6. Dout is the same phase of write data of this write cycle.
- 7. D_{out} is the read data of next address.
 8. If CS is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

■LOW VCC DATA RETENTION CHARACTERISTICS (Ta=0 to +70°C)

Item	Symbol	Test Conditions	min	typ	max	Unit
Vcc for Data Retention	V _{DR}	$\overline{\text{CS}} \ge V_{cc} - 0.2 \text{V}$	2.0			v
Data Retention Current	Iccor*	$V_{CC} = 3.0 \mathrm{V}, \ \overline{\mathrm{CS}} \ge 2.8 \mathrm{V}$			30	μA
Chip Deselect to Data Retention Time	t C D R	G B	0		_	ns
Operation Recovery Time	t n	See Retention Waveform	t ac **		_	ns

- 10 μ A max at Ta=0°C to ± 40 °C, V_{ii} min = -0.3 V tr. = Read Cycle Time.

●Low Vcc Data Retention Waveform



HM6117P-3, HM6117P-4

2048-word×8-bit High Speed Static CMOS RAM

FEATURES

• Single 5V Supply and High Density 24 pin Package.

• High Speed: Fast Access Time

150ns/200ns (max.)

Low Power Standby and

Standby: 100µW (typ.)


Low Power Operation: Completely Static RAM: No clock nor Timing Strobe Required

Operation: 200mW (typ.)

Directly TTL Compatible: All Input and Output

• Equal Access and Cycle Time

■FUNCTIONAL BLOCK DIAGRAM




MABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	Vτ	•-0.5 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	T.18	-55 to +125	°C
Temperature Under Bias	Thies	-10 to +85	°C


* Pulse width 50ns: -3.5V

TRUTH TABLE

CE ₁	CE2	WE	Mode	Vcc Current	I/O Pin
Н	×	×	Not Selected	IccL1	High Z
×	Н	×	Not Selected	Iccl2	High Z
L	L	Н	Read	I _{cc}	Dout
L	L	L	Write	Icc	Din



PIN ARRANGEMENT



TRECOMMENDED DC OPERATING CONDITIONS (Ta=0°C to +70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
	GND	0	0	0	V
Input High (logic 1) Voltage	V_{IH}	2.2	3.5	6.0	V
Input Low (logic 0) Voltage	V _{II} .	-3.0*	_	0.8	V

^{*} Pulse width: 50ns, DC: $V_{ILmin} = -0.3V$

DC AND OPERATING CHARACTERISTICS (Ta=0°C to +70°C, $V_{CC}=5$ V ± 10 %, GND=0V)

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current		$V_{in} = \text{GND to } V_{CC}$	_		10	μA
Output Leakage Current	IL 0	$\overline{CE}_1 = V_{IH} \text{ or } \overline{CE}_2 = V_{IH}$ $V_{I=0} = \text{GND to } V_{CC}$	_	_	10	μΑ
Operating Power Supply Current: DC	Ic c	$\overline{CE}_1 = \overline{CE}_2 = V_{IL}, I_{I=0} = 0 \text{mA}$	_	40	80	mA
Average Operating Current	Ic c1	Min cycle, duty=100% $\overline{CE}_1 = V_{IL}, \overline{CE}_2 = V_{IL}$	_	40	80	mA
Standby Power Supply Current (1): DC	IccL1*	$\overline{\text{CE}}_1 \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	_	0.02	2	mA
Standby Power Supply Current (2): DC	IccL2*	$\overline{CE}_2 \ge V_{CC} - 0.2V$		0.02	2	mA
Output low Voltage	Vo ₁	$I_{OL} = 2.1 \text{mA}$	_	_	0.4	V
Output High Voltage	V_{OH}	$I_{OH} = -1.0 \text{mA}$	2.4	-	_	V

Notes: 1) Typical limits are at $V_{CC} = 5.0 \text{V}$, $Ta = \pm 25 ^{\circ}\text{C}$

ECAPACITANCE ($Ta = 25^{\circ}C$, f = 1.0 MHz)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	C_{IN}	$V_{IN} = 0 \text{ V}$	3	5	pF
Input/Output Capacitance	$C_{I=0}$	$V_{I=0} = 0 \text{ V}$	5	.7	pF

Note) This parameter is sampled and not 100% tested.

EAC CHARACTERISTICS (Ta=0°C to +70°C, $V_{CC}=5$ V ± 10 % unless otherwise noted)

• AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V


Output Load: 1 TTL Gate and C_L=100pF (including scope and jig)

● READ CYCLE

Item	Symbol	HM6117P-3		HM6117P-4		Unit	
ttem	Symbol	min	max	min	max	Onit	
Read Cycle Time	t _{RC}	150	_	200	-	ns	
Address Access Time	taa	_	150	_	200	ns	
Chip Enable (CE) to Output	tcoi	_	150	_	200	ns	
Chip Enable (CE2) to Output	tcoz	_	150	_	200	ns	
Chip Enable (\overline{CE}_1) to Output in Low Z	LLZ1	10	_	10	_	ns	
Chip Enable (\overline{CE}_2) to Output in Low Z	t L Z 2	10	_	10	_	ns	
Chip Disable (\overline{CE}_1) to Output in High Z	tHZI	0	70	0	80	ns	
Chip Disable (\overline{CE}_2) to Output in High Z	t H Z 2	0	70	0	80	ns	
Output Hold from Address Change	t _{OH}	15	_	15	_	ns	

^{2) * :} V 11. - - 0.3V

● TIMING WAVEFORM OF READ CYCLE (Notes 1)




NOTES: 1. WE is High for Read Cycle.

WRITE CYCLE


		HM61	HM6117P-3		HM6117P-4	
Item	Symbol	min	max	min	max	Unit
Write Cycle Time	twc	150		200	_	ns
Chip Enable (CE1) to End of Write	t _C w ₁	100	_	120	_	ns
Chip Enable (CE2) to End of Write	t c wz	110		130		ns
Address Set Up Time	tas	20		20		ns
Address Valid to End of Write	taw	130	_	150	_	ns
Write Pulse Width	twp	100	_	120		ns
Write Recovery Time	twr	15	_	15	-	ns
Write to Output in High Z	twnz	0	60	0	70	ns
Data to Write Time Overlap	t _{DW}	50	_	60	_	ns
Data Hold from Write Time	t _{DH}	20	_	20		ns
Output Active from End of Write	tow	10	_	10		ns

TIMING WAVEFORM OF WRITE CYCLE




- NOTES: 1 A write occurs during the overlap $(t_W p)$ of low \overline{CE}_1 , \overline{CE}_2 and \overline{WE} .
 - t_{AS} is measured from the address changes to the biginning of the write.
 - 3. t_{WR} is measured from the earlier of \overline{CE}_1 , \overline{CE}_2 or \overline{WE} going high to the end of write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the \overline{CE}_1 or \overline{CE}_2 low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transitions, output remain in a high impedance state.
- 6. Dout is the same phase of write data of this write cycle.
- 7. Dout is the read data of next address.
- 8. If CE₁ and CE₂ are low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.


SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




ACCESS TIME
vs. SUPPLY VOLTAGE




ACCESS TIME




ACCESS TIME
vs. LOAD CAPACITANCE




SUPPLY CURRENT




INPUT LOW VOLTAGE vs. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE



OUTPUT HIGH CURRENT vs. OUTPUT HIGH VOLTAGE



OUTPUT LOW CURRENT vs. OUTPUT LOW VOLTAGE



HM6117FP-3, HM6117FP-4

2048-word×8-bit High Speed Static CMOS RAM

FEATURES

- High Density Small Sized Package
- Projection Area Reduced to One-Thirds of Conventional DIP
- Thickness Reduced to a Half of Conventional DIP
- Single 5V Supply and High Density 24 pin Package.
- High Speed: Fast Access Time

150ns/200ns (max.)

Low Power Standby and

Standby:

100μW (typ.)


Low Power Operation:

Operation: 200mW (typ.)


• Completely Static RAM: No clock nor Timing Strobe Required

Directly TTL Compatible: All Input and Output

Equal Access and Cycle Time



FUNCTIONAL BLOCK DIAGRAM



PIN ARF	RANGEMENT
A ₇ 1	24 Vcc
A 6 2	23 As
As 3	22 As
A1 4	21 WE
A3 5	20 CE2
A2 6	19 A10
A1 7	18 CE1
Ao 8	17 I/Os
I/O ₁ 9	16 I/O ₇
I/O ₂ 10	15 1/04
I/0; [1]	14 I/Os
GND 12	13 1/04
	(Top View)

■ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit	
Voltage on Any Pin Relative to GND	V_T	•-0.5 to +7.0	v	
Power Dissipation	P_{τ}	1.0	W	
Operating Temperature	T.,,	0 to +70	°C	
Storage Temperature	T.,	-55 to +125	°C	
Temperature Under Bias	T	-10 to +85	°C	

[■] Pulse width 50ns: -3.5V

TRUTH TABLE

CE ₁	Œ2	WE	Mode	Vcc Current	I/O Pin
Н	×	×	Not Selected	IccLi	High Z
×	Н	×	Not Selected	Iccl2	High Z
L	L	Н	Read	Icc	Dout
L	L	L	Write	Icc	Din

TRECOMMENDED DC OPERATING CONDITIONS (Ta=0°C to +70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
	GND	0	0	0	V
Input High (logic 1) Voltage	V _{IH}	2.2	3.5	6.0	V
Input low (logic 0) Voltage	VIL	-3.0*	_	0.8	V

^{*} Pulse width: 50ns, DC: Vitan = -0.3V

■DC AND OPERATING CHARACTERISTICS (Ta=0°C to +70°C, $V_{cc}=5$ V ± 10 %, GND=0V)

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current		$V_{in} = \text{GND to } V_{CC}$	-		10	μA
Output Leakage Current	ILO	$\overline{CE}_1 = V_{IH} \text{ or } \overline{CE}_2 = V_{IH}$ $V_{I \ o} = \text{GND to } V_{CC}$	_	_	10	μΑ
Operating Power Supply Current: DC	I _{cc}	$\overline{CE}_1 = \overline{CE}_2 = V_{IL}, I_{I=0} = 0 \text{mA}$	_	40	80	mA
Average Operating Current	Icci	Min cycle, duty=100% $\overline{CE}_1 = V_{IL}, \overline{CE}_2 = V_{IL}$	_	40	80	mA
Standby Power Supply Current (1): DC	IccL1*	$\overline{CE}_1 \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	_	0.02	2	mA
Standby Power Supply Current (2): DC	IccL2*	$\overline{\text{CE}}_{z} \ge V_{CC} - 0.2\text{V}$	_	0.02	2	mA
Output low Voltage	Vol	$I_{OL} = 2.1 \text{mA}$		_	0.4	V
Output High Voltage	V _{OH}	$I_{OH} = -1.0 \text{mA}$	2.4	_	_	V

Notes: 1) Typical limits are at $V_{CC} = 5.0 \text{V}$, $Ta = \pm 25 ^{\circ}\text{C}$

2) * : $V_{ILm.} = -0.3V$

ECAPACITANCE ($Ta = 25^{\circ}C$, f = 1.0 MHz)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	Cin	$V_{IN} = 0 \text{ V}$	3	5	pF
Input/Output Capacitance	C1 0	$V_{I=0} = 0 \text{ V}$	5	7	pF

Note) This parameter is sampled and not 100% tested.

TAC CHARACTERISTICS (Ta=0% to +70%, $V_{CC}=5V\pm10\%$ unless otherwise noted)

• AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V Input Rise and Fall Times: 10 ns


Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and $C_L = 100pF$ (including scope and jig)

● READ CYCLE

I.	S. 1.1	HM61	HM6117P-3		HM6117P-4	
Item	Symbol	min	max	min	max	Unit
Read Cycle Time	trc	150	_	200	_	ns
Address Access Time	taa	_	150	_	200	ns
Chip Enable (\overline{CE}_1) to Output	tc01		150	_	200	ns
Chip Enable (CE₂) to Output	tcoz	_	150	_	200	ns
Chip Enable (\overline{CE}_1) to Output in Low Z	tizi	10	_	10	_	ns
Chip Enable (CE2) to Output in Low Z	t L Z 2	10	_	10	_	ns
Chip Disable (\overline{CE}_1) to Output in High Z	t _{HZ1}	0	70	0	80	ns
Chip Disable (CE2) to Output in High Z	t HZ2	0	70	0	80	ns
Output Hold from Address Change	toн	15	-	15	_	ns

● TIMING WAVEFORM OF READ CYCLE (Notes 1)




NOTES: 1. WE is High for Read Cycle.

WRITE CYCLE


ltem	Symbol	HM61	HM6117P-3		17P-4		
TCIII	Symbol	min	max	min	max	Unit	
Write Cycle Time	twc	150	_	200	_	ns	
Chip Enable (CEi) to End of Write	tewi	100		120	_	ns	
Chip Enable (CE2) to End of Write	t _{CW2}	110		130	_	ns	
Address Set Up Time	tas	20	_	20	_	ns	
Address Valid to End of Write	taw	130	_	150	_	ns	
Write Pulse Width	twp	100	_	120	_	ns	
Write Recovery Time	twr	15	_	15		ns	
Write to Output in High Z	twHZ	0	60	0	70	ns	
Data to Write Time Overlap	t _{DW}	50	_	60		ns	
Data Hold from Write Time	t _{DH}	20	_	20	_	ns	
Output Active from End of Write	tow	10	_	10		ns	

TIMING WAVEFORM OF WRITE CYCLE




- NOTES: 1. A write occurs during the overlap (t_{WP}) of low \overline{CE}_1 , \overline{CE}_2 and \overline{WE} .
 - t_{AS} is measured from the address changes to the biginning of the write.
 - 3. t_{WR} is measured from the earlier of \overline{CE}_1 , \overline{CE}_2 or \overline{WE} going high to the end of write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the \overline{CE}_1 or \overline{CE}_2 low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transitions, output remain in a high im-
- pedance state.
- Dout is the same phase of write data of this write cycle.
- 7. Dout is the read data of next address.
- 8. If \(\overline{\text{CE}}_1\) and \(\overline{\text{CE}}_2\) are low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.


SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME
vs. AMBIENT TEMPERATURE




ACCESS TIME
vs. LOAD CAPACITANCE




SUPPLY CURRENT.




INPUT LOW VOLTAGE vs. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE



OUTPUT HIGH CURRENT vs. OUTPUT HIGH VOLTAGE



OUTPUT LOW CURRENT vs. OUTPUT LOW VOLTAGE



HM6117LP-3, HM6117LP-4


2048-word×8-bit High Speed Static CMOS RAM

FEATURES


- Single 5V Supply and High Density 24 Pin Package.
- High Speed: Fast Access Time
 150ns/200ns max.
- Low Power Standby and Low Power Operation;
 Standby: 10μW (typ.) Two Chip Enable Input for Battery Back up
 Operation: 180mW (typ.)
- Completely Static RAM: No clock nor Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Equal Access and Cycle Time
- Capability of Battery Back up Operation

(DP-24)

IIIFUNCTIONAL BLOCK DIAGRAM



PIN ARRANGEMENT



MABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	V 7	*-0.5 to +7.0	V
Operating Temperature	Tope	0 to +70	°C
Storage Temperature	T * 1 &	-55 to +125	°C
Temperature Under Bias	T 6.4.5	-10 to +85	°C
Power Dissipation	P_T	1.0	W

^{*} Pulse width 50ns: -3.5V

TRUTH TABLE

CE,	CE ₂	WĒ	Mode	Vcc Current	I/O Pin
Н	×	×	Not Selected	Iccli	High Z
×	Н	×	Not Selected	Iccuz	High Z
L	L	Н	Read	Icc	Dout
L	L	L	Write	Icc	Din

TRECOMMENDED DC OPERATING CONDITIONS $(Ta=0^{\circ}\text{C to } +70^{\circ}\text{C})$

Item	Symbol	min	typ	max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
	GND	0	0	0	V
Input High (logic 1) Voltage	V _{IH}	2.2	3.5	6.0	V
Input low (logic 0) Voltage	VIL	-3.0*	_	0.8	V

^{*} Pulse Width: 50ns, DC: $V_{ILmin} = -0.3V$.

DC AND OPERATING CHARACTERISTICS $(Ta=0^{\circ}\text{C to} + 70^{\circ}\text{C}, V_{cc} = 5\text{V} \pm 10\%, \text{ GND} = 0\text{V})$

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	$\mid I_{LI}\mid$	V_{IN} = GND to V_{CC}	_	_	2	μA
Output Leakage Current	ILO	$\overline{\text{CE}}_1 = V_{1H} \text{ or } \overline{\text{CE}}_2 = V_{1H}$ $V_{1 \times O} = \text{GND to } V_{CC}$		_	2	μA
Operating Power Supply Current: DC	Icc	$\overline{CE}_1 = \overline{CE}_2 = V_{IL}, I_{I \times O} = 0 \text{ mA}$	_	35	70	mA
Average Operating Current	Iccı	Min cycle, duty = 100% $\overline{CE}_1 = V_{IL}$, $\overline{CE}_2 = V_{IL}$	_	35	70	mA
Standby Power Supply Current (1): DC	IccL1*	$\overline{CE}_1 \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	_	2	50	μA
Standby Power Supply Current (2): DC	IccL2*	$\overline{\text{CE}}_2 \ge V_{CC} - 0.2\text{V}$	_	2	50	μA
Output low Voltage	Vol	$I_{OL}=2.1 \text{mA}$			0.4	V
Output High Voltage	V _{OH}	$I_{OH} = -1.0 \mathrm{mA}$	2.4	_	_	V

Notes: 1) Typical limits are at $V_{cc} = 5.0 \text{V}$, Ta = +25 °C

ECAPACITANCE ($Ta=25^{\circ}C$, f=1.0MHz)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	C_{IN}	$V_{IN} = 0 \text{ V}$	3	5	pF
Input/Output Capacitance	C1/0	$V_{I \times O} = 0V$	5	7	pF

Note: 1) This parameter is sampled and not 100% tested.

TAC CHARACTERISTICS ($Ta=0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{cc}=5\text{V}\pm10\%$ unless otherwise noted)


• AC TEST CONDITIONS

● READ CYCLE

Item	Symbol	HM61	17LP-3	HM611	17LP-4	Unit	
Ttelli	Symbol	min	max	min	max	Onit	
Read Cycle Time	trc	150	_	200	_	ns	
Address Access Time	taa	_	150	_	200	ns	
Chip Enable (\overline{CE}_1) to Output	tcoi	_	150	_	200	ns	
Chip Enable (\overline{CE}_2) to Output	tcoz	_	150		200	ns	
Chip Enable (\overline{CE}_1) to Output in Low Z	t _{LZ1}	10		10	_	ns	
Chip Enable (\overline{CE}_2) to Output in Low Z	tLZ2	10	_	10	-	ns	
Chip Disable (\overline{CE}_1) to Output in High Z	t _{HZ1}	0	70	0	80	ns	
Chip Disable (\overline{CE}_2) to Output in High Z	t _{HZ2}	0	70	0	80	ns	
Output Hold from Address Change	t _{OH}	15	-	15		ns	

^{2) * :} V/Lmin = -0.3V

● TIMING WAVEFORM OF READ CYCLE (Notes 1)




NOTES: 1. WE is High for Read Cycle.

WRITE CYCLE

		HM61	17LP-3	HM611	7LP-4	Unit	
Item	Symbol	min	max	min	max	Unit	
Write Cycle Time	twc	150		200		ns	
Chip Enable (CE1) to End of Write	tcwi	100	_	120	_	ns	
Chip Enable (CE2) to End of Write	tcwz	110	_	130	_	ns	
Address Set Up Time	tas	20	_	20		ns	
Address Valid to End of Write	taw	130		150		ns	
Write Pulse Width	twp	100	_	120		ns	
Write Recovery Time	twn	15	_	15		ns	
Write to Output in High Z	twnz	. 0	60	0	70	ns	
Data to Write Time Overlap	t _{DW}	50	_	60	_	ns	
Data Hold from Write Time	t _{DH}	20		20		ns	
Output Active from End of Write	tow	10	_	10		ns	

TIMING WAVEFORM OF WRITE CYCLE



- NOTES: 1 A write occurs during the overlap $\frac{(t_W p)}{\overline{CE}_2}$ and \overline{WE} .
 - t_{AS} is measured from the address changes to the biginning of the write,
 - 3. t_{WR} is measured from the earlier of \overline{CE}_1 , \overline{CE}_2 or \overline{WE} going high to the end of write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the \overline{CE}_1 or \overline{CE}_2 low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transitions, output remain in a high impedance state.
- 6. Dout is the same phase of write data of this write cycle.
- Dout is the read data of next address.
- 8. If CE₁ and CE₂ are low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.




ELOW V_{CC} DATA RETENTION CHARACTERISTICS $(Ta=0^{\circ}C \text{ to } +70^{\circ}C)$

Item	Symbol	Test Conditions	min	typ	max	Unit
Vcc for Data Retention	V_{DR1}	$\overline{CE}_1 \ge V_{cc} - 0.2V,$ $V_{IN} \ge V_{cc} - 0.2V \text{ or } V_{IN} \le 0.2V$	2.0	_	-	v
Vcc for Data Retention	V_{DR2}	$\overline{\text{CE}}_2 \ge V_{cc} - 0.2\text{V}$	2.0		_	v
Data Retention Current	ICCDRI	$V_{CC} = 3.0 \text{ V}, \ \overline{\text{CE}}_1 \ge 2.8 \text{ V}, \ V_{IN} \ge 2.8 \text{ V} \text{ or } V_{IN} \le 0.2 \text{ V}$	_		30*	μΑ
Data Retention Current	Iccdr2	$V_{CC} = 3.0 \text{V}, \overline{\text{CE}}_2 \ge V_{CC} - 0.2 \text{V}$	_	_	30*	μA
Chip Deselect to Data Retention Time	tcor	C D W	0	_	_	ns
Operation Recovery Time	t _R	See Retention Waveform	t RC**	_	_	ns


^{*} $10 \,\mu\text{A}$ max at $Ta = 0^{\circ}\text{C}$ to $+40^{\circ}\text{C}$, $V_{tL} \, \min = -0.3 \,\text{V}$

● LOW Vcc DATA RETENTION WAVEFORM




 $\begin{array}{lll} \text{NOTE:} & 1. & \overline{CE}_2 \text{ controls Address buffer, } \overline{WE} \text{ buffer, } \overline{CE}_1 \text{ buffer and } D_{IN} \\ & \text{buffer. } \overline{If} \overline{CE}_2 \text{ controls data retention mode, } V_{IN} \text{ level (address, } \\ & (\overline{WE}, \overline{CE}_1, D_{I/O}) \text{ can be in the high impedance state. } \overline{If} \overline{CE}_1 \\ & \text{controls data retention mode, } V_{IN} \text{ level (address, } \overline{WE}, \overline{DE}_2, \\ & D_{I/O}) \text{ must be } V_{IN} \geqq V_{CC} - 0.2 V \text{ or } V_{IN} \leqq 0.2 V. \\ \end{array}$


SUPPLY CURRENT vs. SUPPLY VOLTAGE





SUPPLY CURRENT vs. AMBIENT TEMPERATURE





^{**} tre=Read Cycle Time

















OUTPUT HIGH CURRENT vs. OUTPUT HIGH VOLTAGE




OUTPUT LOW CURRENT vs. OUTPUT LOW VOLTAGE




STAND-BY CURRENT vs. AMBIENT TEMPERATURE




STAND-BY CURRENT vs.



STAND-BY CURRENT vs. INPUT VOLTAGE



STAND-BY CURRENT vs. INPUT VOLTAGE





HM6117LFP-3, HM6117LFP-4

2048-word×8-bit High Speed Static CMOS RAM

FEATURES


- High Density Small-sized Packaged
- Projection Area Reduced to One-Thirds of Conventional DIP
- Thickness Reduced to a Half of Conventional DIP
- Single 5V Supply
- High Speed: Fast Access Time

150ns/200ns max.


- Low Power Standby and Low Power Operation;
 Standby: 10μW (typ.) Two Chip Enable Input for Battery Back up
 Operation: 180mW (typ.)
- Completely Static RAM: No clock nor Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Equal Access and Cycle Time
- Capability of Battery Back up Operation

(FP-24)

PIN ARRANGEMENT



FUNCTIONAL BLOCK DIAGRAM



MABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit	
Voltage on Any Pin Relative to GND	V τ	•-0.5 to +7.0	V	
Operating Temperature	Tope	0 to +70	°C	
Storage Temperature	T.,,	-55 to +125	° C	
Temperature Under Bias	T	-10 to +85	°C	
Power Dissipation	P_{τ}	1.0	W	

★ Pulse width 50ns: −3.5V

TRUTH TABLE

\overline{CE}_1	Œ₂	WE	Mode	Vcc Current	I/O Pin
Н	×	×	Not Selected	Iccli	High Z
×	Н	×	Not Selected	Iccli	High Z
L	L	Н	Read	Icc	Dout
L	L	L	Write	I cc	Din

TRECOMMENDED DC OPERATING CONDITIONS $(Ta=0^{\circ}C \text{ to } +70^{\circ}C)$

Item	Symbol	min	typ	max	Unit
Samuel Walks and	Vcc	4.5	5.0	5.5	v
Supply Voltage	GND	0	0	0	v
Input High (logic 1) Voltage	VIH	2.2	3.5	6.0	v
Input low (logic 0) Voltage	VIL	-3.0*	_	0.8	v

Pulse Width: 50ns, DC: V_{ILmin} = −0.3V.

DC AND OPERATING CHARACTERISTICS ($Ta=0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $Vcc=5\text{V}\pm10\%$, GND=0V)

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	I _{LI}	V_{IN} = GND to V_{CC}	_	_	2	μA
Output Leakage Current	I _{LO}	$\overline{\text{CE}}_1 = V_{IH} \text{ or } \overline{\text{CE}}_2 = V_{IH}$ $V_{I \times O} = \text{GND to } V_{CC}$	_	-	2	μA
Operating Power Supply Current: DC	I cc	$\overline{CE}_1 = \overline{CE}_2 = V_{IL}, I_{I < 0} = 0 \text{ mA}$	-	35	70	mA
Average Operating Current	Icci	Min cycle, duty = 100% $\overline{CE}_1 = V_{IL}$, $\overline{CE}_2 = V_{IL}$	_	35	70	mA
Standby Power Supply Current (1): DC	IccL1*	$\overline{CE}_1 \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	_	2	50	μA
Standby Power Supply Current (2): DC	Icc 12*	$\overline{\text{CE}}_2 \ge V_{CC} - 0.2\text{V}$	_	2	50	μΑ
Output low Voltage	Vol	I _{OL} = 2.1mA	_	-	0.4	v
Output High Voltage	V _{OH}	$I_{OH} = -1.0$ mA	2.4	_	_	V

Notes: 1) Typical limits are at $V_{cc} = 5.0$ V, Ta = +25°C

ECAPACITANCE ($Ta=25^{\circ}C$, f=1.0MHz)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	CIN	$V_{IN} = 0 \text{ V}$	3	5	pF
Input/Output Capacitance	C1 - 0	$V_{I+o} = 0V$	5	7	pF

Note: 1) This parameter is sampled and not 100% tested.

MAC CHARACTERISTICS ($Ta=0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{cc}=5\text{V}\pm10\%$ unless otherwise noted)

• AC TEST CONDITIONS

Input Pulse Levels 0.8V to 2.4V

Input Rise and Fall Times 10ns

Input and Output Timing Reference Levels \cdots 1.5V


Output Load \cdots 1 TTL Gate and C_L = 100pF (Including Scope & Jig)

•READ CYCLE

Item	Symbol	HM611	HM6117LFP-3 HM6117LF		7LFP-4	Unit
item	Symbol	min	max	min	max	Onit
Read Cycle Time	trc	150	_	200	_	ns
Address Access Time	tAA	_	150	_	200	ns
Chip Enable (CEi) to Output	tc01	T -	150	T -	200	ns
Chip Enable (CE2) to Output	tcoz		150	-	200	ns
Chip Enable (CEi) to Output in Low Z	tLZI	10		10	_	ns
Chip Enable (CE2) to Output in Low Z	tLZ2	10	_	10	_	ns
Chip Disable (CE1) to Output in High Z	tHZI	0	70	0	80	ns
Chip Disable (CE2) to Output in High Z	tHZ2	0	70	0	80	ns
Output Hold from Address Change	t _{OH}	15		15		ns

^{2) * :} V/Lm. = -0.3V

● TIMING WAVEFORM OF READ CYCLE (Notes 1)




NOTES: 1. WE is High for Read Cycle.

WRITE CYCLE

1.	Symbol	HM6117	7LFP-3	HM611	7LFP-4	Unit
Item	Symbol	min	max	min	max] Onit
Write Cycle Time	twc	150		200	_	ns
Chip Enable (CE1) to End of Write	tcw1	100	_	120	-	ns
Chip Enable (CE2) to End of Write	tcwz	110	_	130	_	ns
Address Set Up Time	tas	20		20	_	ns
Address Valid to End of Write	taw	130	_	150	-	ns
Write Pulse Width	twp	100	_	120	-	ns
Write Recovery Time	twr	15	_	15	_	ns
Write to Output in High Z	twnz	0	60	0	70	ns
Data to Write Time Overlap	t DW	50	_	60	_	ns
Data Hold from Write Time	t _{DH}	20		20	_	ns
Output Active from End of Write	tow	10	_	10	_	ns

TIMING WAVEFORM OF WRITE CYCLE




- NOTES: 1 A write occurs during the overlap (t_{WP}) of low \overline{CE}_1 , \overline{CE}_2 and \overline{WE} .
 - t_{AS} is measured from the address changes to the biginning of the write.
 - 3. t_{WR} is measured from the earlier of \overline{CE}_1 , \overline{CE}_2 or \overline{WE} going high to the end of write cycle.
- During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the \overline{CE}_1 or \overline{CE}_2 low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transitions, output remain in a high im-
- pedance state.
- Dout is the same phase of write data of this write cycle.
- Dout is the read data of next address.
- 8. If CE₁ and CE₂ are low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

ELOW V_{CC} DATA RETENTION CHARACTERISTICS $(Ta=0^{\circ}C \text{ to } +70^{\circ}C)$


Item	Symbol	Test Condition	min	typ	max	Unit	
Vcc for Data Retention	V_{DR} ,	$\overline{CE}_1 \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	2.0	-	_	v	
Vcc for Data Retention	V _{DR2}	$\overline{CE}_2 \ge V_{cc} - 0.2V$	2.0	_	_	V	
Data Retention Current I_{CCDR1} $V_{CC} = 3.0 \text{V}, \overline{\text{CE}}_1 \ge 2.8 \text{V}, V_{IN} \ge 2.8 \text{V} \text{ or } V_{IN} \le 0.2 \text{V}$		1 ' '	_	_	30*	μΑ	
Data Retention Current	Iccd R2	$V_{cc}=3.0V$, $\overline{CE}_2 \ge V_{cc}-0.2V$	_	_	30*	μA	
Chip Deselect to Data Retention Time	t C D R	C D W	0	_	_	ns	
Operation Recovery Time	t _R	See Retention Waveform	t _{RC} **		_	ns	


^{*} $10 \,\mu\text{A}$ max at $Ta = 0^{\circ}\text{C}$ to $+40^{\circ}\text{C}$, V_{IL} min = -0.3V

● LOW Vcc DATA RETENTION WAVEFORM




 $\begin{array}{ll} \text{NOTE:} & 1. & \overline{CE}_2 \text{ controls Address buffer, } \overline{WE} \text{ buffer, } \overline{CE}_1 \text{ buffer and } D_{IN} \\ & & & & \\ \underline{D_{IN}} \text{ buffer. } \text{ If } \overline{CE}_2 \text{ controls data retention mode, } V_{IN} \text{ level (address, } \overline{WE}, \overline{CE}_1, D_{I/O}) \text{ can be in the high impedance state. } \underline{If } \overline{CE}_1 \text{ controls data retention mode, } V_{IN} \text{ level (address, } \overline{WE}, \overline{CE}_2, D_{I/O}) \\ & & & \\ \underline{D_{IN}} \geq V_{CC} - 0.2 V \text{ or } V_{IN} \leq 0.2 V. \end{array}$








SUPPLY CURRENT VS. AMBIENT TEMPERATURE





^{**} trc=Read Cycle Time

















OUTPUT HIGH CURRENT vs. OUTPUT HIGH VOLTAGE




Output Voltage Vol (V)


STAND-BY CURRENT vs. AMBIENT TEMPERATURE








STAND-BY CURRENT vs. INPUT VOLTAGE



STAND-BY CURRENT vs.




HM6168H-45,HM6168H-55, HM6168H-70,HM6168HP-45, HM6168HP-55,HM6168HP-70

4096-word×4-bit High Speed Static CMOS RAM

■FEATURES

- High Speed: Fast Access Time 45/55/70 ns (max.)
- Single +5V Supply and High Density 20 Pin Package
- Low Power Standby and Low Power Operation;
 100µW typ. (Standby), 200mW typ. (Operation)
- Completely Static Memory
 No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Directly TTL Compatible All Inputs and Outputs


IFUNCTIONAL BLOCK DIAGRAM




MABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	V_{IN}	-3.5* to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	Top.	0 to +70	°C
Storage Temperature (Ceramic)	T,,,	-65 to +150	°C
Storage Temperature (Plastic)	T,te	-55 to +125	°C
Temperature under Bias	T.,.,	-10 to +85	°C

^{*} Pulse Width 20ns, DC = -0.5V



PIN ARRANGEMENT



■ TRUTH TABLE

CS	WE	Mode	V _{CC} Current	I/O Pin	Reference Cycle
Н	X	Not selected	I_{SB}, I_{SB1}	High Z	
L	Н	Read	I _{CC}	Dout	Read Cycle 1, 2
L	L	Write	I _{CC}	Din	Write Cycle 1, 2

■ RECOMMENDED DC OPERATING CONDITIONS ($Ta = 0 \text{ to} + 70^{\circ}\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	v
	GND	0	0	0	v
Input Voltage	V_{IH}	2.2	_	6.0	v
	V_{IL}	-0.5*	_	0.8	v

^{* -3.0}V (Pulse width 20ns)

■ DC AND OPERATING CHARACTERISTICS (V_{CC} =5V ±10%, GND=0V, T_a =0 to + 70°C)

Item	Symbol	Test Conditions	min	typ	max	Unit
Imput Leakage Current	$ I_{LI} $	V_{CC} =5.5V, V_{in} =GND to V_{CC}	-	_	2.0	μA
Output Leakage Current	II _{LO} I	$\overline{\text{CS}} = V_{IH}, V_{I/O} = \text{GND to } V_{CC}$	_	_	2.0	μА
Operating Power Supply Current	I _{CC}	$\overline{\text{CS}} = V_{IL}, I_{I/O} = 0 \text{mA}$	-	40	90	mA
Standby Power Supply Current	I_{SB}	$\overline{\text{CS}} = V_{IH}$	_	15	25	mA
Standby Power Supply Current(1)	I _{SB1}	$\overline{\text{CS}} = V_{CC} - 0.2 \text{V}, V_{IN} \leq 0.2 \text{V or } V_{IN} \geq V_{CC} - 0.2 \text{V}$	-	0.02	2.0	mA
Output Low Voltage	VOL	I _{OL} = 8mA	-	_	0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4mA	2.4	-	-	v

Note: Typical limits are at V_{CC} =5.0V, T_a =25°C and specified loading.

CAPACITANCE $(Ta = 25^{\circ}C, f = 1MHz)$

Item	Symbol	Test Conditions	min	max	Unit
Input Capacitance	Cin	$V_{IN}=0V$	_	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0V$	_	8	pF

■ AC CHARACTERISTICS (V_{CC} =5V ±10%, T_a =0 to + 70°C, unless otherwise noted.)

• AC TEST CONDITION

Input pulse levels; GND to 3.0V

Input rise and fall times: 5ns

Input and Output timing reference levels: 1.5V

Output load: See Figure



Output Load (A)

* Including scope and jig.

(for t_{HZ} , t_{LZ} , t_{WZ} , t_{OW})




READ CYCLE


Item	Symbol	HM616	8H/P-45	HM616	8H/P-55	HM616	8H/P-70	T1
Item	Symbol	min	max	min	max	min	max	Unit
Read Cycle Time	tRC	45	-	55	_	70	_	ns
Address Access Time	tAA	_	45	_	55	_	70	ns
Chip Select Access Time	tACS	_	45	_	55	_	70	ns
Output Hold from Address Change	t _{OH}	5	_	5	-	5	-	ns
Chip Selection to Output in Low Z*	t _{LZ}	20	_	20	_	20	_	ns
Chip Deselection to Output in High Z*	tHZ	0	20	0	20	0	20	ns
Chip Selection to Power Up Time	t_{PU}	0	_	0	-	0	-	ns
Chip Deselection to Power Down Time	t_{PD}	_	30	-	30	_	30	ns

^{*} Transition is measured ±500mV for high impedance voltage with Load (B). This parameter is sampled and not 100% tested.

• TIMING WAVEFORM OF READ CYCLE NO. 1(1), (2)



• TIMING WAVEFORM OF READ CYCLE NO. 2(1), (3)



Notes) 1. WE is High for Read Cycle.


- Device is continuously selected, \(\overline{CS} = V_{IL}\).
 Address Valid prior to or coincident with \(\overline{CS}\) transition Low.

WRITE CYCLE


Item	Cumbal	HM616	8H/P-45	HM616	8H/P-55	HM616	8H/P-70	T 7 :4
item	Symbol	min	max	min	max	min	max	Unit
Write Cycle Time	twc	45	-	55	-	70	-	ns
Chip Selection to End of Write	t _{CW}	40	_	50	-	60	-	ns
Address Valid to End of Write	t _{AW}	40	-	50	-	60	_	ns
Address Setup Time	t _{AS}	0	-	0	-	0	-	ns
Write Pulse Width	twp	35	_	45	_	55	-	ns
Write Recovery Time	twR	0	-	0	_	0	_	ns
Data Valid to End of Write	t _{DW}	20	_	25	_	30	_	ns
Data Hold Time	t _{DH}	0	-	0	_	0	_	ns
Write Enabled to Output in High Z*	t_{WZ}	0	15	0	20	0	25	ns
Output Active from End of Write*	tow	0		0	-	0	_	ns

^{*} Thansition is measured ±500mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.

• TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE Controlled)



• TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS Controlled)



Notes) 1. A write occurs during the overlap of <u>a low \overline{CS} </u> and a low \overline{WE} , (t_{WP}) 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.

3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

4. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, the output buffer

buffers remain in a high impedance state.

5. If \overline{CS} is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

6. Dout is the same phase of Write data of this write cycle.


HM6168HLP-45, HM6168HLP-55, HM6168HLP-70


4096-word×4-bit High Speed Static CMOS RAM

FEATURES


- High Speed: Fast Access Time 45/55/70ns (max.)
- Single +5V Supply and High Density 20 Pin Package
- Low Power Standby and Low Power Operation;
 5µW typ. (Standby), 200mW typ. (Operation)
- Completely Static Memory
 No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Directly TTL Compatible All Inputs and Outputs
- Capable of Battery back up Operation

■FUNCTIONAL BLOCK DIAGRAM





■PIN ARRANGEMENT



MADSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	V_{IN}	-3.5* to +7.0	V
Power Dissipation	P_{T}	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tsta	-55 to +125	°C
Temperature under Bias	T	10 to +85	°C

^{*} Pulse Width 20ns. DC = -0.5V

■ TRUTH TABLE

CS	WE	Mode	V _{CC} Current	I/O Pin	Reference Cycle
Н	X	Not selected	I_{SB}, I_{SB1}	High Z	
L	Н	Read	I_{CC}	Dout	Read Cycle 1, 2
L	L	Write	I_{CC}	Din	Write Cycle 1, 2

■ RECOMMENDED DC OPERATING CONDITIONS (Ta=0 to + 70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
	GND	0	0	0	v
	V_{IH}	2.2	_	6.0	V
Input Voltage	V_{IL}	-0.5*	-	0.8	v

^{* -3.0}V (Pulse width 20ns)

■ DC AND OPERATING CHARACTERISTICS (V_{CC} =5V ±10%, GND=0V, T_a =0 to + 70°C)

Item	Symbol	Test Conditions	min	typ	max	Unit
Imput Leakage Current	$ I_{LI} $	V_{CC} =5.5V, V_{in} =GND to V_{CC}	-	-	2.0	μΑ
Output Leakage Current	$ I_{LO} $	$\overline{\text{CS}} = V_{IH}, V_{I/O} = \text{GND to } V_{CC}$	-	-	2.0	μΑ
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}} = V_{IL}, I_{I/O} = 0 \text{mA}$	-	40	90	mA
Standby Power Supply Current	I_{SB}	$\overline{\text{CS}} = V_{IH}$	-	15	25	mA
Standby Power Supply Current(1)	I_{SB1}	$\overline{\text{CS}} = V_{CC}$ -0.2V, $V_{IN} \leq 0.2$ V or $V_{IN} \geq V_{CC}$ -0.2V	_	1	50	μА
Output Low Voltage	VOL	I _{OL} = 8mA	_	-	0.4	V
Output High Voltage	V _{OH}	I _{OH} =-4.0mA	2.4	-	-	v

Note: Typical limits are at V_{CC} =5.0V, T_a =25°C and specified loading.


CAPACITANCE $(T_a = 25^{\circ}\text{C } f = 1\text{MHz})$


Item	Symbol	Test Conditions	min	max	Unit
Input Capacitance	Cin	$V_{IN} = 0V$		6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0V$	-	8	pF

■ AC CHARACTERISTICS (V_{CC} =5V ±10%, T_a =0 to + 70°C, unless otherwise noted)

• AC TEST CONDITIONS

Input pulse levels: GND to 3.0V Input rise and fall times: 5 ns Input timing reference levels: 1.5V Output reference levels: 1.5V Output load: See Figure






Output Load (A) * Including scope and jig. Output Load (B) (for t_{HZ} , t_{LZ} , t_{WZ} , t_{OW})

READ CYCLE


Item	S b =1	HM6168	BHLP-45	HM616	BHLP-55	HM6168	3HLP-70	Timia
Item	Symbol	min	max	min	max	min	max	Unit
Read Cycle Time	tRC	45	-	55	-	70	-	ns
Address Access Time	tAA	_	45	-	55	-	70	ns
Chip Select Access Time	t _{ACS}	_	45	-	55	-	70	ns
Output Hold from Address Change	t _{OH}	5	_	5	-	5	_	ns
Chip Selection to Output in Low Z*	t_{LZ}	20	_	20	_	20	_	ns
Chip Deselection to Output in High Z*	tHZ	0	20	0	20	0	20	ns
Chip Selection to Power Up Time	t_{PU}	0	_	0	_	0	_	ns
Chip Deselection to Power Down Time	t_{PD}	_	30	_	30	_	30	ns

^{*} Transition is measured ±500mV for high impedance voltage with Load (B). This parameter is sampled and not 100% tested.

• TIMING WAVEFORM OF READ CYCLE NO. 2^{(1), (2)}



• TIMING WAVEFORM OF READ CYCLE NO. 2^{(1), (3)}



Notes) 1. WE is High for Read Cycle.


- 2. Device is continuously selected, $\overline{\text{CS}} = V_{IL}$.
- 3. Address Valid prior to or coincident with \overline{CS} transition Low.

WRITE CYCLE


Item	Symbol	HM616	8H L P-45	HM6168	BHLP-55	HM6168	3H LP-70	11.14
Item	Symbol	min	max	min	max	min	max	Unit
Write Cycle Time	twc	45	_	55	_	70	_	ns
Chip Selection to End of Write	tcw	40	-	50	_	60	-	ns
Address Valid to End of Write	t _{AW}	40		50	-	60	_	ns
Address Setup Time	t _{AS}	0	_	0	-	0	-	ns
Write Pulse Width	twp	35	-	45	_	55	_	ns
Write Recovery Time	t _{WR}	0	-	0	_	0	-	ns
Data Valid to End of Write	t _{DW}	20 -	-	25	_	30	-	ns
Data Hold Time	t _{DH}	0	-	0	_	0	_	ns
Write Enabled to Output in High Z*	t_{WZ}	0	15	0	20	0	25	ns
Output Active from End of Write*	tow	0	_	0	_	0	-	ns

^{*} Thansition is measured ±500mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.

• TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS Controlled)



Notes) 1. A write occurs during the overlap of <u>a low $\overline{\text{CS}}$ </u> and a low $\overline{\text{WE}}$, (t_{WP}) 2. t_{WR} is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of write cycle.

- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

 4. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, the output buffer
- buffers remain in a high impedance state.
- 5. If CS is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to
- the outputs must not be applied to them.

 6. Dout is the same phase of Write data of this write cycle.


LOW V_{cc} **DATA RETENTION CHARACTERISTICS** $(0^{\circ}C \le Ta \le 70^{\circ}C)$

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Vcc for Data Retention	V _{DR}		2.0			V
Data Retention Current	ICCDR	$\overline{CS} \ge V_{CC} - 0.2V$ $V_{CS} \ge V_{CC} - 0.2V \text{ or}$	_	_	30* 20**	μA
Chip Deselect to Data Retention Time	topr	$0V \le V_{in} \le 0.2V$	0	_	_	ns
Operation Recovery Time	t _R		trc (1)	_	_	ns

Note: 1. t_{RC} - Read Cycle Time.

* $V_{cc} = 3.0 \text{V}$ * * $V_{cc} = 2.0 \text{V}$

●LOW Vcc DATA RETENTION WAVEFORM



HM6167,HM6167-6,HM6167-8,HM6167P-8

16384-word×1-bit High Speed Static CMOS RAM


FEATURES

- Single +5V Supply and High Density 20 Pin Package
- Fast Access Time 70ns/85ns/100ns
- Low Power Stand-by and Low Power Operation

Stand-by 25mW Typ. and Operating 150mW Typ.

- Completely Static Memory No Clock nor Refresh Required
- Fully TTL Compatible All Inputs and Output
- Separate Data Input and Output Three State Output
- Pin-Out Compatible with Intel 2167 Series

■BLOCK DIAGRAM



■ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Unit
V_T	-0.5* to +7.0	V
Pr	1.0	W
Торт	0 to +70	°C
T_{stg}	-55 to +125	°C
T_{stg}	-65 to +150	°C
Tstg(bias)	-10 to +85	°C
	VT Pr Topr Tstg Tstg	V_T -0.5^{\bullet} to $+7.0$ P_T


[•] Pulse width 20ns: -3.5V ••under bias

■RECOMMENDED DC OPERATING CONDITIONS


 $(0^{\circ}C \le Ta \le 70^{\circ}C)$

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{c c}	4.5	5.0	5.5	V
	GND	0	0	0	v
Input High Voltage	V_{lH}	2.2	_	6.0	v
Input Low Voltage	V _{IL}	-3.0*	_	0.8	v

[•] Pulse width 20ns, DC : $V_{1L} min = -0.3V$



PIN ARRANGEMENT





TRUTH TABLE

$\overline{\overline{\text{cs}}}$	WE	Mode	Vcc Current	Output Pin	Reference Cycle
Н	×	Not Selected	I _{SB} , I _{SB1}	High Z	
L	Н	Read	Icc	Dout	Read Cycle 1, 2
L	L	Write	Icc	High Z	Write Cycle 1, 2


■DC AND OPERATING CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, $T_a = 0\%$ to +70%)

ltem	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	ILI	$V_{CC} = 5.5 \mathrm{V}, V_{IN} = 0 \mathrm{V} \sim V_{CC}$	_	_	2	μA
Output Leakage Current		$\overline{\text{CS}} = V_{IH}, V_{OUT} = 0 \text{ V} \sim V_{CC}$	_	_	2	μA
Operating Power Supply Current	Icc	$\overline{\text{CS}} = V_{IL}$, Output Open	_	30	60	mA
Operating Fower Supply	IsB	$\overline{\text{CS}} = V_{IH}$	_	5	20	mA
Standby Power Supply Current	,	$\overline{CS} = V_{cc} - 0.2 \text{ V}$	_	0.02	2	mA
	IsBi	$V_{IN} \leq 0.2 \mathrm{V}$ or $V_{IN} \geq V_{CC} - 0.2 \mathrm{V}$				
Output Low Voltage	Vol	$I_{OL} = 8 \mathrm{mA}$	_	_	0.4	V
Output High Voltage	Von	$I_{OH} = -4 \mathrm{mA}$	2.4		_	V

Note) Typical limits are at V_{cc} =5.0V, Ta=25°C and specified loading.

MAC TEST CONDITIONS

Input pulse levels: GND to 3.0V Input rise and fall times: 5 ns Input timing reference levels: 1.5V Output reference levels: 1.5V Output load: See Figure



ECAPACITANCE $(Ta=25^{\circ}\text{C}, f=1.0\text{MHz})$

Symbol	max	Unit	Conditions		
CIN	5	pF	$V_{IN} = 0 \text{ V}$		
Соит	6	pF	$V_{OUT} = 0 \text{ V}$		
	Cin	C _{IN} 5	C _{IN} 5 pF		

Note) This parameter is sampled and not 100% tested.

TAC CHARACTERISTICS ($V_{CC} = 5 \text{ V} \pm 10\%$, $T_a = 0^{\circ}\text{C}$ to 70°C , unless otherwise noted.) • READ CYCLE

Item	Symbol	HM6167, HM6167P		HM6167-6, HM6167P-6		HM6167-8, HM6167P-8		Unit
		min	max	min	max	min	max	
Read Cycle Time	trc	70	_	85	-	100	_	ns
Address Access Time	taa	_	70	_	85	_	100	ns
Chip Select Access Time	tacs	_	70	_	85	_	100	ns
Output Hold from Address Change	t _{OH}	5	_	5	_	5	_	ns
Chip Selection to Output in Low Z	tız	5	_	5	-	5	_	ns
Chip Deselection to Output in High Z	tHZ	0	30	0	40	0	40	ns
Chip Selection to Power Up Time	tpu	0	 	0	_	0	_	ns
Chip Deselection to Power Down Time	tpp	_	35	-	40	_	45	ns

● WRITE CYCLE

Item	Symbol	HM6167, HM6167P		HM6167-6, HM6167P-6		6 HM6167-8, HM6167P-8			
		min	max	min	max	min	max	Unit	Notes
Write Cycle Time	twc	70	_	85	_	100		ns	2
Chip Selection to End of Write	t _{CW}	55	_	65	_	80		ns	
Address Valid to End of Write	tAW	55	_	65		80		ns	
Address Setup Time	tas	0	_	0	_	0	_	ns	
Write Pulse Width	t _{WP}	40	_	45	_	55		ns	
Write Recovery Time	t _{WR}	0	_	0	_	0		ns	
Data Valid to End of Write	t _{DW}	30	-	35	_	40	_	ns	
Data Hold Time	t _{DH}	0	_	0	_	0	_	ns	
Write Enable to Output in High Z	twz	0	30	0	40	0	40	ns	3, 4
Output Active from End of Write	t _{ow}	0	_	0	_	0	_	ns	3, 4


Notes: 1. If $\overline{\text{CS}}$ goes high simultaneouly with $\overline{\text{WE}}$ high, the output remains in a high impedance state.

2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.


3. Transition is measured ±500mV from steady state voltage with specified loading in Load B.

4. This parameter is sampled and not 100% tested.

●TIMING WAVEFORM OF READ CYCLE NO.1 1), 2)



● TIMING WAVEFORM OF READ CYCLE NO. 2 13, 3)




NOTES: 1. \overline{WE} is high and \overline{CS} is low for READ cycle.

2. Addresses valid prior to or coincident with $\overline{\text{CS}}$ transition low.


 Transition is measured ±500 mV from steady state voltage with specified loading in Load B.

ullet TIMING WAVEFORM OF WRITE CYCLE NO.1 ($\overline{\mathrm{WE}}$ Controlled)




NOTE: 1. Transition is measured ±500mV from steady state voltage with specified loading in Load B.

ullet TIMING WAVEFORM OF WRITE CYCLE No. 2 $(\overline{CS}$ Controlled)




Note) Transition is measured ±500mV from steady state voltage with specified loading in Load B.


SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME vs. AMBIENT TEMPERATURE




ACCESS TIME vs. LOAD CAPACITANCE




SUPPLY CURRENT vs. FREQUENCY




INPUT LOW VOLTAGE vs. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE




OUTPUT HIGH CURRENT vs. OUTPUT HIGH VOLTAGE




STANDBY CURRENT vs. AMBIENT TEMPERATURE




STANDBY CURRENT vs. INPUT VOLTAGE



OUTPUT LOW CURRENT vs. OUTPUT LOW VOLTAGE



STANDBY CURRENT vs. SUPPLY VOLTAGE




HM6167LP, HM6167LP-6, HM6167LP-8

16384-word×1-bit High Speed Static CMOS RAM

FEATURES

- Single +5V Supply and High Density 20 Pin Package
- Low Power Stand-by and Low Power Operation
 Stand-by 5μW (typ) and Operating 150mW (typ.)
- Completely Static Memory.....No Clock or Refresh Required
- Fully TTL Compatible All Inputs and Output
- Separate Data Input and Output Three State Output
- Capable of Battery Back up Operation

■BLOCK DIAGRAM



■ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Rating	Unit
Terminal Voltage with Respect to GND	V_T	-0.5° to $+7.0$	V
Power Dissipation	P_T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Storage Temperature**	Tstg(bias)	-10 to +85	°C

 $[\]bullet$ Pulse width 20ns -3.5V $\bullet \bullet$ under bias


RECOMMENDED DC OPERATING CONDITIONS (0°C $\leq Ta \leq 70$ °C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	<i>V_{c c}</i>	4.5	5.0	5.5	v
	GND	0	0	0	V
Input High Voltage	V_{IH}	2.2	_	6.0	v
Input Low Voltage	V _{IL}	-3.0*	_	0.8	V

[•] Pulse width 20ns, DC: VIL min = -0.3V



■PIN ARRANGEMENT



TRUTH TABLE

CS	WE	Mode	Vcc Current	Output Pin	Reference Cycle
Н	×	Not Selected	I_{SB} , I_{SB1}	High Z	
L	Н	Read	Icc	Dout	Read Cycle 1, 2
L	L	Write	Icc	High Z	Write Cycle 1, 2


■DC AND OPERATING CHARACTERISTICS (V_{cc} = 5 $m V \pm 10\%$, Ta = 0 \sim +70 $^{\circ}$ C)


						
Item	Symbol	Test Conditions	min	typ	max	Unit
Item	 	$V_{CC} = 5.5 \text{ V}$ $V_{IN} = 0 \text{ V} \sim V_{CC}$	_	_	2	μA
Input Leakage Current	ILI				2	μA
Output Leakage Current	ILO	$\overline{\text{CS}} = V_{IH}$, $V_{ui} = 0 \text{ V} \sim V_{CC}$			2	μΛ
	Icc	$\overline{CS} = V_{IL}$, Output Open	_	30	60	mA
Operating Power Supply Current				5	20	mA
	IsB	$\overline{\text{CS}} = V_{IH}$		3	20	
Standby Power Supply Current		$\overline{\text{CS}} = V_{CC} - 0.2 \text{ V}$		1	50	μA
•	I_{SB1}	$V_{IN} \leq 0.2 \mathrm{V}$ or $V_{IN} \geq V_{CC} - 0.2 \mathrm{V}$				
Output Low Voltage	V _{OL}	$I_{OL} = 8 \mathrm{mA}$			0.4	V
	.,	$I_{OH} = -4 \mathrm{mA}$	2.4		_	V
Output High Voltage	V _{OH}	10H = -4 mA				

Note) Typical limits are at $V_{CC} = 5.0 \,\mathrm{V}, \, Ta = 25\,\mathrm{^{\circ}C}$ and specified loading.

■AC TEST CONDITIONS

Input pulse levels: GND to 3.0V Input rise and fall times: 5 ns Input timing reference levels: 1.5V Output reference levels: 1.5V Output load: See Figure





* Including scope and jig.

ECAPACITANCE $(Ta=25^{\circ}\text{C}, f=1.0\text{MHz})$


Item	Symbol	max	Unit	Conditions
Input Capacitance	CIN	5	pF	$V_{IN} = 0 \text{ V}$
Output Capacitance	Соит	6	pF	$V_{OUT} = 0 \text{ V}$

Note) This parameter is sampled and not 100% tested.


MAC CHARACTERISTICS ($Ta=0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{cc}=5\text{V}\pm10\%$, unless otherwise noted.) •READ CYCLE

		HM6	167LP	HM610	67LP-6	HM6167LP-8		Unit	
Item	Symbol	min	max	min	max	min	max	Onic	
Read Cycle Time	trc	70	_	85	_	100		ns	
Address Access Time	taa	_	70	_	85		100	ns	
	tacs	 	70	_	85	_	100	ns	
Chip Select Access Time	t _{OH}	5		5	_	5	_	ns	
Output Hold from Address Change	tLZ	5	 	5	_	5	_	ns	
Chip Selection to Output in Low Z		0	30	0	40	0	40	ns	
Chip Deselection to Output in High Z	t _{HZ}	0		0	 	0		ns	
Chip Selection to Power Up Time	t _{PU}	- ·		0	40		45	ns	
Chip Deselection to Power Down Time	t _{PD}		35		40	L	1		

● TIMING WAVEFORM OF READ CYCLE NO. 1 1), 2)



● TIMING WAVEFORM OF READ CYCLE NO. 2 1), 3)



- NOTES: 1. \overline{WE} is high and \overline{CS} is low for READ Cycle.
 - 2. Addresses valid prior to or coincident with $\overline{\text{CS}}$ transition low.
 - Transition is measured ±500mV from steady state voltage with specified loading B.


● WRITE CYCLE

Item	Symbol	HM6	167LP	HM616	67LP-6	HM616	57LP-8		
rtem	Symbol	min	max	min	max	min	max	Unit	Notes
Write Cycle Time	t wc	70	_	85	_	100	_	ns	2
Chip Selection to End of Write	t _{CW}	55	_	65	_	80	_	ns	
Address Valid to End of Write	t _{AW}	55	_	65	_	80	_	ns	
Address Setup Time	t _{AS}	0	_	0	_	0	_	ns	
Write Pulse Width	twp	40	_	45	_	55	_	ns	
Write Recovery Time	tw _R	0	_	0	-	0	_	ns	
Data Valid to End of Write	t _{DW}	30		35	_	40	_	ns	
Data Hold Time	t _{DH}	0	_	0	_	0	_	ns	
Write Enable to Output in High Z	twz	0	30	0	40	0	40	ns	3, 4
Output Active from End of Write	tow	0	_	0	_	0	_	ns	3, 4


Notes) 1. If \overline{CS} goes high simultaneouly with \overline{WE} high, the output remains in a high impedance state.

- 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
 - 3. Transition is measured ±500mV from steady state voltage with specified loading in Load B.
- ${f 4}$. This parameter is sampled and not 100% tested.

◆TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE Controlled)



ullet TIMING WAVEFORM OF WRITE CYCLE No. 2 $(\overline{\text{CS}}\ \text{Controlled})$



LOW Vcc DATA RETENTION CHARACTERISTICS $(Ta=0^{\circ}\text{C to }70^{\circ}\text{C})$


Parameter	Symbol	Test Condition	min	typ	max	Unit
Vcc for Data Retention	V_{DR}		2.0	_	_	v
Data Retention Current	Iccor	$\overline{\mathrm{CS}} \geq V_{cc} - 0.2 \mathrm{V}$	_	_	20*	4
Data Retention Current	1 CCDR	$V_{in} \ge V_{CC} - 0.2 \mathrm{V}$ or	_	_	30**	μA
Chip Deselect to Data Retention Time	t _{CDR}	$0 \mathrm{V} \leq V_{in} \leq 0.2 \mathrm{V}$	0		_	ns
Operation Recovery Time	t _R		tRC△	_	_	ns

△ tRc - Read Cycle Time

 $V_{CC} = 2.0 \text{ V}$

* * $V_{cc} = 3.0 \text{ V}$

■LOW Vcc DATA RETENTION WAVEFORM




HM6167H-45, HM6167H-55, HM6167HP-55

16384-word x 1-bit High Speed Static CMOS RAM

■ FEATURES

- Low Power Standby and Low Power Operation Standby 100μW (typ), Operating 200mW (typ)
- Single +5V Supply and High Density 20 Pin Package
- Completely Static Memory No Clock nor Refresh Required
- Fully TTL Compatible All Inputs and Output
- Separate Data Input and Output. Three State Output

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Rating	Unit
Terminal Voltage with respect to GND	V_T	-3.5* to +7.0	v
Power Dissipation	P_T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature (Plastic)	Tstg	-55 to +125	°C
Storage Temperature (Ceramic)	Tstg	-65 to +150	°C
Storage Temperature (under bias)	Tbias	-10 to +85	°C

^{*} Pulse Width 20ns, DC: -0.5V


■ RECOMMENDED DC OPERATING CONDITIONS $(T_a = 0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	min	typ	max	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
	GND	0	0	0	V
Immus Walsan	V_{IH}	2.2	-	6.0	V
Input Voltage	V_{IL}	-3.0*	_	0.8	V

^{*} Pulse Width: 20ns, DC: V_{IL} (min) = -0.5V



■ PIN ARRANGEMENT



TRUTH TABLE

CS	WE	Mode	Vcc Current	Dout Pin	Ref. Cycle
Н	×	Not selected	IsB, IsB:	High-Z	
L	Н	Read	I _{cc}	Dout	Read Cycle
L	L	Write	I _{cc}	High-Z	Write Cycle

DC AND OPERATING CHARACTERISTICS ($V_{cc}=5V\pm10\%$, $T_a=0$ °C to ±70 °C)

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current		$V_{CC} = 5.5 \mathrm{V}, V_{IN} = 0 \mathrm{V} \sim V_{CC}$	_	_	2	μA
Output Leakage Current	ILO	$\overline{\text{CS}} = V_{IH}, V_{OUT} = 0 \text{ V} \sim V_{CC}$	_	_	2	μA
Operating Power Supply Current	Icc	$\overline{CS} = V_{IL}$, Output Open	_	40	80	mA
	IsB	$\overline{\text{CS}} = V_{IH}$	_	10		mA
Standby Power Supply Current	IsBi	$\overline{\text{CS}} \ge V_{cc} - 0.2 \text{V}$ $V_{IN} \le 0.2 \text{V or } V_{IN} \ge V_{cc} - 0.2 \text{V}$	_	0.02	2	mA
Output Low Voltage	V _{OL}	I _{0L} = 8 mA	_	_	0.4	V
Output High Voltage	V _{OH}	$I_{OH} = -4 \mathrm{mA}$	2.4	_		v

Note) Typical limits are at V_{cc} =5.0V, Ta=25°C and specified loading.

MAC TEST CONDITIONS

Input pulse levels: GND to 3.0V Input rise and fall times: 5 ns Input timing reference levels: 1.5V Output reference levels: 1.5V Output load: See Figure Output Load A


+5V

| 480Q

| 255Q | 30pF*

* Including scope and jig.

Output Load B (for t_{HZ} , t_{LZ} , t_{WZ} & t_{OW})



* Including scope and jig.

ECAPACITANCE ($Ta=25^{\circ}C$, f=1.0 MHz)

Item	Symbol	typ	max	Unit	Conditions
Input Capacitance	Cin	3	5	pF	$V_{IN} = 0 \text{ V}$
Output Capacitance	Соит	5	7	pF	Vour-OV


Note) This parameter is sampled and not 100% tested.

■AC CHARACTERISTICS ($V_{cc} = 5 \text{ V} \pm 10\%$, $T_a = 0^{\circ}\text{C}$ to 70°C , unless otherwise noted.) • READ CYCLE


Item	Symbol	HM6167H/P-45		HM6167HP-55		Unit	N
rem	Symbol	min	max	min	max	Unit	Notes
Read Cycle Time	tRC	45	-	55	_	ns	(1)
Address Access Time	tAA	_	45	-	55	ns	
Chip Select Access Time	tACS	-	45	-	55	ns	
Output Hold from Address Change	tOH	5	-	5	_	ns	1
Chip Selection to Output in Low Z	tLZ	5	-	5	_	ns	(2) (3) (7)
Chip Deselection to Output in High Z	tHZ	0	30	0	30	ns	(2) (3) (7)
Chip Selection to Power Up Time	tPU	0	_	0	_	ns	
Chip Deselection to Power Down Time	tPD	_	30	_	30	ns	

- NOTES: 1. All Read Cycle timing are referenced from last valid address to the first transitioning address.
 - At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to device.
 - 3. Transition is measured ±500mV from steady state voltage with specified loading in Load B.
 - 4. WE is High for READ cycle.
 - 5. Device is continuously selected, $\overline{CS} = V_{IL}$.
 - 6. Addresses valid prior to or coincident with CS transition low.
 - 7. This parameter is sampled and not 100% tested.

●TIMING WAVEFORM OF READ CYCLE NO.1 4), 5)



● TIMING WAVEFORM OF READ CYCLE NO.2 4), 6)




• WRITE CYCLE

I.v.	Sumbal	HM6167	H/P-45	HM616	HM6167H/P-55		Matos
Item	Symbol	min	max	min	max	Unit	Notes
Write Cycle Time	twc	45	_	55	_	ns	(2)
Chip Selection to End of Write	tcw	40	-	50	_	ns	
Address Valid to End of Write	tAW	40	-	50	_	ns	
Address Setup Time	tAS	0	_	0	-	ns	
Write Pulse Width	t WP	25		35	***	ns	
Write Recovery Time	twR	0	_	0	-	ns	
Data Valid to End of Write	tDW	25	-	25	_	ns	
Data Hold Time	tDH	0	_	0	_	ns	
Write Enable to Output in High Z	twz	0	25	0	25	ns	(3) (4)
Output Active from End of Write	tow	0		0	_	ns	(3) (4)


NOTES: 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance states.

- 2. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 3. Transition is measured ±500mV from steady state voltage with specified loading in Load B.
- 4. This parameter is sampled and not 100% tested.


● TIMING WAVEFORM OF WRITE CYCLE (WE Controlled)




• TIMING WAVEFORM OF WRITE CYCLE (CS Controlled)




SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME vs.




ACCESS TIME vs. LOAD CAPACITANCE




SUPPLY CURRENT vs.




INPUT LOW VOLTAGE vs. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE




OUTPUT CURRENT vs. OUTPUT VOLTAGE




OUTPUT CURRENT vs.




STANDBY CURRENT vs. AMBIENT TEMPERATURE



STANDBY CURRENT vs. SUPPLY VOLTAGE



STANDBY CURRENT vs. INPUT VOLTAGE




HM6167HCG-45,HM6167HCG-55

16384-word×1-bit High Speed Static CMOS RAM

FEATURES


- High Density 20 pin Leadless Chip Carrier
- High Speed: Fast Access Time 45/55ns Max.
- Low Power Standby and Low Power Operation Standby: 100μW typ., Operation: 200mW typ.
- Completely Static Memory;
 - No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Directly TTL Compatible; All Inputs and Output

■BLOCK DIAGRAM



(CG-20)

■PIN ARRANGEMENT



■ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin*	V_T	-0.5 to $+7.0$	V
Power Dissipation	Ρτ	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tets	-65 to +150	°C
Temperature Under Bias	T	-10 to +85	°C

with respect to GND. $V_{IN \text{ min}} = -3.5 \text{V}$ (Pulse width 20ns)

TRUTH TABLE

CS	WE	Mode	Vcc Current	Dout Pin	Ref. Cycle
Н	×	Not selected	I _{SB} , I _{SB1}	High-Z	
L	Н	Read	Icc	Dout	Read Cycle
L	L	Write	Icc	High-Z	Write Cycle

TRECOMMENDED DC OPERATING CONDITIONS $(Ta=0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	min	typ	max	Unit
C) V)	Vcc	4.5	5.0	5.5	v
Supply Voltage	GND	0	0	0	v
T	V_{IH}	2.2	NAME OF THE PARTY	6.0	v
Input Voltage	V_{IL}	-0.5*	_	0.8	V

^{* -3.0}V (Pulse width 20ns)

DC AND OPERATING CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, $T_a = 0$ to $+70^{\circ}$ C)

Item	Symbol	Test Conditions	min	typ*	max	Unit
Input Leakage Current	I _{LI}	$V_{CC}=5.5$ V, $V_{IN}=0$ V to V_{CC}	_	_	2	μA
Output Leakage Current	ILO	$\overline{\text{CS}} = V_{IH}, \ V_{OUT} = 0 \text{V to } V_{CC}$	_		2	μA
Operating Power Supply Current	Icc	$\overline{\mathrm{CS}} = V_{IL}$, Output Open	-	40	80	mA
	I_{SB}	$\overline{\mathrm{CS}} = V_{IH}$	_	10	20	mA
Standby Power Supply Current	I_{SB1}	$\overline{\text{CS}} \ge V_{CC} - 0.2 \text{V}, \ V_{IN} \le 0.2 \text{V} \text{ or } V_{IN} \ge V_{CC} - 0.2 \text{V}$	-	20	2000	μA
0	V _{OL}	$I_{OL} = 8 \mathrm{mA}$	_	_	0.4	v
Output Voltage	V _{OH}	$I_{OH} = -4 \mathrm{mA}$	2.4	_	_	v

Note) * Typical limits are at $V_{cc} = 5.0$ V, Ta = 25°C and specified loading.


ECAPACITANCE $(Ta=25^{\circ}\text{C}, f=1\text{MHz})$

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	Cin	$V_{in} = 0$ V	3	5	pF
Output Capacitance	Cout	$V_{out} = 0 \text{ V}$	5	7	pF

Note: This parameter is sampled and not 100% tested.

TAC CHARACTERISTICS $(V_{cc} = 5V \pm 10\%, Ta = 0 \text{ to } +70^{\circ}\text{C})$

AC TEST CONDITIONS
 Input Pulse Levels: GND to 3.0V
 Input Rise and Fall Times: 5 ns
 Output Reference Levels: 1.5V




● READ CYCLE


T.	6 1 1	HM6167	7HCG-45	HM6167	HCG-55	I India	Notes
Item	Symbol	min	max	min	max	Unit	Notes
Read Cycle Time	t _{RC}	45		55	_	ns	1
Address Access Time	taa	-	45	_	55	ns	
Chip Select Access Time	tacs	_	45	-	55	ns	
Output Hold from Address Change	t _{OH}	5		5		ns	
Chip Selection to Output in Low Z	t _{LZ}	5	_	. 5	_	ns	2, 3, 4
Chip Deselection to Output in High Z	t _{HZ}	0	30	0	30	ns	2, 3, 4
Chip Selection to Power Up Time	t _{PU}	0	_	0	_	ns	
Chip Deselection to Power Down Time	t _{PD}	_	30	_	30	ns	

- Notes: 1. All Read Cycle timings are referenced from last valid address to the first transitioning address.
 - 2. At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.
 - 3. Transition is measured $\pm 500\,\text{mV}$ from steady state voltage with specified loading in Load B.
 - 4. This parameter is sampled and not 100% tested.

● Read Cycle-1 (Notes 1, 2)



● Read Cycle-2 (Notes 1, 3)



Notes) 1. \overline{WE} is high for Read Cycle.

- Address valid prior to or coincident with CS transition low.
 Transition is measured ±500mV from steady state voltage with specified loading in Load B.

● WRITE CYCLE


Item	Symbol	HM6167HCG-45		HM6167HCG-55		***	
	Symbol	min	max	min	max	Unit	Notes
Write Cycle Time	twc	45	_	55		ns	2
Chip Selection to End of Write	tcw	40	_	50	_	ns	
Address Valid to End of Write	t _{AW}	40	_	50	_	ns	
Address Setup Time	tas	0	_	0	_	ns	
Write Pulse Width	t w _P	25	_	35		ns	
Write Recovery Time	t _{WR}	0		0	_	ns	
Data Valid to End of Write	t _{DW}	25	_	25		ns	
Data Hold Time	t _{DH}	0	_	0	_	ns	
Write Enable to Output in High Z	twz	0	25	0	25	ns	3, 4
Output Active from End of Write	tow	0	_	0	_	ns	3, 4

Notes) 1. If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in a high impedance state.


2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.

Transition is measured ±500mV from steady state voltage with specified loading in Load B.
 This parameter is sampled and not 100% tested.

ullet Write Cycle-1 $(\overline{WE}\ Controlled)$



ullet Write Cycle-2 $(\overline{CS} \ Controlled)$




HM6167HLP-45, HM6167HLP-55

16384-word x 1-bit High Speed Static CMOS RAM

■ FEATURES

- Low Power Standby and Low Power Operation Standby 5µW (typ) and Operating 200mW (typ)
- Capable of Battery Back-up Operation
- Single +5V Supply and High Density 20 Pin Package
- Completely static Memory
 No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Directly TTL Compatible All Inputs and Output

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Rating	Unit
Terminal Voltage with respect to GND	V_T	-3.5* to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature Under Bias	Thias	-10 to +85	°C

^{*} Pulse Width 20ns, DC: -0.5V


■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Supply voltage	GND	0	0	0	V
	V _{IH}	2.2	_	6.0	V
Input Voltage	V_{IL}	-3.0*	_	0.8	V

^{*} Pulse Width 20ns, DC: V_{IL} min = -0.5V



■ PIN ARRANGEMENT



TRUTH TABLE

CS	WE	Mode	Vcc Current	Dout Pin	Ref. Cycle
Н	×	Not selected	I _{SB} , I _{SB1}	High-Z	·
L	Н	Read	I _{cc}	Dout	Read Cycle
L	L	Write	I _{cc}	High-Z	Write Cycle


DC AND OPERATING CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, $T_a = 0 \sim +70^{\circ}C$)

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	I _{LI}	$V_{CC} = 5.5 \text{ V} V_{IN} = 0 \text{ V} \sim V_{CC}$	_	-	2	μA
Output Leakage Current	ILO	$\overline{CS} = V_{IH}, V_{at} = 0 \text{ V} \sim V_{CC}$	_	_	2	μA
Operating Power Supply Current	Icc	CS - V _{IL} , Output Open	_	40	80	mA
	IsB	$\overline{\text{CS}} - V_{IH}$		10	20	mA
Standby Power Supply Current	I _{S B1}	$\overline{CS} - V_{cc} - 0.2V$ $V_{IN} \le 0.2V \text{ or } V_{IN} \ge V_{cc} - 0.2V$	_	1	50	μA
Output Low Voltage	Vo L	IoL - 8 mA	_	_	0.4	v
Output High Voltage	V _{OH}	I _{OH} = -4 mA	2.4	_	_	V


Note) Typical limits are at Vcc-5.0V, Ta-25°C and specified loading.

■AC TEST CONDITIONS

Input pulse levels: GND to 3.0V Input rise and fall times: 5 ns Input timing reference levels: 1.5V Output reference levels: 1.5V Output load: See Figure



* Including scope and jig.



* Including scope and jig.

ECAPACITANCE $(Ta=25^{\circ}\text{C}, f=1\text{MHz})$

Item	Symbol	typ.	max	Unit	Conditions
Input Capacitance	Cin	3	5	pF	V. N - 0 V
Output Capacitance	Cour	5	7	pF	Vout - 0 V

Note) This parameter is sampled and not 100% tested.

EAC CHARACTERISTICS ($Ta=0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{cc}=5V\pm10\%$, unless otherwise noted.) ● READ CYCLE


14	Cours had	HM6167HLP-45		HM6167HLP-55		Unit	Notes
Item	Symbol	min	max	min	max	1 Unit	Notes
Read Cycle Time	tRC	45	-	55	-	ns	(1)
Address Access Time	tAA	_	45	-	55	ns	
Chip Select Access Time	tACS	-	45	-	55	ns	
Output Hold from Address Change	toh	5	-	5	-	ns	
Chip Selection to Output in Low Z	tLZ	5	_	5	-	ns	(2)(3)(7)
Chip Selection to Output in High Z	tHZ	0	30	0	30	ns	(2)(3)(7)
Chip Selection to Power Up Time	tPU	0	_	0	_	ns	
Chip Deselection to Power Down Time	tPD	-	30	-	30	ns	

- NOTES: 1. All Read Cylce timing are referenced from last valid address to the first transitioning address.
 - 2. At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to device.
 - Transition is measured ±500mV from steady state voltage with specified loading in Load B.
 WE is High for READ cycle.


 - 5. Device is continuously selected, $\overline{CS} = V_{IL}$.
 - 6. Addresses valid prior to or coincident with $\overline{\text{CS}}$ transition low.
 - 7. This parameter is sampled and not 100% tested.



●TIMING WAVEFORM OF READ CYCLE NO. 1 4) 5)



●TIMING WAVEFORM OF READ CYCLE NO. 2 4) 6)




WRITE CYCLE


Item	Symbol	HM6167HLP-45		HM6167HLP-55		7 I : 4	
	Symbol	min	max	min	max	Unit	Notes
Write Cycle Time	twc	45	-	55	-	ns	(2)
Chip Selection to End of Write	tcw	40	T -	50	_	ns	†
Address Valid to End of Write	t _A w	40	-	50	-	ns	
Address Setup Time	tAS	0	-	0	-	ns	1
Write Pulse Width	tWP	25	-	35	_	ns	1
Write Recovery Time	twR	0	-	0		ns	1
Data Valid to End of Write	t _D w	25	_	25	-	ns	
Data Hold Time	tDH	0	_	0	*	ns	
Write Enable to Output in High Z	twz	0	25	0	25	ns	(3) (4
Output Active from End of Write	tow	0	-	0	_	ns	(3) (4)

- NOTES: 1. If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in a high impedance states.
 - 2. All Write Cycle timings are referenced from the last valid address to the first transitions address.
 - 3. Transition is measured ±500mV from steady state voltage with specified loading in Load B.
 - 4. This parameter is sampled and not 100% tested.

• TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE Controlled)



● TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS Controlled)




ELOW V_{CC} DATA RETENTION CHARACTERISTICS $(Ta=0^{\circ}C \text{ to } 70^{\circ}C)$

Parameter	Symbol	Test Condition	min	typ	max	Unit
V_{CC} for Data Retention	V_{DR}		2.0	_	-	v
D. D. G.	,	$\overline{CS} \ge V_{cc} - 0.2 \text{ V}$	_	-	20•	
Data Retention Current	I_{CCDR}	$V_{cc} \geq V_{cc} - 0.2 \mathrm{V}$ or	_	_	30**	μA
Chip Deselect to Data Retention Time	t _{CDR}	$0 V \le V_{i,j} \le 0.2 V$	0	_	_	ns
Operation Recovery Time	t _R		t RC C	_	_	ns

[△] tac - Read Cycle Time

◆LOW Vcc DATA RETENTION WAVEFORM



^{*} Vcc = 2.0 V * * Vcc = 3.0 V

HM6267P-35,HM6267P-45

Preliminary

16384-word x 1-bit High Speed Static CMOS RAM

FEATURES


- High Speed: Fast Access Time 35/45ns (max.)
- Low Power Standby and Low Power Operation

Standby: 0.1mW (typ.), Operation: 200mW (typ.)

- Single 5V Supply and High Density 20 Pin Package
- Completely Static Memory No Clock or Timing Strobe Required
- Equal Access and Cycle Time
- Directly TTL Compatible: All Input and Output

(DP-20)

PIN ARRANGEMENT



BLOCK DIAGRAM

A0	Memory Array 128×128	→ Vcc → GND
Din	Column I () Column Decoder	Dout Dout
WE	A11 A10 A9 A8 A7 A6 A5	

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit	
Voltage on Any Pin*	V_T	-0.5 to +7.0	v	
Power Dissipation	P_T	1.0	w	
Operating Temperature	Topr	0 to +70	°C	
Storage Temperature	T _{stg}	-55 to +125	°C	
Temperature Under Bias	Tbias	-10 to +85	°C	

^{*} with respect to GND.

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	min	typ	max	Unit
C 1 W - 14	Vcc	4.5	5.0	5.5	V
Supply Voltage	GND	0	0	0	V
I Waltara	V _{IH}	2.2	-	6.0	V
Input Voltage	V_{IL}	-3.0*	-	0.8	V

^{*} Pulse Width 20ns, DC: V_{IL} min = -0.5V

Note: The specifications of this device are subject to change without notice.

Please contact your nearest Hitachi's Sales Dept. regarding specifications.



 V_T min = -3.5V (Pulse width 20ns)

TRUTH TABLE

cs	WE	Mode	Vcc Current	Dout Pin	Ref. Cycle
Н	×	Not selected	IsB, IsB1	High-Z	
L	Н	Read	Icc	Dout	Read Cycle
L	L	Write	Icc	High-Z	Write Cycle

■ DC AND OPERATING CHARACTERISTICS⁽¹⁾ (V_{CC} = 5V ±10%⁽²⁾, GND = 0V, T_a = 0 to +70°C)

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	$ I_{LI} $	V_{CC} = 5.5V, V_{in} = GND to V_{CC}		_	10	μA
Output Leakage Current	ILO	$\overline{\text{CS}} = V_{IH}, V_{out} = \text{GND to } V_{CC}$		_	10	μΑ
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}} = V_{IL}$, Output Open		40	80(3)	mA
Standby Power Supply Current	I_{SB}	$\overline{\text{CS}} = V_{IH}$	_	10	20	mA
	I_{SB1}	$\overline{\text{CS}} \ge V_{CC}$ -0.2V, $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC}$ -0.2V	_	0.02	2	mA
Output Voltage	V_{OL}	$I_{OL} = 8 \text{mA}$	_	-	0.4	V
——————————————————————————————————————	V_{OH}	$I_{OH} = -4 \text{mA}$	2.4	-	-	V


Notes) 1. Typical limits are at V_{CC} = 5V, T_a = 25°C and specified loading. 2. V_{CC} = 5V±5% for 35ns version. 3. 100mA max. for 35ns version.

■ AC TEST CONDITIONS


Input pulse levels: GND to 3.0V Input rise and fall times: 5ns

Input and Output timing reference levels: 1.5V

Output load: See Figure



* Including scope and jig.



* Including scope and jig.

■ CAPACITANCE $(T_a = 25^{\circ}\text{C}, f = 1\text{MHz})$

Item	Symbol	typ.	max	Unit	Conditions
Input Capacitance	CIN	3	5	pF	V _{IN} = 0 V
Output Capacitance	Cour	5	7	pF	V _{0 U T} = 0 V

Note) This parameter is sampled and not 100% tested.


■ AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%^*$, $T_a = 0$ to 70° C, unless otherwise noted.)

READ CYCLE


Item	Symbol	HM6267P-35		HM62	267 P-4 5	TT	Notes
Item	Symbol	min	max	min	max	Unit	Notes
Read Cycle Time	tRC	35	_	45	_	ns	1
Address Access Time	t _{AA}	_	35	_	45	ns	
Chip Select Access Time	tACS		35	-	45	ns	
Output Hold from Address Change	t _{OH}	5	_	5	_	ns	
Chip Selection to Output in Low Z	t_{LZ}	5	_	5	_	ns	2, 3, 7
Chip Deselection to Output in High Z	t _{HZ}	0	30	0	30	ns	2, 3, 7
Chip Selection to Power Up Time	t_{PU}	0	_	0	_	ns	
Chip Deselection to Power Down Time	t _{PD}	_	20	-	30	ns	

^{*} V_{CC} = 5V ± 5% for 35ns version.

●TIMING WAVEFORM OF READ CYCLE NO. 1 4) 5)



●TIMING WAVEFORM OF READ CYCLE NO. 2 4) 6)



NOTES: 1. All Read Cylce timing are referenced from last valid address to the first transitioning address.


- 2. At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to device.
- Transition is measured ±500mV from steady state voltage with specified loading in Load B.
 WE is High for READ cycle.

- 5. Device is continuously selected, CS = V_{IL}.
 6. Addresses valid prior to or coincident with CS transition low.
- 7. This parameter is sampled and not 100% tested.


WRITE CYCLE

T40	Cumbal	HM62	267P-35	HM62	267P-45	Unit	Notes
Item	Symbol	min	max	min	max	Omi	Notes
Write Cycle Time	t _{WC}	35		45	_	ns	2
Chip Selection to End of Write	t _{CW}	30	_	40	_	ns	
Address Valid to End of Write	t_{AW}	30	_	40	_	ns	
Address Setup Time	t_{AS}	0	_	0	_	ns	
Write Pulse Width	t _{WP}	20	_	25	-	ns	
Write Recovery Time	t_{WR}	0	-	0	-	ns	
Data Valid to End of Write	t_{DW}	20	_	25	_	ns	
Data Hold Time	t _{DH}	0	-	0	_	ns	
Write Enabled to Output in High Z	t_{WZ}	0	20	0	25	ns	3, 4
Output Active from End of Write	tow	0		0		ns	3, 4

• TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE Controlled)



• TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS Controlled)



NOTES: 1. If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in a high impedance states.

- 2. All Write Cycle timings are referenced from the last valid address to the first transitions address.
- 3. Transition is measured ±500mV from steady state voltage with specified loading in Load B.
- 4. This parameter is sampled and not 100% tested.

HM6264P-10, HM6264P-12, HM6264P-15


8192-word x 8-bit High Speed Static CMOS RAM

■ FEATURES

Fast access Time 100ns/120ns/150ns (max.)
 Low Power Standby Standby: 0.1mW (typ.)
 Low Power Operation Operating: 200mW (typ.)

- Single +5V Supply
- Completely Static Memory. No clock or Timing Strobe Required
- Equal Access and Cycle Time
- Common Data Input and Output, Three State Output
- Directly TTL Compatible: All Input and Output
- Standard 28pin Package Configuration
- Pin Out Compatible with 64K EPROM HN482764

BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage *	Vт	-0.5 ** to +7.0	V
Power Dissipation	Pт	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature (Under Bias)	Tbias	-10 to +85	°C

^{*} With respect to GND, ** Pulse width 50ns: -3.0 V

(DP-28)

■ PIN ARRANGEMENT

- PIN AR	KANGEMEN	11
	$\neg \smile$	_
NC 1		28 Vcc
A ₁₂ 2		27 WE
A, 3		26 CS ₂
A ₆ 4		25 A ₈
A ₅ 5		24 A,
A ₄ 6		23 A, ,
A ₃ 7		22 <u>OE</u>
A ₂ 8		21 A ₁₀
A, 9		20 CS,
A ₀ 10		19 I/O ₈
I/O, 11		18 I/O,
I/O ₂ 12		17 I/O ₆
I/O ₃ 13		16 I/O ₅
GND 14		15 I/O ₄
_	(Top View)	_

TRUTH TABLE

WE	CS,	CS ₂	ŌĒ	Mode	I/O Pin	V _{CC} Current	Note
X	Н	X	X	Not Selected	High Z	ISB, ISB1	
X	X	L	X	(Power Down)	High Z	ISB, ISB2	
Н	L	Н	Н	Output Disabled	High Z	Icc, Icc1	
Н	L	Н	L	Read	Dout	Icc, Icc1	
L	L	Н	Н	Write	Din	Icc, Icc1	Write Cycle (1)
L	L	Н	L	WIIIC	Din	Icc, Icc1	Write Cycle (2)



■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	min	typ	max	Unit
Cumply Valtage	Vcc	4.5	5.0	5.5	V
Supply Voltage	GND	0	0	0	V
Innut Valtage	V_{IH}	2.2	_	6.0	V
Input Voltage	V_{IL}	-0.3*	-	0.8	V

^{*} Pulse Width 50ns: -3.0V

■ DC AND OPERATING CHARACTERISTICS (V_{CC} = 5V±10%, GND = 0V, T_a = 0 to +70°C)

Item	Symbol	Test Condition	min	typ*	max	Unit
Input Leakage Current	$ I_{LI} $	Vin=GND to VCC	_	_	2	μА
Output Leakage Current	ILO	$\overline{\text{CS1}}=V_{IH}$ or $\overline{\text{CS2}}=V_{IL}$ or $\overline{\text{OE}}=V_{IH}$ or $\overline{\text{WE}}=V_{IL}$, $V_{I/O}=\text{GND}$ to V_{CC}	_	-	2	μА
Operating Power Supply Current	Icc	CS1=V _{IL} , CS2=V _{IH} , I _{I/O} =0mA	-	40	80	mA
Average Operating Current	I _{CC1}	Min. cycle, duty=100%, $I_{I/O}$ =0mA	_	60	110	mA
	I_{SB}	CS1=V _{IH} or CS2=V _{IL}	_	1	3	mA
Standby Power Supply Current	I _{SB1**}	$\overline{\text{CS1}} \ge V_{CC} - 0.2 \text{V}, \text{CS2} \ge V_{CC} - 0.2 \text{V} \text{ or CS2} \le 0.2 \text{V}$	-	0.02	2	mA
	I _{SB2**}	CS2≦0.2V	-	0.02	2	m A
Output Voltage	V_{OL}	<i>IOL</i> = 2.1 mA	-	-	0.4	V
Output Voltage	Vон	IOH=-1.0mA	2.4	-	-	V

^{*} Typical limits are at V_{CC} =5.0V, T_a =25°C and specified loading.

■ CAPACITANCE (f = 1 MHz, $T_a = 25^{\circ}\text{C}$)

Item	Symbol	Test Condition	typ	max	Unit
Input Capacitance	Cin	$V_{in} = 0V$	÷	6	pF
Input/Output Capacitance	CI/O	$V_{I/O} = 0V$	-	8	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to $+70^{\circ}$ C)

• AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V

Input Rise and Fall Times: 10ns

Input and Output Timing Reference Level: 1.5V

Output Load: 1TTL Gate and $C_L = 100pF$ (including scope and jig)

• READ CYCLE


Item		Symbol	HM626	6 4P-1 0	HM62	54P-12	HM620	64P-15	Limit
Itein	Itein		min	max	min	max	min	max	Unit
Read Cycle Time		tRC	100	_	120		150	-	ns
Address Access Time		tAA	-	100	_	120	-	150	ns
Chip Selection to Output	CS1	tCO1	-	100	-	120	_	150	ns
	CS2	tCO2	-	100	-	120	_	150	ns
Output Enable to Output V	alid	toE	_	50	_	60	-	70	ns
Chip Selection to	CS1	tLZ1	10	-	10	_	15	_	ns
Output in Low Z	CS2	tLZ2	10	-	10	-	15	-	ns
Output Enable to Output in	ı Low Z	tolz	5	-	5	_	5	_	ns
Chip Deselection to	CS1	tHŻ1	0	35	0	40	0	50	ns
Output in High Z	CS2	tHZ2	0	35	0	40	0	50	ns
Output Disable to Output in High Z		tohz	0	35	0	40	0	50	ns
Output Hold from Address	Change	tOH	10	-	10	_	15	-	ns

NOTES: 1 t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

2 At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.

^{**} VIL min=-0.3V

• READ CYCLE




NOTE: 1) WE is high for Read Cycle


• WRITE CYCLE

•			HM62	5 4P -10	HM626	64P-12	HM626	64P-15	Unit
Item		Symbol	min	max	min	max	min	max	Onit
Write Cycle Time		t _{WC}	100		120	_	150	-	ns
Chip Selection to End of W	/rite	t _{CW}	80	_	85	_	100	_	ns
Address Setup Time		tAS	0	-	0	-	0	_	ns
Address Valid to End of Write		t _{AW}	80	-	85	-	100	_	ns
Write Pulse Width	Write Pulse Width		60	-	70	_	90	_	ns
Waita Danasani Timo	CS1, WE	t _{WR1}	5	_	5	_	10	_	ns
Write Recovery Time	CS2	twR2	15	-	15	_	15	-	ns
Write to Output in High Z		twHZ	0	35	0	40	0	50	ns
Data to Write Time Overlap t_{DW}		t _{DW}	40	-	50	_	60	-	ns
Data Hold from Write Time t_{DH}		t _{DH}	0	-	0	_	0	_	ns
\overrightarrow{OE} to Output in High Z t_{OHZ}		0	35	0	40	0	50	ns	
Output Active from End o	f Write	tow	5	-	5	-	10	_	ns

• WRITE CYCLE (1) (OE clock)




WRITE CYCLE (2) (OE Low Fix)




- NOTES: 1) A write occurs during the overlap of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high and \overline{WE} going low. A write ends at the earliest transition among $\overline{CS1}$ going high, CS2 going low and \overline{WE} going high. l_{WP} is measured from the beginning of write to the end of write.
 - 2) t_{CW} is measured from the later of $\overline{CS1}$ going low or CS2 going high to the end of write.
 - 3) t_{AS} is measured from the address valid to the beginning of write.
 - 4) t_{WR} is measured from the end of write to the address change. t_{WR1} applies in case a write ends at $\overline{\text{CSI}}$ or $\overline{\text{WE}}$ going high. t_{WR2} applies in case a write ends at CS2 going low.
 - 5) During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
 - 6) If CS1 goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
 - 7) Dout is the same phase of the latest written data in this write cycle.
 - 8) Dout is the read data of next address.
 - 9) If $\overline{CS1}$ is low and CS2 is high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.


SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. FREQUENCY




ACCESS TIME vs. LOAD CAPACITANCE




ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME vs. AMBIENT TEMPERATURE




INPUT LOW VOLTAGE vs. SUPPLY VOLTAGE




OUTPUT CURRENT vs. OUTPUT VOLTAGE



INPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE



OUTPUT CURRENT vs. OUTPUT VOLTAGE



HM6264FP-12,HM6264FP-15


8192-word x 8-bit High Speed Static CMOS RAM

■ FEATURES

- High Density Small-sized Packaged
- Projection Area Reduced to One-Thirds of Conventional DIP
- Thickness Reduced to a Half of Conventional DIP
- High Speed: Fast Access Time 120/150ns (max)
- Single 5V Supply
- Low Power Standby and Low Power Operation

Standby: 0.1mW (typ.), Operation: 200mW (typ.)

- Completely Static RAM: No clock nor Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Equal Access and Cycle Time



■ PIN ARRANGEMENT

- 1111	IIIAIAGEME	.14 1
NC 1		28 Vcc
A _{1 2} 2		27 WE
A, 3		26 CS ₂
A ₆ 4		25 A ₈
A_5 5		24 A,
A ₄ 6		23 A _{1 1}
A ₃ 7		22 ŌE
A ₂ 8		21 A ₁₀
A, 9		20 CS,
$A_0 \boxed{10}$		19 I/O ₈
I/O, 11		18 I/O,
I/O ₂ 12		17 I/O ₆
I/O ₃ 13		16 I/O ₅
GND 14		15 I/O ₄
_	(Top View)	_

■ BLOCK DIAGRAM

A3	Row Decoder
1/01	Column 1'O Input Data Column Decoder
VO ₈	Control An A1 A2 A9 A10
CS ₂ CS ₁	Timing Pulse Cen.
WE •	Read. Write Control
OE O	

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage *	$V_{\mathbf{T}}$	-0.5 ** to +7.0	V
Power Dissipation	PT	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature (Under Bias)	Tbias	-10 to +85	°C

^{*} With respect to GND. ** Pulse width 50ns: -3.0 V

■ TRUTH TABLE

	· · · · ·		-				
\overline{WE}	CS,	CS ₂	ŌĒ	Mode	I/O Pin	V _{CC} Current	Note
X	Н	X	X	Not Selected	High Z	ISB, ISB1	
X	X	L	Х	(Power Down)	High Z	ISB, ISB2	
Н	L	Н	Н	Output Disabled	High Z	Icc, Icc1	
Н	L	Н	L	Read	Dout	ICC, ICC1	
L	L	Н	Н	Write	Din	Icc, Icc1	Write Cycle (1)
L	L	Н	L	WILLE	Din	Icc, Icc1	Write Cycle (2)

X: H or L



■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	v
	GND	0	0	0	V
I V - 14	V _{IH}	2.2	_	6.0	v
Input Voltage	V_{IL}	-0.3*	_	0.8	V

^{*} Pulse Width 50ns: -3.0V

■ DC AND OPERATING CHARACTERISTICS (V_{CC} = 5V±10%, GND = 0V, T_a = 0 to +70°C)

Item	Symbol	Test Condition		typ*	max	Unit
Input Leakage Current	$ I_{LI} $	Vin=GND to VCC	-	-	2	μА
Output Leakage Current	I _{LO}	$\overline{\text{CS1}}=V_{IH}$ or $\overline{\text{CS2}}=V_{IL}$ or $\overline{\text{OE}}=V_{IH}$ or $\overline{\text{WE}}=V_{IL}$, $V_{I/O}=\text{GND}$ to V_{CC}	-	-	2	μА
Operating Power Supply Current	ICC	$\overline{\text{CS1}} = V_{IL}$, $\text{CS2} = V_{IH}$, $I_{I/O} = 0 \text{mA}$		40	80	mA
Average Operating Current	Icc1	Min. cycle, duty=100%, $I_{I/O}$ =0mA		60	110	mA
	I_{SB}	CS1=V _{IH} or CS2=V _{IL}	-	1	3	mA
Standby Power Supply Current	I _{SB1**}	$\overline{\text{CS1}} \ge V_{CC} - 0.2 \text{V}, \text{CS2} \ge V_{CC} - 0.2 \text{V} \text{ or CS2} \le 0.2 \text{V}$	_	0.02	2	mA
	ISB2**	CS2≦0.2V	-	0.02	2	mA
0	V_{OL}	IOL=2.1mA	-	-	0.4	V
Output Voltage	Vон	I _{OH} =-1.0mA	2.4	-	-	V

^{*} Typical limits are at V_{CC} =5.0V, T_a =25°C and specified loading.

■ CAPACITANCE (f = 1 MHz, $T_a = 25^{\circ}\text{C}$)

Item	Symbol	Test Condition	typ	max	Unit
Input Capacitance	Cin	$V_{in} = 0V$	-	6	pF
Input/Output Capacitance	C _{I/O}	$V_{I/O} = 0V$	_	8	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to $+70^{\circ}$ C)

• AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V Input Rise and Fall Times: 10ns

Input and Output Timing Reference Level: 1.5V

Output Load: 1TTL Gate and $C_I = 100pF$ (including scope and jig)

• READ CYCLE


Item		Sumbal	HM626	4FP-12	HM626	4FP-15	Unit
Item		Symbol	min	max	min	max	Oiii
Read Cycle Time	Read Cycle Time		120	_	150	_	ns
Address Access Time		t_{AA}	_	120	-	150	ns
Chip Selection to Output	CS1	t _{CO1}	_	120	_	150	ns
	CS2	t _{CO2}	_	120	-	150	ns
Output Enable to Output Valid	Output Enable to Output Valid		_	60	_	70	ns
Chip Selection to Output	CS1	t _{LZ1}	10	-	15	-	ns
in Low Z	CS2	t_{LZ2}	10	-	15	_	ns
Output Enable to Output in Low	Z	tolz	5	_	5	_	ns
Chip Deselection to Output	CS1	t _{HZ1}	0	40	0	50	ns
in High Z	CS2	t _{HZ2}	0	40	0	50	ns
Output Disable to Output in High Z		t _{OHZ}	0	40	0	50	ns
Output Hold from Address Change		t _{OH}	10	-	15	_	ns

NOTES: 1 t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

^{**} VIL min=-0.3V

² At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.

• READ CYCLE




NOTE: 1) WE is high for Read Cycle


• WRITE CYCLE

Item		Symbol	HM626	64FP-12	HM626	4FP-15	Unit
Item		Syllibol	min	max	min	max	Unit
Write Cycle Time		t _{WC}	120	_	150	_	ns
Chip Selection to End of Write		t _{CW}	85	_	100	_	ns
Address Setup Time		t_{AS}	0	_	0	_	ns
Address Valid to End of Write		t_{AW}	85	_	100	-	ns
Write Pulse Width		t _{WP}	70	_	90	_	ns
Write Recovery Time	CS1, WE	t _{WR1}	55	-	10	_	ns
write Recovery Time	CS2	twR2	15	_	15	-	ns
Write to Outputiin High Z		t _{WHZ}	0	40	0	50	ns
Data to Write Time Overlap		t_{DW}	50	_	60	_	ns
Data Hold from Write Time		t _{DH}	0	_	0	_	ns
OE to Output in High Z		^t OHZ	0	40	0	50	ns
Output Active from End of Write		t _{OW}	5	_	10	_	ns

• WRITE CYCLE (1) (OE clock)



• WRITE CYCLE (2) (OE Low Fix)



- NOTES: 1) A write occurs during the overlap of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high and \overline{WE} going low. A write ends at the earliest transition among $\overline{CS1}$ going high, CS2 going low and \overline{WE} going high. IWP is measured from the beginning of write to the end of write.
 - t_{CW} is measured from the later of CS1 going low or CS2 going high to the end of write.
 - 3) t_{AS} is measured from the address valid to the beginning of write.
 - 4) t_{WR} is measured from the end of write to the address change. t_{WR1} applies in case a write ends at $\overline{\text{CS1}}$ or $\overline{\text{WE}}$ going high. t_{WR2} applies in case a write ends at CS2 going low.
 - 5) During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
 - 6) If $\overline{\text{CS1}}$ goes low simultaneously with $\overline{\text{WE}}$ going low or after $\overline{\text{WE}}$ going low, the outputs remain in high impedance state.
 - 7) Dout is the same phase of the latest written data in this write cycle.
 - 8) Dout is the read data of next address.
 - 9) If CS1 is low and CS2 is high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.

HM6264LP-10, HM6264LP-12 HM6264LP-15

8192-word x 8-bit High Speed Static CMOS RAM

■ FEATURES

• Fast access Time

100ns/120ns/150ns (max.)

Low Power Standby

Standby: 0.01mW (typ.)

Low Power Operation


Operating: 200mW (typ.)

- Capability of Battery Back-up Operation
- Single +5V Supply
- Completely Static Memory. No clock or Timing Strobe Required
- Equal Access and Cycle Time
- Common Data Input and Output, Three State Output

Directly TTL Compatible: All Input and Output Standard 28pin Package Configuration Pin Out Compatible with 64K EPROM HN482764

MANAMAN (DP-28)

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage *	Vт	-0.5 ** to +7.0	V
Power Dissipation	PT	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature (Under Bias)	Tbias	-10 to +85	°C

^{*} With respect to GND. ** Pulse width 50ns: -3.0V

■ TRUTH TABLE

WE	CS.	CS.	ŌĒ	Mode	I/O Pin	V _{CC} Current	Note
X	Н	X	X	Not Selected	High Z	ISB, ISB1	
X	X	L	X	(Power Down)	High Z	ISB, ISB2	
Н	L	Н	Н	Output Disabled	High Z	Icc, Icc1	
Н	L	Н	L	Read	Dout	Icc, Icc1	
L	L	Н	Н	Write	Din	Icc, Icc1	Write Cycle (1)
L	L	Н	L	wille	Din	Icc, Icc1	Write Cycle (2)

X: H or L

■ PIN ARRANGEMENT

		٦
NC 1	\circ	28 Vcc
A ₁₂ 2		27 WE
A_{7} 3		26 CS ₂
A ₆ 4		25 A ₈
A ₅ 5		24 A,
A ₄ 6		23 A _{1 1}
A ₃ 7		22 ŌĒ
A ₂ 8		21 A ₁₀
A, 9		20 CS,
$A_0 \boxed{10}$		19 I/O ₈
I/O, 11		18 I/O,
I/O ₂ 12		17 I/O ₆
I/O ₃ 13		16 I/O _s
GND 14		15 I/O ₄
	(Top View)	

■ RECOMMENDED DC OPERATING CONDITIONS ($T_q = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Supply Voltage	GND	0	0	0	V
Innut Valtage	V _{IH}	2.2	-	6.0	V
Input Voltage	V_{IL}	-0.3*	_	0.8	V

^{*} Pulse Width 50ns: -3.0V

■ DC AND OPERATING CHARACTERISTICS (V_{CC} = 5V±10%, GND = 0V, T_a = 0 to +70°C)

Item	Symbol	Test Condition		typ*	max	Unit
Input Leakage Current	$ I_{LI} $	V_{in} =GND to V_{CC}		-	2	μА
Output Leakage Current	ILO	$\overline{\text{CS1}}=V_{IH}$ or $\overline{\text{CS2}}=V_{IL}$ or $\overline{\text{OE}}=V_{IH}$ or $\overline{\text{WE}}=V_{IL}$, $V_{I/O}=\text{GND}$ to V_{CC}	_	-	2	μA
Operating Power Supply Current	Icc	$\overline{\text{CS1}} = V_{IL}$, CS2= V_{IH} , $I_{I/O} = 0$ mA		40	80	mA
Average Operating Current	Icc1	Min. cycle, duty=100%, $I_{I/O}$ =0mA		60	110	mA
	I_{SB}	CS1=V _{IH} or CS2=V _{IL}	_	1	3	mA
Standby Power Supply Current	I _{SB1} **	$\overline{\text{CS1}} \ge V_{CC} - 0.2\text{V}, \text{CS2} \ge V_{CC} - 0.2\text{V} \text{ or } \text{CS2} \le 0.2\text{V}$	_	2	100	μА
	ISB2**	CS2≦0.2V	-	2	100	μΑ
Output Voltage	V_{OL}	<i>IOL</i> = 2.1 mA	-	-	0.4	V
Output Voltage	Vон	IOH=-1.0mA	2.4	-	-	V

^{*} Typical limits are at V_{CC} =5.0V, T_a =25°C and specified loading.

■ CAPACITANCE (f = 1 MHz, $T_a = 25^{\circ}\text{C}$)

Item	Symbol	Test Condition	typ	max	Unit
Input Capacitance	Cin	$V_{in} = 0V$	-	6	pF
Input/Output Capacitance	C _{I/O}	$V_{I/O} = 0V$	_	8	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC} = 5V\pm10\%$, $T_a = 0$ to $+70^{\circ}$ C)

• AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V Input Rise and Fall Times: 10ns

Input and Output Timing Reference Level: 1.5V

Output Load: 1TTL Gate and $C_L = 100pF$ (including scope and jig)

• READ CYCLE


Item		Symbol	HM6264LP-10		HM6264LP-12		HM6264LP-15		11:
			min	max	min	max	min	max	Unit
Read Cycle Time		tRC	100	-	120	_	150	-	ns
Address Access Time		tAA	-	100	-	120	-	150	ns
Chip Selection to Output	CS1	tCO1	-	100	-	120	_	150	ns
	CS2	tCO2	_	100	-	120	_	150	ns
Output Enable to Output Valid		toE	_	50	-	60	_	70	ns
Chip Selection to Output in Low Z	CS1	tLZ1	10	-	10	-	15	_	ns
	CS2	tLZ2	10	_	10	-	15	_	ns
Output Enable to Output in Low Z		tolz	5	-	5	-	5	-	ns
Chip Deselection to Output in High Z	CS1	tHZ1	0	35	0	40	0	50	ns
	CS2	tHZ2	0	35	0	40	0	50	ns
Output Disable to Output in High Z		tohz	0	35	0	40	0	50	ns
Output Hold from Address Change		tон	10	_	10	-	15	_	ns

NOTES: $1\ t_{HZ}$ and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

2 At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.

^{**} VIL min=-0.3V

• READ CYCLE




NOTE: 1) WE is high for Read Cycle


• WRITE CYCLE

Item		Symbol	HM6264LP-10		HM6264LP-12		HM6264LP-15		T.L. in
			min	max	min	max	min	max	Unit
Write Cycle Time		twc	100	-	120	_	150	-	ns
Chip Selection to End of Write		tcw	80	_	85	-	100	_	ns
Address Setup Time		tAS	0	-	0	_	0	<u> </u>	ns
Address Valid to End of Write		t _A w	80	-	85	-	100	_	ns
Write Pulse Width		t WP	60	_	70	_	90	-	ns
Write Recovery Time	CS1, WE	twri	5	-	5	-	10	-	ns
	CS2	twR2	15	-	15	-	15	-	ns
Write to Output in High Z		twHZ	0	35	0	40	0	50	ns
Data to Write Time Overlap to W		tDW	40	-	50	_	60	_	ns
Data Hold from Write Time t _{DH}		t _{DH}	0	-	0	-	0	-	ns
OE to Output in High Z to H		tohz	0	35	0	40	0	50	ns
Output Active from End of Write tow		tow	5	-	5	_	10	-	ns

WRITE CYCLE (1) (OE clock)



• WRITE CYCLE (2) (OE Low Fix)




- NOTES: 1) A write occurs during the overlap of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high and \overline{WE} going low. A write ends at the earliest transition among $\overline{CS1}$ going high, CS2 going low and \overline{WE} going high, t_{WP} is measured from the beginning of write to the end of write.
 - t_{CW} is measured from the later of CS1 going low or CS2 going high to the end of write.
 - 3) t_{AS} is measured from the address valid to the beginning of write.
 - 4) t_{WR} is measured from the end of write to the address change. t_{WR1} applies in case a write ends at $\overline{\text{CS1}}$ or $\overline{\text{WE}}$ going high. t_{WR2} applies in case a write ends at CS2 going low.
 - 5) During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
 - 6) If CS1 goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
 - 7) Dout is the same phase of the latest written data in this write cycle.
 - 8) Dout is the read data of next address.
 - 9) If CS1 is low and CS2 is high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.

■ LOW V_{CC} DATA RETENTION CHARACTERISTICS (T_a = 0 to +70 °C)


Item	Symbol	Test Condition	min	typ	max	Unit
W. C. D. t. D. t. ation	V_{DR1}	$\overline{\text{CS1}} \ge V_{CC} - 0.2\text{V}, \text{CS2} \ge V_{CC} - 0.2\text{V} \text{ or CS2} \le 0.2\text{V}$	2.0	_	-	V
V _{CC} for Data Retention	V_{DR2}	CS2 ≤ 0.2V	2.0		_	V
Data Retention Current	I_{CCDR1}	$V_{CC} = 3.0 \text{V}, \overline{\text{CS1}} \ge V_{CC} - 0.2 \text{V}, \\ \text{CS2} \ge V_{CC} - 0.2 \text{V} \text{ or CS2} \le 0.2 \text{V}$	_	1	50*	μΑ
Data Retention Current	I _{CCDR2}	$V_{CC} = 3.0 \text{V}, \text{CS2} \leq 0.2 \text{V}$	_	1	50*	μА
Chip Deselect to Data Retention Time	t_{CDR}	See Retention Waveform	0	-		ns
Operation Recovery Time	t_R		t_{RC}^{**}	_		ns

^{*} V_{IL} min = -0.3V, 20 μ A max at T_a =0~40°C

• LOW Vcc DATA RETENTION WAVEFORM (1) (CS1 Controlled)




• LOW V_{cc} DATA RETENTION WAVEFORM (2) (CS2 Controlled)




NOTE: In Data Retention Mode, CS2 controls the Address, \overline{WE} , $\overline{CS1}$, \overline{OE} and Din buffer. If CS2 controls data retention mode, Vin for these inputs can be in the high impedance state. If $\overline{CS1}$ controls the data retention mode, CS2 must satisfy either $\overline{CS2} \geq Vcc-0.2V$ or $\overline{CS2} < 0.2V$. The other input levels (address, \overline{WE} , \overline{OE} , $\overline{I/O}$) can be in the high impedance state.

^{**} t_{RC} = Read Cycle Time


SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. FREQUENCY




ACCESS TIME vs.
LOAD CAPACITANCE




ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME vs. AMBIENT TEMPERATURE




INPUT LOW VOLTAGE vs. SUPPLY VOLTAGE




OUTPUT CURRENT vs. OUTPUT VOLTAGE




STANDBY CURRENT vs. AMBIENT TEMPERATURE




INPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE



OUTPUT CURRENT vs. OUTPUT VOLTAGE



STANDBY CURRENT VS.



HM6264LFP-12,HM6264LFP-15

8192-word x 8-bit High Speed Static CMOS RAM


■ FEATURES

- High Density Small-sized Packaged
- Projection Area Reduced to One-Thirds of Conventional DIP
- Thickness Reduced to a Half of Conventional DIP
- High Speed: Fast Access Time 120/150ns (max)
- Single 5V Supply
- Low Power Standby and Low Power Operation

Standby: 10µW (typ.), Operation: 200mW (typ.)

- Capability of Battery Back-up Operation
- Completely Static RAM: No clock nor Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Equal Access and Cycle Time

■ BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage *	Vт	-0.5 ** to +7.0	V
Power Dissipation	Pт	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature (Under Bias)	Tbias	-10 to +85	°C


■ TRUTH TABLE

WE	CS,	CS,	ŌĒ	Mode	I/O Pin	V _{CC} Current	Note
×	Н	X	X	Not Selected	High Z	ISB, ISB1	
X	×	L	X	(Power Down)	High Z	/SB, /SB2	
Н	L	Н	Н	Output Disabled	High Z	Icc, Icc1	
Н	L	Н	L	Read	Dout	Icc, Icc1	
L	L	Н	Н	337 :	Din	Icc, Icc1	Write Cycle (1)
L	L	Н	L	Write	Din	Icc, Icc1	Write Cycle (2)

X: H or L



■ PIN ARRANGEMENT





■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Supply Voltage	GND	0	0	0	v
Immus Valsaca	V_{IH}	2.2	-	6.0	v
Input Voltage	V_{IL}	-0.3*	_	0.8	V

^{*} Pulse Width 50ns: -3.0V

■ DC AND OPERATING CHARACTERISTICS (V_{CC} = 5V±10%, GND = 0V, T_a = 0 to +70°C)

Item	Symbol	Test Condition	min	typ*	max	Unit
Input Leakage Current	$ I_{LI} $	Vin=GND to VCC	-	_	2	μА
Output Leakage Current	I _{LO}	$\overline{\text{CS1}}=V_{IH}$ or $\overline{\text{CS2}}=V_{IL}$ or $\overline{\text{OE}}=V_{IH}$ or $\overline{\text{WE}}=V_{IL}$, $V_{I/O}=\text{GND}$ or V_{CC}	_	-	2	μА
Operating Power Supply Current	I_{CC}	$\overline{\text{CS1}}=V_{IL}$, CS2= V_{IH} , $I_{I/O}=0$ mA		40	80	mA
Average Operating Current	I _{CC1}	Min. cycle, duty=100%, $I_{I/O}$ =0mA	_	60	110	mA
	I_{SB}	CS1=V _{IH} or CS2=V _{IL}	_	1	3	mA
Standby Power Supply Current	I _{SB1**}	$\overline{\text{CS1}} \ge V_{CC} - 0.2 \text{V}$, $\text{CS2} \ge V_{CC} - 0.2 \text{V}$ or $\text{CS2} \le 0.2 \text{V}$		2	100	μА
	I _{SB2**}	CS2≦0.2V	_	2	100	μA
Output Voltage	V_{OL}	IOL=2.1mA		-	0.4	v
Output Voltage	Vон	IOH=-1.0mA	2.4	_	_	v

^{*} Typical limits are at V_{CC} =5.0V, T_a =25°C and specified loading.

■ CAPACITANCE (f = 1 MHz, $T_a = 25^{\circ}\text{C}$)

Item	Symbol	Test Condition	typ	max	Unit
Input Capacitance	Cin	$V_{in} = 0V$	_	6	pF
Input/Output Capacitance	C _{I/O}	$V_{I/O} = 0V$	-	8	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC} = 5V\pm10\%$, $T_a = 0$ to $+70^{\circ}$ C)

• AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V

Input Rise and Fall Times: 10ns

Input and Output Timing Reference Level: 1.5V

Output Load: 1TTL Gate and C_L = 100pF (including scope and jig)

• READ CYCLE


Item		Symbol	HM6264	4LFP-12	HM6264	LFP-15	Unit
		Symbol	min	max	min	max	7 Unit
Read Cycle Time		t_{RC}	120	_	150	_	ns
Address Access Time		t_{AA}	_	120	_	150	ns
Chip Selection to Output	CS1	t _{CO1}	_	120	_	150	ns
emp selection to output	CS2	t_{CO2}	-	120	_	150	ns
Output Enable to Output Valid		t _{OE}	_	60	_	70	ns
Chip Selection to Output	CS1	t_{LZ1}	10	_	15	-	ns
in Low Z	CS2	t_{LZ2}	10	_	15	_	ns
Output Enable to Output in Low	Z	t_{OLZ}	5	_	5	_	ns
Chip Deselection to Output	CS1	t_{HZ1}	0	40	0	50	ns
in High Z	CS2	t_{HZ2}	0	40	0	50	ns
Output Disable to Output in High Z		t _{OHZ}	0	40	0	50	ns
Output Hold from Address Chang	ge	t _{OH}	10	_	15	-	ns

NOTES: 1 t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

^{**} VIL min=-0.3V

² At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.

• READ CYCLE




NOTE: 1) WE is high for Read Cycle


• WRITE CYCLE

T4		Symbol	HM6264LFP-12		HM6264	4LFP-15	Unit
Item	Item		min	max	min	max	Unit
Write Cycle Time		t _{WC}	120	_	150	-	ns
Chip Selection to End of Write		t _{CW}	85	_	100	_	ns
Address Setup Time		t_{AS}	0	_	0	_	ns
Address Valid to End of Write		t_{AW}	85	_	100	-	ns
Write Pulse Width		t _{WP}	70	_	90	_	ns
Weite December Time	CS1, WE	t _{WR1}	5	_	10	-	ns
Write Recovery Time	CS2	t _{WR2}	15	=	15	_	ns
Write to Output in High Z		twHZ	0	40	0	50	ns
Data to Write Time Overlap		t_{DW}	50		60	_	ns
Data Hold from Write Time		t_{DH}	0	_	0	_	ns
OE to Output in High Z		toHZ	0	40	0	50	ns
Output Active from End of Write)	tow	5	_	10	_	ns

WRITE CYCLE (1) (OE clock)



• WRITE CYCLE (2) (OE Low Fix)




- NOTES: 1) A write occurs during the overlap of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high and \overline{WE} going low. A write ends at the earliest transition among $\overline{CS1}$ going high, CS2 going low and \overline{WE} going high. f_{WP} is measured from the beginning of write to the end of write.
 - t_{CW} is measured from the later of CS1 going low or CS2 going high to the end of write.
 - 3) t_{AS} is measured from the address valid to the beginning of write.
 - 4) t_{WR} is measured from the end of write to the address change. t_{WR1} applies in case a write ends at CS1 or WE going high. t_{WR2} applies in case a write ends at CS2 going low.
 - 5) During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
 - 6) If CS1 goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
 - 7) Dout is the same phase of the latest written data in this write cycle.
 - 8) Dout is the read data of next address.
 - 9) If CS1 is low and CS2 is high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.

■ LOW V_{CC} DATA RETENTION CHARACTERISTICS (T_a = 0 to +70 °C)


Item	Symbol	Test Condition	min	typ	max	Unit
V _{CC} for Data Retention	V_{DR1}	$\overline{\text{CS1}} \ge V_{CC} - 0.2\text{V}, \text{CS2} \ge V_{CC} - 0.2\text{V} \text{ or } \text{CS2} \le 0.2\text{V}$	2.0	-	-	v
- CC for Data Retention	V_{DR2}	$CS2 \leq 0.2V$	2.0	-	- ·	V
Data Retention Current	I _{CCDR1}	$V_{CC} = 3.0 \text{V}, \overline{\text{CS1}} \ge V_{CC} - 0.2 \text{V}, \\ \text{CS2} \ge V_{CC} - 0.2 \text{V} \text{ or CS2} \le 0.2 \text{V}$	-	1	50*	μА
	I _{CCDR2}	$V_{CC} = 3.0 \text{V}, \text{CS2} \le 0.2 \text{V}$	-	1	50*	μА
Chip Deselect to Data Retention Time	t _{CDR}	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t_R		t_{RC}^{**}	-	-	ns

^{*} V_{IL} min = -0.3V, $20\mu A$ max at T_a =0 ~ 40° C.

• LOW Vcc DATA RETENTION WAVEFORM (1) (CS1 Controlled)



• LOW Vcc DATA RETENTION WAVEFORM (2) (CS2 Controlled)



NOTE: In Data Retention Mode, CS2 controls the Address, \overline{WE} , $\overline{CS1}$, \overline{OE} and Din buffer. If CS2 controls data retention mode, Vin for these inputs can be in the high impedance state. If $\overline{CS1}$ controls the data retention mode, CS2 must satisfy either CS2 \geq Vcc-0.2V or CS2 \leq 0.2V. The other input levels (address, \overline{WE} , \overline{OE} , I/O) can be in the high impedance state.

^{**} t_{RC} = Read Cycle Time

HM6287P/HM6287CG Series

Under Development

65536-word x 1-bit High Speed Static CMOS RAM

■ FEATURES

- High Speed: Fast Access Time 55/70ns (max.)
- Low Power Standby and Low Power Operation


Standby: 0.1mW (typ.), Operation: 300mW (typ.)

- Single 5V Supply
- Completely Static Memory

No Clock or Timing Strobe Required

- Equal Access and Cycle Time
- Directly TTL Compatible: All Inputs and Output


BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Rating	Unit
Voltage on Any Pin*	V_T	-0.5 to +7.0	v
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature**	T _{stg}	-65 to +150	°C
Temperature Under Bias	Tbias	-10 to +85	°C

^{*} with respect to GND. $V_{T min}$ = -3.5V (Pulse width 20ns) ** -55 to +125°C for Plastic DIP




PIN ARRANGEMENT

HM6287P Series



HM6287CG Series



HM6287LP Series

Under Development


65536-word x 1-bit High Speed Static CMOS RAM

- **FEATURES**
- High Speed: Fast Access Time 55/70ns (max.)
- Low Power Standby and Low Power Operation
 Standby: 10µW (typ.), Operation: 300mW (typ.)
- Capability of Battery Back-up Operation
- Single 5V Supply
- Completely Static Memory

No Clock or Timing Strobe Required

- Equal Access and Cycle Time
- Directly TTL Compatible: All Inputs and Output


■ BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin*	V_T	-0.5 to +7.0	v
Power Dissipation	P_T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Temperature Under Bias	Tbias	-10 to +85	°C

^{*} with respect to GND. $V_T \min = -3.5 \text{V}$ (Pulse width 20ns)



■ PIN ARRANGEMENT



HM65256P Series

Under Development

32768-word x 8-bit High Speed Pseudo Static CMOS RAM

The HM65256P is a 32,768-words x 8-bits, high speed, pseudo static CMOS Random Access memory.

This new breed of pseudo static RAM utilizes HITACHI's doublelayers CMOS technology and advanced circuit techniques for high performance and high functional density.

The HM65256P is offered in a standard 600 mil 28 pin dual-in-line plastic package, and guaranteed for operation from 0° C to 70° C at the condition of 5-V single power supply with ±10% tolerances.


All inputs and outputs are compatible with high performance logic families, such as Schottky TTL.

As for refresh functions, including address refresh, refresh control function available on 22 pin provides automatic and self-refresh modes.


FEATURES

- Organized as 32768-words x 8-bits
- Single 5V Power Supply
- High Speed · · · · · Access Time 150/200ns (max).
- Control on Pin-22 for automatic and self reflesh
- Equal access and cycle time
- All inputs and outputs TTL compatible
- 22 pin function

C S	OE /RFSH
Н	RFSH
I.	ŌĒ



■ PIN ARRANGEMENT



MOS DYNAMIC RAM


HM48416AP-12, HM48416AP-15 HM48416AP-20

16384-word X 4-bit Dynamic Random Access Memory

- **FEATURES**
- 16384-word x 4-bit Organization
- Single 5V (±10%)
- Low Power; 303mW Active, 20mW Standby
- High speed: Access Time 120ns/150ns/200ns (max)
- Page mode capability
- Output data controlled by CAS, OE
- TTL compatible
- 128 refresh cycles (A₀ ~ A₆, 2ms)

HM48416AP-12, HM48416AP-15, HM48416AP-20 (DP-18)

■ PIN ARRANGEMENT



$A0 \sim A7$	Address Inputs
CAS	Column Address Strobe
I/O1~I/O4	Data In/Data Out
OE	Output Enable
RAS	Row Address Strobe
WRITE	Read/Write Input
V_{CC}	Power (+5V)
V_{SS}	Ground

■ BLOCK DIAGRAM

WE • R/W Clock	R W Switch	OE clock Generator
RAS Clock Generator CAS CAS Clock Generator (A0-A7	I.0	Data out Buffers 1.01-1.04 Data in Buffers
A dddress Buffers	$ \begin{array}{c c} & & & \\ $	V_{SS} V_{NB} Generator

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply Voltage relative to V_{SS}	V _{CC}	-1.0 to $+7.0$	V
Short Circuit Output Current	Iout	50	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperatue	T _{stg}	-55 to +125	°C

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
Input Voltage	V_{IH}	2.4	_	6.5	v
	V_{IL}	-1.0	_	0.8	v

Note All voltages referenced to V_{SS} .

■ DC ELECTRICAL CHARACTERISTICS (Ta=0 to 70°C, $V_{CC}=5V\pm10\%$, $V_{SS}=0V$)

Paramater			3416AP 12		416AP 15		416AP 20	Unit	Notes
	ļ	min	max	min	max	min	max		
Operating Current (\overline{RAS} , \overline{CAS} Cycling: t_{RC} =min)	I_{CC1}	_	60	-	55	_	45	mA	1, 2
Standby Current (RAS=V _{IH} , Dout=High Impedance)	I_{CC2}	_	3.5	-	3.5	_	3.5	mA	
Refresh Current (RAS Cycling, $\overline{CAS} = V_{IH}$, $t_{RC} = \min$)	I_{CC3}	_	42		38	-	33	mA	2
Standby Current (RAS=V _{IH} , Dout Enable)	I_{CC5}	_	5.5		5.5	-	5.5	mA	1
Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{CAS} Cycling; t_{PC} =min)	I _{CC6}	-	42	-	38	-	33	mA	1, 2
Input Leakage $(0 < V_{in} < 6.5 \text{V})$	I_{LI}	-10	10	-10	10	-10	10	μA	
Output Leakage (Dout is disabled, $0 < V_{out} < 5.5 \text{V}$)	I_{LO}	-10	10	-10	10	-10	10	μA	
Output Levels High (Iout=-5mA)	VOH	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output Levels Low (Iout=4.2mA)	VOL	0	0.4	0	0.4	0	0.4	V	

Notes) 1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max is specified at the output open condition.

■ CAPACITANCE (V_{CC} =5V±10%, T_a =25°C)

	Parameter	Symbol	typ	max	Unit	Notes
	Address	C _{in1}	-	5	pF	1
Input Capacitance	RAS, CAS, WRITE, OE	C_{in2}	_	10	pF	1
Output Capacitance	Data In/Data out	$C_{I/O}$		10	pF	1, 2

Notes) 1. Capacitance mesured with Boonton Meter or effective capacitance measuring method.

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(Ta=0 \text{ to } 70^{\circ}\text{C}, V_{CC}=5\text{V}\pm10\%, V_{SS}=0\text{V})^{1), 10)}$

P	6 1 1	HM484	6AP-12	HM484	6AP-15	HM4841	16AP-20	Unit	Note
Parameter	Symbol	min	mas	min	max	min	max	Omi	Note
Random Read or Write Cycle Time	t_{RC}	230	_	260	-	330	_	ns	
Read-Write Cycle Time	t _{RWC}	320	-	360	-	450	_	ns	
Page Mode Cycle Time	t_{PC}	130	_	145	_	190	_	ns	
Access Time from RAS	t_{RAC}	_	120		150	_	200	ns	2, 3
Access Time from CAS	tCAC	-	60	_	75	-	100	ns	3, 4
Output Buffer Turn-off Delay referenced to CAS	t _{OFF1}		35	_	40		50	ns	5
Transition Time (Rise and Fall)	t_T	3	35	3	35	3	50	ns	6
RAS Precharge Time	t_{RP}	100	_	100	_	120		ns	
RAS Pulse Width	tRAS	120	10000	150	10000	200	10000	ns	
CAS Pulse Width	tCAS	60	10000	75	10000	100	10000	ns	
RAS to CAS Delay Time	tRCD	25	60	25	75	30	100	ns	7
RAS Hold Time	tRSH	60	_	75	_	100		ns	
CAS Hold Time	[†] CSH	120	_	150	_	200	_	ns	
CAS to RAS Precharge Time	tCRP	-10	-	-10		-10	_	ns	
Row Address Set-up Time	tASR	0	-	0		0		ns	
Row Address Hold Time	t _{RAH}	15	_	15	_	20	_	ns	
Column Address Set-up Time	tASC	0	_	0		0	_	ns	
Column Address Hold Time	‡CAH	20	_	25		30		ns	
Column Address Hold Time referenced to RAS	t _{AR}	80	_	100	_	130		ns	
Write Command Set-up Time	twcs	0		0	_	0		ns	8
Write Command Hold Time	twch	40	_	45		55		ns]

(to be continued)



^{2.} Current depends on cycle rate: maximum current is measured at the fastest cycle rate.

^{2.} $\overline{CAS}=V_{IH}$ to disable Dout.

Parameter	Symbol	HM484	16AP-12	HM4841	6AP-15	HM484	6AP-20	Unit	Note
r at affice (e)	Symbol	min	max	min	max	min	max	Unit	Note
Write Command Hold Time refferenced to RAS	twcr	100	_	120	_	155	-	ns	
Write Command Pulse Width	tWP	40	_	45	-	55	-	ns	
Write Command to RAS Lead Time	tRWL	40	_	45	_	55	_	ns	
Write Command to CAS Lead Time	tCWL	40	_	45	_	55	_	ns	
Data-in Set-up Time	t _{DS}	0	_	0	-	0	- 1	ns	9
Data-in Hold Time	tDH	40	_	45	-	55	- 1	ns	9
Data-in Hold Time refferenced to RAS	t _{DHR}	100	-	120	_	155	_	ns	
Read Command Set-up Time	tRCS	0		0	-	0	-	ns	
Read Command Hold Time refferenced to CAS	^t RCH	0	-	0	_	0	-	ns	
Read Command Hold Time refferenced to RAS	t _{RRH}	10	-	10	_	10	-	ns	
Refresh Period	tREF	_	2	-	2	_	2	ms	
CAS to WE Delay Time	t _{CWD}	105	_	125	_	160	_	ns	8
RAS to WE Delay Time	tRWD	165	_	200	_	260	-	ns	8
CAS Precharge Time (for Page-mode Cycle Only)	t _{CP}	60	_	60	-	80	-	ns	
CAS Precharge Time	t _{CPN}	35	_	40	-	50	- 1	ns	
RAS Precharge to CAS Hold Time	tRPC	0	_	0	_	0	_	ns	
Access Time from OE	tOAC		35	-	40	_	50	ns	3
Output Buffer Turn-off Delay refferenced to OE	t _{OFF2}	-	35	_	40	-	50	ns	5
OE to Data-in Delay Time	todd	35	-	40	-	50	-	ns	11

Notes:


- 1. AC measurements assume $t_T = 5$ ns.
- 2. Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 5. t_{OFF1} (max) and t_{OFF2} (max) define the time at which the output achieves the open circuit condition.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 7. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- t_{WCS}, t_{CWD} and t_{RWD} are not restrictive operating parameters.

They are included in the data sheet as electrical characteristics only; if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data output pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min) the cycle is a read-write cycle and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


- These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- An initial pause of 100µs is required after power-up followed by a minimum of 8 initialization cycles.
- In delayed write or read-modify-write cycles, OE must disable output buffers prior to applying data to the device.

TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle



Delayed Write Cycle




Read Modify Write Cycle




197


• Page Mode Read Cycle



Page Mode Write Cycle



RAS Only Refresh Cycle



*OE, WE: Don't care

Don't care

HM4864-2, HM4864-3 HM4864P-2, HM4864P-3

65536-word × 1-bit Dynamic Random Access Memory

The HM4864 is a 65,536-words by 1-bit, MOS random access memory circuit fabricated with HITACHI's double-poly N-channel silicon gate process for high performance and high functional density. The HM4864 uses a single transistor dynamic storage cell and dynamic control circuitry to achieve high speed and low power dissipation.

Multiplexed address inputs permit the HM4864 to be packaged in a standard 16 pin DIP on 0.3 inch centers.


This package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of +5V with ±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs, on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of this memory system. The HM4864 also incorporates several flexible timing/operating modes.

In addition to the usual read,write, and read-modify-write cycles, the HM4864 is capable of delayed write cycles, page-mode operation and \overline{RAS} -only refresh.


Proper control of the clock inputs (RAS, CAS, and WE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

■ FEATURES

- Recognized industry standard 16-pin configuration
- 150ns access time, 270ns cycle time (HM4864-2, HM4864P-2)
- 200ns access time, 335ns cycle time (HM4864-3, HM4864P-3)
- Single power supply of $+5V\pm10\%$ with a built-in V_{BB} generator
- Low Power; 330 mW active. 20 mW standby (max)
- The inputs TTL compatible, low capacitance, and protected against static charge
- Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary
- Common I/O capability using "early write" operation
- Read-Modify-Write, RAS-only refresh, and Page-mode capability
- 128 refresh cycle




PIN ARRANGEMENT



(Top View)

A o - A 7	Address Inputs
CAS	Column Address Strobe
Din	Data In
Dout	Data Out
RAS	Row Address Strobe
WE	Read/Write Input
V_{cc}	Power (+5V)
Vss	Ground
A o - A 6	Refresh Address Input

FUNCTIONAL BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative

to V_{SS} -1.0 to +7V

Operating Temperature, Ta

(Ambient) 0 to +70°C

Storage Temperature

(Ambient) -65 to +150°C (Cerdip)

-55 to +125°C (Plastic)

Short-circuit Output Current . 50 mA Power Dissipation 1 W

RECOMMENDED DC OPERATING CONDITIONS (Ta=0 to $+70^{\circ}$ C)

Parameter	Symbol	min	typ	max	Unit	Notes
Supply Voltage	V_{cc}	4.5	5.0	5.5	V	
	V_{ss}	0	0	0	V	1 1
Input High Voltage	V_{IH}	2.4	norme	6.5	V	1
Input Low Voltage	V _{IL}	-1.0	_	0.8	V	1

DC ELECTRICAL CHARACTERISTICS (Ta=0 to $+70^{\circ}$ C, $V_{cc}=5V\pm10\%$, $V_{ss}=0V$)

Parameter	Symbol	min	max	Unit	Notes
OPERATING CURRENT Average Power Supply Operating Current (RAS, CAS Cycling; t _{RC} =min.)	Icc 1	_	60	m A	2, 4
STANDBY CURRENT Power Supply Standby Current ($\overline{RAS} = V_{IB_n}$ Dout = High Impedance)	Icc 2	_	3.5	m A	2
REFRESH CURRENT Average Power Supply Current, Refresh Mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IB}$; $t_{RC} = \min$.)	I _{cc3}	_	45	m A	2, 4
PAGE MODE CURRENT Average Power Supply Current, Page-mode Operation $(\overline{RAS} - V_{tL}, \overline{CAS})$ Cycling; $t_{PC} = \min(1)$	Icc4	_	45	m A	2, 4
INPUT LEAKAGE Input ($V_m=0$ to $\pm 6.5 {\rm V}$, all other pins not under test $\pm 0.0 {\rm V}$)	I.u	-10	10	μA	
OUTPUT LEAKAGE Output Leakage Current (Dout is disabled, Voset = 0 to +5.5V)	I_{Lo}	-10	10	μA	3
OUTPUT LEVELS Output High (Logic 1) Voltage ($I_{out} = -5 \mathrm{mA}$) Output Low (Logic 0) Voltage ($I_{out} = 4.2 \mathrm{mA}$)	$V_{OH} = V_{OL}$	2.4	V _{CC} 0.4	V V	

NOTES

1. All voltages referenced to V_{SS} .

2. I_{CC} depends on output loading condition when the device is selected. I_{CC} max. is specified at the output open condition.

3. I_{LO} consists of leakage current only.

4. Current depends on cycle rate: maximum current is measured at the fastest cycle rate.

■ AC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	typ	max	Unit	Notes
Input Capacitance (Ao-Ar, Din)	C. n 1	_	7	pF	1
Input Capacitance (RAS, CAS, WE)	C1n 2	_	10	pF	1
Output Capacitance (Dout)	Cout	_	7	pF	1, 2

NOTES

1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{OUT}.

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS 13, 25

 $(Ta=0 \text{ to } +70^{\circ}\text{C}, V_{cc}=5\text{V}\pm10\%, V_{ss}=0\text{V})$

Panamatan	Sumb-1	HM 4864	1-2/P-2	HM 4864-3/P-3		Unit	Note -
Parameter	Symbol	min	max	min	max	Unit	Notes
Random Read or Write Cycle Time	t _{RC}	270	_	335	-	ns	
Read-Write Cycle Time	t _{RWC}	270	_	335	_	ns	
Page Mode Cycle Time	t _{PC}	170	_	225	-	ns	
Access Time from RAS	t _{RAC}	_	150		200	ns	4, 6
Access Time from CAS	tCAC	-	100	_	135	ns	5, 6
Output Buffer Turn-off Delay	toff	0	40	0	50	ns	7
Transition Time (Rise and Fall)	t _T	3	35	3	50	ns	3
RAS Precharge Time	t _{RP}	100	-	120	-	ns	
RAS Pulse Width	t _{RAS}	150	10000	200	10000	ns	
RAS Hold Time	t _{RSH}	100		135	_	ns	
CAS Pulse Width	tCAS	100	_	135	-	ns	
CAS Hold Time	t _{CSH}	150	_	200	-	ns	
RAS to CAS Delay Time	t _{RCD}	20	50	25	65	ns	8
CAS to RAS Precharge Time	tore	-20	_	-20	_	ns	
Row Address Set-up Time	tasa	0	_	0	-	ns	
Row Address Hold Time	t _{RAH}	20	-	25	_	ns	
Column Address Set-up Time	tasc	-10	_	-10	-	ns	
Column Address Hold Time	t _{CAH}	45	_	55	-	ns	
Column Address Hold Time referenced to RAS	tar	95	_	120		ns	
Read Command Set-up Time	tres	0	-	0		ns	
Read Command Hold Time	t _{RCH}	0	-	0	_	ns	
Write Command Hold Time	twc _H	45	_	55	_	ns	
Write Command Hold Time referenced to RAS	twcr	95	_	120	_	ns	
Write Command Pulse Width	t _{WP}	45	-	55	_	ns	
Write Command to RAS Lead Time	t _{RWL}	45	_	55	_	ns	
Write Command to CAS Lead Time	t_{CWL}	45	_	55	_	ns	
Data-in Set-up Time	tos	0	_	0	-	ns	9
Data-in Hold Time	t _{DH}	45	-	55	_	ns	9
Data-in Hold Time referenced to RAS	t_{DHR}	95	_	120	_	ns	
CAS Precharge Time (for Page-mode Cycle Only)	tcr	60		80	_	ns	
Refresh Period	tref		2	_	2	m s	
Write Command Set-up Time	twcs	-20	_	-20	-	ns	10
CAS to WE Delay	t _{CWD}	60	_	80	_	ns	10
RAS to WE Delay	t _{RW D}	110	_	145	_	ns	10
RAS Precharge to CAS Hold Time	t _{RPC}	0	-	0	_	ns	


NOTES

- 1. AC measurements assume $t_T = 5$ ns.
- 8 cycles are required after power-on or prolonged periods (greater than 2ms) of RAS inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table t_{RAC} exceeds the value shown.
- 5. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Measured with a load circuit equivalent to 2TTL loads and 100 pF.
- t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 8. Operation with the t_{RCD} (max) limit insures that


- t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively be t_{CAC} .
- These parameters are reference to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- 10. t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min), the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

TIMING WAVEFORMS


● READ CYCLE




• WRITE CYCLE




● READ-WRITE/READ-MODIFY-WRITE CYCLE




• "RAS-ONLY" REFRESH CYCLE



●PAGE MODE READ CYCLE




● PAGE MODE WRITE CYCLE




TYPICAL CHARACTERISTICS


ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME
vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. CYCLE RATE





SUPPLY CURRENT








































APPLICATION INFORMATION

POWER ON

An initial pause of 500 μ s is required after power-up and a minimum of eight (8) initialization cycle, (any combination of cycles containing a RAS clock such as RAS-only refresh) must follow an initial pause.

The V_{CC} current (I_{CC}) requirement of the HM4864 during power on is, however, dependent upon the input levels (RAS, \overline{CAS}) and the rise time of V_{CC} , as shown in Fig. 1.

● READ CYCLE

A read cycle begins with addresses stable and a negative going transition of \overline{RAS} . The time delay between the stable address and the start of \overline{RAS} -on is controlled by parameter t_{ASB} .


Following the time when \overline{RAS} reaches its low level, the row address must be held stable long enough to be captured. This controlling parameter is t_{RAH} . Following this interval, the address can be changed from row address to column address. When the column address is stable, \overline{CAS} can be turned on. The leading edge of \overline{CAS} is controlled by parameter t_{RCD} . The basic limit on the \overline{CAS} leading edge is that \overline{CAS} can not start until the column address is stable, and this is controlled by parameter t_{ASC} . The column address must be held stable long enough to be captured. The controlling parameter is t_{CAH} . Note that t_{RCD} (max) is not an operating limit of the HM4864 though its specification is listed on the data sheets. If \overline{CAS} becomes on later than t_{RCD} (max), the access time from \overline{RAS} will be increased by the time which t_{RCD} exceeds t_{RCD} (max).

Following the time when $\overline{\text{CAS}}$ reaches its low level, the data-out pin remains in a high impedance state until a valid data appears. This parameter is t_{CAC} -access time from $\overline{\text{CAS}}$.

The access time from $\overline{RAS}-t_{RAC}$ —is the time from \overline{RAS} -on to valid Dout.

The minimum value of t_{RAC} is derived as the sum of t_{RCD} (max) and t_{CAC} .

The selected output data is held valid internally until $\overline{\text{CAS}}$ becomes high, and then Dout pin becomes high impedance. This parameter is t_{OFF} .






Fig.1 I_{cc} vs. V_{cc} during power up.



WRITE CYCLE

A write cycle is performed by bringing \overline{WE} low before or during \overline{CAS} -on.

Two different write cycles can be defined as;

Write cycle—Write data are available at the beginning of the \overline{CAS} -on so that the write operation starts at the beginning. In this mode, Dout and \overline{WE} signal times are not in any critical path for determining cycle time.

Following the time when $\overline{\rm WE}$ reaches its low level, $\overline{\rm WE}$ must be held stable long enough to be captured. This $\overline{\rm WE}$ -on pulse deration is called t_{WP} . The time required to capture write data in a latch is called t_{DH} . This cycle is called an "early write".

Read Write cycle—This cycle starts as a read cycle, but as soon as the device specification is met, a write cycle is initiated.

WE and Din are delayed until after Dout. This cycle is called a "delayed write". A "Read-modify-write" cycle is a variation of this operation. In this mode, Din and WE become critical path signals for determining cycle time.

CLOCK-OFF TIMING

 \overline{RAS} and \overline{CAS} must stay on for Dout stabilized to valid data. In the case of \overline{CAS} , this is controlled by parameter t_{CAS} (min).

In the case of \overline{RAS} , this is controlled by parameter t_{CAS} (min). Following the end of \overline{RAS} , \overline{CAS} must stay off long enough to precharge internal circuits. The only parameter of concern is t_{RP} . Normally \overline{CAS} is not required to be off for minimum time of t_{CRP} . However, in a page mode memory operation, there is a t_{CP} (min) specification to control the \overline{CAS} -off time.

DATA OUTPUT

Dout is three-state TTL compatible with a fan-out of two standard TTL loads.

When $\overline{\text{CAS}}$ is high, Dout is in a high impedance state. When $\overline{\text{CAS}}$ is low, valid data appears after t_{CAC} at a read cycle, and Dout is not valid as an early-write cycle.

REFRESH

Refresh of the HM4864 is accomplished by performing a memory cycle at each of the 128 row addresses within each two millisecond time interval. A0 to A6 are refresh address pin compatible with standard 16K RAM (HM4716A, HM4816A). During refresh, either V_{IL} or V_{IH} is permitted for A7. Any cycle in which \overline{RAS} signal occurs refreshes the entire selected row. \overline{RAS} -only refresh results in substantial reduction in operating power. This reduction in power is reflected in the I_{CC3} specification.

PAGE MODE

Page mode operation allows faster successive memory operations at multiple column locations of the same row address with increased speed.

This is done by strobing the row address into the chip and maintaining RAS at a logic low throughout all successive CAS memory cycles in which the row address is latched. As the time normally required for strobing a new row address is eliminated, access and cycle times can be descreaded and the operating power is reduced. These are specifications.


HM4864A-12, HM4864A-15, HM4864A-20, HM4864AP-12, HM4864AP-15, HM4864AP-20

65536-word × 1-bit Dynamic Random Access Memory

FEATURES

- Industry standard 16- Pin DIP (plastic, Cerdip)
- Single 5V (±10%)
- On chip substrate bias generator
- Low Power: 250mW active, 18mW standby
- High speed: Access Time 120ns / 150ns / 200ns
- Common I/O capability using early write operation
- Page mode capability
- Output data controlled by CAS
- TTL compatible
- 128 refresh cycles (2ms)
- Hidden refresh capability

■BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V _{SS} ······
Operating temperature, Ta (Ambient) · · · · · · · · 0°C to 70°C
Storage temperature (Cerdip) · · · · · · · · · -65°C to 150°C
Storage temperature (Plastic)
Power dissipation · · · · · · · · · · · · · · · · · · ·
Short circuit output current · · · · · · · · · · 50 mA


TRECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to 70°C)

Parameter	Symbol	min.	typ.	max.	Unit	Notes
Supply Voltage	Vuc	4.5	5.0	5.5	V	1 '
Input High Voltage	VIH	2.4	-	6.5	v	1
Input Low Voltage	VIL	-1.0	_	0.8	V	1

Notes: 1. All voltages referenced to $V_{3,3}$



■ PIN ARRANGEMENT



(lop view

A0-A7 : Address Inputs
CAS : Column Address Strobe

 Din
 :
 Data In

 Dout
 :
 Data Output

 RAS
 :
 Row Address Strobe

 WE
 :
 Read/Write Input

V_{CC} : Power (+5V) V_{SS} : Ground

A0-A6 : Refresh Address Inputs

DC ELECTRICAL CHARACTERISTICS (Ta=0 to 70°C, $V_{cc}=5V\pm10\%$, $V_{ss}=0V$)

Parameter		HM4864A/P-12		HM4864A/P-15		HM4864A/P-20		Unit	Notes
		min	max	min	max	min	ma x	Onit	Notes
Operating Current(RAS, CAS Cycling: t _{RC} =min)	Iccı	_	55	_	50	_	44	mA	1,2
Standby Cnrrent(RAS-V _{IH} , Dout-High Impedance)	Iccz	_	3.5	_	3.5	_	3.5	mA	
Refresh Current(\overline{RAS} Cycling, $\overline{CAS} = V_{IH}, t_{RC} = \min$)	Iccs	T -	42	_	38	_	33	mA	2
Standby Current(RAS-VIH, Dout Enable)	Iccs	_	5.5	_	5.5	_	5.5	mA	1
Page Mode Current(RAS-V _{IL} , CAS Cycling; t _{PC} -min)	Icce	_	38	_	35	_	31	mA	1,2
Input Leakage(0 < Vout < 6.5V)	I_{LI}	-10	10	-10	10	-10	10	μA	
Output Leakage(Dout is disabled, 0 < Vout < 5.5 V)	ILO	-10	10	-10	10	-10	10	μA	
Output Levels High(I _{out} 5mA)	V _{OH}	2.4	Vcc	2.4	Vcc	2.4	Vcc	V	
Output Levels Low(Iout-4.2mA)	Vol	0	0.4	0	0.4	0	0.4	v	

Notes) 1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max, is specified at the output open condition.

2. Current depends on cycle rate: maximum current is measured at the fastest cycle rate.

EXECUTANCE $(V_{cc} = 5V \pm 10\%, T_a = 25^{\circ}C)$

	Parameter	Symbol	typ	max	Unit	Notes
A . ~ A	$A_0 \sim A_7$, Din	C 1	_	5	pF	1
Input Capacitance	RAS, CAS, WE	C 2	_	10	pF	1
Output Capacitance	Dout	Cout	_	7	pF	1, 2

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

CAS - V_{IH} to disable Dout.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(Ta=0 \text{ to } 70^{\circ}\text{C}, V_{cc}=5\text{V}\pm10\%, V_{ss}=0\text{V})$

Parameter Symbol min max min	Demonster	Symbol	HM 48	64A-12	HM 486	4A-15	HM 486	64A-20	Unit	Notes
Access Time From CAS	Parameter	Symbol	min	max	min	max	min	max	Unit	Notes
Output Buffer Turn-off Delay Corr - 35 - 40 - 50 ns 5	Access Time From RAS	trac	_	120	_	150	-	200	ns	2, 3
Transition Time (Rise and Fall) 1r 3 35 3 35 3 35 3 50 ns 6 Random Read or Write Cycle Time 1sc 220 - 260 - 330 - ns RAS Precharge Time 1sp 90 - 100 - 120 - ns RAS Pulse Width 1ss5 120 10000 150 10000 200 10000 ns RAS Pulse Width 1ss5 60 10000 75 10000 100 10000 ns RAS To CAS Delay Time 1sc0 25 60 25 75 30 100 ns RAS Hold Time 1ss8 60 - 75 - 100 - ns RAS Hold Time 1ss8 60 - 75 - 100 - ns RAS Hold Time 1ss8 60 - 75 - 100 - ns RAS Hold Time 1ss8 0 - 0 - 0 - ns Row Address Set-up Time 1ss8 0 - 0 - 0 - ns Row Address Set-up Time 1ss8 0 - 0 - 0 - ns Row Address Set-up Time 1ss8 0 - 0 - 0 - ns Row Address Set-up Time 1ss8 0 - 0 - 0 - ns Row Address Hold Time 1ss8 0 - 0 - 0 - ns Roulmn Address Hold Time 1ss8 0 - 0 - 0 - ns Column Address Hold Time 1ss8 0 - 0 - 0 - ns Row Address Hold Time 1ss8 0 - 0 - 0 - ns Row Row Hold Time 1ss8 0 - 0 - 0 - ns Row Row Hold Time 1ss8 0 - 0 - 0 - ns Row Row Hold Time 1ss8 0 - 0 - 0 - ns Row Row Hold Time 1ss8 0 - 0 - 0 - ns Row Row Row Hold Time 1ss8 0 - 0 - 0 - ns Row Row Row Hold Time 1ss8 0 - 0 - 0 - ns Row Row Row Hold Time 1ss8 0 - 0 - 0 - ns Row Row Row Hold Time 1ss8 0 - 0 - 0 - 0 - ns Row Row Row Hold Time 1ss8 0 - 0 - 0 - 0 - ns Row Row Row Hold Time 1ss8 0 - 0 - 0 - 0 - ns Row Row Row Hold Time 1ss8 0 - 0 - 0 - 0 - ns Row Row Row Hold Time 1ss8 0 - 0 - 0 - 0 - ns Row Row Row Hold Time 1ss8 0 - 0 - 0 - 0 - ns Row Row Row Hold Time 1ss8 0 - 0 - 0 - 0 - ns Row Row Row Hold Time Referenced to RAS 1ss8 0 - 0 - 0 - 0 - ns Row Row Row Hold Time Referenced to RAS 1ss8 0 - 0 - 0 - 0 - ns Row Row Row Hold Time Referenced to RAS 1ss8	Access Time From CAS	teac	_	60	_	75	_	100	ns	3, 4
Random Read or Write Cycle Time	Output Buffer Turn-off Delay	toff	_	35	_	40	_	50	ns	5
RAS Precharge Time	Transition Time (Rise and Fall)	t _T	3	35	3	35	3	50	ns	6
RAS Pulse Width	Random Read or Write Cycle Time	t _{RC}	220	_	260	_	330	_	ns	
CAS Pulse Width fcas 60 10000 75 10000 100 10000 ns RAS to CAS Delay Time 18c0 25 60 25 75 30 100 ns 7 RAS Hold Time 1csH 60 - 75 - 100 - ns CAS to RAS Precharge Time 1csP 120 - 150 - 200 - ns Row Address Flold Time 1csP -10 - -10 - -10 - ns Row Address Hold Time 1csR 0 - 0 - 0 - ns - Column Address Hold Time 1csR 20 - 25 - 30 - ns - Column Address Hold Time 1csR 80 - 100 - 130 - ns - Write Command Set-up Time 1csR 80 - 100 - 10 - 0	RAS Precharge Time	t _{RP}	90	_	100	_	120	_	ns	
RAS to CAS Delay Time	RAS Pulse Width	tras	120	10000	150	10000	200	10000	ns	
RAS Hold Time	CAS Pulse Width	tcas	60	10000	75	10000	100	10000	ns	
CAS Hold Time	RAS to CAS Delay Time	t RCD	25	60	25	75	30	100	ns	7
CAS to RAS Precharge Time	RAS Hold Time	t _{RSH}	60	_	75	_	100	-	ns	
Row Address Set-up Time	CAS Hold Time	t _{CSH}	120	_	150	_	200	_	ns	
Row Address Hold Time	CAS to RAS Precharge Time	terp	-10	_	-10	_	-10	_	ns	
Column Address Set-up Time	Row Address Set-up Time	tasa	0		0	_	0	_	ns	
Column Address Hold Time	Row Address Hold Time	t rah	15		15	_	20	_	ns	
Column Address Hold Time	Column Address Set-up Time	tasc	0	_	0	_	0	_	ns	
WE Command Set-up Time twcs 0 - 0 - 0 - ns 8 Write Command Hold Time twch 40 - 45 - 55 - ns Write Command Hold Time Referenced to RAS twch 100 - 120 - 155 - ns Write Command to RAS Lead Time twl 40 - 45 - 55 - ns Write Command to CAS Lead Time tcwl 40 - 45 - 55 - ns Write Command to CAS Lead Time tcwl 40 - 45 - 55 - ns Write Command Time tcwl 40 - 45 - 55 - ns Write Command Time tcwl 40 - 45 - 55 - ns 9 Data-in Hold Time tcwl 40 - 45 - 55 - ns 1		t _{CAH}	20		25	_	30	_	ns	
Write Command Hold Time twcn 40 − 45 − 55 − ns Write Command Hold Time Referenced to RAS twcn 100 − 120 − 155 − ns Write Command Pulse Width twp 40 − 45 − 55 − ns Write Command to RAS Lead Time tow 40 − 45 − 55 − ns Write Command to CAS Lead Time tow 40 − 45 − 55 − ns Write Command to CAS Lead Time tow 40 − 45 − 55 − ns Write Command to CAS Lead Time tow 40 − 45 − 55 − ns Data-in Bold Time tow 40 − 45 − 55 − ns 9 Data-in Hold Time Referenced to RAS tow 100 − 120 − 155 − ns	Column Address Hold Time Referenced to RAS	tar	80	_	100	_	130	_	ns	
Write Command Hold Time Referenced to RAS two.n. 100 - 120 - 155 - ns Write Command Pulse Width twp 40 - 45 - 55 - ns Write Command to RAS Lead Time tawt 40 - 45 - 55 - ns Write Command to CAS Lead Time tcwt 40 - 45 - 55 - ns Write Command Set-up Time tos 0 - 0 - 0 - ns 9 Data-in Hold Time Referenced to RAS tom 40 - 45 - 55 - ns 9 Data-in Hold Time Referenced to RAS tom 100 - 120 - 155 - ns 9 Read Command Set-up Time tacs 0 - 0 - 0 - ns - ns Read Command Hold Time Referenced to CAS tacm 0 - 0 - 0 - ns Read Command Hold Time Referenced to RAS tacm 0 - 0 - 0 - ns Read Command Hold Time Referenced to RAS tacm 0 - 0 - 0 - ns	WE Command Set-up Time	twcs	0	_	0	_	0	_	ns	8
Write Command Pulse Width twp 40 − 45 − 55 − ns Write Command to RAS Lead Time tawt 40 − 45 − 55 − ns Write Command to CAS Lead Time tcwt 40 − 45 − 55 − ns Data-in Set-up Time tos 0 − 0 − 0 − ns 9 Data-in Hold Time Referenced to RAS tos 100 − 120 − 155 − ns 9 Data-in Hold Time Referenced to RAS tos 100 − 120 − 155 − ns 9 Data-in Hold Time Referenced to RAS tas 100 − 120 − 155 − ns 9 Read Command Hold Time Referenced to RAS tas tas 0 − 0 − 0 − ns Read Command Hold Time Referenced to RAS tas tas 10 −	Write Command Hold Time	tw ch	40	_	45	_	55	_	ns	
Write Command to RAS Lead Time t _{RWL} 40 − 45 − 55 − ns Write Command to CAS Lead Time t _{CWL} 40 − 45 − 55 − ns Data-in Set-up Time t _{DS} 0 − 0 − 0 − ns 9 Data-in Hold Time t _{DHR} 100 − 45 − 55 − ns 9 Data-in Hold Time Referenced to RAS t _{DHR} 100 − 120 − 155 − ns 9 Read Command Set-up Time t _{RES} 0 − 0 − 0 − ns - n	Write Command Hold Time Referenced to RAS	twcn	100	_	120	_	155	_	ns	
Write Command to CAS Lead Time tcwL 40 − 45 − 55 − ns Data-in Set-up Time tos 0 − 0 − 0 − ns 9 Data-in Hold Time toh 40 − 45 − 55 − ns 9 Data-in Hold Time Referenced to RAS toh 100 − 120 − 155 − ns − 0 − 0 − 0 − ns − ns − 0 − 0 − 0 − ns − ns − 0 − 0 − 0 − ns − ns − 0 − 0 − 0 − ns − ns − 0 − 0 − 0 − ns − ns − 0 − 0 − 0 − 0 −	Write Command Pulse Width	tw p	40	_	45	_	55	_	ns	
Data-in Set-up Time	Write Command to RAS Lead Time	t RW L	40	_	45	-	55	_	ns	
Data-in Hold Time ton 40 - 45 - 55 - ns 9 Data-in Hold Time Referenced to RAS tonn 100 - 120 - 155 - ns Read Command Set-up Time tacs 0 - 0 - 0 - 0 - ns Read Command Hold Time Referenced to RAS tach 0 - 0 - 0 - 0 - ns Read Command Hold Time Referenced to RAS tann 10 - 10 - 10 - ns Refresh Period tae 2 - 2 - 2 - 2 ms - ns Read-Write Cycle Time tae 245 - 280 - 345 - ns - n	Write Command to CAS Lead Time	tcw L	40	_	45		55	_	ns	
Data-in Hold Time Referenced to RAS tour 100 - 120 - 155 - ns	Data-in Set-up Time	tos	0	_	0	_	0	_	ns	9
Read Command Set-up Time	Data-in Hold Time	t _{DH}	40	-	45	_	55		ns	9
Read Command Hold Time Referenced to CAS true 0 - 0 - 0 - ns	Data-in Hold Time Referenced to RAS	t DHR	100	_	120	_	155	_	ns	
Read Command Hold Time Referenced to RAS t_RRM 10 - 10 - 10 - ns	Read Command Set-up Time	t _{RC} s	0	_	0	_	0	_	ns	
Refresh Period t_{REF} - 2 - 2 - 2 ms	Read Command Hold Time Referenced to CAS	t _{RCH}	0	_	0	_	0	_	ns	
Read-Write Cycle Time twc 245 — 280 — 345 — ns CAS to WE Delay tcwb 40 — 45 — 55 — ns 8 RAS to WE Delay trwb 100 — 120 — 155 — ns Page Mode Cycle Time trc 120 — 145 — 190 — ns CAS Precharge Time tcp 50 — 60 — 80 — ns CAS Precharge Time tcp 30 — 35 — 45 — ns	Read Command Hold Time Referenced to RAS	t RRH	10	_	10	_	10	_	ns	
CAS to WE Delay tcwb 40 - 45 - 55 - ns 8 RAS to WE Delay t_{RWD} 100 - 120 - 155 - ns Page Mode Cycle Time t_{FC} 129 - 145 - 190 - ns CAS Precharge Time (for Page-mode Cycle Only) t_{CP} 50 - 60 - 80 - ns CAS Precharge Time t_{CPN} 30 - 35 - 45 - ns	Refresh Period	tref	-	2		2	_	.2	m s	
RAS to WE Delay trwb 100 - 120 - 155 - ns Page Mode Cycle Time trc 120 - 145 - 190 - ns CAS Precharge Time (for Page-mode Cycle Only) tcp 50 - 60 - 80 - ns CAS Precharge Time tcpn 30 - 35 - 45 - ns	Read-Write Cycle Time	t RW C	245	_	280	_	345		ns	
Page Mode Cycle Time trc 120 - 145 - 190 - ns CAS Precharge Time (for Page-mode Cycle Only) tcp 50 - 60 - 80 - ns CAS Precharge Time tcpn 30 - 35 - 45 - ns	CAS to WE Delay	tcw p	40	_		_		_	ns	8
Page Mode Cycle Time trc 120 — 145 — 190 — ns CAS Precharge Time (for Page-mode Cycle Only) tcp 50 — 60 — 80 — ns CAS Precharge Time tcpn 30 — 35 — 45 — ns	RAS to WE Delay	t RW D	100	_	120	_	155	-	ns	
CAS Precharge Time t _{CPN} 30 - 35 - 45 - ns	Page Mode Cycle Time	t _{PC}		_		-		_	ns	
CAS Precharge Time t _{CPN} 30 - 35 - 45 - ns	CAS Precharge Time (for Page-mode Cycle Only)	tcp	50	_	60		80	_	ns	
		tcpn	30	_		_			ns	
	RAS Precharge to CAS Hold Time	t _{RPC}	0	-	0	_	0	_	ns	


Notes

- 1. AC measurements assume $t_T = 5$ ns.
- 2. Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not reference to output voltage levels.
- 6. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 7. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .


- t_{WCS}, t_{CWD} and t_{RWD} are not restrictive operating parameters.
 - They are included in the data sheet is electrical characteristics only; if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data output pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{CWD}$ (min) the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- There parameters are referenced to CAS leading edge in early write cycles and to WE leading edge is delayed write or read-modify-write cycles.
- An initial pause of 100μs is required after power-up followed by a minimum of 8 initialization cycles.

TIMING WAVEFORMS


• READ CYCLE




● WRITE CYCLE (EARLY WRITE)




• READ-WRITE/READ-MODIFY-WRITE CYCLE




• "RAS-ONLY" REFRESH CYCLE




●PAGE MODE READ CYCLE



● PAGE MODE WRITE CYCLE



HIDDEN REFRESH CYCLE



HM4864ACG-12, HM4864ACG-15, HM4864ACG-20


65536-word × 1-bit Dynamic Random Access Memory

■ FEATURES

- 18-pin Leadless Chip Carrier
- Single 5V (±10%)
- On chip substrate bias generator
- Low Power: 250mW active, 18mW standby
- High speed: Access Time 120/150/200ns (max)
- Common I/O capability using early write operation
- Page mode capability
- Output data controlled by CAS
- TTL compatible
- 128 refresh cycles/2ms
- Hidden refresh capability

(CG-18)

■PIN ARRANGEMENT



A0-A7 : Address Inputs
CAS : Column Address Strobe

 Din
 : Data In

 Dout
 : Data Output


 RAS
 : Row Address Strobe

 WE
 : Read/Write Input

 V_{CC}
 : Power (+5V)

V_{SS} : Ground A0-A6 : Refresh Address Inputs

■BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V _{SS} 1V to +7V	1
Operating temperature, Ta (Ambient) 0°C to +70°C	;
Storage temperature	;
Power Dissipation	I
Short circuit output current 50mA	

RECOMMENDED DC OPERATING CONDITIONS (Ta=0 to 70° C)

Parameter	Symbol	min.	typ.	max.	Unit	Notes
Supply Voltage	Vec	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	-	6.5	V	1
Input Low Voltage	VIL	-1.0	_	0.8	v	1

Notes: 1. All voltages referenced to V_{ss}

DC ELECTRICAL CHARACTERISTICS (Ta=0 to 70° C, $V_{cc}=5$ V $\pm 10\%$, $V_{ss}=0$ V)

Parameter	Symbol	HM4864ACG-12		HM4864ACG-15		HM4864ACG-20		Unit	Notes
Parameter	Symbol	min	max	min	max	min	ma x	Oiiit	1.000
Operating Current(RAS, CAS Cycling: $t_{RC} = min$)	Icci	_	55	_	50	_	44	mA	1,2
Standby Cnrrent(RAS = V _{IH} , Dout = High Impedance)	Iccz	_	3.5	_	3.5	_	3.5	mA	
Refresh Current(\overline{RAS} Cycling, $\overline{CAS} = V_{IH}, t_{RC} = \min$)	Iccs	_	42	_	38	_	33	mA	2
Standby Current(RAS = V _{IH} , Dout Enable)	Iccs	_	5.5	_	5.5	_	5.5	mA	1
Page Mode Current($\overline{RAS} = V_{IL}, \overline{CAS}$ Cycling; $t_{PC} = \min$)	Icc6	_	38	_	35		31	mA	1,2
Input Leakage $(0 < V_{out} < 6.5V)$	I_{LI}	-10	10	-10	10.	-10	10	μA	
Output Leakage(Dout is disabled, 0 < Vout < 5.5V)	ILO	-10	10	-10	10	-10	10	μA	
Output Levels $High(I_{out} = -5mA)$	V_{OH}	2.4	Vcc	2.4	Vcc	2.4	V_{cc}	v	
Output Levels Low(Iout = 4.2mA)	Vol	0	0.4	0	0.4	0	0.4	V	

Notes) 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max, is specified at the output open condition. 2. Current depends on cycle rate: maximum current is measured at the fastest cycle rate.

EXAMPLE 10. CAPACITANCE $(V_{CC} = 5 \text{ V} \pm 10\%, Ta = 25^{\circ}\text{C})$

Item		Symbol	typ	max	Unit	Notes
Input Capacitance	A o ~ A r, Din	Cint	_	5	pF	1
	RAS, CAS, WE	C 1 2		10	pF	1
Output Capacitance	Dout	Cout	_	7	pF	1, 2

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{in}$ to disable Dout.

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(Ta=0 \text{ to } 70^{\circ}\text{C}, V_{CC}=5\text{V}\pm10\%, V_{SS}=0\text{V})$

-	6 1 1	HM4864	ACG -12	HM4864	ACG-15	HM4864	ACG-20	Unit	Notes
Parameter	Symbol	min	max	min	max	min	max	Unit	Notes
Access Time From RAS	t rac	_	120	_	150	_	200	ns	2, 3
Access Time From CAS	teac	_	60	_	75		100	ns	3, 4
Output Buffer Turn-off Delay	torr	_	35	-	40	_	50	ns	5
Transition Time (Rise and Fall)	t _T	3	35	3	35	3	50	ns	6
Random Read or Write Cycle Time	t _{RC}	220	-	260	_	330	_	ns	
RAS Precharge Time	t _{RP}	90	_	100	_	120	_	ns	
RAS Pulse Width	tras	120	10000	150	10000	200	10000	ns	
CAS Pulse Width	teas	60	10000	75	10000	100	10000	ns	
RAS to CAS Delay Time	t _{RCD}	25	60	25	75	30	100	ns	7
RAS Hold Time	trsh	60	_	75	_	100	_	ns	
CAS Hold Time	tesn	120	-	150	_	200		ns	
CAS to RAS Precharge Time	terp	-10	_	-10	-	-10	_	ns	
Row Address Set-up Time	tasa	0	_	0	_	0	_	ns	
Row Address Hold Time	t RAH	15	_	15		20	_	ns	
Column Address Set-up Time	tasc	0	_	0	_	0	_	ns	
Column Address Hold Time	t _{CAH}	20	_	25	_	30	_	ns	
Column Address Hold Time Referenced to RAS	LAR	80	-	100	_	130	_	ns	
WE Command Set-up Time	twcs	0	_	0	_	0	_	ns	8
Write Command Hold Time	twcn	40	_	45	_	55	_	ns	
Write Command Hold Time Referenced to RAS	twcr	100	_	120	_	155	_	ns	
Write Command Pulse Width	twp	40	_	45	_	55	_	ns	
Write Command to RAS Lead Time	t RW L	40	_	45	_	55	-	ns	
Write Command to CAS Lead Time	tcw L	40	_	45	_	55	_	ns	
Data-in Set-up Time	tos	0	_	0	_	0	_	ns	9
Data-in Hold Time	t DH	40	_	45	_	-55	_	ns	9
Data-in Hold Time Referenced to RAS	t DHR	100	_	120	_	155	_	ns	
Read Command Set-up Time	t RCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	t RCH	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to RAS	t _{RRH}	10	_	10	-	10		ns	
Refresh Period	tref		2	_	2		2	ms	
Read-Write Cycle Time	t RW C	245	_	280		345	_	ns	
CAS to WE Delay	t CW D	40		45		55	_	ns	8
RAS to WE Delay	t _{RW D}	100		120		155	_	ns	
Page Mode Cycle Time	t _{PC}	120		145		190		ns	
CAS Precharge Time (for Page-mode Cycle Only)	tcp	50		60	_	80		ns	
CAS Precharge Time	topn	30	_	35	_	45		ns	L
RAS Precharge to CAS Hold Time	t _{RPC}	0		0		0		ns	<u></u>


Notes

- 1. AC measurements assume $t_T = 5$ ns.
- 2. Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not reference to output voltage levels.
- 6. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 7. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .


- t_{WCS}, t_{CWD} and t_{RWD} are not restrictive operating parameters.
 - They are included in the data sheet is electrical characteristics only; if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data output pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min) the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- There parameters are referenced to CAS leading edge in early write cycles and to WE leading edge is delayed write or read-modify-write cycles,
- An initial pause of 100µs is required after power-up followed by a minimum of 8 initialization cycles.

■ TIMING WAVEFORMS


● READ CYCLE




● WRITE CYCLE (EARLY WRITE)




● READ-WRITE/READ-MODIFY-WRITE CYCLE




●"RAS-ONLY" REFRESH CYCLE




● PAGE MODE READ CYCLE



● PAGE MODE WRITE CYCLE



●HIDDEN REFRESH CYCLE




HM50256-12,HM50256-15, HM50256-20,HM50256P-12, HM50256P-15,HM50256P-20

262144-word×1-bit Dynamic Random Access Memory

FEATURES

- Industry Standard 16-Pin DIP
- Single 5V (±10%)
- On chip substrate bias generator
- Low Power: 350mW active, 20mW standby
- High speed: Access Time 120ns/150ns/200ns(max.)
- Common I/O capability using early write operation
- Page mode capability
- TTL compatible
- 256 refresh cycles · · · (4ms)
- 3 variations of refresh · · · RAS only refresh, CAS before RAS refresh, Hidden refresh

■BLOCK DIAGRAM




MABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V _{SS}	
Operating temperature, Ta (Ambient)	0°C to +70°C
Storage temperature (Ce	rdip) -65° C to $+150^{\circ}$ C
(Plastic	DIP) -55°C to +125°C
Dower dissination	1\W

HM50256 Series (DG-16B) HM50256P Series (DP-16A)

■ PIN ARRANGEMENT



$A_0 \sim A_8$	Address Inputs
CAS	Column Address Strobe
Din	Data In
Dout	Data Out
RAS	Row Address Strobe
WE	Read/Write Input
V_{cc}	Power (+5V)
V_{ss}	Ground
A ₀ ~A ₇	Refresh Address Inputs

RECOMMENDED DC OPERATING CONDITIONS (Ta=0 to $+70^{\circ}$ C)

Parameter	Symbol	min	typ	max	Unit	Note
Supply Voltage	V_{cc}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	_	6.5	V	1
Input Low Voltage	V_{IL}	-1.0	_	0.8	V	1

DC ELECTRICAL CHARACTERISTICS (Ta=0 to $+70^{\circ}$ C, $V_{cc}=5V\pm10\%$, $V_{ss}=0V$)

Parameter	Symbol	HM50256/P-12		HM50256/P-15		HM50256/P-20		Unit	Notes
1 at ameter	Symbol	min	max	min	max	min	max	Unit	Notes
Operating Current(\overline{RAS} , \overline{CAS} Cycling: $t_{RC} = \min$)	I _{cc1}	_	83	_	70	_	55	mA	1
Standby Current($\overline{RAS} = V_{IH}$, Dout=High Impedance)	Iccz		4.5	_	4.5	_	4.5	mA	
Refresh Current(\overline{RAS} only Refresh, $t_{RC} = \min$)	I _{CC3}	_	62	_	53	_	42	mA	
Standby Current($\overline{RAS} = V_{IH}$, Dout Enable)	Iccs	_	10	_	10	_	10	mA	1
Refresh Current $\overline{(CAS)}$ before \overline{RAS} Refresh, $t_{RC} = \min$	I _{cc6}	_	69	_	58	_	45	mA	
Input leakage $(0 < V_{out} < 7 \text{V})$	I_{LI}	-10	10	-10	10	-10	10	μA	
Output leakage($0 < V_{out} < 7 \text{V}$)	ILO	-10	10	-10	10	-10	10	μA	
Output levels $High(I_{out} = -5mA)$	V_{OH}	2.4	V _{cc}	2.4	V _{c c}	2.4	Vcc	V	
Output levels Low(Iout=4.2mA)	V_{oL}	0	0.4	0	0.4	0	0.4	V	

Notes) 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition.

ECAPACITANCE ($V_{cc} = 5V \pm 10\%$, $T_a = 25^{\circ}C$)

Parameter			typ	max	Unit	Notes
Input Capacitance	Address, Data-in	C_{I1}	- 5		E	1
	Clocks, Data-out	C 12	_	7	p₽	1, 2

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

■ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(Ta=0 \text{ to } +70^{\circ}\text{C}, V_{CC}=5\text{V}\pm10\%, V_{SS}=0\text{V})^{-1}, 10, 11)$

Parameter	S	HM502	256/P-12	HM502	56/P-15	HM502	256/P-20		N
rarameter	Symbol	min	max	min	max	min	max	Unit	Note
Access Time from RAS	t rac	_	120	_	150	_	200	ns	2, 3
Access Time from CAS	t _{CAC}		60	_	75	_	100	ns	3, 4
Output Buffer Turn-off Delay	t off	_	30	_	40	_	50	ns	5
Transition Time(Rise and Fall)	t _T	3	50	3	50	3	50	ns	6
Random Read or Write Cycle Time	t RC	220	_	260	_	330	_	ns	
RAS Precharge Time	t RP	90	_	100	_	120	_	ns	
RAS Pulse Width	t RAS	120	10000	150	10000	200	10000	ns	
CAS Pulse Width	tcas	60	10000	75	10000	100	10000	ns	
RAS to CAS Delay Time	t RCD	25	60	25	75	30	100	ns	7
RAS Hold Time	t _{RSH}	60	_	75	_	100	_	ns	
CAS Hold Time	t _{CSH}	120	_	150	_	200	_	ns	
CAS to RAS Precharge Time	t _{CRP}	10	_	10	_	10	_	ns	
Row Address Set-up Time	tasa	0	_	0		0	_	ns	
Row Address Hold Time	t RAH	15	_	15	_	20		ns	
Column Address Set-up Time	tasc	0	_	0	_	0		ns	
Column Address Hold Time	t _{CAH}	20	_	25	_	30	_	ns	
Column Address Hold Time referenced to RAS	t _{AR}	80	_	100	_	130		ns	
WE Command Set-up Time	t wcs	0	_	0	_	0	_	ns	8
Write Command Hold Time	t wcH	40		45	_	55		ns	
Write Command Hold Time referenced to RAS	t wcr	100	_	120	_	155		ns	
Write Command Pulse Width	t wp	40	_	45	_	55		ns	
Write Command to RAS Lead Time	t RWL	40	_	45		55		ns	
Write Command to CAS Lead Time	t _{CWL}	40	_	45	_	55		ns	
Data-in Set-up Time	t _{DS}	0	_	0		0	_	ns	9
Data-in Hold Time	t DH	40		45	_	55	_	ns	8, 9
Data-in Hold Time referenced to RAS	t DHR	100	_	120		155	_	ns	
Read Command Set-up Time	t RCS	0		0		0	_	ns	
Read Command Hold Time referenced to CAS	t RCH	0	_	0	_	0	_	ns	
Read Command Hold Time referenced to RAS	t _{RRH}	10	_	10	_	10	_	ns	
Refresh Period	t REF	_	4	_	4		4	ms	

^{2.} CAS - VIH to disable Dout.

n .	6 1 1	HM50256/P-12		HM50256/P-15		HM50256/P-20		Unit	Notes
Parameter	Symbol	min	max	min	max	min	max	Onit	notes
Read-Write Cycle Time	t RWC	265	_	310	_	390		ns	
CAS to WE Delay	t cwp	60	_	75	_	100	-	ns	8
RAS to WE Delay	t RWD	120	_	150	_	200	_	ns	
CAS Precharge Time	t _{CPN}	50		60	_	80	_	ns	
CAS Setup Time	t _{CSR}	10		10	_	10	_	ns	
CAS Hold Time (CAS before RAS Refresh)	t _{CHR}	120		150	_	200	_	ns	
RAS Precharge to CAS Hold Time	t RPC	0	_	0	_	0	_	ns	


Notes

- 1. AC measurements assume $t_T = 5$ ns.
- 2. Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- t_{OFF} (max) defines the time at which the output achieves the open circuit condition and output voltage levels are not referred.
- 6. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 7. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} .


- t_{WCS}, t_{CWD} and t_{RWD} are not restrictive operating parameters.
 - They are included in the data sheet as electrical characteristics only; if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data output pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min), the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- An initial pause of 100μs is required after power-up then execute at least 8 initialization cycles.
- 11. At least, 8 CAS before RAS refesh cycle are required before using internal refresh counter.

TIMING WAVEFORMS


● READ CYCLE




• WRITE CYCLE




● READ MODIFY WRITE CYCLE




• RAS ONLY REFRESH CYCLE




• HIDDEN REFRESH CYCLE



• CAS BEFORE RAS REFRESH CYCLE




● COUNTER TEST




PAGE MODE CHARACTERISTICS (Ta=0 to $+70^{\circ}$ C, $V_{cc}=5$ V $\pm 10\%$, $V_{SS}=0$ V)

Parameter	Symbol	HM50256/P-12		HM502	256/P-15	HM502		
		min	max	min	max	min	max	Unit
Page Mode Supply Current	I _{CC7}	_	57	_	48		37	mA
Page Mode Read or Write Cycle	t _{PC}	120	_	145	_	190		ns
CAS Precharge Time, Page Cycle	t _{CP}	50	_	60		80	_	ns
Page Mode Read Modify Write Cycle	t PCM	165	_	195		250	_	ns

● PAGE MODE READ CYCLE



● PAGE MODE WRITE CYCLE




HM50257-12,HM50257-15, HM50257-20,HM50257P-12, HM50257P-15,HM50257P-20

262144-word × 1-bit Dynamic Random Access Memory

■ FEATURES

- Industry standard 16-pin DIP
- Single 5V (±10%)
- On chip substrate bias generator
- Low Power: 350mW active, 20mW standby
- High speed: Access Time 120ns/150ns/200ns (max.)
- Common I/O capability using early write operation
- Nibble mode capability
- TTL compatible
- 256 refresh cycles (4ms)
- 3 Variations of refresh; RAS only refresh, CAS before RAS refresh. Hidden refresh

■ BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V _{SS}	to +7V
Operating temperature, Ta (Ambient) 0°C to	o +70°C
Storage temperature(Cerdip) -65°C to	+150°C
(Plastic DIP) -55°C to	+125°C
Power dissipation	1W
Short circuit output current	. 50mA

HM50257 Series (DG-16B) HM50257P Series (DP-16A)

■ PIN ARRANGEMENT



A $_0 \sim$ A $_8$	Address Inputs
CAS	Column Address Strobe
Din	Data In
Dout	Data Out
RAS	Row Address Strobe
WE	Read/Write Input
Vcc	Power (+5V)
Vss	Ground
A 0 ~ A 7	Refresh Address Inputs

■ RECOMMENDED DC OPERATING CONDITIONS $(T_a=0 \text{ to } +70 \text{ }^{\circ}\text{C})$

Parameter	Symbol	min	typ	max	Unit	Note
Supply Voltage	V _{cc}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4		6.5	V	1
Input Low Voltage	V_{IL}	-1.0		0.8	V	1

DC ELECTRICAL CHARACTERISTICS $(Ta=0 \text{ to } +70^{\circ}\text{C}, V_{cc}=5\text{V}\pm10\%, V_{ss}=0\text{V})$

Parameter	Symbol	HM50	257-12	HM50	257-15	HM50	257-20	Unit	Notes
1 di diffeter	Symbol	min	max	min	max	min	max	Unit	Notes
Operating Current (\overline{RAS} , \overline{CAS} Cycling: $t_{RC} = \min$)	Icc1		83	_	70	_	55	mA	1
Stand by Current $(\overline{RAS} = V_{IH}, Dout = High Impedance)$	Icc 2	_	4.5	_	4.5	_	4.5	mA	
Refresh Current (\overline{RAS} only Refresh, $t_{RC} = \min$)	Icc3	_	62	_	53	_	42	mA	
Standby Current ($\overline{RAS} = V_{IH}$, Dout Enable)	Iccs	_	10	_	10	_	10	mA	1
Refresh Current (\overline{CAS} before \overline{RAS} Refresh, $t_{RC} = \min$)	Icc 6		69	_	58	_	45	mA	
Input leakage $(0 < V_{out} < 7 \text{V})$	I_{LI}	-10	10	-10	10	-10	10	μA	
Output leakage (0 $<$ V_{out} $<$ 7V)	I _{LO} :	-10	10	-10	10	-10	10	μA	
Output levels High $(I_{out} = -5 \mathrm{mA})$	V_{OH}	2.4	V _{c c}	2.4	V _C C	2.4	V _{cc}	V	
Output levels Low $(I_{out} = 4.2 \mathrm{mA})$	V_{oL}	0	0.4	0	0.4	0	0.4	V	

Notes) 1. Icc depends on output loading condition when the device is selected Icc max, is specified at the output open condition.

ECAPACITANCE $(V_{cc} = 5V \pm 10\%, Ta = 25^{\circ}C)$

Para	neter	Symbol	typ	max	Unit	Notes
	Address, Data-In	C_{I1}	_	5		1
Input Capacitance	Clocks, Data-Out	C12		7	pF	1, 2

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method. 2. $\overline{\text{CAS}} = V_{IN}$ to disable Dout.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(Ta=0 \text{ to } +70^{\circ}\text{C}, \ V_{CC}=5\text{V}\pm10\%, \ V_{SS}=0\text{V})^{(1),(10),(11)}$

Parameter	Symbol	HM502	57/P-12	HM502	57/P-15	HM502	57/P-20	Unit	N
rarameter	Symbol	min	max	min	max	min	max	Unit	Notes
Access Time from \overline{RAS} .	t _{RAC}	_	120	_	150		200	ns	2,3
Access Time from \overline{CAS}	tcac	_	60	_	75		100	ns	3,4
Output Buffer Turn-off Delay	toff		30	_	40	_	50	ns	5
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	6
Random Read or Write Cycle Time	t _{RC}	220	_	260	_	330	_	ns	
RAS Precharge Time	t _{RP}	90	-	100	_	120	_	ns	
RAS Pulse Width	tras	120	10000	150	10000	200	10000	ns	
RAS Pulse Width	teas	60	10000	75	10000	100	10000	ns	
RAS to CAS Delay Time	t RCD	25	60	25	75	30	100	กร	7
RAS Hold Time	trsh	60	-	75	_	100	_	ns	
CAS Hold Time	t _{CSH}	120	_	150	_	200	_	ns	
CAS to RAS Precharge Time	t _{CRP}	10		10	_	10	_	ns	
Row Address Set-up Time	tasa	0	_	0	-	0	-	ns	
Row Address Hold Time	t _{RAH}	15	_	15	_	20		ns	
Column Address Set-up Time	LASC	0	_	0	_	0	_	ns	
Column Address Hold Time	t_{CAH}	20	_	25	_	30	_	ns	
Column Address Hold Time referenced to RAS	t _{AR}	80	_	100		130	_	ns	
WE Command Set-up Time	t wcs	0		0		0		ns	8
Write Command Hold Time	twc+	40	_	45		55	_	ns	
Write Command Hold Time referenced to RAS	twc _R	100		120	_	155		ns	
Write Command Pulse Width	twp	40	_	45	_	55	_	ns	
Write Command to RAS Lead Time	t _{RWL}	40		45	_	55	_	ns	
Write Command to CAS Lead Time	t _{CWL}	40	_	45	_	55	_	ns	
Data-in Set-up Time	t _{DS}	0		0		0	_	ns	9
Data-in Hold Time	t _{DH}	40	_	45	_	55	_	ns	8, 9
Data-in Hold Time referenced to RAS	t _{DHR}	100	_	120	_	155	_	ns	
Read Command Set-up Time	tres	0	_	0	_	0	_	ns	
Read Command Hold Time referenced to CAS	t _{RCH}	0	_	0	_	0		ns	
Read Command Hold Time referenced to RAS	t _{RRH}	10	_	10		10		ns	
Refresh Period	t _{REF}	_	4		4	_	4	ms	

 $(\ \, \text{to be continued}\)$



Parameter	Symbol	HM502	57/P-12	HM502	57/P-15	HM50257/P-20		Unit	Notes
Parameter	Symbol	min,	max	min	max	min	max	Onit	Notes
Read-Write Cycle Time	t _{RWC}	265	_	310	_	390	_	ns	
CAS to WE Delay	t _{CWD}	60		75	_	100	_	ns	8
RAS to WE Delay	t _{RWD}	120	_	150	_	200	-	ns	
CAS Precharge Time	t _{CPN}	50	_	60	_	80	_	ns	
CAS Setup Time	t _{CSR}	10	_	10	_	10	_	ns	
CAS Hold Time(CAS before RAS Refresh)	t _{CHR}	120		150	_	200	_	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	0	_	0	_	0	_	ns	


Notes

- 1. AC measurements assume $t_T = 5$ ns.
- 2. Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- t_{OFF} (max) defines the time at which the output achieves the open circuit condition and output voltage levels are not referred.
- 6. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 7. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} .


- t_{WCS}, t_{CWD} and t_{R WD} are not restrictive operating parameters.
 - They are included in the data sheet as electrical characteristics only; if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data output pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min), the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- An initial pause of 100μs is required after power-up then excute at least 8 initialization cycles.
- At least, 8 CAS before RAS refresh cycle are required before using internal refresh counter.

TIMING WAVEFORMS


● READ CYCLE




• WRITE CYCLE



● READ MODIFY WRITE CYCLE




• RAS ONLY REFRESH CYCLE




* REFRESH ADDRESS A0-A7(AX0-AX7)


• HIDDEN REFRESH CYCLE



● CAS BEFORE RAS REFRESH CYCLE




• COUNTER TEST




NIBBLE MODE CHARACTERISTICS (Ta=0 to $+70^{\circ}$ C, $V_{cc}=5$ V $\pm 10\%$, $V_{ss}=0$ V)

	HM50257/P-12 HM50257/P-15		HM502	Unit				
Parameter	Symbol	min .	max	min	max	min	max	7 Unit
Nibble Mode Supply Current	Iccs		57	_	48		37	mA
Nibble Mode Access Time	t_{NAC}	_	25	_	25	_	35	ns
Nibble Mode RAS Cycle Time	t _{NRC}	390	_	460	-	590	-	ns
Nibble Mode RAS Pulse Width	t _{NRA}	290	-	350	_	460	-	ns
Nibble Mode Cycle Time	tvc	55	_	60	-	80		ns
Nibble Mode CAS Precharge Time	t_{NCP}	20	-	25	-	35	_	ns
Nibble Mode CAS Pulse Width	tNC A	25	_	25	-	35	_	ns
Nibble Mode RAS Hold Time	tnrsh	40	-	45	_	55	_	ns
Nibble Mode CAS to WE Delay	tvcw.p	20	_	25	_	35	-	ns
Nibble Mode Write Command to CAS Lead Time	tncw.L	20	_	25	-	35		ns
Nibble Mode Write Command to RAS Lead Time	tvrw.r	40	_	45	_	35	-	ns
Nibble Mode Write Command Pulse Widt	ħw₽	20		25		35		ns

• NIBBLE MODE READ CYCLE



● NIBBLE MODE WRITE CYCLE



MOS MASK ROM

HN61364P, HN61364FP

8192-word x 8-bit Mask Programmable Read Only Memory

The HN61364P/FP is a mask-programmable, byte-organized memory designed for use in bus-organized systems.


To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks or refreshing because of static operation.

The active level of the CS, $OE_0 \sim OE_2$ inputs and the memory content are defined by the user. The Chip Select input deselects the output and puts the chip in a powerdown mode.

■ FEATURES

- Fully Static Operation
- Automatic Power Down
- Single +5V Power Supply
- Three-state Data Output for OR-ties
- Mask Programmable Chip Select and Output Enable
- TTL Compatible
- Maximum Access Time; 250ns
- Low Power Standby and Low Power Operation; Standby 5μW (typ),
 Operation 50mW (typ)
- Pin Compatible with EPROM

BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Value	Unit
Supply Voltage*	V_{CC}	-0.3 to +7.0	V
Input Voltage*	V _{in}	-0.3 to +7.0	V
Operating Temperature	T_{opr}	-20 to +75	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Bias Storage Temperature	Tbias	-20 to +85	°C

^{*} with respect to V_{SS}

RECOMMENDED DC OPERATING CONDITIONS


Item	Symbol	min	typ	max	Unit
Supply Voltage *	V_{CC}	4.5	5.0	5.5	V
Innut Waltana *	V_{IL}	-0.3	_	0.8	V
Input Voltage *	V_{IH}	2.2	_	$V_{\rm CC}$	V
Operating Temperature	T_{opr}	-20	_	75	°C

st with respect to V_{ss}




■ PIN ARRANGEMENT

HN61364P



HN61364FP





ELECTRICAL CHARAGTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = -20$ to $+75^{\circ}$ C

Ite	em	Symbol	Test Condition	min	typ**	max	Unit
Input High-level	Voltage	V_{IH}		2.2	_	V_{CC}	V
Input Low-level	Voltage	V_{IL}		-0.3	-	0.8	V
Output High-leve	l Voltage	V_{OH}	$I_{OH} = -205 \mu A$	2.4	-	_	V
Output Low-leve	l Voltage	V_{OL}	I_{OL} =3.2mA	-	-	0.4	V
Input Leakage Cu	ırrent	Iin	V_{in} =0 to 5.5V	-	-	2.5	μА
Output High-leve	l Leakage Current	I_{LOH}	V_{out} =2.4V, CS=0.8V, $\overline{\text{CS}}$ =2.2V	_		10	μΑ
Output Low-leve	l Leakage Current	I_{LOL}	V_{out} =0.4V, CS=0.8V, $\overline{\text{CS}}$ =2.2V	-	-	10	μА
0 1 0 1	Active	I _{CC} *	$Vcc=5.5V$, $Iout=OmA$, $trc=min$, $duty=100^{\circ}$	_	10	25	m A
Supply Current	Standby	I_{SB}	V_{CC} =5.5V, $\overline{\text{CS}} \ge V_{CC}$ -0.2V, CS \le 0.2V	-	1	30	μΑ
Input Capacitano	e	C_{in}	$V_{in}=0$ V, $f=1$ MHz, $T_{a}=25$ °C	_	-	10	pF
Output Capacitas	nce	Cout	V _{in} -UV, J-1MHz, 1 _a -23 C			15	pF

^{*} Steady state current ** $V_{CC} = 5V$, $T_a = 25^{\circ}C$


■ RECOMMENDED AC OPERATING CONDITIONS (READ SEQUENCE)

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, T_a = -20 \text{ to } +75^{\circ}\text{C}, t_r = t_f = 20 \text{ns})$


Item	Symbol	min	max	Unit
Read Cycle Time	t _{RC}	250	_	ns
Address Access Time	t_{AA}	_	250	ns
Chip Select Access Time	t _{ACS}	_	250	ns
Chip Selection to Output in Low Z	t _{CLZ}	10	-	ns
Output Enable to Output Valid	toE	_	100	ns
Output Enable to Output in Low Z	tolz	10		ns
Chip Deselection to Output in High Z	t _{CHZ}	0	100	ns
Chip Disable to Output in High Z	t _{OHZ}	0	1.00	ns
Output Hold from Address Change	t _{OH}	10	_	ns

TIMING WAVEFORM

Read Cycle (1)




• Read Cycle (2) Notes 1, 3



• Read Cycle (3) Notes 2, 3



AC TEST LOAD



- Notes) 1. $t_r = t_f = 20 \, \text{ns}$
 - 2. Ci includes jig capacitance.
 - 3. All diodes are 1S2074®.

NOTES:

- 1. Device is continuously selected.
- Address Vaild prior to or coincident with CS transition low.
- 3. $\overline{OE} = V_{IL}$
- 4. Input pulse level: 0.8 to 2.4V
- 5. Input and output reference level:

HN61364HP

8192-word x 8-bit Mask Programmable Read Only Memory

The HN61364HP is a mask-programmable, byte-organized memory designed for use in bus-organized systems.


To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks or refreshing because of static operation.

The active level of the CS, $OE_0 \sim OE_2$ inputs and the memory content are defined by the user. The Chip Select input deselects the output and puts the chip in a powerdown mode.

■ FEATURES

- Fully Static Operation
- Automatic Power Down
- Single +5V Power Supply
- Three-state Data Output for OR-ties
- Mask Programmable Chip Select and Output Enable
- TTL Compatible
- Maximum Access Time; 200ns
- Low Power Standby and Low Power Operation; Standby 5μW (typ), Operation 50mW (typ)
- Pin Compatible with EPROM


BLOCK DIAGRAM




NOTE:

The specifications of this device are subject to change without notice.

Please contact your nearest Hitachis Sales Dept, regarding specifications.



■ PIN ARRANGEMENT



HN61365P

8192-word×8-bit Mask Programmable Read Only Memory

The HN61365P is a mask-programmable, byte-organized memory designed for use in bus-organized systems.


To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks or refreshing because of static operation.

The active level of the CS input and the memory content are defined by the user. The chip select input deselects the output and puts the chip in a power-down mode.

■FEATURES

- Fully Static Operation
- Automatic Power Down
- Single +5 Volt Power Supply
- Three-State Data Output for OR-Ties
- Mask Programmable Chip Select
- TTL Compatible
- Maximum Access Time; 250ns
- Low Power Standby and Low Power Operation; Standby 5μW (typ.), Operation 50mW (typ.)
- Pin Compatible with EPROM


■BLOCK DIAGRAM



* Active level defined by the user.

(DP-24)

PIN ARRANGEMENT



MABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage*	V _{cc}	-0.3 to $+7.0$	V
Input Voltage*	V.a	-0.3 to $+7.0$	V
Operating Temperature	Topr	-20 to +75	°C
Storage Temperature	Tets	-55 to +125	.c
Storage Temperature (under bias)	T	-20 to +85	°C

* with respect to Vss

■ RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage*	Vcc	4.5	5.0	5.5	V
Input Voltage*	V_{IL}	-0.3	_	0.8	v
	V_{IH}	2.2	_	V_{cc}	v
Operating Temperature	Topr	-20	_	75	°C

^{*} With respect to Vss

ELECTRICAL CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = -20$ to $+75^{\circ}$ C)

Item	Symbol	Test Condi	ions	min	typ**	max	Unit
Input Voltage	V_{IH}			2.2	_	Vcc	V
input voltage	V_{IL}			-0.3	_	0.8	v
Output Voltage	V _{OH}	$I_{OH} = -205\mu A$		2.4	_	_	v
Output voltage	V _{OL}	$I_{OL}=3.2\mathrm{mA}$		_		0.4	V
Input Leakage Current	ILI	$V_{IN} = 0 \sim 5.5 \text{V}$		_	-	2.5	μA
Output Leakage Current	I_{LOH}	$CS = 0.8V, \overline{CS} = 2.2V$	$V_{out} = 2.4 \mathrm{V}$	_	_	10	μA
Output Leakage Current	ILOL	7 CS = 0.8 V, CS = 2.2 V	$V_{out} = 0.4 \mathrm{V}$	_	-	10	μA
Active Supply Current	Icc*	$V_{CC} = 5.5$ V, $I_{DOUT} = 0$ mA, $t_{RC} = 1$	nin, duty=100%	_	10	25	mA
Stand by Supply Current	I_{SB}	$\overline{\text{CS}} \ge V_{cc} - 0.2\text{V}, \text{ CS} \le 0.2\text{V}, V_{cc} = 5.5\text{V}$		_	1	30	μA
Input Capacitance	Cin	$V_{in} = 0 \text{ V}, \ f = 1 \text{ MHz}, \ Ta = 25 ^{\circ}\text{C}$			_	10	pF
Output Capacitance	Cout	$V_{in} = 0V, j = 1 \text{MHz}, Ia =$	25 C	_	_	15	pF


^{*} Steady state current ** $V_{CC} = 5V$, $T_a = 25^{\circ}C$

RECOMMENDED AC OPERATING CHARACTERISTICS


● READ SEQUENCE ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = -20$ to +75°C, $t_r = t_f = 20$ ns)

Item	Symbol	min	max	Unit
Read Cycle Time	t _{RC}	250	_	ns
Address Access Time	taa	_	250	ns
Chip Select Access Time	tacs		250	ns
Chip Selection to Output in Low Z	tclz	10	_	ns
Chip deselection to Output in High Z	t _{CHZ}	0	100	ns
Output Hold from Address Change	t _{OH}	10		ns


● READ CYCLE (1)




● READ CYCLE (2) (Notes 1)



● READ CYCLE (3) (Notes 2)





Notes) 1. $t_r = t_f = 20 \, \text{ns}$.

- 2. C_L includes jig capacitance.
- 3. All diodes are 1S2074®.

- 1. Device is continuously selected
- 2. Address Valid prior to or coincident with \overline{CS} transition low.
- 3 . Input pulse level: 0.8 to 2.4V
- 4 . Input and output timing reference level: 1.5V

HN61366P

8192-word×8-bit Mask Programmable Read Only Memory

The HN61366P is a mask-programmable, byte-organized memory designed for use in bus-organized systems.


To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks or refreshing because of static operation.

The active level of the OE input and the memory content are defined by the user.

FEATURES

- Fully Static Operation
- Single +5V power supply
- Three-State Data Output for OR-Ties
- Mask Programmable Output Enable
- TTL Compatible
- Maximum Access Time; 250ns
- Low Power Operation; 50mW (typ.)
- Pin Compatible with EPROM

■BLOCK DIAGRAM



* Active level defined by the user.

MABSOLUTE MAXIMUM RATINGS


Item	Symbol	Value	Unit
Supply Voltage*	Vcc	-0.3 to +7.0	V
Input Voltage*	Vin	-0.3 to +7.0	V
Operating Temperature	Topr	-20 to +75	°C
Storage Temperature	Tets	-55 to +125	°C
Storage Temperature (under bias)	Thins	-20 to +85	°C

^{*} With respect to Vss


■RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage*	V _{cc}	4.5	5.0	5.5	V
Input Voltage*	V_{IL}	-0.3	_	0.8	V
	V_{IH}	2.2	_	Vcc	V
Operating Temprature	T.,p.	- 20	-	75	°C

^{*} With respect to Vss



■PIN ARRANGEMENT



ELECTRICAL CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = -20$ to $+75^{\circ}$ C)


Item	Symbol	Test Condit	ions	min	typ**	max	Unit
Input Voltage	V_{IH}			2.2	_	V_{cc}	V
Input voitage	V_{IL}			-0.3		0.8	V
Output Voltage	V _{OH}	$I_{OH} = -205 \mu A$		2.4	-	_	V
	V _{OL}	$I_{OL}=3.2\mathrm{mA}$		_	_	0.4	V
Input Leakage Current	I_{LI}	$V_{IN} = 0 \sim 5.5 \text{V}$		_	_	2.5	μA
Output Leakage Current	I_{LOH}	$OE = 0.8V$, $\overline{OE} = 2.2V$	$V_{OUT} = 2.4 \text{V}$		_	10	μA
	ILOL	OE-0.6V, OE-2.2V	$V_{OUT} = 0.4 \text{V}$	_	_	10	μ A
Operating Supply Current	Icc*	$V_{CC} = 5.5 \text{V}, I_{OUT} = 0 \text{mA}, t$	RC = min	_	10	25	mA
Input Capacitance .	Cin	$V_{in} = 0$ V, $f = 1$ MHz, $Ta =$	95°C	_	-	10	pF
Output Capacitance	Cout	$V_{in} = 0$ V, $j = 1$ WIHZ, $Ia = 0$	25 C		_	15	pF

^{*} Steady state current •• $V_{CC} = 5V$, $T_a = 25^{\circ}C$

■RECOMMENDED AC OPERATING CONDITIONS

● **READ CYCLE** ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, $T_a = -20 \sim +75$ °C, $t_r = t_f = 20 \,\text{ns}$)

Item	Symbol	min	max	Unit
Read Cycle Time	t _{RC}	250	_	ns
Address Access Time	tAA		250	ns
Output Enable to Output Valid	t _{OE}	-	100	ns
Output Enable to Output in Low Z	tolz	10	_	ns
Output Disable to Output in High Z	t _{OHZ}	0	100	ns
Output Hold from Address Change	t _{OH}	10	_	ns




Notes: 1. $t_r = t_f = 20 \, \mathrm{ns}$


- C_⊥ includes jig capacitance.
 All diodes are 1S2074⊕.

TIMING WAVEFORM

● READ CYCLE (1)



● READ CYCLE (2) Note 1)



Note) 1. $\overline{OE} = V_{II}$

- $\boldsymbol{2}$. Imput pulse level : 0.8 to 2.4V
- 3 . Imput and output timing reference level: $1.5\ensuremath{\mathrm{V}}$

HN613128P, HN613128FP

16384-word×8-bit Mask Programmable Read Only Memory

The HN613128P/FP is a mask-programmable, byte-organized memory designed for use in bus-organized systems. To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks or refreshing because of static operation. The active level of the CS, OE₀, OE₁ input and the memory content are defined by the user. The Chip Select input deselects the output and puts the chip in a power-down mode.


FEATURES

- Fully Static Operation
- Automatic Power Down
- Single +5-Volt Power Supply
- Three-State Data Output for OR-Ties
- Mask Programmable Chip Select, Output Enable
- TTL Compatible
- Maximum Access Time; 250ns
- Low Power Standby and Low Power Operation;

Standby: 5μW (typ.) Operation: 50mW (typ.)

Pin Compatible with EPROM

■ BLOCK DIAGRAM



* Active level defined by the user.

■ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage*	V_{cc}	-0.3 to $+7.0$	V
Input Voltage*	Vin	-0.3 to $+7.0$	V
Operating Temperature Range	Topr	-20 to +75	°C
Storage Temperature Range	Tsig	-55 to +125	°C
Storage Temperature Range (under bias)	T.,.,	-20 to +85	°C


* With respect to Vss.

■ RECOMMENDED DC OPERATING CONDITIONS


Item	Symbol	min.	typ.	max.	Unit
Supply Voltage *	V_{cc}	4.5	5.0	5.5	V
Input Voltage*	VIL	-0.3	_	0.8	V
	V_{IH}	2.2	_	V_{cc}	V
Operating Temperature	Tope	-20		75	.c


* With respect to V_{ss}





PIN ARRANGEMENT





(Top View)

ELECTRICAL CHARACTERISTICS ($V_{cc}=5.0V\pm10\%$, $V_{ss}=0V$, $T_a=-20$ to $+75^{\circ}$ C)

Item	Symbol	Test Condition	min	typ**	max	Unit
Input High-level Voltage	V _{IH}		2.2	_	V_{cc}	V
Input Low-level Voltage	VIL		-0.3	_	0.8	V
Output High-level Voltage	V _{OH}	$I_{OH} = -205\mu\text{A}$	2.4	_	_	V
Output Low-level Voltage	Vol	$I_{OL} = 3.2 \mathrm{mA}$	_	_	0.4	V
Input Leakage Current	I.,	$V_n = 0$ to 5.5 V	_	_	2.5	μA
Output High-level Leakage Current	ILOH	$V_{\text{out}} = 2.4 \text{V}, \text{CS} = 0.8 \text{V}, \overline{\text{CS}} = 2.2 \text{V}$		-	10	μA
Output Low-level Leakage Current	ILOL	$V_{out} = 0.4 \text{V, CS} = 0.8 \text{V, } \overline{\text{CS}} = 2.2 \text{V}$	_	-	10	μA
Supply Current (Active/Standby)	Icc*/ I.	$V_{CC} = 5.5 \text{V}$, $I_{DOUT} = 0 \text{mA}$, $I_{RC} = \text{min}$, $\text{duty} = 100\% \text{ CS} \ge V_{CC} = 0.2 \text{V}$, $\text{CS} \le 0.2 \text{V}$	_	10/1	25/30	m A /μ A
Input Capacitance	Cin	$V_{in} = 0 \text{ V}, f = 1.0 \text{ MHz}, Ta = 25 ^{\circ}\text{C}$	_	_	10	pF
Output Capacitance	Cont	$V_{in} = 0 \text{ V}, f = 1.0 \text{ MHz}, Ta = 25 ^{\circ}\text{C}$			15	pF

^{*} Steady state current •• $V_{CC} = 5V$, $T_a = 25^{\circ}C$


■ RECOMMENDED AC OPERATING CONDITIONS (READ SEQUENCE)

 $(V_{CC} = 5.0 \text{V} \pm 10\%, V_{SS} = 0 \text{V}, T_a = -20 \text{ to } +75^{\circ}\text{C}, \text{All timing with } t_r = t_f = 20 \text{ ns})$


	6	HN61	Unit	
Item	Symbol	min	max	Unit
Read Cycle Time	t rc	250	_	ns
Address Access Time	taa	_	250	ns
Chip Select Access Time	tacs	_	250	ns
Chip Selection to Output in Low Z	tcLZ	10	_	ns
Output Enable to Output Valid	t oe		100	ns
Output Enable to Output in Low Z	toLZ	10	_	ns
Chip deselection to Output in High Z	t _{CHZ}	0	100	ns
Chip Disable to Output in High Z	t _{onz}	0	100	ns
Output Hold from Address Change	toн	10	-	ns

■ TIMING WAVEFORM


• READ CYCLE(1)




• READ CYCLE (2) (Notes 1,3)



• READ CYCLE (3) (Notes 2, 3)



AC TEST LOAD



Notes 1. $t_f = t_f = 20 \text{ ns.}$

- 2. C_L includes jig capacitance.
- 3. All diodes are 1S2074®.

NOTES:

- 1. Device is continuously selected.
- 2. Address Valid prior to or coincide with CS transition low.
- 3. $\overline{OE} = VIL$.
- 4. Input pulse level: 0.8 to 2.4V
- 5. Input and output reference lev 1.5V

HN613128HP

16384-word x 8-bit Mask Programmable Read Only Memory

The HN613128HP is a mask-programmable, byte-organized memory designed for use in bus-organized systems. To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks or refreshing because of static operation. The active level of the CS, OE₀, OE₁ input and the memory content are defined by the user. The Chip Select input deselects the output and puts the chip in a power-down mode.

■ FEATURES

- Fully Static Operation
- Automatic Power Down
- Single +5-Volt Power Supply
- Three-State Data Output for OR-Ties
- Mask Programmable Chip Select, Output Enable
- TTL Compatible
- Maximum Access Time: 200ns
- Lower Standby and Low Power Operation;

Standby:


 $5\mu W$ (typ.)

Operation: 5

50mW (typ.)

Pin Compatible with EPROM

■ BLOCK DIAGRAM




* Active level defined by the user.


NOTES:

The specifications of this device are subject to change without notice.

Please contact your nearest Hitachis Sales Dept, regarding specifications.



■PIN ARRANGEMENT




HN61256P, HN61256FP

32768×8-bit or 65536×4-bit CMOS Mask Programmable Read Only Memory

The Hitachi HN61256P/FP is a mask programmable 32768 x 8-bit or 65536x4-bit CMOS read only memory. It operates from a single power supply and is compatible with TTL. Low power consumption makes this memory well-suited for battery-operation or hand-held personal computers. Memory expansion can be implemented through one chip select input. Either active "High" or active "Low" or chip select input and a chip enable input are defined at mask level. The organization of 8 bit or 4 bit is defined by the user.


FEATURES

- Mask-programmable selection of either 4-bit or 8-bit organization
- Three-state outputs, can be wire-ORed.
- One mask programmable chip select terminal facilitates memory expansion.
- A single 5V power supply (±10%)
- Low power consumption: Operation 7.5mW (typ.), Standby 5µW (typ.)
- TTL compatible
- Access time: 3.5μs (max)




- *1 Active level defined at mask level.
- *2 Mask programmable selection of either 4-bit or 8-bit organization.


In 4-bit organization, data outputs are Do to Da



■ PIN ARRANGEMENT • HN61256P



(Top View)





MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply Voltage*	V _{cc}	$-0.3 \sim +7.0$	v
Input Voltage*	Vin	$-0.3 \sim +7.0$	V
Operating Temperature Range	Tope	0~+75	°C
Storage Temperature Range	Ts:s	-55~+125	°C
Bias Storage Temperature Range	This	$-20 \sim +85$	°C

Note: * Referenced to V_{ss} .

■ ELECTRICAL CHARACTERISTICS

 $(V_{cc} = 5V \pm 10\%, V_{ss} = 0V, Ta = 0 \sim +75^{\circ}C)$


I	tem	Symbol	Test Condition		min	typ**	max	Unit
Input "High" Level	Voltage	V_{IH}			2.4		V_{cc}	V
Input "Low" Level	Voltage	V _{IL}			0	-	0.8	V
Output "High" Lev	el Voltage	V_{OH}	$I_{OH} = -100 \mu\text{A}$		2.4	-	_	V
Output "Low" Lev	Output "Low" Level Voltage		$I_{OL} = 1.6 \mathrm{mA}$			_	0.4	V
Input Leakage Cur	rent	Ι.,	$V_{in} = 0 \sim 5.5 \mathrm{V}$		_	-	2.5	μA
Output "High" Lev	el Leakage Current	ILOH	$CE = 0.8 V \qquad V_{out} = 2.4 V$		_	_	5	μA
Output "Low" Lev	el Leakage Current	ILOL	$\overline{\text{CE}} = 2.4 \text{ V}$	$V_{out} = 0.4 \mathrm{V}$	_	_	5	μA
6 1 6	In stand-by	I_{SB}	$CS \ge V_{cc} - 0.2 \text{ V}.$ $CS \ge V_{ss} + 0.2 \text{ V}.$	V _ E EV	_	1	30	μA
Supply Current	In operation	Icc ◆	$\begin{array}{c c} CS & V_{SS} + 0.2 V \\ \hline t_{RC} = 4.0 \mu s, \ I_{out} = 0 m A, \\ t_{CE} = 3.0 \mu s \end{array} V_{CC} = 5.5 V$		_	1.5	3.0	m A
Input Capacitance Output Capacitance		C ₁ ,				-	10	pF
		Cout	$V_{in} = 0 \text{ V}, f = 1 \text{ MHz}, Ta = 25 ^{\circ}\text{C}$		_	_	12.5	pF


^{*} Steady state current ** $V_{CC} = 5V$, $T_a = 25^{\circ}C$

■ AC OPERATING CONDITION AND CHARACTERISTICS

• READ SEQUENCE $(V_{cc} = 5V \pm 10\%, V_{ss} = 0V, Ta = 0 \sim +75^{\circ}C, t_r = t_f = 20 \text{ ns})$

Item	Symbol	min	max	Unit
Read Cycle Time	t RC	4.0	_	μs
Address Access Time	t AACC	_	3.5	μs
Chip Enable Access Time	t eacc	_	3.0	μs
Data Hold Time from Address	t DF	0.05	0.5	μs
Address Set-up Time	tas	0.5	_	μs
Address Hold Time	t ah	0	-	μs
Chip Enable ON Time	t ce	3.0	_	μs
Chip Enable OFF Time	t ce	0.5	_	μs





Notes: $1.t_i - t_j - 20 \text{ ns.}$

 $2.C_L$ includes jig capacitance.

3.All diodes are 1S2074 (B).

HN613256P, HN613256FP

32768-word x 8-bit Mask Programmable Read Only Memory

The HN613256P/FP is a mask-programmable, byte-organized memory designed for use in bus-organized system.


To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks nor refreshing because of static operation.

The active level of the CS and OE input, and the memory content are defined by the user. The Chip Select input deselects the output and puts the chip in a power-down mode.

■ FEATURES

- Fully Static Operation
- Automatic Power Down
- Single +5V Power Supply
- Three-state Data Output for OR-ties
- Mask Programmable Chip Select and Output Enable
- TTL Compatible
- Maximum Access Time: 250ns
- Low Power Standby and Low Power Operation; Standby $5\mu W$ (typ.), Operation 50mW (typ.)
- Pin Compatible with EPROM

BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Value	Unit
Supply Voltage*	Vcc	-0.3 to +7.0	V
Input Voltage*	Vin	-0.3 to +7.0	V
Operating Temperature Range	Topr	-20 to +75	°C
Storage Temperature Range	Tstg	-55 to +125	°C
Storage Temperature Range (Under Bias)	Thias	-20 to +85	°C

^{*}With respect to VSS

■ RECOMMENDED DC OPERATING CONDITIONS


Item	Symbol	min.	typ.	max.	Unit
Supply Voltage *	Vcc	4.5	5.0	5.5	V
Input Voltage*	VIL	-0.3		0.8	v
	VIH	2.2	-	V_{cc}	v
Operating Temperature	Topr	-20	-	75	°C

^{*} With respect to V_{ss} .




■ PIN ARRANGEMENT





* Active level can be defined by the customer.

HN613256FP



* Active level can be defined by the customer.

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, T_a = -20 ~ +75 °C)

ELECTRICAL	em	Symbol	Test Condition			typ**	max	Unit
100	2111	V _{IH}						V
Input Voltage		V_{IL}			-0.3	-	0.8	V
		V _{OH}	$I_{OH} = -205 \mu A$	In = -205 #A		-	-	v
Output Voltage		V_{OL}	$I_{OL} = 3.2 \text{ mA}$		-	0.4	V	
Input Leakage C	urrent	Iin	$V_{in} = 0 \sim 5.5 \text{V}$			-	2.5	μА
Input Leakage C	urrent	I _{LOH}	V = 24V		-	_	10	μA
Output Leakage	Output Leakage Current		$CS = 0.8V, \overline{CS} = 2.2V$	$V_{out} = 0.4 \text{V}$		Ι	10	μA
	Active	I_{LOL} I_{CC}^*	$V_{CC} = 5.5 \text{V}, I_{out} = 0 \text{mA}$	$t_{RC} = \min, \text{ duty } = 100\%.$		10	30	mA
Supply Current Standby		I_{SB}	$V_{CC} = 5.5 \text{ V}, \overline{\text{CS}} \ge V_{CC} - 0.2 \text{ V}, \text{ CS} \le 0.2 \text{ V}$			1	30	μA
Julius, SB SE			-	-	10	pF		
Output Capacitance Cout		$V_{in} = 0$ V, $f = 1$ MHz, $T_a = 25$ °C		_	T -	15	pF	

^{*} Steady state current


■ RECOMMENDED AC OPERATING CONDITIONS (READ SEQUENCE)

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, Ta = -20 \sim +75^{\circ}\text{C}, t_r = t_f = 20 \text{ns})$


Item	Symbol	min	max	Unit
Read Cycle Time	tRC	200	_	ns
Address Access Time	tAA	-	200	ns
Chip Select Access Time	tACS	_	200	ns
Chip Selection to Output in Low Z	tCLZ	10	-	ns
Output Enable to Output Valid	toE	_	100	ns
Output Enable to Output in Low Z	tolz	10		ns
Chip Deselection to Output in High Z	tCHZ	0	100	ns
Chip Disable to Output in High Z	tohz	0	100	ns
Output Hold from Address Change	tOH	10	_	ns

TIMING WAVEFORM


• READ CYCLE (1)








• READ CYCLE (3) (Notes 2, 3)



AC TEST LOAD



Notes: 1. t. -t/ - 20 ns

- 2. CL includes jig capacitance
- 3. All diodes are 1S2074®

NOTES:

- 1. Device is continuously selected.
- 2. Address Valid prior to or coincident with \overline{CS} transition low.
- 3. $\overline{\overline{OE}} = V_{IL}$.
- 4. Input pulse level: 0.8 to 2.4V
- 5. Input and output reference level: 1.5V

^{**} $V_{CC} = 5V, T_a = 25^{\circ}C$

HN613256HP

32768-word x 8-bit Mask Programmable Read Only Memory

The HN613256HP is a mask-programmable, byte-organized memory designed for use in bus-organized system.


To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks nor refreshing because of static operation.

The active level of the CS and OE input, and the memory content are defined by the user. The Chip Select input deselects the output and puts the chip in a power-down mode.

FEATURES

- Fully Static Operation
- Automatic Power Down
- Single +5V Power Supply
- Three-state Data Output for OR-ties
- Mask Programmable Chip Select and Output Enable
- TTL Compatible
- Maximum Access Time: 200ns
- Low Power Standby and Low Power Operation;
 Standby 5μW (typ.), Operation 50mW (typ.)
- Pin Compatible with EPROM

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Value	Unit
Supply Voltage*	VCC	-0.3 to $+7.0$	V
Input Voltage*	Vin	-0.3 to $+7.0$	V
Operating Temperature Range	Topr	-20 to +75	°C
Storage Temperature Range	Tstg	-55 to +125	°C
Storage Temperature Range (Under Bias)	Thias	-20 to +85	°C

^{*}With respect to Vss


■ RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	min.	typ.	max.	Unit
Supply Voltage *	Vcc	4.5	5.0	5.5	V
Input Voltage*	VIL	-0.3	-	0.8	V
	V_{IH}	2.0	_	Vcc	V
Operating Temperature	Topr	-20	_	75	°C

^{*} With respect to V_{SS} .



■ PIN ARRANGEMENT



* Active level can be defined by the customer.

Note

The specifications of this device are subject to change without notice. Please contact your nearest Hitachis Sales Dept, regarding specifications.

HN62301P


131,072-word×8-bit Mask Programmable Read Only Memory

The HN62301P is a mask-programmable, byte-organized memory designed for use in bus-organized systems. To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks or refreshing because of static operation. The Chip Enable and the memory content are defined by the user. The Chip Enable input deselects the output and puts the chip in a power-down mode.

FEATURES

- Static Operation
- Automatic Power Down
- Single +5-Volt Power Supply
- Three-State Data Output for OR-Ties
- TTL Compatible
- Maximum Access Time-350ns
- Lower Power Standby and Low Power Operation; Standby: 2mW (typ.), Operation: 75mW (typ.)

■BLOCK DIAGRAM




■ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage*	V_{CC}	-0.3 to $+7.0$	V
Input Voltage*	Vin	-0.3 to +7.0	V
Operating Temperature Range	Tope	0 to +70	°C
Storage Temperature Range	T	-55 to +125	°C
Bias Storage Temperature Range	T.,	-20 to +85	°C


^{*} With respect to V_{SS}

Note) The specifications of this device are subject to change without notice.

Please contact your nearest Hitachis Sales Dept, regarding specifications.



■PIN ARRANGEMENT



■RECOMMENDED DC OPERATING CONDITIONS (Ta=0 to 70° C)

Item	Symbol	min	typ	max	Unit
Supply Voltage *	Vcc	4.5	5.0	5.5	v
Input Voltage*	VIL	-0.3		0.8	V
	V_{IH}	$2.4 + 0.4(V_{CC} - 5)$	_	Vcc	V

[•] with respect to V_n

ELECTRICAL CHARACTERISTICS $(V_{cc}=5V\pm10\%,\,V_{s\,s}=0V,\,Ta=0$ to $+70^{\circ}$ C)

Item	Symbol	Test C	min	typ***	max	Unit	
Normal Operating Current	Icci *	$t_{RC1} = min, \ V_{CC} = 5.5V, \ I_{out} = 0mA, \ duty = 100\%$		_	15	50	mA
Nibble Operating Current	Iccz*	$t_{RC2} = min, \ V_{CC} = 5.5 \text{V}, \ I_{out} = 0 \text{mA}, \ duty = 100\%$		_	5	15**	mA
Stand by Current	ISB	$\overline{\text{CE}} \ge V_{cc} - 0.2 \text{V}, \ V_{cc} = 5.5 \text{V}$			0.4	10	mA
Input Leakage Current	I_{LI}	$V_{in} = 0$ to 5.5V, other 0V		-10	_	10	μA
	ILOH		Vout = 2.4V	_	_	10	μA
Output Leakage Current	ILOL	CE=2.4V	Vout = 0.4V		_	10	μA
	Von	$I_{\text{out}} = -205\mu\text{A}$		2.4	_	_	v
Output Voltage	Vol	I _{out} = 3.2mA		_	_	0.4	V

^{*} Steady state current *** $V_{CC} = 5V$, $T_0 = 25^{\circ}C$

ECAPACITANCE $(V_{cc} = 5V \pm 10\%, T_a = 25^{\circ}\text{C}, 1\text{MHz} \ V_{in} = 0\text{V})$

Item	Symbol	typ	max	Unit
Input Capacitance (A ₀ ~A ₁₆ , \overline{CE})	Cin	-	10	pF
Output Capacitance (D ₀ ~D ₇)	Cour	-	15	pF

\blacksquare AC CHARACTERISTICS ($V_{cc}=5V\pm10\%,\,V_{ss}=0V,\,Ta=0$ to $+70^{\circ}\mathrm{C}\,,\,t_{r}=t_{f}=20\mathrm{ns})$

Mode	Item	Symbol	min	max	Unit
Normal	Cycle Time	t _{RC1}	350	_	ns
	Address Access Time	t _{AA1}	_	350	ns
	Data Hold Time	t _{OH}	10	_	ns
CE operation	CE Access Time	tace		350	ns
	CE Enable Pulse Width	t _{CE}	350		ns
	CE Disable Pulse Width	t _{CE}	15		ns
	Address Set up Time	tas	0	_	ns
	Data Hold Time from CE	tcHZ	10	** 150	ns
	Data Set Time from CE	tclz	10	-	ns
Nibble operation***	Nibble Address Access Time*	tAA2	_	100	ns
	Nibble Cycle Time	t _{RC2}	100	_	ns


Nibble Address A₀, A₁ ··TBD

^{* *} TBD


^{***} The specifications of this mode are subject to change without notice. Please contact your nearest Hitachi's Sales Dept, regarding specifications.

TIMMING CHART


•NORMAL CYCLE $(\overline{CE} = Low)$




●CE CYCLE



●NIBBLE CYCLE*



* Please contact your nearest Hitachi's Sales Dept, regarding specifications.




Notes) 1. $t_r = t_f = 20 \text{ ns}$

- t₁-t₂-z₂₀₁₈
 C_L includes jig capacitance.
 All diodes are 1S2074^(H).
- 4 . Input pulse level: 0.8 to 2.4V
- 5 . Input and output timing reference level: 1.5V

• CE DUMMY CYCLE


 $\overline{\text{CE}}$ dummy cycle is necessary when V_{CC} rise time is longer than 20 ms.

CASE 1



(Note) 1. There is no limitation for V_{CC} rise time when at least one of addresses or \overline{CE} signal is changed after power-up ($V_{CC} \ge 4.5 \text{V}$). 350ns is required for the access after the transition.

CASE 2



(Note) 1. Transition of neither address nor $\overline{\text{CE}}$ is necessary for system initialization when V_{CC} rise time is less than 20ms, because of Vcc-detective-circuit-operation.

2ms is required for the access after power-up.

MOS PROM

HN482732AG-20, HN482732AG-25, HN482732AG-30

4096-word × 8-bit U. V. Erasable and Programmable Read Only Memory


The HN482732A is a 4096-word by 8-bit erasable and electrically programmable ROM. This device is packaged in a 24 pin dual-in-line package with transparent lid.


The transparent lid on the package allow the memory content to be erased with ultraviolet light.

■ FEATURES


- Single Power Supply +5V ±5%
- Simple Programming Program Voltage: +21V D.C
 - Program with one 50ms Pulse
- Static..... No clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Mode
- Absolute Max. Rating of Vpp Pin . . . 26.5V
- Low Stand-by Current 35mA (max)
- Compatible with Intel 2732A

■BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ MODE SELECTION

Pins	CE	OE /VPP	Vcc	Outputs
MODE	(18)	(20)	(24)	(9~11, 13~17)
Read	V_{IL}	VIL	+5	Dout
Stand by	V_{IH}	Don't Care	+5	High Z
Program	VIL	V _{PP}	+5	Din
Program Verify	VIL	VIL	+5	Dout
Program Inhibit	V_{IH}	V _{PP}	+5	High Z

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	T_{stg}	-65 to +125	°C
All Input and Output Voltages*	Vin, Vout	-0.3 to +7	V
V _{PP} Voltage *	$\overline{\mathrm{OE}}/V_{PP}$	-0.3 to 26.5	V
Vcc Voltage *	Vcc	-0.3 to +7	V

^{*} with respect to GND

■ READ OPERATION

• D.C. AND OPERATING CHARACTERISTICS (Ta=0 to 70 °C, $V_{CC}=5V\pm5\%$, $V_{pp}=V_{cc}\pm0.6V$)

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	$I_{ u}$	$V_{IN} = 5.25 \text{V}$			-	
Output Leakage Current	ILO	$V_{out} = 5.25 \text{V}$			10	μA
Vcc Current (Standby)	Icci	$\overline{\text{CE}} = V_{IH}, \ \overline{\text{OE}} = V_{II}$			10	μA
Vcc Current (Active)	Iccz	$\overline{OE} = \overline{CE} = V_{II}$			35	mA
Input Low Voltage	VII	OE - CE = VIL			150	mA
Input High Voltage			-0.1		0.8	V
	V_{IH}		2.0		$V_{cc}+1$	v
Output Low Voltage	Vol	IoL = 2.1 mA		_	0.45	V
Output High Voltage	V on	$I_{OH} = -400 \mu\text{A}$	2.4	-	_	V


ullet AC CHARACTERISTICS (Ta=0 to 70 °C, $V_{\rm CC}=5{ m V}\pm5\,\%$, $V_{\rm pp}=V_{\rm cc}\pm0.6{ m V}$)

Parameter	Symbol	Test Conditions	HN482732AG -20		HN482732AG -25		HN482732AG-30		
			min	max	min	max	min	max	Unit
Address to Output Delay	tACC	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	_	200	_	250	_	300	ns
CE to Output Delay	t _{CE}	$\overline{OE} = V_{IL}$	_	200		250		300	
OE to Output Delay	t _{OE}	$\overline{\text{CE}} = V_{IL}$	10	90	10	100	10		ns
OE High to Output Float	t _{DF}	$\overline{\text{CE}} = V_{II}$	0	80	0	90	10	150	ns
Address to Output Hold	t _{OH}	$\overline{CE} = \overline{OE} = V_{II}$	0		- 0	90	U	130	ns
Tarput 1101u	L OH	CE - CE - VIL	U		0	_	0		ns

• SWITCHING CHARACTERISTICS

Test Conditions

Reference Level for Measuring Timing Inputs, 1V and 2V, Outputs; 0.8V and 2V



• CAPACITANCE $(Ta = 25 \, ^{\circ}\text{C}, f = 1 \, \text{MHz})$

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Input Capacitance (Except $\overline{\mathrm{OE}}/V_{PP}$)	C_{IN1}	$V_{IN}=0$ V		-	6	
OE/V _{PP} Input Capacitance	CINZ	$V_{IN} = 0 \text{ V}$			20	- Fr
Output Capacitance	Cout	$V_{out} = 0 \text{ V}$	_		19	pr _E
					12	pr

■ PROGRAMMING OPERATION

• DC PROGRAMMING CHARACTERISTICS ($T_a = 25 \,^{\circ}\text{C} \pm 5 \,^{\circ}\text{C}$, $V_{cc} = 5 \text{V} \pm 5 \,^{\circ}\text{C}$, $V_{PP} = 21 \text{V} \pm 0.5 \text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	Iu	$V_{IN} = V_{IL}$ or V_{IH}	_	_	10	μΑ
Output Low Voltage During Verify	V _{OL}	$I_{OL}=2.1\text{mA}$	_	_	0.45	V
Output High Voltage During Verify	V _{OH}	$I_{OH} = -400 \mu\text{A}$	2.4		_	V
Vcc Supply Current	Icc		_	_	150	mA
Input Low Level	V_{IL}		-0.1	_	0.8	V
Input High Level (All Inputs Except $\overline{\text{OE}}/V_{PP}$)	V_{IH}		2.9		Vcc+1	V
V _{PP} Supply Current	IPP	$\overline{\text{CE}} = V_{IL}, \ \overline{\text{OE}} = V_{PP}$	_	_	30	mA

• AC PROGRAMMING CHARACTERISTICS ($Ta=25\,^{\circ}\text{C}\pm5\,^{\circ}\text{C}$, $V_{cc}=5\text{V}\pm5\,\%$, $V_{PP}=21\text{V}\pm0.5\text{V}$)


Parameter	Symbol	Test Conditions	min	typ	max	Unit
Address Setup Time	tas		2		_	μs
OE Setup Time	t _{OE} s		2	_	-	μs
Data Setup Time	t _{DS}		2		_	μs
Address Hold Time	t_{AH}		0	_		μs
OE Hold Time	t OEH		2	-	_	μs
Data Hold Time	t DH		2	_	_	μs
Chip Enable to Output Float Delay*	t _{DF}		0	_	130	ns
Data Valid from CE	t _D v	$\overline{\text{CE}} = V_{IL}, \ \overline{\text{OE}} = V_{IL}$	_		1	μs
CE Pulse Width During Programming	t _{PW}		45	50	55	ms
OE Pulse Rise Time During Programming	t PRT		50	_		ns
V _{PP} Recovery Time	t vr		2	_		μs

t_{DF} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

SWITCHING CHARACTERISTICS

Test Condition

Reference Level for Measuring Timing: Inputs 1V and 2V; Outputs 0.8V and 2V




ERASE


Erasure of HN482732A is performed by exposure to ultraviolet light of 2537Å and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15W-sec/cm²




SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE



ADDRESS ACCESS TIME vs. SUPPLY VOLTAGE



ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE



HN482764G,HN482764G-2, HN482764G-3

8192-word x 8-bit UV Erasable and Programmable Read Only Memory


The HN482764 is a 8192 word by 8 bit erasable and electrically programmable ROM. This device is packaged in a 28 pin dual-in-line package with transparent lid. The transparent lid on the package allows the memory content to be erased with ultraviolet light.

FEATURES

	EATONEO
•	Single Power Supply
•	Simple Programming Program Voltage: +21V D.C.
	Program with one 50ms Pulse
•	Static No Clocks Required
•	Inputs and Outputs TTL Compatible During Both Read and Pro-
	gram Mode.
_	T: UNIA007040 0 2000

High Performance Programming Available

Compatible with Intel 2764



■ MODE SELECTION


Pins	(20)	OE (22)	PGM (27)	V _{PP} (1)	V _{cc} (28)	Outputs (11~13, 15~19)
Read	V_{IL}	VIL	V_{IH}	V_{cc}	V_{cc}	Dout
Stand-by	V_{IH}	×	×	V_{cc}	V_{cc}	High Z
Program	VIL	×	V_{IL}	V_{PP}	V_{cc}	Din
Program Verify	V_{IL}	V_{IL}	V_{IH}	V_{PP}	V_{cc}	Dout
Program Inhibit	VIH	×	×	V_{PP}	V_{cc}	High Z

× : don't care


BABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Operating Temperature Range	T.,,	0 to +70	°C
Storage Temperature Range	Tere	-65 to +125	°C
All Input and Output Voltage*	V _τ	-0.6 to +7	V
V _{PP} Voltage	V_{PP}	-0.6 to $+26.5$	v

^{# :} with respect to GND



■ PIN ARRANGMENT



■ READ OPERATION

• DC AND OPERATING CHARACTERISTICS (Ta=0 to $+70^{\circ}$ C, $V_{cc}=5$ V $\pm 5\%$, $V_{PP}=V_{cc}\pm 0.6$ V)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I _{LI}	$V_{CC} = 5.25 \text{V}, \ V_{is} = 5.25 \text{V}$	T -	_	10	μA
Output Leakage Current	. ILO	$V_{CC} = 5.25 \text{V}, \ V_{out} = 5.25 \text{V} / 0.45 \text{V}$	_	_	10	μA
V _{PP} Current	I_{PP1}	$V_{PP} = V_{CC} + 0.6 \mathrm{V}$	_	_	15	m A
Vcc Current (Standby)	Icc i	$\overline{\text{CE}} = V_{IH}$	_	_	35	m A
Vcc Current (Active)	Icc 2	$\overline{CE} = \overline{OE} = V_{IL}$	T -	40	100	m A
Input Low Voltage	V _{IL}		-0.1	_	0.8	V
Input High Voltage	V_{IH}		2.0	_	$V_{cc}+1$	V
Output Low Voltage	Vol	$I_{OL}=2.1\mathrm{mA}$	_	_	0.45	V
Output High Voltage	V _{OH}	$I_{OH} = -400 \ \mu A$	2.4		_	V

ullet AC CHARACTERISTICS (Ta=0 to $+70^{\circ}$ C, $V_{CC}=5$ V $\pm5\%$, $V_{PP}=V_{CC}\pm0.6$ V)

Parameter	6 1 1	Test Conditions	HN482764G-2		HN482764G		HN482764G-3		Unit
Parameter	Symbol		min	max	min	max	min	max	Cill
Address to Output Delay	tacc	$\overline{CE} = \overline{OE} = V_{IL}$	_	200		250	_	300	ns
CE to Output Delay	tc E	$\overline{\text{OE}} = V_{IL}$		200	-	250	-	300	ns
OE to Output Delay	to _E	$\overline{\text{CE}} = V_{IL}$	10	80	10	100	10	150	ns
OE High to Output Float	t _{DF}	$\overline{\text{CE}} = V_{IL}$	0	70	0	90	0	130	ns
Address to Output Hold	toн	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	0	-	0	-	0		ns

Note: 10F defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

• SWITCHING CHARACTERISTICS Test Condition

Input Pulse Levels:

Input Rise and Fall Time:

Output Load:


Reference Level for Measuring Timing:

0.8V to 2.2V \leq 20ns

1TTL Gate + 100pF

Inputs: 1V and 2V

Output; 0.8V and 2.0V



• CAPACITANCE (Ta = 25°C, f = 1MHz)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C.,	V.; = 0 V	_	4	6	pF
Output Capacitance	Cout	$V_{out} = 0 \text{ V}$		8	12	pF

PROGRAMMING OPERATION

• DC PROGRAMMING CHARACTERISTICS ($Ta=25\%\pm5\%$, $V_{cc}=5V\pm5\%$, $V_{PP}=21V\pm0.5V$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I_{Ll}	$V_{in} = 5.25 \mathrm{V}$	_	_	10	μA
Output Low Voltage During Verify	Vol	$I_{OL} = 2.1 \mathrm{mA}$	_	_	0.45	V
Output High Voltage During Verify	V_{OH}	$I_{OH} = -400 \ \mu \text{A}$	2.4	_	_	V
Vcc Current (Active)	Icc 2			-	100	m A
Input Low Level	V_{IL}		-0.1	_	0.8	v
Input High Level	V_{IH}		2.0	_	$V_{cc}+1$	V
V _{PP} Supply Current	I_{PP}	$\overline{\text{CE}} = \overline{\text{PGM}} = V_{IL}$		_	30	m A

• AC PROGRAMMING CHARACTERISTICS ($T_a = 25 \text{ °C} \pm 5 \text{ °C}$, $V_{CC} = 5 \text{ V} \pm 5 \text{ °W}$, $V_{PP} = 21 \text{ V} \pm 0.5 \text{ V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	tas		2	-	_	μs
OE Setup Time	toes		2	_	_	μs
Data Setup Time	tps		2	_	_	μ_{S}
Address Hold Time	t _{AH}		· 0	_	_	μs
Data Hold Time	t _{DH}		2	_	_	μs
OE to Output Float Delay	t _{DF}		0	_	130	ns
V _{PP} Setup Time	tvs		2	-	_	μs
PGM Pulse Width During Programming	tpw		45	50	55	m s
CE Setup Time	tces		2	_		μs
Data Valid from OE	tos		_	_	150	ns

Note: tof defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

• SWITCHING CHARACTERISTICS


Test Condition

Input Pulse Level:

0.8V to 2.2V ≤ 20 ns

Input Rise and Fall Time:
Reference Level for Measuring Timing:

Input; 1V and 2V Output; 0.8V and 2V




ERASE


Erasure of HN482764 is performed by exposure to Ultraviolet light of 2537Å, and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15W • sec/cm²




SUPPLY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE



ADDRESS ACCESS TIME VS. SUPPLY VOLTAGE




ADDRESS ACCESS TIME VS. AMBIENT TEMPERATURE



■ HIGH PERFOMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High Performance Programming Flowchart

ullet AC PROGRAMMING CHARACTERISTICS ($T_a = 25\,^{\circ}\text{C} \pm 5\,^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 21\text{V} \pm 0.5\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	tas		2	_		μs
OE Setup Time	t oes		2	_	_	μs
Data Setup Time	t DS		2	_	_	μs
Address Hold Time	t _{AH}		0	_	_	μs
Data Hold Time	t _{DH}		2	_		μs
OE to Output Float Delay*	t_{DF}		0	_	130	ns
V _{PP} Setup Time	t vps		2	_	-	μs
V _{cc} Setup Time	t vcs		2	_	_	μs
PGM Pulse Width during Initial Program	t Pw		0.95	1.0	1.05	ms
PGM Pulse Width during Over Program**	t opw		3.8	_	63	ms
CE Setup Time	tces		2	_	_	μs
Data Valid from OE	t oe		_		150	ns

* tpF defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

** turn is defined as mentioned in flort chart.


• SWITCHING CHARACTERISTICS

Test Condition

0.8V to 2.2V Input Pulse Level: < 20 ns

Input Rise and Fall Time: Reference Level for Measuring Timing: Input; 1V and 2V

Output; 0.8V and 2V






HN482764P-3

8192-word x 8-bit One Time Electrically Programmable ROM

The HN482764P-3 is a 8192 word by 8-bit one time electrically programmable ROM. Initially, all bits of the HN482764P-3 are in the "1" state (Output High). Data is introduced by selectively programming "0" into the desired bit locations. This device is packaged in a 28 pin, dual-in-line plastic package. Therefore, this device can not be re-written.

■ FEATURES

- Spring Power Supply +5V ±5%
- Simple Programming Program Voltage: +21V D.C.
 Program with one 50ms Pulse
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Mode
- Access Time 300ns max.
- Low Standby Current 35mA max.
- Compatible with Intel P2764



■ MODE SELECTION


Pins Mode	(20)	OE (22)	PGM (27)	$V_{PP} = (1)$	V _{cc} (28)	Outputs (11~13, 15~19)
Read	VIL	V_{IL}	VIH	V_{cc}	V_{cc}	Dout
Stand-by	V_{IH}	×	×	V_{cc}	V_{cc}	High Z
Program	VIL	×	V_{IL}	V_{PP}	V_{cc}	Din
Program Verify	V_{IL}	V_{IL}	V_{IH}	V_{PP}	V_{cc}	Dout
Program Inhibit	V_{IH}	×	×	V_{PP}	V_{cc}	High Z

^{× :} don't care


■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Operating Temperature Range	T_{opr}	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
All Input and Output Voltage*	V_T	-0.6 to +7	V
V _{PP} Voltage	V_{PP}	-0.6 to +26.5	V

^{*} with respect to GND



PIN ARRANGMENT



■ READ OPERATION

• DC AND OPERATING CHARACTERISTICS (T_a = 0 to +70°C, V_{CC} = 5V ± 5%, V_{PP} = V_{CC} ± 0.6V)

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{CC} = 5.25 \text{V}, V_{in} = 5.25 \text{V}$	_	_	10	μΑι
Output Leakage Current	I_{LO}	$V_{CC} = 5.25, V_{out} = 5.25 \text{V}/0.45 \text{V}$	-	_	10	μΑ
V _{PP} Current	I_{PP1}	$V_{PP} = V_{CC} + 0.6 V$	_	_	15	mA
V _{CC} Current (Standby)	I_{CC1}	$CE = V_{IH}$	_	_	35	mA
V _{CC} Current (Active)	I_{CC2}	$CE = OE = V_{IL}$	_	40	100	mA
Input Low Voltage	V_{IL}		-0.1	_	0.8	V
Input High Voltage	V_{H}		2.0	_	V _{CC} +1	V
Output Low Voltage	V_{OL}	I_{OL} = 2.1mA	-		0.45	V
Output High Voltage	V _{OH}	$I_{OH} = -400\mu A$	2.4	_	_	V

• AC CHARACTERISTICS ($T_a = 5V \pm 5\%$, $V_{PP} = V_{CC} \pm 0.6V$, $T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter Parame	Symbol	Test Conditions	min	max	Unit
Address to Output Delay	t _{ACC}	$CE = OE = V_{IL}$	_	300	ns
CE to Output Delay	t _{CE}	$OE = V_{IL}$	-	300	ns
OE to Output Delay	t _{OE}	$CE = V_{IL}$	10	150	ns
OE High to Output Float*	t_{DF}	$CE = V_{IL}$	0	130	ns
Address to Output Hold	t _{OH}	$CE = OE = V_{IL}$	0		ns

^{*} t_{DF} defines the time at which the output achives the open circuit condition and is not referenced to output voltage levels.

SWITCHING CHARACTERISTICS

Test Condition


Input Pulse Levles: 0.8V to 2.2V

Input Rise and Fall Times: ≤ 20 ns.

Output Load: 1TTL Gate + 100pF

Reference Level for Measuring Timing:

Inputs; 1V and 2V Outputs; 0.8V and 2V



• CAPACITANCE ($Ta = 25^{\circ}\text{C}, f = 1 \text{MHz}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C.,	$V_{in} = 0 \text{ V}$	_	4	6	pF
Output Capacitance	Cout	$V_{out} = 0 \text{ V}$	_	8	12	pF

■ PROGRAMMING OPERATION

• DC PROGRAMMING CHARACTERISTICS ($Ta=25\%\pm5\%$, $V_{cc}=5$ V $\pm5\%$, $V_{PP}=21$ V ±0.5 V)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	ILI	V., = 5.25 V	_	_	10	μA
Output Low Voltage During Verify	Vol	$I_{OL}=2.1\mathrm{mA}$	_	_	0.45	V
Output High Voltage During Verify	V_{OH}	$I_{OH} = -400 \mu\text{A}$	2.4	_	_	V
V _{CC} Current (Active)	Icc 2		_	_	150	m A
Input Low Level	VIL		-0.1	-	0.8	v
Input High Level	V_{IH}		2.0		$V_{cc} + 1$	V
V _{PP} Supply Current	I_{PP}	$\overline{\text{CE}} = \overline{\text{PGM}} = V_{IL}$	_	_	30	m A

ullet AC PROGRAMMING CHARACTERISTICS ($Ta=25\,^{\circ}\text{C}\pm5\,^{\circ}\text{C}$, $V_{CC}=5\,^{\circ}\text{V}\pm5\,^{\circ}\text{M}$, $V_{PP}=21\,^{\circ}\text{V}\pm0.5\,^{\circ}\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	tas		2	_	_	μs
OE Setup Time	toes		2	_	_	μ_{S}
Data Setup Time	tps		2			μs
Address Hold Time	t _{AH}		0	_	_	μ_{S}
Data Hold Time	t _{DH}	, , , , , , , , , , , , , , , , , , , ,	2	_		μs
OE to Output Float Delay	t _{DF}		0	-	1 0	ns
V _{PP} Setup Time	tvs		2		_	μs
PGM Pulse Width During Programming	tpw		45	50	55	m s
CE Setup Time	tces		2	_	_	μ_{S}
Data Valid from OE	toE		_	_	150	ns
A-20-00				•		

Note: the defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

• SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Level:


0.8V to 2.2V

Input Rise and Fall Time:

≤ 20 ns


Reference Level for Measuring Timing:

Input; 1V and 2V Output; 0.8V and 2V



■ HIGH PERFOMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High Performance Programming Flowchart

ullet AC PROGRAMMING CHARACTERISTICS ($T_a = 25\,^{\circ}\text{C} \pm 5\,^{\circ}\text{C}$, $V_{CC} = 6\,\text{V} \pm 0.25\,\text{V}$, $V_{PP} = 21\,\text{V} \pm 0.5\,\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	tas		2 -	_		μs
OE Setup Time	toes		2		-	μs
Data Setup Time	t DS		2	_	more	μs
Address Hold Time	t AH		0	_	_	μs
Data Hold Time	t _{DH}		2	_	_	μs
OE to Output Float Delay*	t_{DF}		0	_	130	ns
V_{PP} Setup Time	t vps		2	_	_	μs
V _{CC} Setup Time	t ves		2			μs
PGM Pulse Width during Initial Program	t Pw		0.95	1.0	1.05	ms
PGM Pulse Width during Over Program**	t opw		3.8	_	63	ms
CE Setup Time	t _{CES}		2	_	-	μs
Data Valid from OE	t oe		_		150	ns

* tor defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

** torm is defined as mentioned in flort chart.


• SWITCHING CHARACTERISTICS

Test Condition

0.8V to 2.2V Input Pulse Level: < 20 ns Input Rise and Fall Time:

Reference Level for Measuring Timing: Input; 1V and 2V

Output: 0.8V and 2V





HN27C64G-15, HN27C64G-20, HN27C64G-25, HN27C64G-30

8192-word x 8-bit U.V. Erasable and Programmable CMOS ROM

The CMOS EPROM HN27C64 is a 8192-word by 8-bit erasable and electrically programmable ROM. This device is packaged in a 28-pin, dual-in-line package with transparent lid.


The transparent lid allows the memory content to be erased with ultraviolet light, where by a new pattern can then be written into the device.


■ FEATURES

•	Low Power Dissipation	40mW/MHz max. (Active Mode)
		550μW max. (Stand by Mode)
•	Access Time	150ns max. (HN27C64G-15)
_	7,00000 11110	200ns max. (HN27C64G-20)
		250ns max. (HN27C64G-25)
		300ns max. (HN27C64G-30)
_	Single Power Supply	+5V±10%
-	Simple Programming	Program Voltage; +21V D.C.
•	Simple riogramming	Program with One 50ms Pulse


- Support High Performance Programming
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes
- Fully Decoded On-chip Address Decode
- Compatible with Intel 2764

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



MODE SELECTION

Pin Mode	S <u>CE</u> (20)	OE (22)	PGM (27)	V _{PP} (1)	V _{cc} (28)	Outputs (11~13, 15~19)
Read	VIL	VIL	VIH	Vcc	Vcc	Dout
Stand-by	VIH	×	×	Vcc	Vcc	High Z
Program	VIL	×	VIL	V_{PP}	V_{cc}	Din
Program Verify	VIL	VIL	VIH	V_{PP}	Vcc	Dout
Program Inhibit	VIH	×	×	V_{PP}	Vcc	High Z

^{× :} don't care

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
All Input and Output Voltage*	V_T	$-1.0** \sim +7.0$	V
V _{CC} Voltage*	V _{CC}	-0.6∼ + 7.0	v
V _{PP} Voltage*	V_{PP}	-0.6~ + 25	v
Operating Temperature Range	Topr	0~+70	°C
Storage Temperature Range	T _{stg}	-65∼ +125	°C

^{*} With respect to GND

READ OPERATION

• DC AND OPERATING CHARACTERISTICS (T_a =0~+70°C, V_{CC} =5V±10%, V_{PP} = V_{CC} ±0.6V)

					,	
Parameter	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	I_{LI}	V_{CC} =5.5V, V_{in} =GND to V_{CC}	_	· _	2	μA
Output Leakage Current	I_{LO}	V_{CC} =5.5V, V_{out} =GND to V_{CC}	-	_	2	μА
V _{PP} Current	I_{PP1}	$V_{PP} = V_{CC} + 0.6 \text{V}$	-	1	100	μА
V _{CC} Current (Stand-by)	I_{SB1}	$\overline{\text{CE}} = V_{IH}$	-	_	1	mA
(Stand-by)	I_{SB2}	$\overline{\text{CE}} = V_{CC} \pm 0.3 \text{V}$	_	1	100	μΑ
V _{CC} Current (Active)	I_{CC1}	$\overline{\text{CE}} = V_{IL}, I_{out} = 0 \text{ mA}$	_	-	30	mA
- EE comon (nonvo)	I_{CC2}	$f=5$ MHz, $I_{out}=0$ mA	-	_	30	mA
Input Voltage	V_{IL}		-1.0*	_	0.8	v
input voltage	V_{IH}		2.2	_	$V_{CC} + 1.0$	v
Output Voltage	VOL	I _{OL} =2.1 mA	_	_	0.45	V
	V _{OH}	$I_{OH} = -400 \mu A$	2.4	_	-	V

^{*}Pulse Width: 50ns, DC: V_{IL} min = -0.3V

• AC CHARACTERISTICS ($T_a = 0 \sim +70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{PP} = V_{CC} \pm 0.6\text{V}$)

						_	,				
Parameter	Sym-	Test Condition	HN270	C64G-15	HN270	C64G-20	HN270	C64G-25	HN270	C64G-30),,,,
	bol		min	max	min	max	min	max	min	max	Unit
		$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}, \overline{\text{PGM}} = V_{IH}$	-	150	-	200	_	250	_	300	ns
CE to Output Delay		$\overline{\text{OE}} = V_{IL}, \overline{\text{PGM}} = V_{IH}$	_	150	-	200	_	250	_	300	ns
		$\overline{\text{CE}} = V_{IL}$, $\overline{\text{PGM}} = V_{IH}$	10	60	10	70	10	100	10	150	ns
OE High to Output Float		$\overline{CE} = V_{IL}$, $\overline{PGM} = V_{IH}$	0	50	0	60	0	90	0	130	ns
Address to Output Hold	t _{OH}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}, \overline{\text{PGM}} = V_{IH}$	0	-	0	_	0	_	0	_	ns

• CAPACITANCE $(Ta = 25^{\circ}\text{C}, f = 1\text{MHz})$

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C.,	V., -0 V	-	4	6	pF
Output Capacitance	Cont	V _{**} - 0 V	_	8	12	pF

^{**}Pulse Width: 50ns, DC: -0.5V

SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Levels:

0.8V to 2.2V

Input Rise and Fall Time:


≤20ns

Output Load:

1TTL + 100pF

Reference Level for Measuring Timing:

Input; 1V and 2V Output; 0.8V and 2V



■ PROGRAMMING OPERATION

• DC PROGRAMMING CHARACTERISTICS ($T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{PP} = 21\text{V} \pm 0.5\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I_{LI}	V_{IN} =5.25V/0.45V		_	2	μA
Output Low Voltage During Verify	V_{OL}	I_{OL} =2.1 mA	-	_	0.45	v
Output High Voltage During Verify	V_{OH}	$I_{OH} = -400 \mu A$	2.4	-	_	V
V _{CC} Current (Active)	Icc		_	_	30	mA
Input Low Level	V_{IL}		-0.1	-	0.8	v
Input High Level	V_{IH}		2.2	_	V_{CC} +1.0	v
V _{PP} Supply Current	I_{PP}	$\overline{\text{CE}} = \overline{\text{PGM}} = V_{IL}$			30	mA

- Notes) 1. V_{CC} must be applied before V_{PP} and removed after V_{PP} .
 - 2. VPP must not exceed 25V including overshoot.
 - 3. An influence may be had upon device reliability if the device is installed or removed while V_{PP} = 21V.
 - 4. Do not alter V_{PP} either V_{IL} to 21V or 21V to V_{IL} when $\overline{\text{CE-PGM}}$ =Low.

• AC PROGRAMMING CHARACTERISTICS ($T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{PP} = 21\text{V} \pm 0.5\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	t _{AS}		2	_	_	μs
OE Setup Time	toes		2		† -	μs
Data Setup Time	t _{DS}		2		 	μs
Address Hold Time	t _{AH}		0	-	-	μs
Data Hold Time	t _{DH}		2	_	 	μs
OE to Output Float Delay	t_{DF}		0	_	130	ns
V _{PP} Setup Time	tvs		2	–	_	μs
PGM Pulse Width During Programming	t _{PW}		25	50	55	ms
CE Setup Time	t _{CES}		2	-	_	μs
Data Valid from OE	toE		-	-	150	ns


• SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Level: 0.8V to 2.2V

Input Rise and Fall Time: ≤20ns

Reference Level for Measuring Timing: Input; 1V and 2V Output; 0.8V and 2V




■ ERASE

Erasure of HN27C64 is performed by exposure to ultraviolet light of 2537Å and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15W-sec/cm².

■ HIGH PERFOMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High Performance Programming Flowchart

• AC PROGRAMMING CHARACTERISTICS (T_a =25°C±5°C, V_{CC} =6V±0.25V, V_{PP} =21V±0.5V)

Parameter	Symbol	Test Condition	mi n	typ	max	Unit
Address Setup Time	tas		2	_	_	μs
OE Setup Time	t oes		2	_	_	μs
Data Setup Time	t ps		2	_	_	μs
Address Hold Time	t _{AH}		0	_	_	μs
Data Hold Time	t _{DH}		2	_	_	μs
OE to Output Float Delay •	tor		0	_	130	ns
V _{PP} Setup Time	t vps		2	_	_	μs
V _{cc} Setup Time	t vcs		2	_	_	μs
PGM Pulse Width during Initial Program	t pw		0.95	1.0	1.05	ms
PGM Pulse Width during Over Program**	t opw		3.8	_	63	ms
CE Setup Time	tces		2		_	μs
Data Valid from OE	t oe		_	_	150	ns

Notes) * tpr defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

** turn is defined as mentioned in flort chart.

SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Level:


0.8V to 2.2V

Input Rise and Fall Time:

≤20ns

Reference Level for Measuring Timing:

Input; 1V and 2V Output; 0.8V and 2V



HN4827128G-25, HN4827128G-30, HN4827128G-45

16384-Word x 8-bit UV Erasable and Programmable Read Only Memory

The HN4827128 is a 16384 word by 8 bit erasable and electrically programmable ROM. This device is packaged in a dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern, whereby a new pattern can then be written into the device.


■ FEATURES


•	Single Power Supply	+5V ± 5%
•	Simple Programming	Program Voltage: +21V DC
		Program with One 50ms Pulse

- Static No Clocks Required Inputs and Outputs TTL Compatible During Both Read and Program Mode.


- High Performance Programming Available
- Compatible with INTEL 27128

■BLOCK DIAGRAM





PIN ARRANGEMENT



MODE SELECTION

Pins		ŌĒ	PGM	V_{PP}	V _{cc}	Outputs
MODE	(20)	(22)	(27)	(1)	(28)	$(11\sim13, 15\sim19)$
Read	V_{IL}	V_{IL}	V_{IH}	V_{cc}	V_{cc}	Dout
Stand by	V_{IH}	×	×	V_{cc}	V_{cc}	High Z
Program	V_{IL}	×	V_{IL}	V_{PP}	V_{cc}	Din
Program Verify	V_{IL}	V_{IL}	V_{IH}	V_{PP}	V_{cc}	Dout
Program Inhibit	V_{IH}	×	×	V_{PP}	Vcc	High Z

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	T_{stg}	-65 to +125	°C
All Input and Output Voltages*	VIN, Vout	-0.3 to +7	V
V _{PP} Voltage*	V_{PP}	-0.6 to +26.5	V
V _{CC} Voltage*	V _{cc}	-0.6 to +7	V

^{*} with respect to GND

READ OPERATION

• DC AND OPERATING CHARACTERISTICS (Ta=0 to $+70^{\circ}$ C, $V_{cc}=5V\pm5\%$, $V_{PP}=V_{cc}\pm0.6V$)

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{CC} = 5.25 \text{V}, V_{IN} = 5.25 \text{V}$			10	μA
Output Leakage Current	ILO	$V_{CC} = 5.25 \text{ V}, V_{out} = 5.25 \text{ V} / 0.45 \text{ V}$			10	μA
V _{PP} Current	I_{PP1}	$V_{PP} = V_{CC} + 0.6V$	_	_	5	mA
Vcc Current (Standby)	I_{cc_1}	$\overline{\text{CE}} = V_{IH}$		_	35	mA
Vcc Current (Active)	I _{CC2}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	_	60	100	mA
Input Low Voltage	VIL		-0.1	_	0.8	V
Input High Voltage	V_{IH}		2.0	_	$V_{cc}+1$	V
Output Low Voltage	Vol	$I_{OL} = 2.1 \text{mA}$		-	0.45	V
Output High Voltage	V_{OH}	$I_{OH} = -400 \mu A$	2.4	_	_	V

• AC CHARACTERISTICS (Ta=0 to 70°C, $V_{cc}=5V\pm5\%$, $V_{PP}=V_{cc}\pm0.6V$)

Parameter	Symbol	Test Condition	HN4827128G-25		HN4827128G-30		HN4827128G-45		Unit
	Symbol		min	max	min	max	min	max	Onit
Address to Output Delay	tACC	$\overline{CE} = \overline{OE} = V_{IL}$	_	250		300	_	450	ns
CE to Output Delay	t _{CE}	$\overline{OE} = V_{IL}$	_	250	-	300		450	ns
OE to Output Delay	t oE	$\overline{\text{CE}} = V_{IL}$	_	100	-	120		150	ns
OE High to Output Float	t DF *	$\overline{\text{CE}} = V_{IL}$	0	85	0	105	0	130	ns
Address to Output Hold	t OH	$\overline{CE} = \overline{OE} = V_{IL}$	0		0	_	0	-	ns

^{*} t_{D} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

• SWITCHING CHARACTERISTICS


Test Condition

Input Pulse Levels: 0.8V to 2.2V Input Rise and Fall Time: ≤ 20 ns

Output Load: 1 TTL Gate + 100 pF

Reference Level for Measuring Timing: Inputs; 1V and 2V

Outputs; 0.8V and 2.0V



• CAPACITANCE $(Ta=25^{\circ}\text{C}, f=1 \text{ MHz})$

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C.,	$V_{in} = 0 \text{ V}$		4	6	pF
Output Capacitance	Cout	$V_{out} = 0 \text{ V}$	_	8	12	pF

■ PROGRAMMING OPERATION

DC PROGRAMMING CHARACTERISTICS ($Ta=25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{cc}=5\text{V}\pm 5\%$, $V_{PP}=21\text{V}\pm 0.5\text{V}$)

Parameter	Symbol	Test Condition	min	t y p	max	Unit
Input Leakage Current	I_{LI}	$V_{IN}=5.25\mathrm{V}$	_		10	μA
Output Low Voltage During Verify	Vol	$I_{OL}=2.1\text{mA}$	_	_	0.45	v
Output High Voltage During Verify	V_{OH}	$I_{OH} = -400 \mu A$	2.4	_	_	v
Vcc Current (Active)	I _{CC2}		_	_	100	mA
Input Low Level	V _{IL}		-0.1		0.8	v
Input High Level	V_{IH}		2.0	_	$V_{cc}+1$	V
V _{PP} Supply Current	I_{PP}	$\overline{\text{CE}} - \overline{\text{PGM}} = V_{IL}$	_	_	30	mA

• AC PROGRAMMING CHARACTERISTICS ($Ta=25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{cc}=5\text{V} \pm 5\%$, $V_{PP}=21\text{V} \pm 0.5\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	tas		2	_		μs
OE Setup Time	t OES		2		_	μs
Data Setup Time	t _{DS}		2		<u> </u>	μs
Address Hold Time	t _{AH}		0		l —	μs
Data Hold Time	t DH		2		_	μs
OE to Output Float Delay	t _{DF}		0	_	130	ns
V _{PP} Setup Time	t vs		2	_		μs
PGM Pulse Width During Programming	t _{PW}		45	50	55	ms
CE Setup Time	t _{CES}		2	_		μs
Data Valid from OE	t OE		_	_	150	ns

Note: tor defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

• SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Level:


0.8V to 2.2V

Input Rise and Fall Time:

≤ 20 ns

Reference Level for Measuring Timing: Input; 1V and 2V

Output; 0.8V and 2V




● ERASE

Erasure of HN4827128 is performed by exposure to ultraviolet light of 2537Å and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15 W-sec/cm².

■HIGH PERFORMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm shown in following flow chart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High Performance Programming Flowchart

• AC PROGRAMMING CHARACTERISTICS ($Ta=25^{\circ}\text{C}\pm5^{\circ}\text{C}$, $V_{CC}=6\text{V}\pm0.25\text{V}$, $V_{PP}=21\text{V}\pm0.5\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	tAS		2	_	_	μs
OE Setup Time	t oes		2	_		μs
Data Setup Time	t _{DS}		2			μs
Address Hold Time	t _{AH}		0	_	_	μs
Data Hold Time	t DH		2	_		μs
OE to Output Float Delay*	t _{DF}		0	_	130	ns
V_{PP} Setup Time	t vps		2		_	μs
V _{cc} Setup Time	t vcs		2	_	_	μs
PGM Pulse Width during Initial Program	t pw		0.95	1.0	1.05	ms
PGM Pulse Width during Over Program**	t _{OPW}		3.8	-	63	ms
CE Setup Time	t _{CES}		2	_	_	μs
Data Valid from OE	t oe		_	_	150	ns

- * t_{DF} defines the time at which the output achieves the open circuit conditions and is not referenced to output voltage levels.
- ** topw is defined as mentioned in flow chart.


• SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Level: 0.8V to 2.2V
Input Rise and Fall Time: < 20 ns

Reference Level for Measuring Timing: Input; 1V and 2V

Output; 0.8V and 2V



HN4827128P-30

16384-word x 8-bit One Time Electrically Programmable ROM


The HN4827128P-30 is a 16384-word by 8-bit one time electrically programmable ROM. Initially, all bits of the HN4827128P-30 are in the "1" state (Output High).

Data is introduced by selectively programing "0" into the desired bit locations. This device is packaged in a 28 pin, dual-in-line plastic package. Therefore, this device can not be re-written.

■ FEATURES


- Single Power Supply +5V ±5%
- Simple Programming Program Voltage: +21V DC
 Program with One 50ms Pulse
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Mode.
- Access Time 300ns
- Absolute Max. Rating of V_{PP} Pin 26.5V
- Low Stand-by Current 35mA
- High Performance Programming Available
- Compatible with Intel 27128

■ BLOCK DIAGRAM



(DP-28)

PIN ARRANGEMENT



MODE SELECTION

I	ins CE	ŌE	PGM	V_{PP}	V_{cc}	Outputs
MODE	(20)	(22)	(27)	(1)	(28)	$(11\sim13, 15\sim19)$
Read	V _{IL}	VIL	V_{IH}	V _{cc}	V_{cc}	Dout
Stand by	V_{IH}	×	×	V_{cc}	V_{cc}	High Z
Program	V _{IL}	×	V_{IL}	V_{PP}	V_{cc}	Din
Program Veri	fy V _{IL}	VIL	V_{IH}	V_{PP}	V_{cc}	Dout
Program Inhib	oit V _{IH}	×	×	V_{PP}	V_{cc}	High Z

× : Don't care

Note: The specifications of this device are subject to change without notice.

Please contact your nearest Hitachi's Sales Dept. regarding specifications.



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	Tstg	-55 to +125	°C
All Input and Output Voltages*	VIN, Vout	-0.3 to +7	v
V _{PP} Voltage*	$V_{\scriptscriptstyle PP}$	-0.3 to +26.5	V
Vcc Voltage*	V _{cc}	-0.3 to +7	v

^{*} with respect to GND

READ OPERATION

• DC AND OPERATING CHARACTERISTICS (T_a = 0 to +70°C, V_{CC} = 5V ± 5%, V_{PP} = V_{CC} ± 0.6V)

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{CC} = 5.25 \text{V}, V_{IN} = 5.25 \text{V}$	_	_	10	μA
Output Leakage Current	I_{LO}	$V_{CC} = 5.25 \text{V}, V_{out} = 5.25 \text{V}/0.45 \text{V}$	_	_	10	μA
V _{PP} Current	I_{PP1}	$V_{PP} = V_{CC} + 0.6V$	_	_	5	mA
Vcc Current (Standby)	I_{cc_1}	$\overline{\text{CE}} = V_{IH}$	_		35	mA
Vcc Current (Active)	I _{CC2}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	_	60	100	mA
Input Low Voltage	V _{IL}		-0.1	_	0.8	V
Input High Voltage	V_{IH}		2.0	_	$V_{cc}+1$	V
Output Low Voltage	V_{oL}	$I_{OL}=2.1\text{mA}$	_		0.45	V
Output High Voltage	V_{OH}	$I_{OH} = -400 \mu A$	2.4		_	v

• AC CHARACTERISTICS ($T_a = 0$ to 70° C, $V_{CC} = 5$ V ± 5%, $V_{PP} = V_{CC} \pm 0.6$ V)

Parameter	Symbol	Test Conditions	min	max	Unit
Address to Output Delay	tACC	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	_	300	ns
CE to Output Delay	t _{CE}	$\overline{\text{OE}} = V_{IL}$	_	300	ns
OE to Output Delay	t _{OE}	$\overline{\text{CE}} = V_{IL}$	_	120	ns
OE High to Output Float*	t_{DF}	$\overline{\text{CE}} = V_{IL}$	0	105	ns
Address to Output Hold	t _{OH}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	0	_	ns

^{*} t_{DF} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

• SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Levels:

0.8V to 2.2V

Input Rise and Fall Time:


 \leq 20 ns

Output Load:

1 TTL Gate + 100 pF

Reference Level for Measuring Timing: Inputs; 1V and 2V

Outputs; 0.8V and 2.0V



CAPACITANCE (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C.,	V.,=0V		4	6	pF
Output Capacitance	Cout	$V_{out} = 0 \text{ V}$		8	12	pF

■ PROGRAMMING OPERATION

• DC PROGRAMMING CHARACTERISTICS ($Ta=25^{\circ}C\pm5^{\circ}C$, $V_{CC}=5V\pm5\%$, $V_{PP}=21V\pm0.5V$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{IN}=5.25\mathrm{V}$	_	_	10	μA
Output Low Voltage During Verify	VoL	$I_{OL}=2.1\text{mA}$	_	_	0.45	V
Output High Voltage During Verify	V _{OH}	$I_{OH} = -400\mu A$	2.4	_	_	V
Vcc Current (Active)	I _{CC2}		_		100	mA
Input Low Level	V_{IL}		-0.1	_	0.8	V
Input High Level	V_{IH}		2.0	_	$V_{cc}+1$	V
V _{PP} Supply Current	I_{PP}	$\overline{\text{CE}} = \overline{\text{PGM}} = V_{IL}$		_	30	mA

• AC PROGRAMMING CHARACTERISTICS ($Ta=25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{cc}=5\text{V} \pm 5\%$, $V_{PP}=21\text{V} \pm 0.5\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	tas		2	_	_	μs
OE Setup Time	t oes		2		_	μs
Data Setup Time	t _{DS}	Service of Michigan 1992 (1992)	2	_	_	μs
Address Hold Time	t _{AH}		0	_	_	μs
Data Hold Time	t DH		2	_	_	μs
OE to Output Float Delay	t _{DF}		0	_	130	ns
V _{PP} Setup Time	tvs		2	_	_	μs
PGM Pulse Width During Programming	t _{PW}		45	50	55	ms
CE Setup Time	t _{CES}		2	_	_	μs
Data Valid from OE	t OE		T -	_	150	ns

Note: t_{DF} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

• SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Level:


0.8V to 2.2V

Input Rise and Fall Time:

< 20 ns


Reference Level for Measuring Timing: Input; 1V and 2V

Output; 0.8V and 2V



■HIGH PERFORMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm shown in following flow chart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High Performance Programming Flowchart

ullet AC PROGRAMMING CHARACTERISTICS ($Ta=25^{\circ}\text{C}\pm5^{\circ}\text{C}$, $V_{cc}=6\text{V}\pm0.25\text{V}$, $V_{PP}=21\text{V}\pm0.5\text{V}$)

Parameter	Symbol	'Test Condition	min	typ	max	Unit
Address Setup Time	tas		2	_		μs
OE Setup Time	t oes		2		_	μs
Data Setup Time	t ps		2	_	_	μs
Address Hold Time	t _{AH}		0	_	_	μs
Data Hold Time	t DH		2	_	_	μs
OE to Output Float Delay*	t _{DF}		0	-	130	ns
V _{PP} Setup Time	t vps		2	_	_	μs
V _{cc} Setup Time	t vcs		2		_	μs
PGM Pulse Width during Initial Program	t _{PW}		0.95	1.0	1.05	ms
PGM Pulse Width during Over Program**	t opw		3.8	_	63	ms
CE Setup Time	t _{CES}		2	_	_	μs
Data Valid from OE	t _{OE}		-	_	150	ns

- * tDF defines the time at which the output achieves the open circuit conditions and is not referenced to output voltage levels.
- topw is defined as mentioned in flow chart.

SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Level:


0.8V to 2.2V

Input Rise and Fall Time:

< 20 ns

Reference Level for Measuring Timing: Input; 1V and 2V

Output; 0.8V and 2V



HN27256G-25, HN27256G-30

32768-word x 8-bit UV Erasable and Programmable ROM

Preliminary

■ FEATURES

• Single Power Supply +5V ± 5%

• High Performance Programming . . Program Voltage: +12.5V

D.C.

Automated Programming

Operations

Static No Clocks Required

Inputs and Outputs TTL Compatible During Both Read and

Program Modes

• Access Time HN27256G-25:250ns(max.)


HN27256G-30:300ns(max.)


Absolute Max. Rating of V_{pp} pin . . 13.0V

Low Stand-by Current 40mA (stand-by)


• Compatible with INTEL 27256

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ MODE SELECTION

Pins	(20)	OE (22)	A ₉ (24)	V _{pp} (1)	V _{CC} (28)	Outputs (11 ~ 13, 15 ~ 19)
Read	V_{IL}	V_{IL}	×	V_{CC}	V _{CC}	Dout
Output Disable	V_{IL}	V_{IH}	X	V_{CC}	V _{CC}	High Z
Stand by	V_{IH}	X	×	V_{CC}	V _{CC}	High Z
High Performance Program	V_{IL}	V_{IH}	Х	V_{PP}	V_{CC}	Din
Program Verify	V_{IH}	V_{IL}	×	V_{PP}	V _{CC}	Dout
Program Inhibit	V_{IH}	V_{IH}	X	V _{PP}	V _{CC}	High Z

Note) X: Don't care.

Note: The specifications of this device are subject to change without notice.

Please contact your nearest Hitachi's Sales Dept. regarding specifications.



■ ABSOLUTE MAXIMUM RATING

Item	Symbol	Value	Unit
Operating Temperature Range	T_{opr}	0 to +70	°C
Storage Temperature Range	T_{stg}	- 65 to +125	°C
Storage Temperature Range Under Bias	Tbias	-10 to +80	°C
All Input and Output Voltages*	V_{IN}, V_{out}	-0.6 to +7	V
Voltage on Pin 24 (A ₉)*	V_{ID}	-0.6 to +13.5	V
V _{PP} Voltage*	V_{PP}	-0.6 to +13.0	v
V_{CC} Voltage*	V _{CC}	-0.6 to +7	v

^{*} with respect to GND.

■ READ OPERATION

• DC AND OPERATING CHARACTERISTICS ($Ta=0\sim+70^{\circ}\text{C}$, $V_{CC}=5\text{V}\pm5\%$, $V_{pp}=V_{CC}$)

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Leakage Current	I_{LI}	$V_{IN} = 5.5 \text{ V}$	-	_	10	μА
Output Leakage Current	I_{LO}	$V_{out} = 5.5 \text{V} / 0.45 \text{V}$	-	_	10	μΑ
V _{PP} Current	I_{PP1}	V _{PP} = 5.5 V	_		5	mA
V _{CC} Current (Standby)	I_{CC1}	$\overline{\text{CE}} = V_{IH}$		_	40	mA
V _{CC} Current (Active)	I_{CC2}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	_	45	100	mA
Input Low Voltage	V_{IL}		-0.1		0.8	V
Input High Voltage	V_{IH}		2.0	_	$V_{CC}+1$	V
Output Low Voltage	VOL	$I_{OL} = 2.1 \text{ mA}$		_	0.45	V
Output High Voltage	V_{OH}	$I_{OH} = -400 \mu A$	2.4		~~	V

• AC CHARACTERISTICS ($Ta=0\sim70^{\circ}\text{C}$, $V_{CC}=5\text{V}\pm5\%$, $V_{pp}=V_{CC}$)

Parameter	Symbol	Test Condition	HN27256G-25		HN27256G-30		******	
	Symbol	1 est Condition	min.	max.	min.	max.	Unit	
Address to Output Delay	t _{ACC}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$		250	-	300	ns	
CE to Output Delay	t _{CE}	$\overline{\text{OE}} = V_{IL}$	_	250	-	300	ns	
OE to Output Delay	t _{OE}	$\overline{\text{OE}} = V_{IL}$		100	-	120	ns	
OE High Output Float	t_{DF}	$\overline{\text{CE}} = V_{IL}$	0	60	0	105	ns	
Address to Output Hold	t _{OH}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	0		0		ns	

Note: t_{DF} defines the time at which the Output achieves the open circuit condition and Data is no longer driven.

■ SWITCHING CHARACTERISTICS

TEST CONDITION


• Input pulse levels: 0.8V to 2.2V

• Input rise and fall time: ≤ 20 ns

• Output load: 1 TTL Gate +100pF

Reference level for measuring timing: Inputs ; 1.0V and 2.0V
 Outputs ; 0.8V and 2.0V

HN27256G-25, HN27256G-30




■ CAPACITANCE ($Ta=25^{\circ}\text{C}, f=1\text{MHz}$)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit.
Input Capacitance	Cin	<i>V</i> _{in} = 0 V	-	4	6	pF
Output Capacitance	Cout	<i>V</i> _{out} = 0 V		8	12	pF

■ HIGH PERFORMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



■ HIGH PERFORMANCE PROGRAMMING OPERATION

• DC PROGRAMMING CHARACTERISTICS (T_a =25°C±5°C, V_{CC} =6V±0.25V, V_{PP} =12.5V±0.3V)

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Input Leakage Current	I_{LI}	$V_{IN} = 5.25 \text{ V}$	-	-	10	μA
Output Low Voltage During Verify	V_{OL}	$I_{OL} = 2.1 \text{ mA}$	_	-	0.45	v
Output High Voltage During Verify	V_{OH}	$I_{OH} = -400 \mu A$	2.4	_	-	v
V _{cc} Current (Active)	I _{cc2}		-	_	100	mA
Input Low Level	V_{IL}		-0.1	-	0.8	V
Input High Level	V_{IH}		2.0	-	V _{cc} + 1	v
$V_{m pm p}$ Supply Current	I_{pp2}	$\overline{\text{CE}} = V_{IL}$	-	_	50	mA

• AC PROGRAMMING CHARACTERISTICS (T_a =25°C±5°C, V_{CC} =6V±0.25V, V_{PP} =12.5V±0.3V)

				,	
Symbol	Test Condition	min.	typ.	max.	Unit
t_{AS}		2	-	_	μs
toes		2	_	-	μs
t_{DS}		2	_	_	μs
t_{AH}		0	_	_	μs
t _{DH}		2	_	_	μs
t _{DFP}		0	-	130	ns
t _{VPS}		2	_	_	μs
t _{VCP}		2			μs
t_{PW}		0.95	1.0	1.05	ms
topw		2.85	-	78.75	ms
t _{CES}		2	_	_	μs
t _{OE}		_	_	150	ns
	t _{AS} t _{OES} t _{DS} t _{AH} t _{DH} t _{DFP} t _{VPS} t _{VCP} t _{PW} t _{OPW}	t _{AS} t _{OES} t _{DS} t _{AH} t _{DH} t _{DFP} t _{VPS} t _{VCP} t _{PW} t _{OPW}	$\begin{array}{c ccccc} t_{AS} & 2 & \\ t_{OES} & 2 & \\ t_{DS} & 2 & \\ t_{AH} & 0 & \\ t_{DH} & 2 & \\ t_{DFP} & 0 & \\ t_{VPS} & 2 & \\ t_{VCP} & 2 & \\ t_{PW} & 0.95 & \\ t_{OPW} & 2.85 & \\ t_{CES} & 2 & \\ \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Notes: t_{OPW} is defined as mentioned in flow chart.

 t_{DFP} defines the time at which the output achieves the open circuit condition and data is no longer driven.

■ SWITCHING CHARACTERISTICS

TEST CONDITION


• Input pulse level:

0.8V to 2.2V

Input rise and fall time:

≤20ns

Reference level for measuring timing: Input ; 1.0V and 2.0V
 Output; 0.8V and 2.0V



■ ERASE


Erasure of HN27256G is performed by exposure to ultraviolet light of 2537Å and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15W. sec/cm².

HN58064P-25,HN58064P-30,—Preliminary

8192-word x 8-bit Electrically Erasable and Programmable ROM

- **FEATURES**
- Single 5V Supply
- Address, Data, CE, OE Lathes
- Byte Erase/Byte Write Time 10ms typ.
- Chip Erase Time 20ms typ.
- Fast Access Time 250/300/450ns max.
- Low Power Disispation 100mA (max) Active 40mA (max) Standby
- Comforms to JEDEC Byte-Wide Standard
- Reliable N-channel MNOS Technology
- 10000 Erase/Write Cycles


■ BLOCK DIAGRAM




■ MODE SELECTION

Pins Mode	(20)	ÖE (22)	WE (27)	I/O (11~13, 15~19)
Read	V_{IL}	V_{IL}	V_{IH}	D _{out}
Standby	V_{IH}	X	X	High Z
Byte Erase	V_{IL}	V_{IH}	V_{IL}	$D_{in} = V_{IH}$
Byte Write	V_{IL}	V_{IH}	V_{IL}	D _{in}
Chip Erase	V_{IL}	V_{IL}	V_{IL}	$D_{in} = V_{IH}$
Deselect	V_{IL}	V_{IH}	V_{IH}	High Z

 $[\]times: V_{IL}$ or V_{IH}



■ PIN ARRANGEMENT



$A_0 \sim A_{12}$	Address Input
$I/O_0 \sim I/O_7$	Data in/Data out
ŌĒ	Output Enable
<u>CĒ</u>	Chip Enable
WE	Write Enable
V_{CC}	Power (+5V)
V_{SS}	GND
NC	No Connect

Note: The specifications of this device are subject to change without notice.

Please contact your nearest Hitachi's Sales Dept. regarding specifications.



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage*	V_{CC}	-0.3 to +7.0	V
Input Voltage*	V _{in}	-0.3 to +7.0	V
Operating Temperature Range	T_{opr}	0 to +70	°C
Storage Temperature Range	T _{stg}	- 55 to +125	°C

^{*} With Respect to V_{SS}

■ RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	v_{cc}	4.5	5.0	5.5	V
Input Voltage	V_{IL}	-0.1	_	0.8	V
	V_{IH}	2.0	_	V _{CC} +1	V
Operating Temperature	T_{opr}	0	_	70	°C

■ DC AND OPERATING CHARACTERISTICS ($T_a = 0$ to 70° C, $V_{CC} = 5$ V +10%)

Parameter	Symbol	Test Condition	min	typ	max	umit
Input Leakage Current	I_{L1}	$V_{CC} = 5.5V$ $V_{in} = 5.5V$	-	_	10	μΑ
Output Leakage Current	I_{L0}	$V_{CC} = 5.5 \text{V}$ $V_{out} = 5.5 \sim 0.4 \text{V}$	_	_	10	μА
V _{CC} Current (Standby)	I_{CC1}		_	20	40	mA
V _{CC} Current (Active)	I_{CC2}	$\frac{\overline{CE} = \overline{OE} = V_{IL}}{\overline{WE} = V_{IH}}$	_	60	.100	m A
Input Low Voltage	V_{IL}		-0.1	_	0.8	V
Input High Voltage	V_{IH}		2.0	_	V_{CC} +1	V
Output Low Voltage	V_{OL}	$I_{OL} = 2.1 \mathrm{mA}$	_	_	0.4	V
Output High Voltage	V_{OH}	$I_{OH} = -400 \mu\text{A}$	2.4	_	-	V

CAPACITANCE $(T_a = 25^{\circ}\text{C}, f = 1\text{MHz})$

Parameter	Symbol	Test Condition	min	typ	max	unit
Input Capacitance	C_{in}	$V_{in} = 0V$		_	6	pF
Output Capacitance	C_{out}	$V_{in} = 0V$	_	_	12	pF

■ AC TEST CONDITIONS

Input Pulse Levels:

0.8V to 2.0V Input

Rise and Fall Time:

≤ 20ns

Output Load:
Reference Level for Measuring

1TTL Gate + 100pF

Timing:

Inputs; 1V and 2V

Outputs; 0.8V and 2.0V


HN58064P-25, HN58064P-30, HN58064P-45-

■ AC CHARACTERISTICS (T_a = 0 to 70°C, V_{CC} = 5V + 10%)

• READ OPERATION

Parameter	011	T C 1141	HN58064P-25		HN58064P-30		HN58064P-45		Unit
	Symbol	bol Test Condition	min	max	min	max	min	max	Unit
Address to Output Delay	t _{ACC}	$\frac{\overline{CE}}{\overline{WE}} = \frac{\overline{OE}}{\overline{VIL}}$	_	250	_	300	_	450	ns
CE to Output Delay	t _{CE}	$\frac{\overline{OE}}{\overline{WE}} = V_{IL}$ $\overline{WE} = V_{IH}$	-	250	_	300	_	450	ns
OE to Output Delay	t_{OE}	$\frac{\overrightarrow{CE} = V_{IL}}{\overrightarrow{WE} = V_{IH}}$	_	100	_	150	_	150	ns
Address to Output Hold	t _{OH}	$\frac{\overline{CE} = \overline{OE} = V_{IL}}{\overline{WE} = V_{IH}}$	0	-	0	-	0		ns
OE High to Output Float	t_{DF}	$\frac{\overline{\text{CE}}}{\overline{\text{WE}}} = V_{IL}$ V_{IH}	0	90	0	130	0	130	ns


● WAVEFORM · · · · · READ CYCLE



BYTE ERASE AND BYTE WRITE OPERATION

Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	t _{AS}		10	-	-	ns
Address Hold Time	t _{AH}		50		-	ns
CE Setup Time	t _{CES}		10	_	_	ns
CE Hold Time	t _{CEH}		50	_	_	ns
OE Setup Time	t _{OES1}		10	_	_	ns
OE Hold Time	t _{OEH}		50	_	_	ns
WE Pulse Width	t _{WEP1}		8	10	15	ms
WE High Time	t _{WEH}		500	_	_	ns
Data Setup Time	t_{DS}		10	_	_	ns
Data Hold Time	t_{DH}		50	-	-	ns


• WAVEFORM · · · · · ERASE AND WRITE CYCLE



CHIP ERASE OPERATION

Parameter	Symbol	Test Condition	min	typ	max	Unit
CE Setup Time	t _{CES}		10	_	-	ns
CE Hold Time	t _{CEH}		50	_	_	ns
OE Setup Time	t _{OES2}		0	_	50	ns
OE Hold Time	t _{OEH}		50	_	_	ns
WE Pulse Width	t _{WEP2}		15	20	50	ms
WE High Time	t _{WEH}		500	_	_	ns
Data Setup Time	t _{DS}		10	_	_	ns
Data Hold Time	t _{DH}	•	50	_	_	ns


WAVE FORM · · · · · · CHIP ERASE




SEQUENCE OPERATION

Parameter	Symbol	Test Condition	min	typ	max	Unit
WE Setup Time	t_{WES}		150	-	_	ns
WE to OE Time	t _{WO}		50	_	_	ns
WE High Time .	t _{WEH}		500		_	ns

WAVE FORM





BIPOLAR RAM

HM10414, HM10414-1

256-word × 1-bit Fully Decoded Random Access Memory

The HM10414 is ECL 10K compatible, 256-word x 1-bit, read write, random access memory developed for high speed systems such as scratch pad and control/buffer storages.

The fabrication process uses the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10414 is encapsulated in cerdip-16pin package, compatible with Fairchild's F10414.


- Fully compatible with 10K ECL level
- Address access time: HM10414: 10ns (max.)

HM10414-1: 8ns (max.)

- Write pulse width: 6ns (min.)
- Three chip select pins
- Output obtainable by wired-OR (open emitter)

(DG-16)

■ PIN ARRANGEMENT




TRUTH TABLE

		Input		0	Mode
\overline{c}		WE	Din	Output	Mode
any o	ne H	×	×	L	Not Selected
all	L	L	L	L	Write "0"
all	L	L	Н	L	Write "1"
all	L	Н	×	Dout *	Read

- × : Don't care
- * : Read out non-inverted

■ BLOCK DIAGRAM



MASSIMUM RATINGS

Item	Symbol	Rating	Unit	
Supply Voltage	VEE to VCC	+0.5 to -7.0	v	
Input Voltage	Vin	+0.5 to VEE	v	
Output Current	I out	-30	mA	
Storage Temperature	Tets	-65 to +150	•c	
Storage Temperature	Tate(Bias)*	55 to +125	°C	

^{*} Under Bias

ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{EE}=-5.2\mathrm{V},\,R_L=50\,\Omega$ to $-2.0\mathrm{V},\,T_d=0$ to $+75^{\circ}\mathrm{C},\,\mathrm{air}$ flow exceeding $2\mathrm{m/sec}$)

Item	Symbol	Test Condition	1	min (B)	typ	max (A)	Unit
			0°C	-1000	_	-840	
	V_{OH}		+25°C	-960		810	
Output Voltage		$V_{IN} = V_{IHA}$ or V_{ILB}	+ 75 °C	- 900	_	-720	mV
Output Voltage		VIN - VIHA OF VILB	0 °C	- 1870	_	-1665	m v
	$V_{\scriptscriptstyle OL}$		+25°C	-1850	_	-1650	
			+ 75° ℃	-1830	-	-1625	
			0°C	1020			
	V_{oHc}		+ 25°C	- 980	_	_	mV
Output Threshold Voltage		$V_{IN} = V_{IHB}$ or V_{ILA}	+ 75°C	- 920	_		
		VIN-VIHB OF VILA	0°C	_	_	-1645	
	$V_{cd,c}$		+ 25°C	_	_	-1630	
			+75°C	-	_	-1605	
		Guaranteed Input Voltage	0 °C	-1145		-840	mV
	V_{IH}	High for All Inputs	+25°C	-1105	_	-810	
Input Voltage		ringin for Air Inputs	+ 75 °C	- 1045		-720	
Input voltage		Guaranteed Input Voltage	0 °C	-1870	-	-1490	
	V_{IL}	Low for All Inputs	+ 25°C	- 1850	_	- 1475	
		Low for All Inputs	+ 75°C	- 1830	_	-1450	
	I_{IH}	$V_{IN} = V_{IHA}$	0 to +75℃	_	_	220	
Input Current	,	\overline{CS} $V_{IN} = V_{ILB}$	0 to +75°C	0.5	_	170	μA
	In.	Other VIS VILB	0 10 +73 0	50	_	_	1
Supply Current	IEE	All Input and Output Open,	+75°C	_	-130	_	- 4
очррі Ситтепі	IEF	Test Pin 8	0°C	- 180	-140	_	m A

• AC CHARACTERISTICS

 $(V_{\it EE} = -5.2 {
m V} \pm 5\%, Ta = 0 {
m to} + 75 {
m ^{\circ}C}$, air flow exceeding 2m/sec, see test circuit and waveforms)

1. READ MODE

Item	Symbol	Test Condition		HM 10414		ŀ	HM10414-1		Unit
rtem	Symbol	rest Condition	min	typ	max min typ max	Onit			
Chip Select Access Time	tack		_	3	6	_	3	6	ns
Chip Select Recovery Time	trcs		_	3	6	-	3	6	ns
Address Access Time	taa		_	7	10	_	6	8	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	tw	$t_{WSA} = 2 \text{ ns}$	6	4		ns
Data Setup Time	twsp		1	0	-	ns
Data Hold Time	twnd		1	0	-	ns
Address Setup Time	twsa	tw=6ns	2	0	_	ns
Address Hold Time	twha		2	0	_	ns
Chip Select Setup Time	twscs		1	0	_	ns
Chip Select Hold Time	twncs		1	0	_	ns
Write Disable Time	tws		_	_	5	ns
Write Recovery Time	twr		_		5	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		_	1.5	2.5	ns
Output Fall Time	t_f		_	1.5	2.5	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	С.,		-	3	5	pF
Output Capacitance	Cont		_	5	8	pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITIONS





2. INPUT PULSE




3. READ MODE









SUPPLY CURRENT




SUPPLY CURRENT vs. SUPPLY VOLTAGE




ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE




ADDRESS ACCESS TIME vs. SUPPLY VOLTAGE




CHIP SELECT ACCESS TIME vs. AMBIENT TEMPERATURE




CHIP SELECT ACCESS TIME vs. SUPPLY VOLTAGE



WRITE PULSE WIDTH vs. AMBIENT TEMPERATURE



WRITE PULSE WIDTH vs. SUPPLY VOLTAGE




HM2110, HM2110-1

1024-word×1-bit Fully Decoded Random Access Memory

The HM2110 Series item is an ECL compatible, 1024-word \times 1-bit, read/write, random access memory developed for application to scratch pads, control and buffer memories, etc. which require high speeds.

- It is compatible with 10K ECL logic.
- Chip select access time10ns (max.)
- Power consumption , 0.5mW/bit (typ)
- Output obtainable by Wired-OR (open emitter).




TRUTH TABLE

	Input		Output	Mode
CS	WE	Din	Output	Mode
Н	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	×	Dout*	Read

- × : irrelevant
- * : Read out noninverted

■BLOCK DIAGRAM




■ ABSOLUTE MAXMUM RATINGS

Item	Symbol	HM2110 Series	Unit
Supply Voltage	VEE to VCC	+0.5 to -7.0	V
Input Voltage	V.,	+0.5 to VEE	V
Output Current	I out	-30	mA
Storage Temperature	Tsis	-65 to +150	,c
Storage Temperature	Tets (Bias)*	-55 to +125	°C

^{*} Under Bias

■ PIN ARRANGEMENT



■ELECTRICAL CHARACTERISTICS

•DC CHARACTERISTICS ($V_{EE}=-5.2\text{V},~R_L=50\Omega$ to -2.0V,~Ta=0 to $+75^{\circ}\text{C},$ air flow exceeding 2m/sec)

Item	Symbol	Test Condition		min(B)	typ	max (A)	Unit
			0 °C	-1000		-840	
	V _{OH}		+25° ℃	-960	_	-810	
0		1/ 1/ 1/	+75°C	-900	_	-720	
Output Voltage		$V_{IN} = V_{IHA}$ or V_{ILB}	0°C	-1870		-1665	mV
•	Vol		+25°C	-1850		-1650	
			+75°C	-1830	_	-1625	
			0 °C	- 1020	_	_	
	Vonc		+25°C	-980		_	1
0		1/ 1/ 1/	+75°C	-920	_	_	.,
Output Threshold Voltage		$V_{IN} = V_{IHB}$ or V_{ILA}	0 °C	_	_	— 1645	mV
	Volc		+25°C	_	_	-1630	
			+75°C	_	_	—1605	
			0°C	-1145	_	-840	
	V _{IH}	Guaranteed Input Voltage High for All Inputs	+25°C	1105		-810	
I W-1		High for All Inputs	+75°C	-1045	_	-720	
Input Voltage			0°C	-1870		-1490	mV
	VIL.	Guaranteed Input Voltage Low for All Inputs	+25°C	-1850		-1475	
		Low for All Inputs	+75°C	-1830	_	-1450	
	IIH	$V_{IN} = V_{IHA}$	0 to +75°C			220	
Input Current	7	\overline{CS} $V_{IN} = V_{ILB}$	0 to +75°C	0.5	_	170	μA
Impar sarrom	IIL	Other VIN = VILB	U to +/5C	-50	-	-	
S 1 C	,	All Input and Output Open,	0 ≤ Ta < 25°C	-150	100	_	
Supply Current	I_{EE}	Test Pin 8	<i>Ta</i> ≥ 25°C	- 125	- 90	-	mA

• AC CHARACTERISTICS

 $(V_{EE} = -5.2 \text{V} \pm 5\%$, Ta = 0 to $+75^{\circ}\text{C}$, air flow exceeding 2m/sec, see test circuit and waveforms)

1. READ MODE

Item	Symbol	Test Condition	HM2110			HM2110 -1			Unit
	Symbol		min	typ	max	min	typ	max	Unit
Chip Select Access Time	tacs		_	7	10	_	7	10	ns
Chip Select Recovery Time	t RCS		_	7	10	_	7	10	ns
Address Access Time	taa		_	20	35		15	25	ns

T	6 1 1	T . C . Divis	HM2110			HM2110-1			Unit
Item	Symbol	Test Condition	min	typ	max	min	typ	max	Unit
Write Pulse Width	tw	$t_{WSA} = 8 \text{ns}$	25		_	25		_	ns
Data Setup Time	twsp		5	_	_	5	_	_	ns
Data Hold Time	twHD		5		_	5	_		ns
Address Setup Time	twsa	tw=25ns	8	-		8	_	-	ns
Address Hold Time	twha		2	I -	_	2	_	_	ns
Chip Select Setup Time	twscs		5	_	_	5	_	_	ns
Chip Select Hold Time	twncs		5	_	_	5		_	ns
Write Disable Time	tws		_	_	10	_	_	10	ns
Write Recovery Time	twn			_	10	_	_	10	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		_	5	_	ns
Output Fall Time	t,		_	5	_	ns

4. CAPACITANCE

Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C			4	5	pF
Output Capacitance	C		_	7	8	pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION





2. INPUT PULSE





3. READ MODE












ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE



HM2112, HM2112-1

1024-word×1-bit Fully Decoded Random Access Memory

The HM2112 is an ECL compatible, 1024-word x 1-bit, read/write, random access memory developed for application to scratch pads, control and buffer memories, etc. which require high speeds.

FEATURES

• Level	10k ECL Compatible
• Construction	1024-word by 1-bit
Address Access Time	HM2112 10ns (max.)
	HM2112-1 8ns (max.)

Power Consumption 0.8mW/bit (typ)

Output Obtainable by Wired-OR (open emitter)


Fully Pin Compatible with F10415

TRUTH TABLE

	Input			Mode
CS	WE	Din	Output	Mode
Н	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	×	Dout *	Read

- × : Irrelevant
- * : Read out noniverted


■BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	HM2112	Unit
Supply Voltage	VEE to VCC	+0.5 to -7.0	v
Input Voltage	V.,	+0.5 to VEE	v
Output Current	Iout	-30	mA
Storage Temperature	Tstg	-65 to +150	°C
Storage Temperature	Tstg (Bias)*	-55 to +125	°C

^{*} Under Bias



■ PIN ARRANGEMENT



■ELECTRICAL CHARACTERISTICS

 $(V_{EE} = -5.2\text{V}, R_L = 50\Omega \text{ to } -2.0\text{V}, Ta = 0 \text{ to } +75^{\circ}\text{C}, \text{ air flow exceeding } 2\text{m/sec})$

• DC CHARACTERISTICS

Item	Symbol	Test Condition		min(B)	typ	max(A)	Unit
			0 °C	-1000	_	840	
	V_{OH}		+25°C	-960		-810	
0 111		V V	+ 75° ℃	-900	_	-720	.,
Output Voltage		$V_{IN} = V_{IHA}$ or V_{ILB}	0 °C	-1870	_	-1665	mV
	Vol		+ 25° ℃	—1850		-1650	
			+ 75° ℃	- 1830	_	- 1625	
			0° C	-1020	_		
Output Threshold Voltage	Vonc		+25°C	-980	_	_	
		, , , , , , , , , , , , , , , , , , , ,	+75°C	-920	_	_	37
		$V_{IN} = V_{IHB}$ or V_{ILA}	0 °C		_	1645	mV
	Vol.c		+25°C	_	_	-1630	
			+ 75° ℃	_	_	-1605	
	VIH		0 °C	-1145	_	-840	
		Guaranteed Input Voltage	+25° ℃	1105	_	-810	
7 77 1		High for All Inputs	+ 75° ℃	-1045	_	-720	
Input Voltage			0° C	-1870	_	-1490	mV
	V_{IL}	Guaranteed Input Voltage	+25°C	-1850	_	— 1475	
		Low for All Inputs	+ 75° ℃	- 1830	_	-1450	1
	IIL	$V_{IN} = V_{IHA}$	0 to +75°C	_	_	220	
Input Current	,	CS V V	0 . 175°C	0.5	_	170	μA
•	IIL	$V_{IN} = V_{ILB}$	0 to +75°C	-50	_	_	
0 1 0		All Input and Output Open,	$Ta = 0^{\circ}C$	-200	_	-	
Supply Current	IEE	Test Pin 8	<i>Ta</i> = 75°C	-170	_	_	mA

• AC CHARACTERISTICS

 $(V_{EE} = -5.2 \text{V} \pm 5\%, Ta = 0 \text{ to } +75^{\circ}\text{C}, \text{ air flow exceeding } 2\text{m/sec, see test circuit and waveforms})$

1. READ MODE

Item	6 1 1	T C . 1::::		HM2112-1			HM2112		
	Symbol Test Condition	min	typ	max	min	typ	max	Unit	
Chip Select Access Time	tacs		1	3	5	1	3	5	ns
Chip Select Recovery Time	t RCS		1	3	5	1	3	5	ns
Address Access Time	taa		3	6.5	8	3	7.5	10	ns

Item	C1.1	Test Condition	HM2112-1		1 HM2112				Unit
item	Symbol	lest Condition	min	typ	max	min	typ	max	Oiii
Write Pulse Width	t w	$t_{WSA} = 3$ ns	6	2	_	6	2	_	ns
Data Setup Time	t ws D		1	0	_	1	0	_	ns
Data Hold Time	t wh D		1	0	_	1	0	_	ns
Address Setup Time	twsa	t w = 6ns	3	0	_	3	0	_	ns
Address Hold Time	t wha		2	0	_	2	0	_	ns
Chip Select Setup Time	twscs		1	0	_	1	0	_	ns
Chip Select Hold Time	t whcs		1	0	_	1	0	_	ns
Write Disable Time	tws		1	3	5	1	3	5	ns
Write Recovery Time	t wr		1	3	5	1	3	5	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		0.8	1.5	2.5	ns
Output Fall Time	t,		0.8	1.5	2.5	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	Cin		1	3	5	pF
Output Capacitance	Cont		3	5	8	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION





2. INPUT PULSE




3. READ MODE









SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT




ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE




ADDRESS ACCESS TIME




CHIP SELECT ACCESS TIME vs. AMBIENT TEMPERATURE




CHIP SELECT ACCESS TIME



WRITE PULSE WIDTH vs. AMBIENT TEMPERATURE



WRITE PULSE WIDTH vs. SUPPLY VOLTAGE



HM10422

256-word×4-bit Fully Decoded Random Access Memory

The HM10422 is ECL 10K compatible, 256-word x 4-bit, read write, random access memory developed for high speed systems such as scratch pads and control buffer storages.

Four active Low Block Select lines are provided to select each block independently.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10422 is encapsulated in cerdip-24 pin package, compatible with Fairchild's F10422.



- 256-word x 4 bit organization.
- Fully compatible with 10K ECL level
- Address access time: 10ns (max)
- Write pulse width: 6ns (min)
- Power dissipation: 0.8mW/bit
- Output obtainable by wired-OR (open emitter)


TRUTH TABLE


	Input		0	Mada
BS	WE	Din	Output	Mode Not Selected Write "0"
Н	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	×	Dout *	Read

Notes) × : Irrelevant


* : Read out noninvert

■ BLOCK DIAGRAM





PIN ARRANGEMENT



MADSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply Voltage	VEE to Vcc	+0.5 to -7.0	V
Input Voltage	Vin	+0.5 to VEE	V
Output Current	I out	-30	mA
Storage Temperature	Tets	-65 to +150	°C
Storage Temperature	Tsts (Bias)*	-55 to +125	.c

^{*} Under Bias

ELECTRICAL CHARACTERISTICS

 $(V_{EE} = -5.2\text{V}, R_L = 50\Omega \text{ to } -2.0\text{V}, Ta = 0 \text{ to } +75^{\circ}\text{C}, \text{ air flow exceeding } 2\text{m/sec})$

DC CHARACTERISTICS

Item	Symbol	Test Condition	1	min(B)	typ	max(A)	Unit
			0° C	-1000	_	-840	
	V _{OH}		+25°C	-960	_	-810	
Output Voltage		$V_{IN} = V_{IHA}$	+75°C	-900		-720	.,,
Output voitage		or V _{ILB}	0 °C	-1870	_	-1665	mV
	Vol		+25°C	-1850	_	-1650	
			+ 75° ℃	-1830	_	-1625	
			0 °C	-1020	_	_	
	Vonc		+25°C	-980	_	_	
Output Threshold Voltage		$V_{IN} = V_{IHB}$ or V_{ILA}	+ 75° C	-920	_	_	mV
	Volc	VIN - VINB OI VILX	0 °C	_	-	-1645	mv
			+25°C	_	-	-1630]
			+ 75° C	_		-1605	
		Guaranteed Input Voltage	0 °C	-1145	_	-840	
	V _{IH}	High for All Inputs	+25°C	-1105	_	-810	
Input Voltage		righ for All inputs	+ 75° C	-1045	_	-720	
input voitage		Guaranteed Input Voltage	0 °C	1870	_	-1490	mV
	V _{IL}	Low for All Inputs	+ 25°C	-1850		-1475	
		Low for All Inputs	+ 75° ℃	-1830	_	1450	•
Input Current	I_{1H}	$V_{IN} = V_{IHA}$	0 to +75°C	_		220	
	IIL	\overline{BS} $V_{IN} = V_{ILB}$	0 to 175°C	0.5	_	170	μ A
	11L	Other	0 to +75°C	- 50	_	_	
Supply Current		All Input and Output Open,	Ta = 0°C	-200	-160	_	
Supply Current	IEE	Test Pin 12	<i>Ta</i> = 75°C		-145	_	mA

• AC CHARACTERISTICS

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Block Select Access Time	tabs			_	5	ns
Block Select Recovery Time	t RBS		_		5	ns
Address Access Time	t_{AA}		_	7	10	ns

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	ž w	$t_{WSA} = 2$ ns	6	4.5	_	ns
Data Setup Time	twsp		2	0	-	ns
Data Hold Time	t wh D		2	0		ns
Address Setup Time	twsa	$t_w = 6 \text{ns}$	2	0		ns
Address Hold Time	t wha		2	0	_	ns
Block Select Setup Time	twsss		2	0	_	ns
Block Select Hold Time	twhbs		2	0		ns
Write Disable Time	tws		_	4	5	ns
Write Recovery Time	t w R		_	4.5	9	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		_	2		ns
Output Fall Time	t_f		_	2	_	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	Cin		_	4	_	pF
Output Capacitance	Cout		_	7	_	pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION





2. INPUT PULSE




3. READ MODE









SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. SUPPLY VOLTAGE




ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE




ADDRESS ACCESS TIME vs.




BLOCK SELECT ACCESS TIME vs. AMBIENT TEMPERATURE



BLOCK SELECT ACCESS TIME





- 20

0

20

40


Ambient Temperature Ta (°C)

 $V_{EE} = -5.20 \text{V}$

80

60

100



HM10422-7

256-word × 4-bit Fully Decoded Random Access Memory

The HM10422 is ECL 10K compatible, 256-word x 4-bit, read write, random access memory developed for high speed systems such as scratch pads and control buffer storages.

Four active Low Block Select lines are provided to select each block independently.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10422 is encapsulated in cerdip-24 pin package, compatible with Fairchild's F10422.

FEATURES

- 256-word x 4 bit organization
- Fully compatible with 10K ECL level
- Address access time: 7ns (max)
- Write pulse width: 4ns (min)
- Power dissipation: 1.0 mW/bit
- Output obtainable by wired-OR (open emitter)


TRUTH TABLE


	Input		0	Mode
BS	WeE	Din	Output	Mode
Н	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	×	Dout*	Read

Notes) × : Irrelevant


* : Read out noninvert

■BLOCK DIAGRAM





■ PIN ARRANGEMENT



MASSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply Voltage	VEE to Vcc	+0.5 to -7.0	V
Input Voltage	Vin	+0.5 to VEE	v
Output Current	I out	-30	mA
Storage Temperature	Tsig	-65 to +150	°C
Storage Temperature	Tag (Bias)*	-55 to +125	.c

^{*} Under Bias

■ ELECTRICAL CHARACTERISTICS

 $(V_{\it EE}=-5.2{
m V},~R_{\it L}=50\Omega$ to $-2.0{
m V},~Ta=0$ to $+75{
m ^{\circ}C},$ air flow exceeding $2{
m m/sec})$

• DC CHARACTERISTICS

Item	Symbol	Test Condition		min(B)	typ	max(A)	Unit	
			0 °C	-1000	_	-840		
	Von		+25°C	-960		-810		
Output Voltage		$V_{IN} = V_{IHA}$	+ 75° C	-900	_	-720	mV	
Output Voltage		or VILB	0 °C	-1870		-1665	mv	
	Vol		+25°C	-1850	_	-1650		
			+ 75° C	-1830	_	1625		
			0 °C	-1020	-	_		
	Vonc		+25°C	980	_			
Output Threshold Voltage		$V_{IN} = V_{IHB}$ or V_{IIA}	+75℃	-920	-	_	mV	
Output Intesnoid voltage		THE OT THE	0 °C	_	_	-1645	III V	
	Volc		+25℃	_	_	-1630		
		:	+ 75° C		-	-1605		
		Guaranteed Input Voltage	0 °C	-1145	_	-840		
	VIH	V_{IH}	High for All Inputs	+25°C	-1105	_	-810	
Input Voltage		ingii for Air inputs	+75°C	-1045	_	-720	mV	
input voitage		Guaranteed Input Voltage	0 °C	-1870	_	-1490	m v	
	V _{IL}	Low for All Inputs	+25°C	-1850	_	-1475		
		Low for All Inputs	+ 75° C	-1830	_	-1450		
Input Current	I_{IH}	$V_{IN} = V_{IHA}$	0 to +75°C	_	_	220		
	II	\overline{BS} $V_{IN} = V_{ILB}$	0 to +75°C	0.5	_	170	μA	
	A I L	Other VIN - VILB	0 10 +750	-50	_	_		
Supply Current	IEE	All Input and Output Open,	<i>Ta</i> = 0°C	- 240	- 200	_	mA	
——————————————————————————————————————	1 E E	Test Pin 12	<i>Ta</i> = 75°C	_	- 180	_	m.A.	

• AC CHARACTERISTICS

1. READ MODE .

Item	Symbol	Test Condition	min	typ	max	Unit
Block Select Access Time	t a b s		_	_	5	ns
Block Select Recovery Time	t RBS		_	_	5	ns
Address Access Time	t AA		_	4	7	ns

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t w	$t_{WSA} = 2 \text{ ns}$	4	3	_	ns
Data Setup Time	twsp		1		_	ns
Data Hold Time	t who		1		_	ns
Address Setup Time	twsa	$t_{\rm W}=4{\rm ns}$	2		_	ns
Address Hold Time	t wha		1			ns
Block Select Setup Time	t ws B s		1		_	ns
Block Select Hold Time	t wh B S		1		_	ns
Write Disable Time	tws		_	3	5	ns
Write Recovery Time	t w _R		_	3	5	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.			2	-	ns
Output Fall Time	t,			2		ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C		_	3	-	pF
Output Capacitance	C		_	5	_	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION





2. INPUT PULSE



3. READ MODE







HM10470, HM10470-1

4096-word x 1-bit Fully Decoded Random Access Memory

The HM10470 is ECL 10K compatible, 4096-words x 1-bit, read write random access memory developed for high speed systems such as scratch pads and control/buffer storages.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10470 is encapsulated in cerdip-18 pin package, compatible with Fairchild's F10470.

FEATURES

- 4096-word x 1-bit organization
- Fully compatible with 10K ECL level

Address access time: HM10470 25ns (max)

HM10470-1 15ns (max)

■ Write pulse width: HM10470 25ns (min)

HM10470-1 15ns (min)

Low power dissipation: 0.2mW/bit


Output obtainable by wired-OR (open emitter)

TRUTH TABLE

Mode	Output	Input		
Wode	Output	Din	WE	CS
Not Selected	L	×	×	Н
Write "0"	L	L	L	L
Write "1"	L	Н	L	L
Read	Dout *	×	н	L

Notes) × ∶ Irrelevant ***** ∶ Read Out Noninvert

■BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS $(Ta=25^{\circ}C)$


Item	Symbol	Rating	Unit V	
Supply Voltage	VEE to Vcc	+0.5 to -7.0		
Input Voltage	Vin	+0.5 to VEE	V	
Output Current	Iout	-30	mA	
Storage Temperature	Tets	-65 to +150	. c	
Storage Temperature	Tets (Bias)*	-55 to +125	.c	

^{*} Under Bias





■ PIN ARRANGEMENT



■ ELECTRICAL CHARACTERISTICS

 $\bullet \, \text{DC CHARACTERISTICS} \, (V_{\it EE} = -5.2 \, \text{V}, \; R_{\it L} = 50 \, \Omega \; \; \text{to} \; -2.0 \, \text{V}, \; \textit{Ta} = 0 \; \; \text{to} \; +75 \, ^{\circ} \text{C}, \; \text{air flow exceeding} \; 2 \, \text{m/sec})$

Item	Symbol	Test Condition	n	min (B)	typ	max(A)	Unit
			0 °C	-1000	_	-840	
	V _{OH}		+25°C	-960	_	-810	
Output Voltage	,	$V_{IN} = V_{IHA}$ or V_{ILB}	+75°C	-900	_	-720	
Output Voltage		VIN-VIHA OF VILB	0°C	-1870		-1665	mV
	Vol		+25°C	- 1850	_	-1650	
			+75°C	-1830		-1625	
			0 °C	-1020	_	_	
	Vonc		+25°C	-980		-	
Output Threshold Voltage		$V_{IN} = V_{IHB} \text{ or } V_{ILA}$	+75°C	920			mV
		VIN - VIHB OI VII.A	0°C	_	_	-1645	
	Volc		+25°C	_		-1630	
			+75°C	_	_	-1605	
	V _{IH}	Community of the National Community of the N	0°C	-1145	-	-840	mV
		Guaranteed Input Voltage High for All Inputs	+25°C	-1105	_	-810	
Input Voltage		Trigil for Att Inputs	+ 75° ℃	-1045		- 720	
Input Voltage		Comment I and Wile	0 °C	—1870		- 1490	
	V _{IL}	Guaranteed Input Voltage Low for All Inputs	+ 25° ℃	- 1850		-1475	
		Low for All Inputs	+75°C	-1830		-1450	
	I_{IH}	$V_{IN} = V_{IHA}$	0 to +75°C	_		220	
Input Current	In	\overline{CS} $V_{IN} = V_{ILB}$	0 to +75°C	0.5	_	170	μ A
	1 11.	Other VIN - VILB	0 10 +750	-50			
		All I	Ta = 0°C	-200*	-160*	_	mA
Supply Current	IEE	All Input and Output Open, Test Pin 9	1 a = 0 C	-280**	-200**	_	
		1650 1 111 3	<i>Ta</i> = 75°C	_	- 145	_	

^{*} HM10470

• AC CHARACTERISTICS ($V_{EE} = -5.2 \text{V} \pm 5\%$, Ta = 0 to $\pm 75 ^{\circ}\text{C}$, air flow exceeding 2 m/sec)

1. READ MODE

Item	Symbol	Test Condition		HM10470		HM10470-1			Unit
			min	typ	max	min	typ	max	Unit
Chip Select Access Time	tacs		_	_	10	_		8	ns
Chip Select Recovery Time	t RCS		_	_	10		_	8	ns
Address Access Time	taa		_	15	25	_	12	15	ns

Item	Symbol	Test Condition		HM10470			HM10470-1		
Ttelli	Test Condition	min	typ	max	min	typ	max	Unit	
Write Pulse Width	t w	t ws A = 3 ns	25	_		15	-	_	ns
Data Setup Time	twsp		2	_	_	2	_	T	ns
Data Hold Time	t who		2		_	2		T =	ns
Address Setup Time	twsa	tw = tw min	3	_	_	3	_	_	ns
Address Hold Time	t wha		2		_	2	_	_	ns
Chip Select Setup Time	twscs		2	_	_	2	_	_	ns
Chip Select Hold Time	t whes		2			2		_	ns
Write Disable Time	t ws			_	10		_	8	ns
Write Recovery Time	t wr			_	10		_	8	ns

^{* *} HM10470-1

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		_	2	_	ns
Output Fall Time	t,		_	2	-	ns

4. CAPACITANCE

Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C			3	-	pF
Output Capacitance	Cout		-	5		pF

■ TEST CIRCUIT AND WAVEFORMS

1. LOADING CONDITION




2. INPUT PULSE




3. READ MODE




Oout 50%




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs.




ADDRESS ACCESS TIME




ADDRESS ACCESS TIME




CHIP SELECT ACCESS TIME vs. AMBIENT TEMPERATURE




CHIP SELECT ACCESS TIME vs. SUPPLY VOLTAGE



WRITE PULSE WIDTH vs. AMBIENT TEMPERATURE



WRITE PULSE WIDTH vs. SUPPLY VOLTAGE



HM10470-20

4096-word × 1-bit Fully Decoded Random Access Memory

The HM10470 is ECL 10K compatible, 4096-words x 1-bit, read/write, random access memory developed for high speed systems such as scratch pads and control/buffer storages.

The fabrication process uses the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10470 is encapsulated in cerdip-18 pin package, compatible with Fairchild's F10470.

FEATURES


- 4096-word x 1-bit organization
- Fully compatible with 10K ECL level
- Address access time: 20ns (max)
 Write pulse width: 20ns (min)
- Low power dissipation: 0.25 mW/bit
- Output obtainable by wired-OR (open emitter)


TRUTH TABLE

	Input		Output	Mode
CS	WE	Din	Output	Mode
Н	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	×	Dout *	Read


Notes) ×: Irrelevant ∗: Read Out Nonivert

BLOCK DIAGRAM





PIN ARRANGEMENT



MASSOLUTE MAXIMUM RATINGS $(Ta = 25 ^{\circ}C)$

Item	Symbol	Rating	Unit	
Supply Voltage	VEE to Vcc	+0.5 to -7.0	V	
Input Voltage	V.,	$+0.5$ to V_{EE}	v	
Output Current	Ioui	30	mA	
Storage Temperature	Tsis	-65 to +150	°C	
Storage Temperature	Tsis (Bias)*	-55 to +125	°C	

^{*} Under Bias



■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{EE} = -5.2 \text{V}$, $R_L = 50 \Omega$ to -2.0 V, Ta = 0 to $+75 ^{\circ}\text{C}$, air flow exceeding 2 m/sec)

Item	Symbol	Test Condition		min (B)	typ	max(A)	Unit
			0° C	-1000	_	-840	
	Von		+ 25° C	-960	_	-810	
Outside Vales as		$V_{IN} = V_{IHA}$ or V_{ILB}	+ 75° C	-900	_	-720	mV
Output Voltage		VIN-VIHA OF VILB	0 °C	-1870	_	-1665	mv
	Vol		+25°C	-1850	_	-1650	
			+ 75° C	-1830	_	-1625	
			0 °C	-1020	-	-	
Output Threshold Voltage	Vonc		+25°C	-980	_	_	mV
		$V_{IN} = V_{IHB}$ or V_{ILA}	+ 75° C	-920	_	_	
		VIN-VIHB OF VILA	0 °C		-	-1645	
	Volc		+25°C	_	_	-1630	
			+ 75° C	_	_	-1605	
	VIH		0 °C	-1145	_	-840	mV
		Guaranteed Input Voltage High for All Inputs	+25°C	-1105		-810	
Innut Waltern		righ for All inputs	+ 75° C	-1045	_	-720	
Input Voltage			0. C	-1870	_	-1490	
	VIL	Guaranteed Input Voltage Low for All Inputs	+25°C	-1850	_	-1475	
		Low for All Inputs	+75°C	- 1830	_	-1450	
	IIH	$V_{IN} = V_{IHA}$	0 to +75°C	_	_	220	
Input Current	,	CS V V	0	0.5	_	170	μA
	In	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0 to +75°C	-50	_	_	
Supply Current	,	All Input and Output Open,	Ta = 0°C	- 260	- 220	_	
	IEE	Test Pin 12	Ta = 75°C	_	-210		mA

ullet AC CHARACTERISTICS ($V_{EE}=-5.2 \, { m V} \pm 5 \, \%$, Ta=0 to $\pm 75 \, { m ^{\circ}C}$, air flow exceeding 2m/sec)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Chip Select Access Time	tacs		_		8	ns
Chip Select Recovery Time	t RCS		_	_	8	ns
Address Access Time	taa		_	_	20	ns

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t w	$t_{WSA} = 3 \text{ ns}$	20	_	_	ns
Data Setup Time	twsp		3	-	_	ns
Data Hold Time	t who		2		_	ns
Address Setup Time	twsa	$t_w = 20$ ns	3	_		ns
Address Hold Time	t wha		2	_	_	ns
Chip Select Setup Time	twscs	1	3	_	_	ns
Chip Select Hold Time	twncs		2	_	_	ns
Write Disable Time	tws	7	_	_	8	ns
Write Recovery Time	twr	1	_	_	22	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		_	2	_	ns
Output Fall Time	t _f			2	_	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	Cin		_	3		pF
Output Capacitance	Cout			5	_	pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION





2. INPUT PULSE



3. READ MODE







HM2142

4096-words × 1-bit Very High Speed Random Access Memory

The HM2142 is 4096-words x 1-bit very high speed read/write, random access memory developed for high speed systems such as pads and control/buffer storages.

The fabrication process uses the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM2142 is encapsulated in cerdip-20 pin package.

■ FEATURES

- 4096-words x 1 bit organization
- Very high speed address access time: 10ns (max)
- Write pulse width: 10ns (min)
- Power dissipation: 0.3 mW/bitOutput obtainable by wired-OR


TRUTH TABLE


		Input			Mode	
	CS	WE	Din	Output	Mode	
_	Н	×	×	L	Not Selected	
_	L	L	L	L	Write "0"	
_	L	L	Н	L	Write "1"	
_	L	Н	×	Dout *	Read	

Notes) ×: Irrelevant


* : Read Out Nonivert

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



BABSOLUTE MAXIMUM RATINGS $(Ta=25^{\circ}C)$

Item	Symbol	Rating	Unit
Supply Voltage	VEE to Vcc	+0.5 to -7.0	V
Input Voltage	Vin	+0.5 to V _{EE}	V
Output Current	I _{out}	-30	mA
Storage Temperature	Tels	-65 to +150	°C
Storage Temperature	Tota (Bias)*	-55 to +125	°C

^{*} Under Bias

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{EE}=-5.2$ V, $R_L=50\Omega$ to -2.0V, Ta=0 to +75°C, air flow exceeding 2m/sec)

Item	Symbol	Test Condition		min(B)	typ	max(A)	Unit
			0℃	-1000	-	-840	
	V _{OH}		+25°C	-980	_	-810	
Output Voltage		$V_{IH} = V_{IHA}$ or V_{ILB}	+ 75° C	-950	_	-720	mV
Output voitage		VIH-VIHA OF VILB	0°℃	-1870	_	-1665	mv
	V _{OL}	+25°C	-1850	_	-1650		
****			+ 75° C	-1830	_	-1625	
			0°C	-1020	_	_	
	V _{OHC}	•	+25°C	-980	_	_	
Output Threshold Voltage		$V_{IH} = V_{IHB}$ or V_{ILA}	+75°C	-920	_		mV
Output Threshold voltage		VIH-VIHB OF VILA	0,℃	_	_	-1645	m v
	Volc		+25°C	_		-1630	
			+75°C	_		-1605	
		Guaranteed Input Voltage	0,℃	-1165	-	-880	
	VIH	High for All Inputs	+25°C	-1165	_	-880	
Input Voltage		riigh for All Inputs	+ 75° C	-1165	_	-880	mV
Input voitage		Guaranteed Input Voltage	0,℃	-1810		-1560	m v
	VIL	Low for All Inputs	+25°C	-1810	_	-1560	
		Low for All Inputs	+75°C	-1810	_	-1560	
	ItH	$V_{IN} = V_{IHA}$	0 to +75°C	_		220	
Input Current	IIL	\overline{CS} $V_{IN} = V_{ILB}$	0 to +75°C	0.5	_	170	μA
	11L	Others VIN= VILB	0 10 +75 0	-50		_	1
Supply Current	IEE	All Input and Output Open.	Ta = 0 °C	-270	-240	-	A
Supply Cultent	1 EE	An Input and Output Open.	<i>Ta</i> = 75 °C	_	-220	_	mA

ullet AC CHARACTERISTICS ($V_{EE}=-5.2 \mathrm{V} \pm 5\%$, Ta=0 to $+75\,\mathrm{^{\circ}C}$, air flow exceeding $2\,\mathrm{m/sec}$)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Chip Select Access Time	tacs		_	_	6	ns
Chip Select Recovery Time	trcs		_	_	6	ns
Address Access Time	taa		_	_	10	ns

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t w	$t_{WSA} = 3 \text{ ns}$	10		_	ns
Data Setup Time	twsp		1	_	-	ns
Data Hold Time	tw _{HD}		1	_		ns
Address Setup Time	twsa	tw=10ns	3	_	_	ns
Address Hold Time	twhA		2	_	_	ns
Chip Select Setup Time	twscs		1	_	_	ns
Chip Select Hold Time	twhcs		1	_	_	ns
Write Disable Time	tws		_	_	6	ns
Write Recovery Time	twn			_	6	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition min	typ	max	Unit
Output Rise Time	t.	n.opt	2	_	ns
Output Fall Time	t,		2		ns

4. CAPACITANCE


Item	Symbol	Test Condition		typ	max	Unit
Input Capacitance	Ci.		-	3		pF
Output Capacitance	Cout		1. 188	5		pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE



3. READ MODE





HM10474, HM10474-15

1024-word×4-bit Fully Decoded Random Access Memory

The HM10474 is ECL 10k compatible, 1024-words x 4-bit, read write, random access memory developed for high speed systems such as scratch pads and control/buffer storages.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10474 is encapsulated in cerdip-24pin package, compatible with Fairchild's F10474.

FEATURES

- 1024-word x 4-bit organization
- Fully compatible with 10K ECL level
- Address access time: HM10474 25ns (max)
 - HM10474-15 15ns (max)
- Write pulse width: HM10474 25ns(min)
 - HM10474-15 20ns (min)
- Low power dissipation: 0.2mW/bit
- Output obtainable by wired-OR (open emitter)


TRUTH TABLE

	Input			
CS	WE	Din	Output	Mode
Н	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	×	Dout*	Read

Notes) × : Irrelevant

* : Read Out Nonivert


■ BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS $(Ta = 25^{\circ}C)$

Item	Symbol	Rating	Unit
Supply Voltage	VEE to Vcc	+0.5 to -7.0	v
Input Voltage	Via	+0.5 to VEE	V
Output Current	Iout	-30	mA
Storage Temperature	Tels	-65 to +150	°C
Storage Temperature	Tota (Bias)*	-55 to +125	.c

^{*} Under Bias



■ PIN ARRANGEMENT



■ELECTRICAL CHARACTERISTICS

●DC CHARACTERISTICS ($V_{EE}=-5.2$ V, $R_L=50\Omega$ to -2.0V, $T_a=0$ to +75°C, air flow exceeding 2m/sec)

Item	Symbol	Test Condition		min(B)	typ	max(A)	Unit
			0 °C	-1000		-840	
	Von		+25°C	-960	_	-810	
0		VIN = VIHA OF VILB	+ 75° ℃	-900	_	-720	mV
Output Voltage		VIN = VIHA OF VILB	0° C	1870	_	-1665	m v
	Vol		+ 25° ℃	-1850	_	-1650	
			+ 75° ℃	1830	_	-1625	
			0° C	-1020	_	_	
Output Threshold Voltage	V onc		+25°C	-980	_	-	
			+ 75° ℃	-920		_	mV
		$V_{IN} = V_{IHB}$ or V_{ILA}	0°C	_	_	-1645	m v
	Volc		+25°C	_	_	-1630	
			+ 75° ℃	_	_	-1605	
	ViH		0 °C	-1145	_	-840	mV
		Guaranteed Input Voltage High for All Inputs	+25°C	-1105	_	-810	
7 . 77 1.		righ for All Inputs	+75°C	-1045		-720	
Input Voltage			0°C	-1870	_	-1490	
	VIL	Guaranteed Input Voltage Low for All Inputs	+25℃	-1850	_	-1475	
		Low for All Inputs	+ 75° ℃	-1830	_	-1450	
	IIH	$V_{IN} = V_{IHA}$	0 to +75°C	_	_	220	
Input Current		CS , , ,	0	0.5	_	170	μA
	In	$V_{IN} = V_{ILB}$	0 to +75°C	-50	_	_	
	1.	All Input and Output Open,	<i>Ta</i> = 0°C	-200	-160	-	A
Supply Current	Ιεε	Test Pin 12	Ta = 75°C	_	-145	_	mA

•AC CHARACTERISTICS ($V_{EE} = -5.2 \text{V } \pm 5\%$, Ta = 0 to $+75^{\circ}\text{C}$, air flow exceeding 2m/sec)

1. READ MODE

¥.	Symbol Test Condition	T C 1'-'	HM10474			HM10474-15			Unit
Item		lest Condition	min	typ	max	min	typ	max	Cint
Chip Select Access Time	tACS		_	_	10	_	_	8	ns
Chip Select Recovery Time	t RCS		_	_	10	-	_	8	ns
Address Access Time	tee		_	15	25	_	_	15	ns

T4		T . C . Iv.		HM10474			HM10474-15			
Item	Symbol Test Condition	min	typ	max	min	typ	max	Unit		
Write Pulse Width	t w	$t_{WSA} = 3$ ns	25	15	_	20	-	_	ns	
Data Setup Time	t wsp		2	_	_	2	_	-	ns	
Data Hold Time	t who		2	_	_	2	_	_	ns	
Address Setup Time	t wsa	tw=twmin	3	_	_	3	_	_	ns	
Address Hold Time	t wha		2	-	-	2	_	_	ns	
Chip Select Setup Time	t wscs		2	_	_	2	_	-	ns	
Chip Select Hold Time	t whos		2		_	2		_	ns	
Write Disable Time	t ws		_	_	10	_	-	8	ns	
Write Recovery Time	i wr		_	_	27	_	_	17	ns	

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		_	2	_	ns
Output Fall Time	t,		_	2	_	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C.,		-	4	_	pF
Output Capacitance	Cout		_	7		pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION





2. INPUT PULSE




3. READ MODE









SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. SUPPLY VOLTAGE




ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE




ADDRESS ACCESS TIME




CHIP SELECT ACCESS TIME vs. AMBIENT TEMPERATURE




CHIP SELECT ACCESS TIME



WRITE PULSE WIDTH vs. AMBIENT TEMPERATURE



WRITE PULSE WIDTH vs. SUPPLY VOLTAGE



HM10474-8,HM10474-10 Preliminary

1024-word×4-bit Fully Decoded Random Access Memory

The HM10474 is ECL 10k compatible, 1024-words x 4-bit, read write, random access memory developed for high speed systems such as scratch pads and control/buffer storages.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10474 is encapsulated in cerdip-24pin package, compatible with Fairchild's F10474.

■ FEATURES

- 1024-word x 4-bit organization
- Fully compatible with 10K ECL level

Address access time: HM10474-8 8ns (max)

HM10474-10 10ns (max)

Write pulse width: HM10474-8 5ns (min)

HM10474-10 5ns (min)

• Low power dissipation: 0.3mW/bit

Output obtainable by wired-OR (open emitter)


TRUTH TABLE

Mode	Output	Input			
Mode	Output	Din	WE	CS	
Not Selected	L	×	×	Н	
Write "0"	L	L	L	L	
Write "1"	L	Н	L	L	
Read	Dout *	×	Н	L	

Notes) × : Irrelevant

* : Read Out Nonivert


■ BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS $(Ta=25^{\circ}C)$

Item	Symbol	Rating	Unit
Supply Voltage	VEE to Vcc	+0.5 to -7.0	V
Input Voltage	Via	+0.5 to VEE	V
Output Current	Iout	-30	mA
Storage Temperature	Tets	-65 to +150	•c
Storage Temperature	Tota (Bias)*	-55 to +125	•c

^{*} Under Bias



■ PIN ARRANGEMENT



Note)

The specifications of this device are subject to change without notice. Please contact your nearest Hitachis Sales Dept, regarding specifications.



ELECTRICAL CHARACTERISTICS

ullet DC CHARACTERISTICS ($V_{EE}=-5.2\mathrm{V},\ R_L=50\Omega$ to $-2.0\mathrm{V},\ Ta=0$ to $+75^{\circ}\mathrm{C}$, air flow exceeding $2\mathrm{m/sec}$)

Item	Symbol	Test Condition	n.	min(B)	typ	max (A)	Unit
			0° C	-1000	_	-840	
	V _{OH}		+25°C	-960	_	-810	
Output Voltage		$V_{IN} = V_{IHA}$ or V_{ILB}	+ 75° C	-900	_	-720	l
output voltage		VIN-VIHA OF VILB	0° C	-1870	_	-1665	mV
	Vol		+25℃	-1850	_	-1650	
			+ 75° ℃	1830	_	- 1625	
			0°C	-1020	_	_	
	Vonc		+25°C	980	_	_	
Output Threshold Voltage		V _{IN} = V _{IHB} or V _{ILA}		-920	_	_	V
		VIN-VIHB OF VILA		_	-	1645	mV
	Volc		+25°C	_	-	-1630	
			+ 75° C	_	_	-1605	
	VIH	Guaranteed Input Voltage High for All Inputs	0°C	-1145	_	-840	mV
			+25°C	-1105		-810	
Input Voltage		mgn for All Inputs	+ 75° C	-1045	_	-720	
- Torruge		Cuanantard Innut Vale	0° C	-1870	_	-1490	
	VIL	Guaranteed Input Voltage Low for All Inputs	+25°C	-1850	_	1475	
		Low for Air Inputs	+ 75° C	-1830	_	- 1450	
	IIH	$V_{IN} = V_{IHA}$	0 to +75°C	-	-	220	
Input Current	In	\overline{CS} $V_{IN} = V_{ILB}$	0 40 +75°0	0.5		170	μA
	1 11	Others	0 to +75°C	-50	_	_	
Supply Current	IEE	All Input and Output Open,	Ta = 0°C	-240	-220	_	
	I LE	Test Pin 12	<i>Ta</i> = 75°C	_	-205	_	mA

ullet AC CHARACTERISTICS ($V_{EE}=-5.2\mathrm{V}~\pm5\%$, $Ta=0~\mathrm{to}~+75^{\circ}\mathrm{C}$, air flow exceeding $2\mathrm{m/sec}$)

1. READ MODE

Item	Symbol Test Condition	Tank Camiliation	HM10474-8			HM10474-10			
		min	typ	max	min	typ	max	Unit	
Chip Select Access Time	tacs		_	_	5	_		6	ns
Chip Select Recovery Time	t RCS			_	5			6	ns
Address Access Time	taa		_	_	8	_		10	ns

Item	Symbol	Test Condition	I	HM10474-8			HM10474-10		
	Symbol	rest Condition	min	typ	max	min	typ	max	Unit
Write Pulse Width	t w	$t_{WSA} = 2ns$	5	_	_	5	_	_	ns
Data Setup Time	t wsD		1	_	_	2	_		ns
Data Hold Time	t wnD		1	_	_	2	_	_	ns
Address Setup Time	t wsa	$t_{W}=t_{W}$	2	_	_	2	_	_	ns
Address Hold Time	t wha		1	_		2	_	_	ns
Chip Select Setup Time	t wscs		1	_	_	2		_	ns
Chip Select Hold Time	t whes		1		_	2	_	_	ns
Write Disable Time	t ws		1 =		5	_		5	ns
Write Recovery Time	t wa		 	_	9	_		12	ns



3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		_	2	_	ns
Output Fall Time	t,		_	2	_	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	Ci.	,	-	4	_	pF
Output Capacitance	Cont		_	7		pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE



3. READ MODE





HM10480,HM10480F

16,384-words×1-bit Fully Decoded Random Access Memory

The HM10480 is ECL 10K compatible, 16,384-words x 1-bit, read/write random access memory developed for high speed systems such as scratch pads and control/buffer storages.

The fabrication process uses the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10480 is encapsulated in cerdip-20 pin and flat 20-pin package, compatible with Fairchild's F10480.

FEATURES

- 16,384-words x 1-bit organization
- Fully compatible with 10K ECL level

Address access time: 25ns (max)Write pulse width: 25ns(min)

• Low power dissipation: 0.05mW/bit

Output obtainable by wired-OR (open emitter)


TRUTH TABLE

	Input	0	Mode	
CS	WE	Din	Output	Mode
Н	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	×	Dout*	Read

Notes) × : Irrelevant

* : Read Out Noninvert


■BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS ($Ta=25^{\circ}C$)

Item	Symbol	Rating	Unit	
Supply Voltage	V _{EE} to V _{CC}	+0.5 to -7.0	V	
Input Voltage	V _{in}	$+0.5$ to V_{EE}	v	
Output Current	I.v.t	-30	mA	
Storage Temperature	Tets	-65 to +150	°C	
Storage Temperature	Tstg(Bias)*	-55 to +125	°C	

* Under Bias



■PIN ARRANGEMENT



■ ELECTRICAL CHARACTERISTICS

•DC CHARACTERISTICS ($V_{EE}=-5.2\text{V},~R_L=50\Omega$ to $-2.0\text{V},~T_a=0$ to $+75^{\circ}\text{C},~\text{air flow exceeding 2m/sec}$)

Item	Symbol	Test Condition		min(B)	typ	max(A)	Unit
			0 °C	-1000		-840	
	V on		+25°C	-960	_	-810	
		,, ,,	+ 75° C	-900	_	-720	mV
Output Voltage	Vol	$V_{IN} = V_{IHA}$ or V_{ILB}	0°C	-1870	-	-1665	mv
			+25°C	-1850		-1650	
			+75°C	-1830	_	-1625	
			0°C	-1020		_	
	Vonc		+25℃	-980	_	_	
		., ,,	+ 75° ℃	-920	_		mV
Output Threshold Voltage		$V_{IN} = V_{IHB}$ or V_{ILA}	0°C	_	_	1645	m v
	Volc		+25°C	_		-1630	
			+ 75° ℃	_	_	-1605	
	VIH		0°C	-1145	-	-840	mV
		Guaranteed Input Voltage	+25°C	-1105	_	-810	
		High for All Inputs	+75°C	-1045	_	-720	
Input Voltage			0° C	-1870	_	-1490	mv
	VIL	Guaranteed Input Voltage	+25°C	-1850	_	-1475	
		Low for All Inputs	+ 75° ℃	-1830	_	1450	
	IIH	$V_{IN} = V_{IHA}$	0 to +75°C	_	_	220	
Input Current		CS V V	0 . 175°C	0.5	_	170	μA
Impat darrons	IIL	$V_{IN} = V_{ILB}$	0 to +75°C	-50		_	
0 1 0		All Input and Output Open,	<i>Ta</i> = 0°C	-170	-140	_	A
Supply Current	Ιεε	Test Pin 10	<i>Ta</i> = 75°C		-130	_	mA

ullet AC CHARACTERISTICS ($V_{EE}=-5.2\mathrm{V}~\pm5\%$, Ta=0 to $+75^{\circ}\mathrm{C}$, air flow exceeding 2m/sec)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Chip Select Access Time	incs		2	_	10	ns
Chip Select Recovery Time	tres		2	_	10	ns
Address Access Time	taa		3	15	25	ns

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t w	$t_{WSA} = 5$ ns	25	_	_	ns
Data Setup Time	t ws D		5	_	_	ns
Data Hold Time	t w H D		5	_	_	ns
Address Setup Time	twsa	t w = 25ns	5	_		ns
Address Hold Time	t wha		5	_	_	ns
Chip Select Setup Time	twscs		5	_	_	ns
Chip Select Hold Time	t who s	1	5			ns
Write Disable Time	t ws		_	_	10	ns
Write Recovery Time	t wr		_	_	10	ns

HM10480, HM10480F-

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		_	2		ns
Output Fall Time	t,		_	2	_	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	Cin			4	_	pF
Output Capacitance	Cout		_	7	_	pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION





2. INPUT PULSE



3. READ MODE







HM10480-15,HM10480-20-Preliminary

16,384-words×1-bit Fully Decoded Random Access Memory

The HM10480 is ECL 10K compatible, 16,384-words x 1-bit, read/write random access memory developed for high speed systems such as scratch pads and control/buffer storages.

The fabrication process uses the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10480 is encapsulated in cerdip-20 pin package, compatible with Fairchild's F10480.

■ FEATURES

- 16,384-words x 1-bit organization
- Fully compatible with 10K ECL level

Address access time: HM10480-15 15ns (max)

HM10480-20 20ns (max)

Write pulse width: HM10480-15 15ns (min)
 HM10480-20 20ns (min)

• Low power dissipation: 0.06mW/bit

• Output obtainable by wired-OR (open emitter)


TRUTH TABLE

Input			0	
CS	WE	Din	Output	Not Selected
Н	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	×	Dout*	Read

Notes) × : Irrelevant

* : Read Out Noninvert


■BLOCK DIAGRAM




MASSOLUTE MAXIMUM RATINGS ($Ta = 25^{\circ}C$)

Item	Symbol	Rating	Unit	
Supply Voltage	VEE to VCC	+0.5 to -7.0	v	
Input Voltage	V.,	$+0.5$ to V_{EE}	v	
Output Current	Iout	-30	mA	
Storage Temperature	Tele	-65 to +150	°C	
Storage Temperature	T., (Bias)*	-55 to +125	°C	

^{*} Under Bias



PIN ARRANGEMENT



Note)

The specifications of this device are subject to change without notice.

Please contact your nearest Hitachis Sales Dept, regarding specifications.

■ ELECTRICAL CHARACTERISTICS

•DC CHARACTERISTICS ($V_{EE} = -5.2$ V, $R_L = 50\Omega$ to -2.0V, $T_a = 0$ to $+75^{\circ}$ C, air flow exceeding 2m/sec)

Item	Symbol	Test Condition		min(B)	typ	max(A)	Unit	
			0° C	-1000	_	-840		
	V _{OH}		+25°C	-960		-810		
		., .,	+ 75° C	-900		-720		
Output Voltage	Vol	VIN WIHA OF VILB	0 °C	—1870		- 1665	mV	
			+ 25° ℃	-1850	_	-1650		
			+ 75° C	— 1830	_	—1625		
			0 °C	-1020	_			
	Vonc		+ 25° C	-980	_	_		
			+ 75° C	-920			mV	
Output Threshold Voltage		$V_{IN} = V_{IHB}$ or V_{ILA}	0 °C	_	_	— 1645		
	Volc		+25°C	_	_	-1630		
			+ 75° ℃	_	_	-1605		
	VIH		0 °C	-1145	_	-840	mV	
		Guaranteed Input Voltage High for All Inputs	+25°C	-1105	_	-810		
7		righ for All Inputs	+ 75° C	-1045		-720		
Input Voltage			0 °C	-1870	_	1490	m v	
	VIL	Guaranteed Input Voltage Low for All Inputs	+ 25°C	-1850	-	-1475		
		Low for All Inputs	+75°C	-1830	_	1450		
	Іін	VIN = VIHA	0 to +75°C		_	220		
Input Current	7	CS	0 + 175°C	0.5	_	170	μA	
	IIL	$V_{IN} = V_{ILB}$ Others	0 to +75°C	-50		-		
C 1 C .	_	All Input and Output Open,	Ta = 0°C	- 240	- 220	_	4	
Supply Current	IEE	Test Pin 10	<i>Ta</i> = 75°C	-	-200	_	mA	

ullet AC CHARACTERISTICS ($V_{EE}=-5.2\mathrm{V}~\pm5\%$, $Ta=0~\mathrm{to}~+75^{\circ}\mathrm{C}$, air flow exceeding 2m/sec)

1. READ MODE

Item	Symbol Test Condition	HM10480-15			HM10480-20			Unit	
		rest Condition	min	typ	max	min	typ	max	Omt
Chip Select Access Time	tacs		2	-	8	2	_	10	ns
Chip Select Recovery Time	trcs		2	_	8	2	_	10	ns
Address Access Time	taa		3	12	15	3	15	20	ns

Item	Cb-al	Test Condition	. H	. HM10480-15			HM10480-20		
item	Symbol	1 est Condition	min	typ	max	min	typ	max	Unit
Write Pulse Width	tw	$t_{WSA} = 2\text{ns}$	15	_	_	20	_	_	ns
Data Setup Time	twsp		3	_	_	3		-	ns
Data Hold Time	twho		2	_	-	2	_	_	ns
Address Setup Time	twsa	$t_{W} = t_{W} \min$	3	-	-	3	_		ns
Address Hold Time	twha		2	_	_	2	_		ns
Chip Select Setup Time	twscs		3	_	_	3	_	-	ns
Chip Select Hold Time	twics		2	_	-	2	_	_	ns
Write Disable Time	tws		-		8	-	-	10	ns
Write Recovery Time	twr	1			17			22	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.			2	_	ns
Output Fall Time	t,		_	2	_	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	Cin		_	3	_	pF
Output Capacitance	Cout			5	_	pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION





2. INPUT PULSE



3. READ MODE







HM10484-15,HM10484-20

4096-word x 4-bit Fully Decoded Random Access Memory

The HM10484 is ECL 10K compatible, 4096 words x 4-bit read write, random access memory developed for high speed systems such as scratch pads and control/buffer storage. The fabrication process is the Hitachi's low capacitance U-groove isolation method with double metalization. The HM10484 is encapsulated in cerdip-28 pin package.


TRUTH TABLE

Mode	Output	Input		
Mode	Output	Din	WE	CS
Not Selected	L	×	×	Н
Write "0"	L	L	L	L
Write "1"	L	Н	L	L
Read	Dout *	×	Н	L

Notes) × : Irrelevant

* : Read Out Nonivert

■ BLOCK DIAGRAM




BABSOLUTE MAXIMUM RATINGS $(Ta=25^{\circ}C)$


Item	Symbol	Rating	Unit
Supply Voltage	VEE to Vcc	+0.5 to -7.0	V
Input Voltage	Via	+0.5 to VEE	v
Output Current	I.	-30	mA
Storage Temperature	Tele	-65 to +150	•c
Storage Temperature	Tets (Bias)*	-55 to +125	.с

* Under Bias

Under Development



■ PIN ARRANGEMENT



ELECTRICAL CHARACTERISTICS

ullet DC CHARACTERISTICS ($V_{EE}=-5.2\mathrm{V},\ R_L=50\Omega$ to $-2.0\mathrm{V},\ Ta=0$ to $+75^{\circ}\mathrm{C},\ \mathrm{air\ flow\ exceeding\ }2\mathrm{m/sec}$)

Item	Symbol	Test Condition		min(B)	typ	max(A)	Unit
		,	0°C	-1000	_	-840	
	Von		+25°C	960	_	-810	
Output Voltage		VIN - VIHA OF VILB	+75°C	-900	_	-720	
		VIN - VIHA OF VILE	0°C	-1870	_	-1665	mV
	Vol		+25°C	-1850		1650	
· · · · · · · · · · · · · · · · · · ·			+75°C	-1830	_	-1625	
			0°C	-1020	_	-	
	Vonc		+25°C	-980	_	-	1
Output Threshold Voltage		VIN-VINB OF VILA	+75°C	-920	-	_	mV
		VIN VINB OI VILA	0,C		_	- 1645	mv
	Volc		+25°C	_	_	-1630	
			+75°C	_		-1605	
		Cuanantand Innut Valence	0,C	-1145		-840	
	VIH	Guaranteed Input Voltage High for All Inputs	+25°C	-1105	-	-810	
Input Voltage		Trigit for Atti Imputs	+75°C	-1045	_	-720	mV
input voitage		Connected Leave Valence	0°C	-1870	-	-1490	m v
	VIL	Guaranteed Input Voltage Low for All Inputs	+25°C	-1850	_	-1475	
		Low for the impact	+75°C	-1830	_	1450	
Input Current	Ітн	VIN - VIHA	0 to +75°C	_	_	220	
	IIL	\overline{CS} $V_{IN} - V_{ILB}$	0 to +75°C	0.5	_	170	μA
	111	Others	0 10 7730	-50	_	_	
Supply Current	IEE	All Input and Output Open,	<i>Ta</i> − 0°C	-240	_	_	A
Supply Cultent	I EE	Test Pin 10	Ta = 75°C		_	_	mA

• AC CHARACTERISTICS ($V_{EE} = -5.2 \text{V} \pm 5\%$, Ta = 0 to $+75^{\circ}\text{C}$, air flow exceeding 2m/sec)

1. READ MODE

Item	Symbol Test Cond	Test Condition	Tost Condition HM	HM10484-15		HM10484-20			11-:-
rem	Symbol	rest Condition	min	typ	max	min	typ	max	Unit
Chip Select Access Time	tacs		2	_	8	2	_	10	ns
Chip Select Recovery Time	trcs		2	_	8	2	_	10	ns
Address Access Time	taa		3	12	15	3	15	20	ns

Item	Symbol	Test Condition	F	HM10484-15			HM10484-20		
nem	Symbol	1 est Condition	min	typ	max	min	typ	max	Unit
Write Pulse Width	tw-	$t_{WSA} = 2$ ns	15	_	_	20	_	-	ns
Data Setup Time	lusti		3	-		3	-	-	ns
Data Hold Time	twHD		2	_		2	_	-	ns
Address Setup Time	twsa	$tw = tw \min$	3		-	3	_	 	ns
Address Hold Time	twha		2	_	-	2	-	-	ns
Chip Select Setup Time	twscs		3	_	_	3	_	-	ns
Chip Select Hold Time	twics		2	-		2	-	-	ns
Write Disable Time	tws.		_	_	8	_	-	10	ns
Write Recovery Time	tw R		_	 -	17	_	_	22	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		_	2		ns
Output Fall Time	t,			2		ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C _i			3	_	pF
Output Capacitance	C		_	5	-	pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION





2. INPUT PULSE



3. READ MODE







HM100415,HM100415CC

1024-word×1-bit Fully Decoded Random Access Memory

The HM100415 is a 1024-word x 1-bit, read/write random access memory developed for application to scratch pads, control and buffer storages which require very high speeds.

The HM100415 is compatible with the HD100K families and includes on-chip voltage and temperature compensation for improved noise margin. This memory is encapsulated in cerdip-16pin package.

FEATURES

• Level	100K ECL Compatible
Organization	1024-word by 1-bit
Address Access Time	10ns (max)

- Power Consumption 0.6mW/bit (typ)
- Output Obtainable by Wired-OR (open emitter)
- Compatible with Fairchild F100415.


TRUTH TABLE

	Input		0	Mode
CS	WE	Din	Output	Mode
Н	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	×	Dout*	Read

Notes) × : Irrelevant

* : Read Out Noninvert


■BLOCK DIAGRAM




BABSOLUTE MAXIMUM RATINGS $(Ta = 25^{\circ}C)$

Item	Symbol	Rating	Unit
Supply Voltage	VEE to VCC	+0.5 to -7.0	V
Input Voltage	Vi.	+0.5 to VEE	V
Output Current	I out	-30	mA
Storage Temperature	Tets	-65 to +150	•с
Storage Temperature	Tata (Bias)*	-55 to +125	·c


* Under Bias



■ PIN ARRANGEMENT ● HM100415



●HM100415CC



■ ELECTRICAL CHARACTERISTICS

ullet DC CHARACTERISTICS ($V_{EE}=-4.5\mathrm{V},\ R_L=50\Omega$ to $-2.0\mathrm{V},\ Ta=0$ to $+85^{\circ}\mathrm{C},\ \mathrm{air\ flow\ exceeding\ 2m/sec}$)

Item	Symbol	Tes	t Condition	min(B)	typ	max (A)	Unit
	V _{OH}			-1025	-955	880	mV
Output Voltage	Vol	$V_{in} = V_{IHA}$ or V_{IL}	-1810	- 1715	-1620	mV	
	Vonc	V = V on V		-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{i*} = V_{IHB}$ or V_{IL}	4	_		-1610	mV
	VIH	Guaranteed Input Voltage High/Low for All Inputs		-1165	_	-880	mV
Input Voltage	VIL			-1810	_	-1475	mV
	IIH	$V_{in} = V_{IHA}$		_	_	220	μA
Input Current	_		CS	0.5	_	170	
	IIL	$V_{in} = V_{ILB}$	Others	-50	_		μA
Supply Current	Ιεε	All Inputs and Outputs Open		-200	— 150	_	mA

ullet AC CHARACTERISTICS ($V_{\it EE}=-4.5{ m V}~\pm5\%$, $\it Ta=0$ to $+85{ m ^{\circ}C}$, air flow exceeding $\it 2m/sec$)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Chip Select Access Time	lacs		-	3	5	ns
Chip Select Recovery Time	t rcs		_	3	5	ns
Address Access Time	taa		_	7	10	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t w	twsa=2ns	6	4	_	ns
Data Setup Time	twsp		2	0		ns
Data Hold Time	t who		2	0	_	ns
Address Setup Time	twsn	t w = 6ns	2	0		ns
Address Hold Time	t wha		2	0	_	ns
Chip Select Setup Time	twscs		2	0		ns
Chip Select Hold Time	t whe s	-	2	0	_	ns
Write Disable Time	tws	1	_	3	5	ns
Write Recovery Time	t wr		_	3	5	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		_	2		ns
Output Fall Time	t,		_	2	_	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C.,		_	3	-	pF
Output Capacitance	Cost		_	5		pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION





2. INPUT PULSE



3. READ MODE







HM100422,HM100422F HM100422CC

256-word×4-bit Fully Decoded Random Access Memory

The HM100422 is ECL 100K compatible, 256-word x 4-bit, read write, random access memory developed for high speed system such as scratch pads and control/buffer storages.

Four active Low Block Select lines are provided to select each block independently.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM100422 is encapsulated in cerdip-24pin package, or 24pin flat package compatible with Fairchild's F100422.

FEATURES


- 256-word x 4-bit organization
- Fully compatible with 100K ECL level
- Address access time: 10ns (max.)
- Minimum write pulse width: 6ns (min.)
- Low power dissipation: 0.8mW/bit
- Output obtainable by wired-OR (open emitter)


TRUTH TABLE

	Input		0	M. 1
BS	WE	Din	Output	Mode
Н	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	×	Dout*	Read


Notes) × : Irrelevant

* : Read Out Noninvert







■ PIN ARRANGEMENT ●HM100422



HM100422F



HM100422CC



MASSOLUTE MAXIMUM RATINGS $(Ta=25^{\circ}C)$

Item	Symbol	Rating	Unit
Supply Voltage	VEE to VCC	+0.5 to -7.0	v
Input Voltage	V.,	+0.5 to VEE	v
Output Current	I out	-30	mA
Storage Temperature	T.t.s	-65 to +150	°C
Storage Temperature	Tete (Bias)*	-55 to +125	. c

^{*} Under Bias

ELECTRICAL CHARACTERISTICS

ullet DC CHARACTERISTICS ($V_{EE}=-4.5\mathrm{V},\ R_{L}=50\Omega$ to $-2.0\mathrm{V},\ Ta=0$ to $+85^{\circ}\mathrm{C}$, air flow exceeding 2m/sec)

Item	Symbol	1	Test Condition	min(B)	typ	max (A)	Unit	
Output Voltage	Von	$V_{13} = V_{IHA}$ or V_{ILB}		-1025	- 955	-880	mV	
	V 01.	VIA-VIHA OF	/ ILB	-1810	-1715	- 1715 - 1620 		
Output Threshold Voltage	Vonc	$V_{in} = V_{iHB}$ or V_{iIA}		-1035	-	_	mV	
Output Timeshold voltage	Volc	VIA - VIHB OI	VILA	_	_	-1610	mV	
Input Voltage	V_{IH}	Guaranteed Input Voltage High/Low for All Inputs		-1165	_	-880	mV	
Input Voltage	VIL			- 1810	_	- 1475	mV	
	Iтн	$V_{in} = V_{IHA}$		_	_	220	μA	
Input Current	Lu	$V_{in} = V_{ILB}$	BS	0.5	_	170		
	11L	Vin - VILB	Others	-50	_	_	μA	
Supply Current	IEE	All Inputs and Outputs Open		-200	- 165	-	mA	

ullet AC CHARACTERISTICS ($V_{EE}=-4.5\mathrm{V}\pm5\%$, Ta=0 to $\pm85^{\circ}\mathrm{C}$, air flow exceeding $2\mathrm{m/sec}$)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Block Select Access Time	t A B S		-	_	5	ns
Block Select Recovery Time	t r b s		_	-	5	ns
Address Access Time	taa		_	7	10	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t w	$tws_A = 2ns$	6	4.5	_	ns
Data Setup Time	twso		2	0	_	ns
Data Hold Time	t who		2	0	_	ns
Address Setup Time	twsA	t w = 6ns	2	0	_	ns
Address Hold Time	İ WHA		2	0	_	ns
Block Select Setup Time	twsss		2	0		ns
Block Select Hold Time	t wh B s		2	0	-	ns
Write Disable Time	tws			4	5	ns
Write Recovery Time	t w R		_	4.5	9	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t,		_	2	_	ns
Output Fall Time	t,			2		ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C.		_	4		pF
Output Capacitance	C .,,		_	7	_	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION





2. INPUT PULSE



3. READ MODE







HM100470

4096-word×1-bit Fully Decoded Random Access Memory

The HM100470 is a 4096-words x 1-bit, read/write, random access memory developed for high speed systems such as scratch pads and control buffer storages.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM100470 is compatible with the HD100K ECL families and includes on-chip voltage and temperature compensation for improved noise margin. This device is encapsulated in cerdip-18pin package, compatible with Fairchild's F100470.

FEATURES

- 4096-word x 1-bit organization
- Full compatible with 100K ECL level
- Address access time: 25ns(max)
- Write pulse width: 25ns (min)
- Output obtainable by wired-OR (open emitter)


TRUTH TABLE

Input			Output	Mode
CS	WE	Din	Output	Mode
Н	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	н	×	Dout*	Read

Notes) × : Irrelevant

: Read Out Nonivert


■BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

Item	Symbol	Rating	Unit
Supply Voltage	VEE to Vcc	+0.5 to -7.0	V
Input Voltage	V.,	+0.5 to VEE	v
Output Current	Iout	-30	mA
Storage Temperature	Tera	-65 to +150	•c
Storage Temperature	Tata (Bias)*	-55 to +125	•c

^{*} Under Bias



■ PIN ARRANGEMENT



■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{EE}=-4.5\mathrm{V},~R_L=50\Omega$ to $-2.0\mathrm{V},~Ta=0$ to $+85^{\circ}\mathrm{C},~air~flow~exceeding~2m/sec)$

Item	Symbol	Test	Condition	min(B)	typ	max(A)	Unit	
Out-of Welt-or	V _{OH}	1/ -1/ 1/	- 1025	-955	-880	mV		
Output Voltage	Vol	$V_{in} = V_{IHA}$ or V_{ILB}	-1810	-1715	- 1620	mV		
Output Threshold Voltage	Vonc	W W	$V_{is} = V_{iHB}$ or V_{iLA}			_	mV	
	Volc	Vin = VIHB OF VILA		_	_	-1610	mV	
Input Voltage	VIH	Guaranteed Input	-1165	_	-880	mV		
	VIL	High/Low for All	-1810	_	- 1475	mV		
	Iтн	$V_{in} = V_{IHA}$		_	_	220	μA	
Input Current		., ,,	CS	0.5	-	170		
	In	$V_{in} = V_{ILB}$	Others	-50	_		μA	
Supply Current	IEE	All Inputs and Outputs Open		200	-165	_	mA	

• AC CHARACTERISTICS ($V_{EE} = -4.5 \text{V} \pm 5\%$, Ta = 0 to $\pm 85^{\circ}\text{C}$, air flow exceeding 2 m/sec)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Chip Select Access Time	tacs		-	_	10	ns
Chip Select Recovery Time	tres		_	_	10	ns
Address Access Time	taa			_	25	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	tw	twas=3ns	25	_	-	ns
Data Setup Time	twsp		2	_	-	ns
Data Hold Time	twhd		2	-	_	ns
Address Setup Time	twsa	$t_W = t_W \min$	3	-	_	ns
Address Hold Time	- twha		2	_	_	ns
Chip Select Setup Time	twscs		2	-		ns
Chip Select Hold Time	twics		2	-		, ns
Write Disable Time	tws]	<u> </u>	-	10	ns
Write Recovery Time	tw-R		_	-	10	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		-	2	_	ns
Output Fall Time	t,			2	-	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C.,			3	-	pF
Output Capacitance	Cout		_	5	_	рF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE



3. READ MODE





HM100474,HM100474-15 HM100474F,HM100474F-15

1024-word×4-bit Fully Decoded Random Access Memory

The HM100474 is a 1024-words x 4-bit, read/write, random access memory developed for high speed systems such as scratch pads and control/buffer storages.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM100474 is compatible with the HD100K ECL families and includes on-chip voltage and temperature compensation for improved noise margin. This device is encapsulated in cerdip-24-pin and flat 24pin package, compatible with Fairchild's F100474.

FEATURES

- 1024-word x 4-bit organization
- Fully compatible with 100K ECL level
- HM100474/F 25ns(max) Address access time:
- HM100474/F-15 15ns(max)
- Write pulse width: HM100474/F 25ns(min) HM100474/F-15 20ns(min)
- Output obtainble by wired-OR (open emitter)


TRUTH TABLE

Input			0	Mode
CS	WE	Din	Output	Wode
Н	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	н	×	Dout *	Read

Notes) × : Irrelevant

: Read Out Nonivert


■ BLOCK DIAGRAM



BABSOLUTE MAXIMUM RATINGS $(Ta = 25^{\circ}C)$


Item	Symbol	Rating	Unit V V	
Supply Voltage	VEE to Vcc	+0.5 to -7.0		
Input Voltage	V.,	+0.5 to VEE		
Output Current	Iout	-30	mA	
Storage Temperature	T.I.	-65 to +150	•c	
Storage Temperature	Tele (Bias)*	-55 to +125	•c	

^{*} Under Bias




HM100474, HM100474-15

●HM100474.HM100474-15



●HM100474F, HM100474F-15



ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS ($V_{EE}=-4.5\mathrm{V},~R_{L}=50\Omega$ to $-2.0\mathrm{V},~T_{d}=0$ to $+85^{\circ}\mathrm{C},~air~flow~exceeding~2m/sec)$

Item	Symbol	Т	est Condition	min(B)	typ	max (A)	Unit	
Outros Valtana	Von	V - V - V	- 1025	-955	-880	mV		
Output Voltage	Vol	$V_{in} = V_{iHA}$ or V	-1810	- 1715	1620	mV		
Output Threshold Voltage	Vonc	W W W	$V_{in} = V_{IHB}$ or V_{IIA}		_	_	mV	
output Imesmold voltage	Volc	$V_{in} = V_{iHB} \text{ or } V$	_	_	-1610	mV		
Input Voltage	ViH	Guaranteed Inp	-1165	_	880	mV		
Input voitage	VIL	High/Low for All Inputs		-1810	_	- 1475	mV	
	Iтн	$V_{in} = V_{IHA}$		_	_	- 220	μA	
Input Current			CS	0.5	_	170		
	IIL	$V_{in} = V_{ILB}$	Others	-50	-	-	μΑ	
Supply Current	IEE	All Inputs and Outputs Open		-200	165	_	mA	

• AC CHARACTERISTICS ($V_{EE} = -4.5 \text{V} \pm 5\%$, Ta = 0 to $\pm 85^{\circ}\text{C}$, air flow exceeding 2 m/sec)

1. READ MODE

Item	Symbol Test Condition	Took Condition	HM100474/F-15			HM100474/F			Unit
		min	typ	max	min	typ	max	Unit	
Chip Select Access Time	tacs		_	_	8	_	_	10	ns
Chip Select Recovery Time	t RCS		_	-	8	_	-	10	ns
Address Access Time	t AA		_		15		15	25	ns

2. WRITE MODE

Item	C	Test Condition	HM100474/F-15			HM100474/F			Unit
Item	Symbol	lest Condition	min	typ	max	min	typ	max	Unit
Write Pulse Width	t w	$t_{WSA} = 3$ ns	20	_	_	25	15	_	ns
Data Setup Time	twsp		2	_	_	2	_	_	ns
Data Hold Time	t who		2	_	_	2	_	-	ns
Address Setup Time	twsa	t w= twmin	3	_	_	3	_	_	ns
Address Hold Time	t wha		2	_	_	2	_	_	ns
Chip Select Setup Time	t wscs	1	2	-	_	2	_	_	ns
Chip Select Hold Time	t whes		2	_	_	2	_	-	ns
Write Disable Time	t ws		_		8	-	_	10	ns
Write Recovery Time	t wr	1	_	_	17	_	_	27	ns

3. RISE/FALL TIME

Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		_	2		ns
Output Fall Time	t,		_	2		ns


4. CAPACITANCE

Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C.,		-	4	-	рF
Output Capacitance	Cout		_	7	-	pF


HM100474,HM100474-15,HM100474F,HM100474F-15

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION





2. INPUT PULSE




3. READ MODE









SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs.




ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE




ADDRESS ACCESS TIME vs. SUPPLY VOLTAGE




CHIP SELECT ACCESS TIME vs. AMBIENT TEMPERATURE




CHIP SELECT ACCESS TIME



WRITE PULSE WIDTH vs. AMBIENT TEMPERATURE



WRITE PULSE WIDTH vs. SUPPLY VOLTAGE



ELECTRICAL CHARACTERISTICS

•DC CHARACTERISTICS ($V_{EE}=-5.2$ V, $R_L=50\Omega$ to -2.0V, Ta=0 to +75°C, air flow exceeding 2m/sec)

Item	Symbol	Test Condition	1	min(B)	typ	max(A)	Unit
			0°C	-1000	_	-840	
	Von		+25°C	-960	_	-810]
Output Voltage		VIN = VIHA OF VILB	+75°C	-900	_	-720	
			0°C	-1870		-1665	mV
	Vol		+25°C	-1850	_	-1650	
			+75°C	-1830	_	-1625	
			0°C	-1020	_		
	Vonc		+25°C	-980	_	_	
Output Threshold Voltage		VIN-VIHB OF VILA	+75°C	-920		_	,,
			0,C	_	_	- 1645	mV
	Volc		+25°C	_		- 1630	
			+75°C	_	_	- 1605	
		Guaranteed Input Voltage	0,C	-1145	-	-840	mV
	VIH	High for All Inputs	+25°C	-1105		-810	
Input Voltage		•	+75°C	-1045	_	-720	
		Guaranteed Input Voltage	0,C	-1870		-1490	
	VIL	Low for All Inputs	+25°C	- 1850	_	-1475	
	-	·	+75°C	-1830		-1450	
	III	VIN - VIHA	0 to +75°C		_	220	
Input Current	IIL	\overline{CS} $V_{IN} - V_{ILB}$	0 to +75°C	0.5		170	μA
		Others	10 110	-50			
Supply Current	IEE	All Input and Output Open,	<i>Ta</i> − 0°C	-240	_	_	
		Test Pin 10	<i>Ta</i> − 75°C	-	-	_	mA

ullet AC CHARACTERISTICS ($V_{EE}=-5.2\mathrm{V}~\pm5\%$, Ta=0 to $+75^{\circ}\mathrm{C}$, air flow exceeding $2\mathrm{m/sec}$)

1. READ MODE

Item	Symbol	Test Condition	Н	M10484-	15	ŀ	IM10484	20	11
Chin Select Access Time		T det Condition	min	typ	max	min	typ	max	Unit
Chip Select Access Time	tacs		2	_	8	2	_	10	ns
Chip Select Recovery Time	trcs		2	_	8	2		10	ns
Address Access Time	taa		3	12	15	3	15	20	ns

Item	Symbol	Symbol Test Condition	I	HM10484-15			HM10484-20			
	0,0		min	typ	max	min	typ	max	Unit	
Write Pulse Width	tu:	$t_{WSA} = 2$ ns	15	_		20	_	<u> </u>	ns	
Data Setup Time	tusp		3	_		3		 	ns	
Data Hold Time	tw:hD		2	_	<u> </u>	2			ns	
Address Setup Time	twsa	$t_W = t_W \text{ min}$	3			3			ns	
Address Hold Time	twha		2			2	 		ns	
Chip Select Setup Time	twscs		3	 	<u> </u>	3			 	
Chip Select Hold Time	twics		2		 	2			ns	
Write Disable Time	tws		-		8				ns	
Write Recovery Time	tw R				<u> </u>			10	ns	
			1		17	_	_	22	ns	

HM10484-15, HM10484-20-

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		_	2	_	ns
Output Fall Time	t,			2		ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C _i		_	3		pF
Output Capacitance	C			5		pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION





2. INPUT PULSE



3. READ MODE







HM100415,HM100415CC

1024-word×1-bit Fully Decoded Random Access Memory

The HM100415 is a 1024-word x 1-bit, read/write random access memory developed for application to scratch pads, control and buffer storages which require very high speeds.

The HM100415 is compatible with the HD100K families and includes on-chip voltage and temperature compensation for improved noise margin. This memory is encapsulated in cerdip-16pin package.

FEATURES

- Level 100K ECL Compatible

- Power Consumption 0.6mW/bit (typ)
- Output Obtainable by Wired-OR (open emitter)
- Compatible with Fairchild F100415.


TRUTH TABLE

	Input	Output	Mode	
CS	WE	Din	Output	Wode
Н	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	×	Dout *	Read

Notes) × : Irrelevant

* : Read Out Noninvert


■ BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS $(Ta=25^{\circ}C)$

Item	Symbol	Rating	Unit
Supply Voltage	VEE to Vcc	+0.5 to -7.0	v
Input Voltage	Via.	+0.5 to VEE	V
Output Current	Iout	-30	mA
Storage Tempe ature	Tate	-65 to +150	°C
Storage Temperature	Tets (Bias)*	-55 to +125	•c


^{*} Under Bias



■ PIN ARRANGEMENT ● HM100415



●HM100415CC





ELECTRICAL CHARACTERISTICS

ullet DC CHARACTERISTICS ($V_{\mathcal{E}\mathcal{E}}=-4.5\mathrm{V},\ R_{\mathit{L}}=50\Omega$ to $-2.0\mathrm{V},\ Ta=0$ to $+85^{\circ}\mathrm{C},\ \mathrm{air}\ \mathrm{flow}\ \mathrm{exceeding}\ 2\mathrm{m/sec}$)

Item	Symbol	Т	Test Condition	min(B)	typ	max (A)	Unit	
Output Voltage	V _{OH}	W . W . I	,	1025	-955	-880	mV	
Output voltage	Vol	$V_{i\bullet} = V_{IHA}$ or $V_{i\bullet}$	-1810	-1715	-1620	mV		
Outside Therebold Voltage	Vonc	W - W - I	,	-1035	_		mV	
Output Threshold Voltage	Volc	Vin = VihB or VilA		_		- 1610	mV	
Input Voltage	VIH	Guaranteed Input Voltage High/Low for All Inputs		-1165	_	-880	mV	
	VIL			-1810		1475	mV	
	Іін	$V_{in} = V_{IHA}$			_	220	μA	
Input Current	II	$V_{is} = V_{ILB}$	CS	0.5	_	170		
	111	Vin - VILB	V _{IN} = V _{ILB} Others		_		μA	
Supply Current	IEE	All Inputs and	All Inputs and Outputs Open		-150	-	mA	

ullet AC CHARACTERISTICS ($V_{EE}=-4.5\mathrm{V}~\pm5\%$, Ta=0 to $+85^{\circ}\mathrm{C}$, air flow exceeding $2\mathrm{m/sec}$)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Chip Select Access Time	tacs			3	5	ns
Chip Select Recovery Time	t RCS			3	5	ns
Address Access Time	taa		_	7	10	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t w	$t_{WSA} = 2$ ns	6	4	_	ns
Data Setup Time	t ws D		2	0	_	ns
Data Hold Time	t who		2	0	_	ns
Address Setup Time	twsa	tw = 6ns	2	0	_	ns
Address Hold Time	t wha		2	0	_	ns
Chip Select Setup Time	twscs		2	0	-	ns
Chip Select Hold Time	t whc s		2	0	_	ns
Write Disable Time	t ws			3	5	ns
Write Recovery Time	t wr		_	3	5	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		-	2		ns
Output Fall Time	t,			2	_	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C.,			3		pF
Output Capacitance	Cout		_	5	_	pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION





2. INPUT PULSE



3. READ MODE







HM100422,HM100422F HM100422CC

256-word×4-bit Fully Decoded Random Access Memory

The HM100422 is ECL 100K compatible, 256-word x 4-bit, read write, random access memory developed for high speed system such as scratch pads and control/buffer storages.

Four active Low Block Select lines are provided to select each block independently.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM100422 is encapsulated in cerdip-24pin package, or 24pin flat package compatible with Fairchild's F100422.

FEATURES


- 256-word x 4-bit organization
- Fully compatible with 100K ECL level
- Address access time: 10ns (max.)
- Minimum write pulse width: 6ns (min.)
- Low power dissipation: 0.8mW/bit
- Output obtainable by wired-OR (open emitter)


TRUTH TABLE

Input			0		
BS	WE	Din	Output	Mode	
Н	×	×	L	Not Selected	
L	L	L	L	Write "0"	
L	L	Н	L	Write "1"	
L	Н	×	Dout*	Read	


Notes) × : Irrelevant

* : Read Out Noninvert





■ PIN ARRANGEMENT ● HM100422





■ ABSOLUTE MAXIMUM RATINGS $(Ta=25^{\circ}C)$

Item	Sýmbol	Rating	Unit
Supply Voltage	VEE to Vcc	+0.5 to -7.0	V
Input Voltage	V.s	+0.5 to VEE	V
Output Current	Iout	30	mA
Storage Temperature	Tets	-65 to +150	°C
Storage Temperature	Tsis (Bias)*	-55 to +125	°C

^{*} Under Bias

■ ELECTRICAL CHARACTERISTICS

•DC CHARACTERISTICS ($V_{EE}=-4.5\mathrm{V}$, $R_L=50\Omega$ to $-2.0\mathrm{V}$, Ta=0 to $+85^{\circ}\mathrm{C}$, air flow exceeding $2\mathrm{m/sec}$)

Item	Symbol	Т	est Condition	min(B)	typ	max (A)	Unit
	Von			-1025	-1025 -955	-880	mV
Output Voltage		$V_{in} = V_{IHA}$ or V	ILB	-1810	-1715	-1620	mV
	Vonc					_	mV
Output Threshold Voltage	Volc	$V_{in} = V_{IHB}$ or V	ILA	_		-1610	mV
	VIH	Guaranteed Inp	Guaranteed Input Voltage			-880	mV
Input Voltage	VIL	High/Low for	=	-1810		1475	mV
	I 1H	$V_{in} = V_{IHA}$				220	μA
Input Current			BS	0.5	_	170	
Input Current	I I L	$V_{in} = V_{ILB}$	Others	-50	_	-	μA
Supply Current	IEE	All Inputs and Outputs Open		- 200	- 165	-	mA

•AC CHARACTERISTICS ($V_{EE} = -4.5 \text{V} \pm 5\%$, Ta = 0 to $+85^{\circ}\text{C}$, air flow exceeding 2 m/sec)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Block Select Access Time	tabs		_		5	ns
Block Select Recovery Time	t RBS		_		5	ns
Address Access Time	taa		_	7	10	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t w	$t_{WSA} = 2ns$	6	4.5		ns
Data Setup Time	twsp		2	0		ns
Data Hold Time	t who		2	0	_	ns
Address Setup Time	twsA	$t_W = 6$ ns	2	0		ns
Address Hold Time	t wha		2	0		ns
Block Select Setup Time	twsss		2	0		ns
Block Select Hold Time	t wh B s		2	0	-	ns
Write Disable Time	tws		_	4	5	ns
Write Recovery Time	twn	1	-	4.5	9	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		_	2	_	ns
Output Fall Time	t,		_	2	_	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	Cin			4	_	pF
Output Capacitance	Cout			7	_	pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE




3. READ MODE





4. WRITE MODE



HM100470

4096-word×1-bit Fully Decoded Random Access Memory

The HM100470 is a 4096-words x 1-bit, read/write, random access memory developed for high speed systems such as scratch pads and control buffer storages.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM100470 is compatible with the HD100K ECL families and includes on-chip voltage and temperature compensation for improved noise margin. This device is encapsulated in cerdip-18pin package, compatible with Fairchild's F100470.

FEATURES

- 4096-word x 1-bit organization
- Full compatible with 100K ECL level
- Address access time:

25ns(max)

Write pulse width:

25ns (min)

Output obtainable by wired-OR (open emitter)


TRUTH TABLE

	Input				
CS	WE	Din	Output	Mode	
Н	×	×	L	Not Selected	
L	L	L	L	Write "0"	
L	L	Н	L	Write "1"	
L	н	×	Dout *	Read	

Notes) × : Irrelevant

* : Read Out Nonivert


■BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

Item	Symbol	Rating	Unit
Supply Voltage	VEE to Vcc	+0.5 to -7.0	V
Input Voltage	V.,	+0.5 to VEE	V
Output Current	Int	-30	mA
Storage Temperature	Tite	-65 to +150	. С
Storage Temperature	T., (Bias)*	-55 to +125	•c

* Under Bias



PIN ARRANGEMENT



■ ELECTRICAL CHARACTERISTICS

 $\bullet \text{DC CHARACTERISTICS} (V_{EE} = -4.5\text{V}, \ R_L = 50\Omega \ \text{to} \ -2.0\text{V}, \ Ta = 0 \ \text{to} \ +85^{\circ}\text{C}, \ \text{air flow exceeding } 2\text{m/sec})$

Item	Symbol	Test Condition		min(B)	typ	max(A)	Unit
	Von				- 955	-880	mV
Output Voltage	Vol	$V_{in} = V_{IHA}$ or V_I	L B	-1810	-1715	-1620	mV
	Vonc		$V_{is} = V_{IHB}$ or V_{ILA}		_	_	mV
Output Threshold Voltage	Volc	$V_{in} = V_{IHB}$ or V_{II}			_	-1610	mV
	VIH	Guaranteed Innu	Guaranteed Input Voltage		_	-880	mV
Input Voltage	VIL	High/Low for		-1810	_	- 1475	mV
	11#	$V_{in} = V_{IHA}$		_		220	μA
Input Current			CS	0.5		170	
In In	IIL	$V_{in} = V_{ILB}$	Others	-50	_	- '	μA
Supply Current	IEE	All Inputs and Outputs Open		200	-165		mA

ullet AC CHARACTERISTICS ($V_{EE} = -4.5 \text{V} \pm 5\%$, Ta = 0 to $+85^{\circ}\text{C}$, air flow exceeding 2 m/sec)

1. READ MODE

1						
Item	Symbol	Test Condition	min	typ	max	Unit
Chip Select Access Time	tacs		-	_	10	ns
Chip Select Recovery Time	tres			_	10	ns
Address Access Time	taa		_	_	25	ns

2. WRITE MODE

Z. WRITE MODE						
Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	tw	$t_{WAS} = 3$ ns	25		_	ns
Data Setup Time	twsp		2	-	_	ns
Data Hold Time	twhD		2	_	_	ns
Address Setup Time	twsA	$t_W = t_W \min$	3	-	-	ns
Address Hold Time	tw-HA		2	_	-	ns
Chip Select Setup Time	twscs	1	2	_	-	ns
Chip Select Hold Time	twics		2	-		ns
Write Disable Time	tws	1	_	-	10	ns
Write Recovery Time	twr		-	-	10	ns
	1					

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.			2		ns
Output Fall Time	t,			2	_	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C		_	3	_	pF
Output Capacitance	Cout			5	_	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE




3. READ MODE





4. WRITE MODE



HM100474.HM100474-15 HM100474F.HM100474F-15

1024-word×4-bit Fully Decoded Random Access Memory

The HM100474 is a 1024-words x 4-bit, read/write, random access memory developed for high speed systems such as scratch pads and control/buffer storages.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM100474 is compatible with the HD100K ECL families and includes on-chip voltage and temperature compensation for improved noise margin. This device is encapsulated in cerdip-24-pin and flat 24pin package, compatible with Fairchild's F100474.

FEATURES

- 1024-word x 4-bit organization
- Fully compatible with 100K ECL level

HM100474/F 25ns(max) Address access time:

HM100474/F-15 15ns(max)

HM100474/F 25ns(min) HM100474/F-15 20ns(min)

Output obtainble by wired-OR (open emitter)

TRUTH TABLE


Write pulse width:

	Input		0	Mode
CS	WE	Din	Output	Wode
Н	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	×	Dout*	Read

Notes) × : Irrelevant

* : Read Out Nonivers

■ BLOCK DIAGRAM




MASSOLUTE MAXIMUM RATINGS $(Ta = 25^{\circ}C)$

Item	Symbol	Rating	Unit
Supply Voltage	VEE to Vcc	+0.5 to -7.0	V
Input Voltage	V.,	+0.5 to VEE	V
Output Current	I out	-30	mA
Storage Temperature	Tele	-65 to +150	. c
Storage Temperature	Tag (Bias)*	-55 to +125	•c


Under Bias






■ PIN ARRANGEMENT

• HM100474.HM100474-15



HM100474F, HM100474F-15



■ELECTRICAL CHARACTERISTICS

ullet DC CHARACTERISTICS ($V_{EE}=-4.5\mathrm{V},\ R_{L}=50\Omega$ to $-2.0\mathrm{V},\ Ta=0$ to $+85^{\circ}\mathrm{C},\ \mathrm{air\ flow\ exceeding\ }2\mathrm{m/sec}$)

Item	Symbol	Test Condition		min(B)	typ	max(A)	Unit	
Output Voltage	Von	$V_{in} = V_{IHA}$ or $V_{in} = V_{IHA}$,	-1025	-95 5	-880	mV	
	Vol	Vin - VIHA OF V	-1810	- 1715	-1620	mV		
Output Threshold Voltage	V onc	$V_{in} = V_{iHB}$ or V_{in}	,	-1035		-	mV	
Output Threshold Voltage	Volc	Vin - VIHB OF V	_	_	1610	mV		
Input Voltage	V_{IH}	Guaranteed Input Voltage High/Low for All Inputs		-1165	_	-880	mV	
	VIL			-1810	_	-1475	mV	
	I I H	$V_{in} = V_{IHA}$		_	_	220	μA	
Input Current	In	$V_{IB} = V_{ILB}$	CS	0.5	_	170		
	1111	V.n - VILB	Others	-50	_	_	μA	
Supply Current	IEE	All Inputs and Outputs Open		-200	— 165	_	mA	

ullet AC CHARACTERISTICS ($V_{\it EE} = -4.5 \mbox{V} \pm 5\%$, $\it Ta = 0$ to $+85\mbox{°C}$, air flow exceeding $2 \mbox{m/sec}$)

1. READ MODE

Item	Symbol Tes	Test Condition	HM100474/F-15			HM100474/F			I India
		rest Condition	min	typ	max	min	typ	max	Unit
Chip Select Access Time	tacs		_	_	8	_	_	10	ns
Chip Select Recovery Time	t RCS		_	_	8	_	_	10	ns
Address Access Time	t AA		_	-	15	_	15	25	ns

2. WRITE MODE

Item	Symbol	Test Condition	HM100474/F-15			HM100474/F			Unit
rtem	Symbol	Test condition	min	typ	max	min	typ	max	Unit
Write Pulse Width	t w	$t_{WSA} = 3$ ns	20	_	_	25	15	_	ns
Data Setup Time	t ws D		2	_	_	2	-	_	ns
Data Hold Time	t wh D		2	_	_	2		_	ns
Address Setup Time	twsa	t w= twmin	3	_	_	3	_	_	ns
Address Hold Time	t wha		2	-	_	2	_	_	ns
Chip Select Setup Time	twscs]	2		_	2	_	_	ns
Chip Select Hold Time	t whes	1	2	-	T -	2		_	ns
Write Disable Time	t ws	1	_	_	8		_	10	ns
Write Recovery Time	t wa		_		17	_	_	27	ns

3. RISE/FALL TIME

Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t.		_	2	_	ns
Output Fall Time	t,		-	2	-	ns


4. CAPACITANCE

Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C.n		_	4		pF
Output Capacitance	Cout			7	-	pF


HM100474,HM100474-15,HM100474F,HM100474F-15

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE




3. READ MODE







4. WRITE MODE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs.




ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE




ADDRESS ACCESS TIME vs. SUPPLY VOLTAGE




CHIP SELECT ACCESS TIME vs. AMBIENT TEMPERATURE




CHIP SELECT ACCESS TIME



WRITE PULSE WIDTH vs. AMBIENT TEMPERATURE



WRITE PULSE WIDTH vs. SUPPLY VOLTAGE




MEMORY SUPPORT CIRCUITS

HD2912

Quadruple TTL-to-MOS Clock Drivers

The HD2912, a clock driver for the MOS memory, has basically the NAND function. Its input is a TTL level and its output becomes and N MOS clock input level. It operates on two power supplies — V_{CC} (5V) and V_{DD} (12V). It anticipates taking as its load a maximum of ten units of 4K-bit N MOS memories and can drive a load capacity of 400 pF at high speed.

- TTL-MOS level converter circuit
- Switching time: 50 ns (max.)
- Load capacity drivable: 600pF
- Mounted with 4 circuits
- Applicable temperature: 0 to 70°C



■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	HD2912	Unit
	Vcc*	7.0	v
Supply Voltage	V D D *	18.0	V
Input Voltage	V., •	5.5	V
Load Capacitance	C L **	600	pF
Power Dissipation	P _T ***	800	mW
Operating Temperature	Top.	0 to +70	,c
Storage Temperature	Tate	-65 to +150	,c

- * With respect GND
- ** per circuit *** per package

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
	Vcc	4.75	5.0	5.25	V
Supply Voltage	V _{DD}	11.4	12	12.6	V
Operating Temperature	Торг	0	25	70	°C
Load Capacitance	С ь	100	_	600	pF
Damping Resistance	R _D	10	_	_	Ω

■ PIN ARRANGEMENT



ELECTRICAL CHARACTERISTICS (Ta=0 to $+70^{\circ}$ C, $V_{CC}=5$ V $\pm 5\%$, $V_{DD}=12$ V $\pm 5\%$)

Item		Symbol	Test Condition	min	typ*	max	Unit
		VIL		2.0	_	_	V
Input Voltage		VIH	1	_	_	0.8	V
		Vol	$V_{in} = 2V$, $I_{OL} = 0.1 \text{mA}$	_	0.45	0.6	V
Output Voltage		V _{OH}	$V_{in} = 0.8 \text{V}, I_{OH} = -0.1 \text{mA}$	$V_{DD}-0.9$	11.5	_	V
	A	IIL	V AV	_	1	-1.6	mA
	В	IIL	$V_{in} = 0.4 \text{V}$		-2	-3.2	mA
Input Current	A	IIH	V.a = 2.4V		_	40	μA
	В	IIH		_	_	80	μA
		I ₁	$V_{in} = 5.5 \text{V}$	_		1	mA
		IDDH	$V_{in} = 0 \text{ V}$	_	16	24	mA
		IDDL	$V_{in} = 5 \text{ V}$	_	-	0.5	mA
Power Supply Current		Іссн	$V_{in} = 0 \text{ V}$		12	18	mA
		IccL	$V_{in} = 5 \text{ V}$	_	67	100	mA
Input Clamp Voltage		V_I	$I_{\rm in} = -12\rm mA$	_		-1.5	V


^{*} $V_{CC} = 5V$, $V_{DD} = 12V$




SWITCHING CHARACTERISTICS (Ta=0 to $+70^{\circ}$ C, $V_{cc}=5$ V, $V_{DD}=12$ V)

Item	Symbol	Test Condition	min	typ	max	Unit
Rising Delay Time	t DLH		_	35	50	ns
Falling Delay Time	t DH L	$C_L = 300 \mathrm{pF}$	_	25	45	ns
Rise Time	t TLH	$R_D = 0\Omega$	_	12	25	ns
Fall Time	t thl		_	12	25	ns


TEST CIRCUIT AND WAVEFORMS






 $t_w = 250 \text{ns}, t_{cycl}, = 350 \text{ns}, t_l = t_* = 10 \pm 1 \text{ns}$


FALLING DELAY TIME vs. LOAD CAPACITANCE (1)









RISE TIME AND RISING DELAY TIME vs. AMBIENT TEMPERATURE




FALL TIME AND FALLING DELAY TIME VS. AMBIENT TEMPERATURE




SWITCHING TIME vs. SUPPLY VOLTAGE (1)



SWITCHING TIME vs.




POWER DISSIPATION vs. CYCLE TIME



■ITEMS REQUIRING CARE WHEN USING THE HD2912

When measuring or mounting the HD2912, consider the following.

- At the time of "H" level output, if a short circuit occurs between the output terminal and the other terminal (the GND terminal or input terminal), the element will breakdown.
- When measuring the input/output characteristic
 of the circuit, do not place the input level in the
 vicinity of the threshold voltage (about 1.5V) for
 more than 10 seconds. If this caution is neglected, the element may breakdown.
- If its load capacity is less than a certain value (100pF), sometimes this element cannot fully provide its function. Take note of this fact when designing a system.
- 4. When mounting this element, it is recommended providing the output terminal with a damping resistor (R_D) or a diode terminating circuit.



HD2916

Quadruple TTL-to-NMOS Clock Drivers

The HD2916, a clock driver for the MOS memory, basically possesses a NAND function. Its Input is a TTL level and its output becomes N MOS clock input level. It operates on two power supplies — V_{CC} (5V) and V_{DD} (12V). Assuming that a maximum of five units of 4K-bit N MOS memories may be connected, it is designed to drive a load capacity of 200pF at high speeds.

FEATURES

TTL-MOS level converter

Switching time: 50 ns (max.)

Average power consumption: 600mW (max.)

Load capacity drivable: 300pF

Mounted with 4 circuits

Applicable temperature: 10 to 65°C

MASSOLUTE MAXIMUM RATINGS

Item	Symbol	HD2916	Unit
C I VI	Vcc*	-0.5 to +7	v
Supply Voltage	V _{D D} ◆	-0.5 to $+15$	v
Input Terminal Voltage	V _{IN} *	-0.5 to $+5.5$	v
Output Load Capacitance	C . **	300	pF
Power Dissipation	P_{τ} ***	700	mW
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tets	-50 to +150	°C


- * With respect to GND
- * * Per circuit
- *** Per package

■ RECOMMENDED OPERATING CONDITION

Item	Symbol	min	typ	max	Unit
C 1 W1.	Vcc	4.75	5.0	5.25	V
Supply Voltage	V_{DD}	11.4	12.0	12.6	v
Operating Temperature	Topr	10	25	55	.c
I W-14 I1	VIH	2.0		5.5	v
Input Voltage Level	VIL	-0.5	_	0.8	V

(DG-16A)

■ PIN ARRANGEMENT



ELECTRICAL CHARACTERISTICS (Ta=10 to 55°C, $V_{CC}=5V$ $\pm 5\%$, $V_{DD}=12V$ $\pm 5\%$)


Item		Symbol	Test Condition	min	typ*	max	Unit		
		IIH	$V_{IN}=2.4\mathrm{V}$	_	-	40	μA		
Input Current	A	I_{IL}	$V_{IN}=0.4V$	_	-1	-2	mA		
Input Current	В	I _{IH}	$V_{IN}=2.4V$	_	_	80	μA		
	В	IIL	$V_{IN}=0.4\mathrm{V}$	_	-2	4	mA		
Output Voltage		V _{OH}	$V_{IN} = 0.8 \text{V}, I_{OH} = -50 \mu \text{A}$	$V_{DD}-0.7$	$V_{DD}-0.4$	_	v		
Output voitage			Voltage		$V_{IN} = 2.0 \text{V}, I_{OL} = 50 \mu \text{A}$	_	0.3	0.45	v
		IDDH	$V_{IN} = 0 \text{ V}$	_	13	20	mA		
Supply Current IDDL		Іссн	$V_{IN} = 0 \text{ V}$	_	13	40	mA		
		IDDL	$V_{IN} = 5 \text{ V}$	_	_	39	mA		
		IccL	$V_{IN} = 5 \text{V}$	-	40	60	mA		
Average Power Dissipation		Ртл	$C_L = 300 \text{pF}, f = 1 \text{MHz}$ $t_W = 0.5 \mu \text{s}, \text{ one circuit operation}$	_	300	600	mW		


^{*} V_{cc}−5V, V_{DD}−12V


SWITCHING CHARACTERISTICS (Ta=10 to 55°C, $V_{cc}=5V$ $\pm 5\%$, $V_{DD}=12V$ $\pm 5\%$)


Item	Symbol	Test Condition	min	typ	max	Unit
O D	t DLH	C _L = 200pF f = 1MHz	_	_	50	ns
Output Delay Time	t DHL	$t_w = 0.5 \mu s$	-	_	50	ns


• TEST CIRCUIT & WAVEFORMS












POWER DISSIPATION

vs. CYCLE TIME



■ITEMS REQUIRING CARE WHEN USING THE HD2916

When measuring or mounting the HD2916, consider the following:

- 1. At the time of "H" level output, if a short circuit occurs between the output terminal and the other terminal (the GND terminal or input terminal), the element will breakdown.
- When measuring the input/output characteristic of the circuit, do not place the input level in the vicinity of the threshold voltage (about 1.5V) for more than 10 seconds. If this caution is neglected, the element may breakdown.

HD2923

Quadruple ECL to TTL Drivers

The HD2923 is a monolithic, high speed Quadruple ECL to TTL Driver which accepts ECL input signals. It provides high output current suitable for driving the TTL clock inputs or other address multiplexing inputs of N-channel MOS memories such as the HM4816A of MK4116.Power supply requirements are ground, +5.0 Volts and -5.2 Volts. The HD2923 requires no particular power supply sequencing in order to assure standby mode of memories, because the outputs are always "high" at applying the power. Propagation delay is 10ns MAX.

The HD2923 is fabricated by means of HITACHI's Schottky Bipolar technology to assure high performance over the 0°C to 75°C ambient temperature range.

FEATURES

- High Speed t_{pd} = 10ns MAX. (50% to 2.2V dc out or to +1.0V dc out, 200pF Load)
- 10K ECL Compatible Inputs

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Cl. Vale	Vcc	-0.5 to +7	V
Supply Voltage	V_{EE}	-7 to +0.5	V
Input Voltage	V.,	V _{EE} to +0.5	V
Output Voltage	Vout	-1.0 to Vcc+1	V
Power Dissipation	Р т	1.0	W
Operating Temperature*	Topr	-10 to +85	°C
Storage Temperature	Tsis	-65 to +150	°C


^{*} under bias

■ RECOMMENDED OPERATING CONDITIONS

Symbol	min	typ	max	Unit		
Vcc	4.75	5.0	5.25	V		
V_{EE}	-5.46	-5.2	-4.94	V		
V_{IH}	-1.025	_	_	V		
VIL	_	_	-1.520	V		
Topi	0		75	°C		
	Vcc Vee Vih	V _{CC} 4.75 V _{EE} -5.46 V _{IH} -1.025 V _{IL} -	$ \begin{array}{c ccccc} V_{CC} & 4.75 & 5.0 \\ \hline V_{EE} & -5.46 & -5.2 \\ \hline V_{IH} & -1.025 & - \\ \hline V_{IL} & - & - \\ \hline \end{array} $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		



PIN ARRANGEMENT



The V_{BB} reference voltage is available on pin 1 for use in single ended input biasing

TRUTH TABLE


In	Input	
A	В	Y
Н	V_{BB}	L
L	V_{BB}	Н
Н	L	L
L	Н	Н
V_{BB}	Н	Н
V_{BB}	L	L
Open	Open	Н

■DC CHARACTERISTICS

Item	Symbol	Test Condition	min	typ	max	Unit
	I E E		_	22	27	mA
Power Supply Drain Current	Іссн	$V_{EE} = -5.2 \text{V}, V_{CC} = 5.0 \text{V}$	_	23.5	29	mA
	Icc.		_	34.5	42	mA
Input Current	I н	$V_{IN} = -0.81 \text{V}$	_	_	115	μA
Input Leakage Current	Ісво	$V_{IN} = -5.2 \text{V}$	_	_	1.0	μA
O V.l.	V _{OH}	$I_{OH} = -1.0 \text{mA}$	2.7	_		v
Output Voltage	Vol	IoL=5.0mA	_		0.5	V
	VOHA	$V_{IH} = -1.1 \text{V}, I_{OH} = -1.0 \text{mA}$	2.7		_	v
Threshold Voltage	VOLA	$V_{IL} = -1.48 \text{V}, I_{OL} = 5.0 \text{mA}$	_	_	0.5	v
Indeterminate Input		All inputs = V_{EE}	2.7	_	_	v
Protection Tests	Vons	All inputs = Open	2.7	_	_	V
Reference Voltage	V_{BB}	·	-1.420	_	-1.150	v
	17	$V_{INH} = 0.300 \text{ V}, \ V_{INL} = -0.825 \text{ V}$	2.7	_	-	17
Vonc	V onc	$V_{INH} = -1.890 \text{ V}, \ V_{INL} = -2.890 \text{ V}$	2.7	-	_	v
Common Mode Rejection Tests		$V_{INH} = 0.300 \text{ V}, \ V_{INL} = -0.825 \text{ V}$	_		0.5	v
	Volc	$V_{INH} = -1.890 \text{V}, \ V_{INL} = -2.890 \text{V}$	_	_	0.5	V

■ AC CHARACTERISTICS

Item	Symbol	Test Condition	min	typ	max	Unit
D .: D.I T:	t DR	50% to +2.2V, C _L =200pF	_	-	10	ns
Propagation Delay Time	tor	50% to +1.0V, C = 200pF	_	_	10	ns
Rise Time	t +	+1.0V to +2.2V, C _L =200pF	_	-	5	ns
Fall Time	t-	$+2.2V$ to $+1.0V$, $C_{\perp}=200$ pF	_	_	5	ns



HITACHI-DISTRIBUTORS

SEMICONDUCTOR DISTRIBUTORS

D HENSKES GMBH
Badenstedter Str. 9
3000 Hannover 91
PLZ Tel. (05 11) 45 60 82

2+3 Telex 923 509 henha d

D MÜLLER WUPPERTAL HERBERT M. MÜLLER VERTRIEBSGESELLSCHAFT MBH
Vereinstr. 17
5600 Wuppertal 1

PLZ Tel. (02 02) 42 60 16 4+5 Telex 8 591 543 muel d H COMPONENTS-Vertriebs GmbH
Main office:
Industriestr. 16
Postfach 80
7513 Stutensee
PLZ Tel. (0 72 49) 16 56

Telex 7 826 772 msc d

Branch office North:

MICROCOMPUTERS-SYSTEMS

MSC

D

D DITRONIC GMBH
Im Asemwald 48
7000 Stuttgart 70
Tel. (07 11) 72 30 64
PLZ Telex 7 255 638 ditc d
7 new address as from September

DATA MODUL GMBH
Landsberger Str. 320
8000 München 21
PLZ Tel. (089) 58 20 53
8 Telex 5 213 118 damo d

Telex 4 186 665 glel d

Branch office Central:
Wormserstr. 34
6710 Frankenthal
Tel. (0 62 33) 2 42 77
Telex 465 230 tele d

Egerstr. 2 6200 Wiesbaden 32 Tel. (0 61 21) 71 80 93-4

POMNITECH
29, Rue Ledru Rollin
92153 Suresnes Cedex
Tel. (01) 7728 181
Telex 613 890 omt f

FRANELEC
Z. I. »Les Glaises«
6-8, Rue Ambroise-Croizat
91120 Palaiseau
Tel. (06) 920 20 02
Telex 690 826 sonelro f

R. E. A.
Radio Equipments-Antares S.A.
Boîte Postale No 5
9, Rue Ernest-Cognacq
92301 Levallois Perret Cedex
Tel. (01) 758 11 11
Telex 620 630 radi f

FANTON MILANO S.R.L. Via G. B. Bertini No. 34 20154 Milano Tel. (02) 318 98 55 / 349 10 08 Telex 315 842

FANTON ELECTRONIC

FANTON TORINO S.R.L.
Via Cimabne No. 5
10137 Torino
Tel. (011) 309 73 47-49
Telex 224 129

FANTON ROMA
Via Satrico 7
00183 Roma
Tel. (06) 759,76 69
759 76 79

SYSTEMS S.R.L. Via Savellini No. 1 30500 Padova Tel. (049) 77 58 22 Telex 430 192

(CH)

NL

FANTON BOLOGNA S.R.L. Via E. Zago No. 6 40128 Bologna Tel. (051) 75 17 10 Telex 216 613 CH FENNER ELEKTRONIK AG
Route de Sauverny
1290 Versoix
Tel. (022)55 34 44
Telex 289 559 fene ch

FENNER ELEKTRONIK AG Rheinfelderstr. 18 4450 Sissach Tel. (061) 98 2202 Telex 966 017 fene ch ING. ERNST STEINER
Hummelgasse 14
1130 Wien
Tel. (02 22) 827 47 40
Telex 135 026 es a

B J.P. LEMAIRE Limburg Stirum 243 1810 Wemmel Tel. (02) 460 05 60 Telex 24 610 lemair b

ARCOBEL B.V. Griekenweg 25 Postbus 344 5340 AH Oss Tel. (041 20) 303 35 Telex 37 489 arcob nl Telefax 30635 RADIOKOM (PTY.) LTD. P.O. Box 56310 2123 Pinegowrie Tel. (011) 789 14 00 Telex 424 822 sa

THE HITACHI - SALES LOCATIONS

HITACHI-EUROPE MÜNCHEN, HEADQUARTER

Hitachi Electronic Components
Europe GmbH
Hans-Pinsel-Straße 10 A
8013 Haar/b. München
(089) 46 14 - 0
Telex: 5 22 593

HITACHI-EUROPE NEUSS

Telefax: (089) 46 31 51

Hitachi Electronic Components Europe GmbH Breslauer Straße 6 4040 Neuss 1 (20 21 01) 15 00 27 - 29 Telex: 8 518 039

Telefax: (0 21 01) 10 15 13

HITACHI-EUROPE PARIS

Telefax: 01 - 243 69 97

Hitachi Electronic Components
Europe GmbH
Bureau de Représentation en France
95-101, Rue Charles Michels
F-93200 Saint Denis
© 01-8 21 60 15
Telex: 611 387

HITACHI-EUROPE STUTTGART

Hitachi Electronic Components
Europe GmbH
Fabrikstraße 17
7024 Filderstadt 4
(7) (7) 11) 77 20 11
Telex: 7 255 267

Telefax: (07 11) 7 77 51 16

HITACHI-EUROPE MILANO

Hitachi Electronic Components
Europe GmbH
Via B. Davanzati, 27
I-20158 MILANO
28 02-376 31 44

☎ 02-376 31 44 Telex: 323 377

Telefax: 02 - 68 37 30





D-06-84-10,MM (CS-E410P