SPARCIIteTM 32-BIT RISC EMBEDDED PROCESSOR

PRELIMINARY INFORMATION

FEATURES

- 40 MHz (25ns/cycle) operating frequency
- SPARC[®] high performance RISC architecture
- 8 Kbytes 2-way set associative instruction cache
- 2 Kbytes 2-way set associative data cache
- Support for burst mode cache fills
- Flexible locking mechanism for data and instruction cache entries
- Harvard-style separate instruction and data buses onchip
- 8 window, 136 word register file
- · Fast interrupt response time
- 247 address spaces, 4 Gbyte each
- 16 entry TLB (Translation Lookaside Buffer)
- · Buffered writes and instruction pre-fetching
- Fast page-mode DRAM support
- 2 channel DMA controller
- Support for execution out of 8, 16, or 32-bit wide boot memory
- · Parity generation and checking
- Programmable address decoder and wait-state generator
- 16-bit auto reload timer
- On-chip clock generator circuit
- JTAG test interface
- Emulator support hardware
- Single vector trapping
- 0.8 micron gate, 3 level metal CMOS technology

GENERAL DESCRIPTION

The MB86932 is the fourth of the SPARClite series of RISC processors which offers high performance and high integration for a wide range of embedded applications. The processor is based on the SPARC architecture and is upward code compatible with


previous implementations. At 40 MHz, the processor executes with 40 MIPs peak and 37 MIPs sustained performance.

On-chip data and instruction caches are included to help decouple the processor from external memory latency. Separate on-chip instruction and data paths provide a high bandwidth interface between the IU and caches. An on-chip 2-channel DMA controller makes use of the processor bus even while the integer unit is executing out of cache. Support for virtual memory and access protection is provided through the on-chip Translation Lookaside Buffer (TLB). Included to maximize the performance of the system with minimum glue logic, are chip select outputs, programmable wait state generation, built-in support for a high performance connection to page-mode DRAM and support for booting from 8 and 16-bit memory. See MB86932 block diagram on page 3.

Support for debug and diagnostic tools has been included on-chip and allows for direct connection to hardware emulators and improves debug capability when using ROM based monitors.

These features combine to give the MB86932 superior speed, flexibility and efficiency to make it the ideal choice for a wide variety of low cost, high performance embedded systems.

PIN CONFIGURATION



JANUARY 1993

FUĴITSU

FUĴITSU


PIN ASSIGNMENT - 208-LEAD QFP

PIN NO.	PIN NAME	ТҮРЕ	PIN NO.	PIN NAME	ТҮРЕ	PIN NO.	PIN NAME	TYPE	PIN NO.	PIN NAME	ТҮРЕ
1	ADR<28>	0	53	EMU_D<0>	I/O	105	D<4>	I/O	157	VDD	-
2	ADR<29>	0	54	VSS	-	106	VSS	-	158	–DACK1	0
	ADR<30>	0		-EMU_ENB	1		VDD	-	1	ASI<4>	0
4	ADR<31>	0	56	VSS	-	108	D<3>	I/O	160	ASI<5>	0
5	VDD	-	57	VDD	-	109	D<2>	I/O	161	ASI<6>	0
6	VSS	-	58	D<31>	I/O	110	D<1>	I/O	162	ASI<7>	0
7	VDD	-	59	D<30>	I/O	111	D<0>	I/O	163	ADR<2>	0
8	IRL<3>		60	D<29>	I/O	112	VDD	-	164	ADR<3>	0
9	IRL<2>	1	61	VDD	-	113	-RESET	1	165	ADR<4>	0
10	IRL<1>	1	62	D<28>	I/O	114	-BREQ	1	166	ADR<5>	0
11	IRL<0>	ł	63	D<27>	I/O		VSS	-	167	VDD	-
12	VSS	-	64	VSS	-	116	-MEXC	1	168	VSS	-
13	CLK ECB	ł	65	D<26>	I/O	117	-READY	I	169	ADR<6>	0
14	TDI	1	66	D<25>	I/O	118	VSS	-	170	ADR<7>	0
15	-TRST	1	67	D<24>	I/O	119	VDD	-	171	-EOP0	I/O
16	тск	l	68	VSS	-	120	-BGRNT	0	172	ADR<8>	0
17	TMS	1	69	VDD	-		VDD	_	173	ADR<9>	0
18	VDD	-	70	VDD	-	122	-ERROR	0	174	VSS	-
	VSS	-	71	VDD	-		-LOCK	Ō	175	VDD	-
	VSS	-	72	D<23>	I/O		-BMACK	Ĩ	176	ADR<10>	0
	VDD	-		D<22>	Ϊ/Ο		RD/-WR	ò		-EOP1	I/O
	VDD	-		VSS	-		-AS	ō		ADR<11>	Ö
	VSS	-		D<21>	I/O		PBREQ	ŏ		ADR<12>	õ
	TDO	0	1	D<20>	Ϊ/Ο		VSS	-		VDD	-
	-TIMER_OVF	õ		VDD	-		VSS	-		ADR<13>	0
	VDD	-		D<19>	I/O		VSS	-		VDD	-
	VSS	-		VSS	-		-CS<0>	0		VSS	-
	VDD	-		D<18>	I/O		-DREQ0	ĩ		ADR<14>	0
	XTAL2	0		-BMODE16	"Ŭ		-CS<1>	ò		VSS	-
	XTAL1	Ĩ		D<17>	1/0		VSS	-		ADR<15>	0
	VSS	-		D<16>	Ϊ/Ο		-CS<2>	0		ADR<16>	ŏ
	TEST ¹	-		VDD	-		-CS<3>	ŏ		PARITY<0>	1/0-
	CLKOUT1	0		VSS	-		-CS<4>	ŏ		ADR<17>	<i>"</i> 0
	VDD	-		VDD	_		-DREQ1	ĩ		VSS	
	CLKOUT2	Ō		VDD D<15>	I/O	1	VDD	-		VDD	_
	VSS	-		-BMODE8	1/0		-CS <5>	Ō		ADR<18>	Ō
	PARITY<2>	I/O		D<14>	ı/O		-SAME PAGE	-		ADR<19>	ŏ
	VDD	-		D<14>	1/O		VDD	-	1	ADR<20>	ŏ
	VSS	_		D<13> D<12>	1/O		VSS	_		PARITY<1>	1/0
	PARITY<3>	I/O		D<12>	1/O		VDD	_		ADR<21>	0
	-EMU_BRK	1		VSS	-		–DACK0	0		VDD	0
	VSS	-		V33 D<10>	- I/O		-BE<3>	ő		VSS	_
	VDD	-		D<10> D<9>	1/O		VSS	-		ADR<22>	0
		- I/O	1	D<9> D<8>	1/O 1/O		vss -BE<2>	ō		ADR<22> ADR<23>	0
	EMU_SD<3> EMU_SD<2>	1/O 1/O		D<8> VDD	1/O		–ве<2> –ве<1>	0		ADR<23> ADR<24>	0
	EMU_SD<2>	1/O 1/O		VSS	-		-BE<0>	0		ADR<24> ADR<25>	0
	VSS			VSS		1	–ве<0> ASI<0>	0		ADR<25> VSS	U
		-			-			-		VSS VDD	-
	VDD			VDD	-		VSS	-			-
	EMU_SD<0>	I/O		D<7>	I/O		VDD	-	1	VDD	-
	EMU_D<3>	I/O		D<6>	1/0		ASI<1>	0		VSS	-
51	EMU_D<2>	1/0		-BMREQ	0		ASI<2>	0		ADR<26>	0
52	EMU_D<1>	I/O	104	D<5>	I/O	156	ASI<3>	0	208	ADR<27>	0

Note: 1. Factory Test Pin. This pin should be tied high during normal operations.

FUĴÎTSU

BLOCK DIAGRAM



ORDERING CODE

Clock Frequency (MHz)	Ordering Code	Package Type
20	MB86932-20ZF-G	CQFP 208
40	MB86932-40ZF-G	CQFP 208 with Heatsink

Note: The ordering code is for production level product. Early shipments of this device may be marked with "ES" to indicate that the part is not yet at full production status. Contact your local Fujitsu representative for additional information on "ES" level products.

FUĴÎTSU

SIGNAL DESCRIPTIONS¹

Symbol	Туре	Description
-RESET	I	SYSTEM RESET: Asserting reset for at least 4 processor cycles after the clock has stabilized, causes the MB86932 to be initialized.
XTAL1, (CLK_IN) XTAL2	I/O O G(Q) I (Q)	EXTERNAL OSCILLATOR: The crystal inputs determine execution rate and timing of the MB86932 processor. Connecting a crystal to these pins forms a complete crystal oscillator circuit. The crystal oscillator frequency is the same as the processor operating frequency. When driving the processor with an external clock, XTAL2 pin should be left floating.
CLKOUT1	O G(Q) I (Q)	CLOCK OUTPUT 1: This is an output signal against which MB86932 bus transactions can be referenced. The CLKOUT1 frequency is the same as the frequency applied to XTAL1 and is the same as the processor operating frequency. CLKOUT1 is in phase with CLK_IN.
CLKOUT2	O G(Q) I (Q)	CLOCK OUTPUT 2: This is an output signal against which MB86932 bus transactions can be referenced. The CLKOUT2 frequency is the same as the frequency applied to XTAL1 and is the same as the processor operating frequency. CLKOUT2 is out of phase with CLK_IN.
-LOCK	O S(L) G(Z) I (1)	BUS LOCK: This is a control signal asserted by the processor to indicate to the system that the current bus transaction requires more than one transfer on the bus. The Atomic Load Store instruction for example requires contiguous bus transactions which cause the assertion of the bus lock signal. The bus may not be granted to another bus owner as long as –LOCK is active. –LOCK is asserted with the assertion of –AS and remains active until –READY is asserted at the end of the locked transaction.
-BREQ	I S(L)	BUS REQUEST: Asserted by another device on the bus to indicate that it wants ownership of the bus. The request must be answered with a bus grant (–BGRNT) from the MB86932 before the device can proceed by driving the bus. Once the bus has been granted, the device has ownership of the bus until it de-asserts –BREQ. The user should ensure that devices on the bus cannot monopolize the bus to the exclusion of the CPU. Inputs to –BREQ while –RESET is active are valid and cause Bus Grant to be asserted.
-BGRNT	O S(L) G(0) I (Q)	BUS GRANT: Asserted by the CPU in response to a request from a device wanting ownership of the bus. The CPU grants the bus to other devices only after all transfers for the current transaction are completed. All bus drivers are three-stated with the assertion of the bus grant signal.
-ERROR	O S(L) G(Q) I (Q)	ERROR SIGNAL: Asserted by the CPU to indicate that it has halted in an error state as a result of encountering a synchronous trap while traps are disabled. In this situation the CPU saves the PC and nPC registers, sets the tt value in the TBR, enters into an error state and asserts the –ERROR signal. The system can monitor the –ERROR pin and initiate a reset under the error condition. This pin is high on reset.
-MEXC	l S(L)	MEMORY EXCEPTION: Asserted by the memory system to indicate a memory error on either a data or instruction access. Assertion of this signal initiates either a data or instruction access exception trap in the IU. The current bus access is invalidated by asserting the –MEXC in the same cycle as the –READY signal. The IU ignores the contents of the data bus in cycles where –MEXC is asserted.
IRL <3:0>	l A(L)	INTERRUPT REQUEST BUS: The value on these pins defines the external interrupt level. IRL<3:0>=1111 forces a non-maskable interrupt. IRL value of 0000 indicates no pending interrupts. All other values indicate maskable interrupts as enabled in the PIL field of the processor status register (PSR). Interrupts should be latched and prioritized by external logic and should be held pending until acknowledged by the processor. An interrupt controller is available on the MB86940.

FUJITSU

SIGNAL DESCRIPTIONS¹ (Continued)

Symbol	Туре			Description	
-TIMER_OVF	O S(L) G(Q) I (Q)	TIMER UNDERFLOW: Asserted by the processor to indicate that the internal 16-bit timer has underflowed. This signal can be used to initiate a DRAM refresh cycle or a one cycle periodic waveform. On reset, the timer is turned off and -TIMER_OVF is high.			
-SAME_PAGE	O S(L) G(1) I (1)	accesses within Fa asserted by the pro previous memory ac active for one proce following a transaction	SAME-PAGE DETECT: The –SAME_PAGE is used to take advantage of fast consecutive accesses within Fast Page Mode DRAM page boundaries. This signal is an output asserted by the processor when the current address is within the same page as the previous memory access. The –SAME_PAGE signal is asserted with –AS and remains active for one processor cycle. –SAME_PAGE is never asserted in the first transaction following a transaction by another device on the bus. The page size is specified by writing the SAME-PAGE MASK register.		
-CS0, -CS1, -CS2, -CS3, -CS4, -CS5	O S(L) G(1) I (1)	the address range in are used to decode should not overlap. It to automatically asse cycles. This allows a	CHIP SELECTS: These outputs are asserted when the value on the address bus matches the address range in one of the corresponding ADDRESS RANGE registers. The signals are used to decode the current address into one of six address ranges. Address ranges should not overlap. Each address range has a corresponding wait specifier which is used to automatically assert the –READY signal after a user defined number of processor clock cycles. This allows a variety of memory and I/O devices with different access times to be connected to the MB86933 without the need for additional logic.		
ADR <31:2>	O S(L) G(Z) I (1)	ADDRESS BUS: The 30-bit ADDRESS BUS (A31-A2) is an output which identifies the data or instruction address of a 32-bit word. Reads are always one word in size while byte, half-word, or word transaction sizes for writes is identified by separate byte-enable signals (–BE0-3). The address bus is valid for the duration of the bus transaction.			
ASI <7:0>	O S(L) G(Z) I (1)	ADDRESS SPACE IDENTIFIERS: The ADDRESS SPACE IDENTIFIERS are outputs which indicate to which of 256 available spaces the current ADDRESS BUS value corresponds. The ASI values are defined as follows:			
			ASI <7:0>	ADDRESS SPACE	
			0x1 0x2 0x3 0x4 - 0x7 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xD 0xE 0xF 0x10 - 0xFD 0xFE - 0xFF	Control Register Instruction Cache Lock Data Cache Lock Application Definable User Instruction Space Supervisor Instruction Space User Data Space Supervisor Data Space Instruction Cache Tag RAM Instruction Cache Data RAM Data Cache Tag RAM Data Cache Data RAM Application Definable Reserved for Debug Hardware	
		instructions such as same cycle in which	Load Alternate the correspond	Lication definable" can be used be and Store Alternate . The ASI val ing address value is asserted on the of the bus transaction. ASI values	lue is available in the he address bus. The

FUJITSU

SIGNAL DESCRIPTIONS¹ (Continued)

Symbol	Туре	Description		
-BMODE8	I S(L)	8-BIT BOOT MODE: This signal is sampled during reset and causes read accesses, memory mapped to –CS0, to assume 8-bit ROM memory. The MB86932 generates four sequential fetches to assemble a complete instruction or data word before continuing. Bytes are fetched in sequence (0,1,2,3) as encoded by –BE[2] and –BE[3] (00, 01, 02, 03). Writes to –CS0 are unaffected by boot mode selection and if left unconnected, a weak pullup on this pin (and –BMODE16 pin) causes the processor to default to 32-bit mode. Note: BMODE8 and BMODE16 should not be asserted at the same time.		
-BMODE16	I S(L)	16-BIT BOOT MODE: This signal is sampled during reset and causes read accesses, memory mapped to –CS0, to assume 16-bit ROM memory. The MB86932 generates two sequential fetches to assemble a complete instruction or data word before continuing. Half words are fetched in sequence (0,1) as encoded by –BE[2]. Writes to –CS0 are unaffected by boot mode selection. If left unconnected, a weak pull-up on this pin (and –BMODE8 pin) causes the processor to default to 32-bit mode. Note: BMODE8 and BMODE16 should not be asserted at the same time.		
-BE3-0	0 S(L) G(Z) I (O)	BYTE ENABLES (0): These pins indicate whether the current store transaction is a byte, half-word or word transactionBE0-3 signals are available in the same cycle in which the corresponding address value is asserted on the address bus and is valid for the duration of the bus transaction. This bus should be used only to qualify store transactions. For load transactions all sub-word requests are read (and replaced in the cache) as words and then the appropriate byte or half-word is extracted by the integer unit.Possible values for -BE3-0 are as follows:Byte Writes Half-Word Writes Word WritesByte Writes Word WritesByte 1 16 15Byte 28 7Byte 3Byte WritesByte WritesBill 1 1 0 1 1 0 1 1 0 1 1 0 1 1 10 0 0 0 0BE<2:3> are also used in 8 and 16-bit ROM accesses as follows:Bus ModeByteBill 0 0 001 03 111 6-bit0 0 0 0		
D <31:0>	I/O S(L) G(Z) I (Z)	 DATA BUS: The bus interface has 32 bidirectional data pins (D31-D0) to transfer data in thirty-two bit quantities. D(31) corresponds to the most significant bit of the least significant byte of the 32-bit word. A double word is aligned on an 8-byte boundary, a word is aligned on a 4-byte boundary, and a half-word is aligned on a 2-byte boundary. If a load or store of any of these quantities is not properly aligned, a Not Aligned Trap will occur in the processor. In write bus cycles, the point at which data is driven onto the bus depends on the type of the preceding cycle. If the preceding cycle was a write, data is driven in the cycle immediately following the cycle in which –READY was asserted. If the preceding cycle was a read, data is driven one cycle after the cycle in which –READY was asserted to minimize bus contention between the processor and the system. Pins D[7:0] are used when the 8-bit boot mode is enabled and D[15:0] are used when 16-bit mode is enabled. 		

(



SIGNAL DESCRIPTIONS¹ (Continued)

Symbol	Туре	Description
-AS	O S(L) G(Z) I (1)	ADDRESS STROBE: A control signal asserted by the MB86930 or other bus master to indicate the start of a new bus transaction. A bus transaction begins with the assertion of –AS and ends with the assertion of –READY. –AS remains asserted for 1 clock cycle. During cycles in which neither the processor nor another bus master is driving the bus the bus is idle, and –AS remains de-asserted.
RD/-WR	O S(L) G(Z) I (1)	READ/BUS TRANSACTION: This signal specifies whether the current bus transaction is a read or a write operation. When –AS is asserted and RD/–WR is low, then the current transaction is a write. With –AS asserted and RD/–WR high, the current transaction is a read. RD/–WR remains active for the duration of the bus transaction and is de-asserted with the assertion of –READY.
-READY	I S(L)	READY: This is a control signal asserted by the external memory system to indicate that the current bus transaction is being completed and that it is ready to start with the next bus transaction in the following cycle. In case of a fetch from memory, the processor will strobe the value on the data bus at the rising edge of CLK_IN following the assertion of –READY. For the case of a write, the memory system will assert –READY when the appropriate access time has been met.
		In most cases, no additional logic is required to generate the –READY signal. On-chip circuitry can be programmed to assert –READY based on the address of the current transaction. The external system can override the internal ready generator to terminate the current bus cycle early. Up to 6 address ranges each with different transaction times can be programmed.
-DREQ0-1	A(L) I	DMA REQUEST: Indicates that an external device is requesting a DMA transfer. This signal is edge sensitive for single transfers and level sensitive for demand transfer. –DREQ0 corresponds to DMA channel 0, while –DREQ1 corresponds to DMA channel 1.
-DACK0-1	0	DMA ACKNOWLEDGE: This signal is asserted when an external device asserts –DREQ and the processor accesses the external device. –DACK1 corresponds to DMA channel 0, while –DACK1 corresponds to DMA channel 1.
-EOP0-1	I/O	END OF PROCESS: This signal is asserted by the external device when it wants to terminate a DMA transfer. Alternately, the processor drives this signal when the byte count reaches zero. –EOP0 corresponds to DMA channel 0, while –EOP1 corresponds to DMA channel 1. A pull-up holds –EOP0-1 high when it is not being driven.
-PBREQ	0	PROCESSOR BUS REQUEST: This signal is asserted by the processor to indicate to an external bus arbiter that it needs to regain control of the bus. This provides a handshake between the arbiter and the processor to allow the bus to be allocated based on demand.
-BMREQ	0	BURST MODE REQUEST: This signal is asserted by the processor to indicate to the external system that the processor's burst mode is enabled and the current transaction can be a burst. If the external system supports burst mode, it asserts –BMACK concurrently with –RDY to begin the burst mode transfer.
-BMACK	1	BURST MODE ACKNOWLEDGE: This signal is asserted by the system to indicate that it can support burst mode for the address currently on the bus. The system asserts –BMACK in response to the processor asserting –BMREQ.
CLK_ECB	I	EXTERNAL CLOCK BYPASS: Tying this signal high causes the CLK_IN signal to bypass the Phases Lock Loop (PLL). This signal is used for testing of the chip.



SIGNAL DESCRIPTIONS¹ (Continued)

Symbol	Туре	Description			
PARITY<3:0>	I/O	PARITY: When enabled, this signal provides even or odd parity checking for data bus accesses.			
EMU_SD <3:0>	I/O	LATOR STATUS/DATA BITS: Bi-directional pins used by a hardware emulator to ol and monitor MB86930 execution. These pins should be left unconnected.			
EMU_D<3:0>	I/O	ULATOR DATA BITS: Bi-directional pins used by a hardware emulator to control and nitor MB86930 execution. These pins should be left unconnected.			
EMU_BRK	I	MULATOR BREAK REQUEST LINE: Input used by a hardware emulator to request a ap when emulation is enabled. This pin should be left unconnected.			
-EMU_ENB	I	MULATOR ENABLE: Tied low while the MB86930 is being reset to enable hardware mulator mode on the chip. This pin should be left unconnected.			
тск	I	EST CLOCK: JTAG compatible test clock input.			
TMS	I	TEST MODE: JTAG compatible test mode select pin. Test is enabled when –TMS is low.			
TDI	I	TEST DATA IN: JTAG compatible test data input.			
TDO	0	EST DATA OUT: JTAG compatible test data output.			
-TRST	1	TEST RESET: Asynchronous reset for JTAG logic. If not using JTAG, this signal must be pulled low.			

1. In the following descriptions, signal names preceded by a minus sign (-) indicate an active low state. Dual function pins have two names separated by a slash (/).

G(Q) is a valid output

G(Z) floats

Notes:

I = Input Only Pin O = Output Only Pin

- I/O = Either Input or Output Pin
- = Pins "must be" connected as described
- A(L) = Asynchronous: Inputs may be
 - asynchronous to CLKOUT.
- S(L) = Synchronous: Inputs must meet setup and hold times relative to CLK_IN Outputs are Synchronous to CLK_IN
- $\begin{array}{l} G(...) = \mbox{ While the bus is granted to another bus} \\ master (-BGRNT=asserted), the pin is \\ G(1) is driven to V_{CC} \\ G(0) is driven to V_{SS} \end{array}$
- I (...) = While the bus is between bus cycles (or being reset) and is not granted to another bus master, the pin is
 - I (1) is driven to V_{CC} I (0) is driven to V_{SS}
 - I (Z) floats
 - I (Q) is a valid output

OVERVIEW

The Fujitsu MB86932 is a high performance, 32-bit RISC processor which executes at 40 MIPs peak and 37 MIPs sustained performance with 40 MHz clock frequency. It is a fourth generation version of Fujitsu's SPARClite embedded processor family. Like its predecessors, the MB86932 is based on the SPARC architecture and is upward code compatible with previous implementations. The MB86932 has been developed specifically with the needs of embedded applications in mind and offers high performance and high integration for these applications.

The MB86932 instruction set is streamlined and hardwired for fast execution with most instructions executing in a single cycle. The Integer Unit (IU) features a 5-stage pipeline which has been designed to handle data interlocks, has an optimized branch handler for efficient control transfers, and a bus interface to handle single cycle bus accesses to on-chip memory.

An internal register file consisting of 136 registers organized into eight overlapping windows speeds interrupt response time and context switches. The register file minimizes accesses to memory during procedure linkages and facilitates passing of parameters and assignment of variables.

On-chip 8 Kbyte instruction and 2 Kbyte data caches have been added to decouple the processor from external memory. These caches have been designed with maximum flexibility in mind and allow entries to be locked to improve overall system performance.

Separate 32-bit on-chip instruction and data paths provide a high bandwidth interface between the IU and on-chip cache. These buses support single cycle instruction execution as well as single cycle data transfers with the cache.

The MB86932 also includes hardware for integer multiply and divide. The hardware support significantly improves the performance of these operations with 32-bit integer multiplies executing in 5 clock cycles, 16-bit integer multiplies in 3 cycles, 8-bit integer multiplies in 2 cycles, and a multiply by zero can complete in a single cycle.

KEY FEATURES

Fast Instruction Execution: Simple functions make up the bulk of instructions in most programs so that execution speed can be greatly improved by designing these instructions to execute in as short a time as possible. The majority of instructions execute in one cycle with only a few of the more complex, such as integer multiply, taking additional cycles.

Large Register Set: The large register set reduces the number of required accesses to data memory. The registers are organized in overlapping groups called register windows which allows registers to be reserved for high priority tasks, such as interrupts, or for recurring requirements such as operating system working registers. The overlapping windows also simplify parameter passing during procedure linkage and reduce code in most programs.

On-Chip Caches: To decouple the speed of the processor from the memory sub-system, data and instructions caches have been added. The caches are organized as two-way set-associative for improved hit rates. In addition, the set-associative caches organization allows entries to be locked, while the rest of the cache performs normally.

Cache Locking: Both data and instruction entries can be locked into their respective caches to ensure deterministic response and highest performance for critical or frequently recurring routines. Maximum flexibility has been designed into the cache to allow all or selected portions to be locked.

Translation Lookaside Buffer: A 16-entry TLB provides a mechanism to translate virtual to physical addresses. Page sizes of 4K, 256K and 16M are supported. 64 different process context IDs can be defined.

Bus Interface: The requirement for glue logic between the MB86932 and the system is minimized by providing programmable chip selects, programmable wait state circuitry, and support for connection to fast pagemode DRAM. Multiple bus masters are supported through a simple handshake protocol. The MB86932 can boot from either 8, 16 or 32-bit wide memory.

On-Chip DMA: Two DMA channels support contiguous block and chained block transfers. Byte, halfword, word, and quad-word data types are supported. Either fly-by or flow through addressing modes can be selected.

Clock Generator: To simplify the clock design a crystal can be connected directly to the on-chip oscillator or an external clock source can be used. A built in phase-locked loop minimizes the skew between on and off-chip clocks.

Enhanced Instruction Set: The MB86932 incorporates a fast integer multiply instruction which executes

in a fast 5, 3 or 2 cycles for 32-bit, 16-bit or 8-bit multiplicands. An integer divide-step instruction cuts divide times by a factor of 10 over previous SPARC implementations. A scan instruction supports a single cycle search for the most significant 1 or 0 in a word.

Fully Static Circuit Design: Embedded applications that need a means to reduce power consumption can take advantage of the MB86932's fully static design. The processor clock can be slowed or stopped for arbitrary periods of time to reduce operating current with no loss of internal state. Noise immunity is improved as well. (note: stopping the clock will result in the Phase-Lock Loop losing lock. Lock must be re-established before normal operation can be resumed.)

Test and Debug Interface: The MB86932 supports production test through industry standard JTAG

boundary scan. Hardware emulation is supported with on-chip breakpoint and single step logic. A dedicated emulator bus provides a means to trace transactions between the integer unit and on-chip cache.

CPU

The MB86932 core is a high performance fully custom implementation of the SPARC architecture. The core is compact to leave room for peripheral integration and yet is designed in a way to allow the major blocks to be customized for varying application requirements. The core is made up of three functional units: the Instruction block, the Address block and the Execute block. (see Figure 1)

A five stage instruction pipeline is responsible for decoding all instructions and generating the control

LOGICAL	ARITHMETIC/SHIFT	DATA MOVEMENT	
CONDITION CODES UNCHANGED AND OR XOR AND NOT OR NOT XNOR	CONDITION CODES UNCHANGED ADD SUBTRACT MULTIPLY(SIGNED/UNSIGNED) SCAN SETHI SHIFT LEFT LOGICAL SHIFT RIGHT LOGICAL SHIFT RIGHT ARITHMETIC	TO USER/SUPERVISOR SPACE SIGNED LOAD BYTE LOAD HALF-WORD LOAD WORD LOAD DOUBLE WORD STORE BYTE STORE HALF-WORD STORE WORD STORE DOUBLE WORD	
CONDITION CODES SET AND OR XOR AND NOT OR NOT XNOR CONTROL TRANSFER CONDITIONAL BRANCH CONDITIONAL BRANCH CONDITIONAL BRANCH CONDITIONAL TRAP CALL RETURN SAVE RESTORE JUMP AND LINK	CONDITION CODES SET ADD SUBTRACT MULTIPLY(SIGNED/UNSIGNED) MULTIPLY STEP DIVIDE STEP EXTENDED AND CONDITION CODES UNCHANGED ADD SUBTRACT EXTENDED AND CONDITION CODES SET ADD SUBTRACT TAGGED AND CONDITION CODES SET (WITH AND WITHOUT TRAP ON OVERFLOW) ADD SUBTRACT	TO USER SPACE UNSIGNED LOAD BYTE LOAD HALF-WORD TO ALTERNATE SPACE SIGNED LOAD BYTE LOAD HALF-WORD LOAD WORD LOAD DOUBLE WORD STORE BYTE STORE HALF-WORD STORE WORD STORE DOUBLEWORD TO ALTERNATE SPACE UNSIGNED LOAD HALF-WORD ATOMIC OPERATION IN USER SPACE SWAP WORD LOAD/STORE UNSIGNED BYTE	
READ/WRITE CO			
WRITE PSR WRIT READ TBR READ	D WIM RDASR E WIM WRASR AD Y TE Y	ATOMIC OPERATION IN ALTERNATE SPACE SWAP WORD LOAD/STORE UNSIGNED BYTE	

signals to the other blocks. The 5-stage pipeline consists of Fetch (F), Decode(D), Execute(E), Memory(M) and Writeback(W). Instruction memory is addressed and returns instructions in the (F) stage, the register file is addressed and returns operands in the (D) stage, the ALU computes results in the (E) stage, external memory is addressed in the (M) stage, and the register file is written back in the (W) stage.

ADDRESS SPACE

The MB86932 offers a large addressing range and allows separate user and supervisor spaces to be defined. In addition to 32 address lines, 8 alternate address space identifiers (ASIs) distinguish between protected and unprotected space. Of the 256 possible ASI values, two define accesses to user data and user instruction space while the remaining ASI values define supervisor space.

Anytime a reset, synchronous trap or asynchronous trap occurs, the processor is placed into the supervisor mode. In this mode, the processor executes instructions and moves data out of supervisor space. While in supervisor mode, the processor also has access to the remaining ASI values. Except for those mentioned and those reserved for control register space, the remaining ASI values can be used to access other alternate data spaces defined by the application.


The distinction of user versus supervisor space allows the hardware to protect against accidental or un-authorized access to system resources. For real time operating system (RTOS) development for example, the separate spaces provide a mechanism for effectively partitioning RTOS space from user space.

REGISTERS

The MB86932 register set is divided into those used for general purpose functions and those used for control and status.

The 136 general purpose registers are divided into 8 global registers and 8 overlapping blocks or "windows". Each window contains 24 registers. Of these, 8 are local to the window, 8 "out" registers overlap with the next window and 8 "in" registers overlap with the previous window (see Figure 2).

This organization makes it easy to pass parameters to subroutines. Parameters that are to be passed along are written to the "out" registers and the subsequent proce-



dure call decrements the window pointer to make a new set of registers available. The passed parameters are now available to the subroutine in the current window's "in" registers.


Register windows improve performance in embedded applications because they function as local variable caches which retain either interrupt, subroutine, context or operating system variables with no additional overhead. In addition, code can be reduced by exploiting the efficient execution of procedure linkage by preventing in-lining compiler optimizations.

The registers that make up the register file each have three read-only and one write-only port. The use of a four port register file allows even store instructions, which may require that three operands be read out of the register file, to proceed at one instruction per cycle.

The control and status registers include those defined by the SPARC architecture (See Table 1) and those mapped into alternate address space to control peripheral functions (See Table 2).

INSTRUCTION SET

The MB86932 is upward code compatible with other SPARC processors. Additional instructions, previously not directly supported, have been added to improve performance in embedded applications. Integer multiply, integer divide step, and scan for first changed bit have



been added to the already powerful SPARC instruction set. See Table 1 for a list of supported instructions.

INTERRUPTS

A key measure of a processor's suitability for use in embedded application is in its ability to handle interrupts with a minimum of delay and in a deterministic fashion. The MB86932 implementation has been tailored to insure not only low average latency but low maximum latency as well.

Interrupt response time is made up of the sum of the times it takes the processor to finish its current task after recognizing an interrupt, and the time it takes to begin executing interrupt service routine instructions. The MB86932 implements numerous features to minimize both factors.

To minimize the time it takes to finish the current task, the MB86932 is designed so that tasks can either be interrupted or completed in a minimum of cycles. Implementation details that accomplish this aim include cache line misses that are filled one word at a time through a pre-fetch buffer, integer divide that is interruptible through the use of a divide step instruction, fast multiply and a 1 word write buffer to limit pending bus transactions.

To minimize the time required to start executing the interrupt service routine the processor switches to a new register window when an interrupt is detected. This feature allows the service routine to be executed without first requiring that the current registers be saved. The user can also elect to lock the service routine into the cache. This makes the routine available for immediate access. The on-chip data cache can also serve the service routine as a fast local stack for minimum delay in accessing routine variables.

The MB86932 provides for up to 15 different interrupt levels and direct support for 15 separate interrupt sources. The highest interrupt level is non-maskable.

CACHE


The MB86932 has separate on-chip data and instruction caches. This allows the user to build a high performance system without incurring the cost of requiring fast external memory and the associated control logic. The caches are physically mapped.

The instruction cache is organized as two banks of one hundred twenty-eight 32-byte lines (See Figure 4). The data cache is organized as two banks of sixty-four 16byte lines (See Figure 5). The lines are organized as two-way set-associative for good performance even when cache locking is in effect. Lines are divided into sub-blocks each four bytes wide. On a cache miss, the caches are updated either 1 word (4 bytes) at a time, or 4 words at a time using the processor's burst mode feature. Single word updates minimize interrupt latency associated with long cache line replacements, while 4 word burst refills maximize the use of available bus bandwidth. An instruction prefetch buffer fetches the next sequential instruction anticipating that it will be needed to fill the next instruction cache miss.

The caches can be used in either normal or one of two lock modes. In normal mode, the caches use an LRU (least recently used) algorithm to replace one of the two appropriate entries. Alternately, the two locking modes allow the entire cache or just selected entries to be locked. The lock modes allow time critical routines to be locked in cache.

Global locking allows the entire content of either the instruction or data cache to be frozen. Two control bits in the cache control register enable or disable locking for either cache. With the entire cache locked, no valid entry can be replaced. To insure best possible performance however, invalid entries will be updated if they are accessed. This is done automatically and incurs no time penalty.


Local cache locking makes it possible to dynamically lock selected instructions or data entries into the appro-



priate cache. This feature gives the flexibility, for example, to assure deterministic response for certain critical interrupt routines by locking the routine's code into the cache. Entries can also be locked where it is desirable to give performance priority to certain often used routines which might otherwise be removed from cache. The 2-way set-associativity allows the cache to perform effectively even with some locked entries.

In local lock mode, each entry can either be locked individually by software or automatically with hardware assist. For individual locking, software writes the lock bit in the appropriate cache tag line. For automatic locking, a bit in each cache control register enables or disables the feature. The enable bit is set at the beginning of a routine for which the entries are to be locked. This causes the location of any cache access occurring while the bit is enabled to be locked into the cache. In addition to requiring just one initial cycle to enable, automatic entry locking incurs no overhead while in effect. Locked locations can be cleared with a single write to a control register.

In unlocked operation, the data cache uses a writethrough update policy and allocates a cache entry only on a load. Writes are buffered so that the processor can continue executing while data is written back to memory. In contrast, writes to locked data cache locations are not written through to main memory. Besides reducing external bus activity, this design supports con-



figuring a portion of data cache as on-chip RAM which does not map to external memory.

The data and instruction caches are designed to be accessed independently over separate data and instruction buses to allow data to be loaded from and stored to cache at peak rates of 1 CPI.

TRANSLATION LOOKASIDE BUFFER

A 16-entry TLB supports virtual to physical address mapping and provides a mechanism for memory protection. Although it is by no means the only memory management model supported, the MB86932 TLB design allows the SPARC reference MMU specification to be implemented (see Figure 6).

The MB86932 TLB supports 4K, 256K 16M and 4G page sizes. Pages can be marked to disable caching and to enable or disable translation. Access protection to enable combinations of read, write and access protection is also provided (See Table 1). Access protection can be set on 1K as well as the standard page size boundaries. Six context bits in each TLB entry provide for up to 64 separate context IDs.

The 16-entry fully associative TLB caches physical table entries for both instruction and data address translation. A separate entry, the ITLB, is used only for instruction address translation. Together the TLB and the ITLB allow for simultaneous translation of two addresses, one data address and one instruction address. This allows the processor to continue to perform loads and stores in a single clock cycle.

The ITLB works by caching the most recently used instruction translation entry. Because of the sequential nature of instruction addresses, this single entry provides a high hit rate for instruction address translation. If a miss occurs in the ITLB the TLB is accessed in the next cycle to do an instruction translation. Table walking to handle TLB misses is handled in software.


Table 1. TLB Access Protection

Accesses Allowed				
User Access	Supervisor Access			
Read Only	Read Only			
Read/Write	Read/Write			
Read/Execute	Read/Execute			
Read/Write/Execute	Read/Write/Execute			
Execute Only	Execute Only			
Read Only	Read Only			
No Access	Read/Execute			
No Access	Read/Write/Execute			

BUS INTERFACE

The Bus Interface Unit (BIU) is designed to simplify the interface between the MB86932 and the rest of the system. Separate address and data buses make it easy to build fast systems. At the same time, on-chip circuitry allows these systems to be built with a minimum of external hardware.

Two DMA channels provide high speed memory-tomemory and memory-to-peripheral data transfers. The



FUJITSU

DMA channels execute independently of the processor and make it possible for the processor to continue to execute from cache while the DMA transfers are taking place. Flexible priority allows the processor to suspend transfers if it needs to use the bus (on a cache miss for example).

The MB86932 DMA controller supports byte, halfword, word and quad-word transfers. Either fly-by or flow-through transfers are possible under single, block and demand transfer modes. Transfers can be chained to support scatter/gather operations. The DMA transfers are initiated either by software or by external hardware handshake.

The bus interface supports fully programmable wait state generation, address decoding with chip select outputs, same page detection to support page-mode DRAM, booting from 8 and 16-bit wide memory, and an auto-reload timer. A burst mode bus supports fast cache line fills.

CLOCK GENERATOR

The on-chip clock generator provides a means to directly connect the MB86932 to either a crystal oscillator or an external clock source. For either case, the external frequency is the same as the chip operating frequency.

A clock output signal provides the system with a reference by which external timing can be synchronized when not using an external clock source. The skew between the internal clock and an external input clock source is minimized by the inclusion of an on-chip phase lock loop circuit.

FUJITSU

recency Ctote Deviator	DCD	T				
rocessor State Register	PSR]				
31 28 27		20 19 12	11 8 7 6 5 4	0		
0 0 0 0 0 1	0 n z v	c	PIL			
	nditions					
	(Negative=1, Non-N	legative=0)				
	(Zero=1, Non-Zero=					
v :	: (Overflow=1, No Overflow=0)					
с:	(Carry=1, No Carry=	=0)				
	Processor Interrupt	Level (Value 1-15, RST=Undefined)				
		ervisor=1, User=0, RST=Undefined)				
		Prior S Mode				
	Enable	Trap (Enable=1, Disable=0, RST=0)				
	Current Window P	Pointer (Value=0-7, RST=Undefined)				
Window Invalid Mask	WIM			- <u></u>		
31		1	87654	3210		
	re	reserved	w7 w6 w5 w4	4 w3 w2 w1 w0		
		Window Invalid Mask (Inv	valid=1, Valid=0, RST=Undefined) -	Ľ		
Trap Base Register	TBR					
31		12	11 4	3 0		
	Trap Base Add (RST=Undefine		Trap Type (RST=0)	NULL		
			(101-0)			
Y Register	Y					
		L				
31				0		
	·····					
ncillary State Register 17	ASR 17					
31	L	J .		3 2 1 0		
		reserved				
			Reserved (Must Write 0, RS	T=1)		
			Reserved (Must Write 0, RS			
		Single Vector Trapping (Enabled=1, Disabled=0, RST=0)				
		<u>9</u>		,		

TABLE 1. MB86932 Control and Status Registers (All registers are read/write)

(

FUĴÎTSU

TABLE 2. MB86932 Memory Mapped Control Registers (All registers are read/write)

Cache/BIU Control		31 6 5 4 3 2 1
ASI	ADDRESS	reserved
Ox 1	0x 0000 0000	TLB Enable (Enabled=1, Disabled=0, RST=0) Write Buffer Enable (Enabled=1, Disabled=0, RST=0) Prefetch Buffer Enable (Enabled=1, Disabled=0, RST=0) Data Cache Lock (Lock=1, Unlock=0, RST=0) Data Cache Enable (Enabled=1, Disabled=0, RST=0) Instruction Cache Lock (Lock=1, Unlock=0, RST=0) Instruction Cache Enable (Enabled=1, Disabled=0, RST=0)
L	ock Control	31 1
ASI	ADDRESS	reserved
0x 1	0x 0000 0004	Data Cache Entry Auto Lock (Disabled=0, Enabled=1, RST=0) Instruction Cache Entry Auto Lock (Disabled=0, Enabled=1, RST=0)
Loci	k Control Save	31 1
ASI	ADDRESS	reserved
0x 1	0x 0000 0008	Previous Instruction Cache Auto Lock (Off=0, On=1, RST=0) Previous Data Cache Auto Lock (Off=0, On=1, RST=0)
С	ache Status	31
ASI	ADDRESS	reserved
0x 1	0x 0000 000C	Auto Lock Failed (False=0, True=1, RST=0)
Resto	re Lock Control	31
ASI	ADDRESS	reserved
0x 1	0x 0000 0010	Restore Lock Control Register (Restore=1, Ignore=0, RST=0)
E	Bus Control	31 1
ASI	ADDRESS	reserved
0x 1	0x 0000 0020	Data Burst Enable (Enable=1, Disable=0, RST=0) Instruction Burst Enable (Enable=1, Disable=0, RST=0)
System	Support Control	31 6 5 4 3 2 1
ASI ADDRESS		reserved
0x 1	0x 0000 0080	Same Page Enable (Enabled=1, Disabled=0, RST=0) Chip Select Enable (Enabled=1, Disabled=0, RST=0) Programmable Wait-State (Enabled=1, Disabled=0, RST=1) Timer On/Off (Enabled=1, Disabled=0, RST=0) DMA Cycle Steal (Enabled=1, Disabled=0, RST=0) Parity (Odd=1, Even=0, RST=0)

FUJITSU

TABLE 2. MB86932 Memory Mapped Control Registers (continued)

Sar	ne Page Mask	31 30 23 22 1 0					
ASI	ADDRESS	ASI Mask Address Mask [Care=0, Don't Care=1, RST=0] [Care=0, Don't Care=1, RST=0]					
0x 1	0x 0000 0120						
Ad	dress Range ¹	31 30 23 22 1 0					
ASI	ADDRESS	ASI<7:0> ADR<31:10> (RST=Undefined) (RST=Undefined)					
0x 1	CS1 0x 0000 0124 CS2 0x 0000 0128 CS3 0x 0000 012C CS4 0x 0000 0130 CS5 0x 0000 0134	NOTE: CS0 is hardwired to ASI=0x9 ADR<31:10> = <00>					
A	ddress Mask	31 30 23 22 1 0					
ASI	ADDRESS	ASI Mask ADR <31:10> Mask (0=Care, 1=Don't Care, RST=Undefined)					
0x 1	CS0 0x 0000 0140 CS1 0x 0000 0144 CS2 0x 0000 0148 CS3 0x 0000 0146 CS4 0x 0000 0150 CS5 0x 0000 0154	NOTE: CS0 ADR<14:10> = 1, ADR<31:15> = 0, ASI = 0x9 at reset.					
Wait	State Specifier	31 27 26 25 24 23 22 21 20 19 18 14 13 9 8 7 6 5 4 3 2 1 0					
ASI	ADDRESS	Count1 Count2 Count1 Count2 (RST=Undefined) (RST=Undefined) (RST=Undefined)					
0x 1	CS1,CS0 0x 0000 0160 CS3,CS2 0x 0000 0164 CS5,CS4 0x 0000 0168	Wait Enable (On=1, Off=0, RST=0) Single Cycle Non Burst Mode (On=1, Off=0, RST=0) Single Cycle Burst Mode (On=1, Off=0, RST=0) Override (On=1, Off=0, except CS0, RST=1) Parity Enable for odd CS Parity Enable for even CS					
	Timer	31 16 15 0					
ASI	ADDRESS	reserved Timer Value (RST=Undefined)					
0x 1	0x 0000 0174						
Tir	mer Pre-Load	31 16 15 0					
ASI	ADDRESS	reserved Timer Pre-Load Value (RST=Undefined)					
0x 1	0x 0000 0178	(ns i =uridetinea)					
Source	e/Destination ASI	31 24 23 16 15 8 7 O					
ASI	ADDRESS	Descriptor Pointer Source ASI Destination ASI reserved					
0x 1	0x 0000 0180 DMA0 0x 0000 01A0 DMA1	(RST=Undefined) (RST=Undefined) (RST=Undefined) Source Alternate Space Identifier Destination Alternate Space Identifier					

1. This register is Write Only

C

FUJITSU

So	urce Address	31 2 1 0					
ASI	ADDRESS	DMA Source Address (RST=Undefined)					
0x 1	0x 0000 0184 DMA0 0x 0000 01A4 DMA1	reserved —					
Desti	nation Address	31 2 1 0					
ASI	ADDRESS	DMA Destination Address (RST=Undefined)					
0x 1	0x 0000 0188 DMA0 0x 0000 01A8 DMA1	reserved —					
1	Byte Count	31 0					
ASI	ADDRESS	Byte Count (RST=Undefined)					
0x 1	0x 0000 018C DMA0 0x 0000 01AC DMA1	· · · · · · · · · · · · · · · · · · ·					
Des	criptor Pointer	31 2 1 0					
ASI	ADDRESS	Descriptor Pointer (RST=Undefined)					
0x 1	0x 0000 0190 DMA0 0x 0000 01B0 DMA1	reserved —					
Cha	annel Control	31 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					
ASI	ADDRESS	reserved					
0x 1	0x 0000 0194 DMA0 0x 0000 01B4 DMA1	Priority Channel (Channel 0=0, Channel 1=1, RST=0) Channel Priority (Fixed=0, Round Robin=1, RST=0) Start DMA (Disabled=0, Enabled=1, RST=0) Chaining Mode (Disabled=0, Enabled=1, RST=0) Chaining Wait Function (Disabled=0, Enabled=1, RST=0) Chaining Test (Disabled=0, Enabled=1, RST=0) Chaining Test (Disabled=0, Enabled=1, RST=0) DMA Mode (Flyby=0, Enabled=1, RST=0) DMA Mode (Flyby=0, Flowthrough=1, RST=0) Destination Size (Byte=01, Halfword=10, Word=00, Quadword=11) Source Size (Byte=01, Halfword=10, Word=00, Quadword=11) Destination Addressing (Increment=0, Hold=1, RST=0) Source Addressing (Increment=0, Hold=1, RST=0) External DMA Request (Source=0, Destination=1, RST=0) DMA Request (Internal=0, External=1, RST=0)					
	annel Status	31 9876543210					
ASI	ADDRESS	reserved					
0x 1	0x 0000 0198 DMA0 0x 0000 01B8 DMA1	Channel Disable in Effect (True=1, False=0, RST=0) Error on Chaining Transfer (True=1, False=0, RST=0) Error on Destination Transfer (True=1, False=0, RST=0) Error on Source Transfer (True=1, False=0, RST=0) Chaining Wait (True=1, False=0, RST=0) Chaining Complete (True=1, False=0, RST=0) Terminal Count (True=1, False=0, RST=0) End of Process (True=1, False=0, RST=0)					

FUĴITSU

TLB	RAM ENTRY	31 12 11 10 9 8 7 6 5 3 2 0
ASI	ADDRESS	Physical Page Number
0x 1	0x 0000 0300 ∳ ^{by 8} 0x 0000 0378	Global
TLB	CAM ENTRY	31 12 11 10 9 4 3 2 1 0
ASI	ADDRESS	Virtual Page Number Context Number
0x 1	0x 0000 0304 ∳ ^{by 8} 0x 0000 037C	Fragment Index — Level Bits — Fragment Enable — Global — Global — Global — Fragment Fragment Fragment Enable — Fragment = Fragment
	ITLB RAM	31 12 11 10 9 8 7 6 5 3 2 0
ASI	ADDRESS	Physical Page Number
0x 1	0x 0000 0400	Global Access (No=0, Yes=1, RST=0) Fragment Enable (Disabled=0, Enabled=1, RST=0) Valid Entry (False=0, True=1, RST=Undefined) Cacheable (No=0, Yes=1, RST=0) Reserved Page Referenced (False=0, True=1, RST=0) Access Protection Page Size Mask
	ITLB CAM	31 12 11 10 9 4 3 2 1 0
ASI	ADDRESS	Virtual Page Number Context Number
0x 1	0x 0000 0404	Fragment Index — Level Bits — Fragment Enable — Global — Global — Global — Fragment Enable — Fragment Enable — Global — Fragment Enable — Fragment = Fragment = Fragment = Fragment = Fragment — Fragment = Fragment
Cu	rrent Context	31 87 210
ASI	ADDRESS	Read as 0's Context
0x 1	0x 0000 0408	Read as 0's —
Conte	xt Table Pointer	31 8 7 0
ASI	ADDRESS	Context Table Pointer Read as 0's
0x 1	0x 0000 040C	

C

FUJITSU

•	TLB Control	31 2 1 (
ASI	ADDRESS	reserved					
0x 1	0x 0000 0410						
		Data Modify Trap (Disabled=0, Enabled=1, RST=0) — Data Reference Trap (Disabled=0, Enabled=1, RST=0) — —					
Da	ta Fault Status	31 10 9 8 7 5 4 3 2 1 (
ASI	ADDRESS	reserved					
0x 1	0x1 0000 0414						
		Data Access Parity Error (False=0, True=1, RST=0)					
		Data Bus Access Exception (False=0, True=1, RST=0)					
		Data Access Type (False=0, True=1, RST=0) Data Page First Modify (False=0, True=1, RST=0)					
		Data Page First Modify (False=0, True=1, RS1=0)					
		Data Access Protection Violation (False=0, True=1, RST=0)					
		Privileged Data Access Violation (False=0, True=1, RST=0)					
		Data TLB Miss (False=0, True=1, RST=0)					
Instru	ction Fault Status	31 9876543210					
ASI	ADDRESS	reserved					
0x 1	0x 0000 0418						
		Instruction Access Parity Error (False=0, True=1, RST=0) — Instruction Bus Access Exception (False=0, True=1, RST=0)					
		Instruction Bus Access Exception (Palse=0, True=1, RST=0)					
		Instruction Access Type (False=0, True=1, RST=0)					
		Instruction Access Protection Violation (False=0, True=1, RST=0)					
		Privileged Instruction Access Violation (False=0, True=1, RST=0)					
		Instruction TLB Miss (False=0, True=1, RST=0)					
LB M	ost Recently Used	31 16 15 (
ASI	ADDRESS	reserved Most Recently Used (1 of 16 set)					
0x 1	0x 0000 041C						
TLB D	ata Fault Address	31 10.9 0					
ASI	ADDRESS	TLB Data Fault Address reserved					
0x 1	0x 0000 0420						
nstruc	tionTag Lock Bits	31 (
ASI	ADDRESS	reserved					
0x 2	Bank 1 0x 0000 0000						
	↓ by 8	Entry Lock (Locked=1, Unlocked=0, RST=Undefined)					
	0x 0000 0FF8						
	Bank 2 0x 8000 0000						
	↓ by 8						
	0x 8000 0FF8						

FUJITSU

Data	a Tag Lock Bits	31 0
ASI	ADDRESS	reserved
0x 3	Bank 1 0x 0000 0000 ↓ by 4 0x 0000 03FC Bank 2 0x 8000 0000 ↓ by 4 0x 8000 03FC	Entry Lock (Locked=1, Unlocked=0, RST=Undefined)
Instruction Cache Tag		31 12 11 10 6 5 4 2 1 0
ASI	ADDRESS	ADDRESS TAG [RST=Undefined]
0x C	Bank 1 0x 0000 0000 ↓ by 8 0x 0000 0FF8 Bank 2 0x 8000 0000 ↓ by 8 0x 8000 0FF8	reserved Sub Block Valid (Valid=1, Invalid=0, RST=Undfined) User/Supervisor (User=0, Supervisor=1, RST=Undefined) Least Recently Used (RST=Undefined) Entry Lock (Locked=1, Unlocked=0, RST=Undefined)
Instructi	ion Cache Invalidate	31 2 1 0
ASI	ADDRESS	reserved
0x C	Bank 1 0x 0000 1000 Bank 2 0x 8000 1000	Cache LRU, Lock Bit Clear (Write Only)
Da	ta Cache Tag	31 10 9 6 5 4 2 1 0
ASI	ADDRESS	ADDRESS TAG [RST=Undefined]
0x E	Bank 1 0x 0000 0000 ↓ by 4 0x 0000 03FC Bank 2 0x 8000 0000 ↓ by 4 0x 8000 03FC	Sub Block Valid (Valid=1, Invalid=0, RST=Undefined) User/Supervisor (User=0, Supervisor=1, RST=Undefined) reserved Least Recently Used (RST=Undefined) Entry Lock (Locked=1, Unlocked=0, RST=Undefined)
Data	Cache Invalidate	31 2 1 0
ASI	ADDRESS	reserved
0x E	Bank 1 0x 0001 0000 Bank 2 0x 8001 0000	Cache LRU, Lock Bit Clear (Write Only)

BUS OPERATION

The Bus Interface Unit (BIU) has the logic which allows the MB86932 to interface with the system. The system interface is made up of the address and data buses, the interrupt request bus and various control signals. The BIU is either handling requests for external memory operations, arbitrating for bus access, or idle.

Operation of the BIU

In the case of a write to external memory, the BIU makes use of a write buffer which can hold a one word write transaction. When the BIU receives a request for a write transaction it stores the write data and address in the write buffer allowing the IU to continue operating out of on-chip cache and/or its register file. The BIU then proceeds to complete the write to external memory. In most cases the write buffer will hide external memory latency from the IU. The exceptions are in cases where the write buffer is still filled from a previous transaction or if the subsequent IU cycle results in an instruction cache miss. In these cases, IU execution is held until the write buffer is emptied.

The BIU includes a one stage prefetch buffer for instruction fetches. This buffer is used to fetch the next sequential instruction after an instruction cache miss. The instruction is prefetched only if the BIU does not have a request for a bus transaction from the IU nor is any external device requesting use of the bus. The prefetch buffer operation is suspended if the buffer is full. This occurs if the prefetched instruction is a hit in the instruction cache. The buffer restarts after another instruction prefetch, the exception occurs during an instruction prefetch, the exception is not sent to the IU unless the instruction is actually requested by the IU. The prefetch buffer operates only when the instruction cache is on.

In any cycle the BIU can receive a request for accesses to either or both instruction and/or data memory. If it receives a request for both in the same cycle, it completes the data memory transaction first.

Exception Handling

The external memory system can indicate an exception during a memory operation. Parity errors cause an exception as well. The BIU signals the appropriate data or instruction exception to the IU which will trap accordingly.

As mentioned above, the IU can continue operation after putting the data and address for a store in the write

buffer. If an exception is detected while completing this buffered write, then the BIU indicates a data access exception to the IU.

Any system which needs to recover from this error should store the address and data of such write transactions in hardware. If the system can generate both read and write exceptions, then the system must also provide a status bit which indicates whether the exception was generated on a read or on a write transaction. With access to this information the data access exception service routine can determine the cause of the exception and recover accordingly.

Bus Cycles

Timings 1 through 9 illustrate representative combinations of bus cycles.

Load

Whenever an instruction fetch or a load from data memory has a miss in the cache, the BIU performs a read from external memory.

A read transaction begins with the BIU asserting -AS, to indicate a new bus transaction. The -AS signal is deasserted after one cycle. At the same time the ADR<31:2> and ASI<7:0> bits are driven with the location to be read. The BIU drives the RD/–WR signal high to indicate a read transaction.

The external memory system responds with the read data on pins D<31:0>. It also asserts the -READY signal when the data is ready. For slow memory, the -READY signal can be delayed until data is valid.

A load double operation is treated as back-to-back reads.

Load with Exception

If the external memory system sees a memory exception it can terminate the current memory transaction by asserting the –MEXC and –READY signals. The data on the data bus is ignored by the MB86932.

Store

A write transaction begins with the BIU asserting -AS, to indicate a new bus transaction. The -AS signal is deasserted after one phase. At the same time the ADR<31:2> and ASI<7:0> pins are driven with the location to be written while the D<31:0> pins has corresponding write data. The -BE0-3 pins indicate byte, half-word or word transaction width. The BIU drives the RD/-WR signal low to indicate a write transaction.

FUJITSU

The external memory system responds by asserting the –READY signal when it has stored the data.

A store double operation is treated as back-to-back writes.

Store with Exception

If an access exception occurs on a write, the external memory system can terminate the current memory transaction by asserting the -MEXC and -READY signals. The external memory system is expected to ignore the data on the data bus in this situation.

Atomic Load Store

An atomic load store executes as a load followed by a store with no operation allowed in between. The –LOCK signal is asserted to indicate that the bus is being used for more than one external memory operation.

There is one cycle between the termination of the read and the beginning of the write to provide time for the switching of the data bus drivers.

External Bus Request and Grant

Any external device can request ownership of the bus by asserting the –BREQ signal. The BIU asserts the –BGRNT signal to indicate that it is relinquishing control of the bus and also three-states all of its bus drivers. In the following cycle, the external device can begin its transaction. On completion of its transaction the external device de-asserts the –BREQ signal. The BIU responds by de-asserting the –BGRNT signal in the following cycle.

A separate signal, –PBREQ, is asserted by the processor to indicate to a bus arbiter that it needs the bus back. This allows the bus to be allocated based on demand.

The MB86932 is the default owner of the bus.

8-Bit and 16-Bit Bus Modes


The MB86932 supports chip select zero (CS0 to be mapped into memory that can be either 8, 16, or 32-bits wide). Memory width for CS0 is selected at system reset. Transactions of 8 and 16-bit widths are similar to 32-bit transactions except that -AS is asserted only once at the beginning of the bus cycle and -READY is asserted after each byte or halfword is available. -BE[0:3] indicates the byte or halfword being read or written (see Timing diagrams 7 and 8).


Burst Mode Transactions

For systems that can support burst mode transactions, the MB86932 can be programmed to support 4 word bursts. When burst mode is enabled, –BMREQ is asserted at the beginning of each bus cycle for which a burst access can be done (see timing diagram 9). If the memory system can support a burst for the current bus address, it asserts –BMACK to begin the burst transaction. –BMACK is asserted on the first word of the burst transaction only. –READY is asserted with each word of the burst. Systems that do not support burst mode for the current address should not assert –BMACK (see timing diagram 10). If –BMREQ is not asserted for a transaction the memory should return only one word.


Direct Memory Access


For systems that can support burst mode transactions, the MB86932 can support a number of different DMA modes. (See timing diagrams 12 through 16 for details.






FUĴÎTSU






And the second




ĨTSU


FU


Timing 5. Atomic Operation




FUJITSU













C











ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS¹

Symbol	Rating	Conditions	Min.	Max.	Units
V _{CC}	Supply voltage		-0.3	6	V
VI	Input voltage		-0.3	VCC + 0.3	V
TJ	Operating junction temperature	an a		125	°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other condition above those indicated in the operation section of this specification is not implied. Exposure to Absolute
Maximum Ratings conditions for extended periods may affect device reliability.

Recommended Connections:

- Power and ground connections must be made to multiple V_{CC} and V_{SS} pins. Every MB86930 based circuit board should include power (V_{CC}) and ground (V_{SS} planes for power distribution. Every V_{CC} pin must be connected to the power plane, and every V_{SS} pin must be connected to the ground plane. Pins identified a "N.C." must not be connected in the system.
- Liberal decoupling capacitance should be placed near the MB86930. The processor can cause transient power surges when its numerous output buffers transition, particularly when connected to large capacitive loads.
- 3. Low inductance capacitors and interconnections are recommended for best high frequency electrical performance. Inductance can be reduced by shortening the board traces between the processor and decoupling capacitors as much as possible. Capacitors specifically designed for PGA and QFP packages will offer the lowest possible inductance.
- 4. For reliable operation, alternate bus masters must drive any pins that are three-stated by the MB86930 when it has granted the bus, in particular –LOCK, ADR<31:2>, ASI<7:0>, –BE0-3, D<31:0>, –AS, and RD/–WR must be driven by alternate bus masters. These pins are normally driven by the processor during active and idle bus states and don't require external pullups. N.C. pins must always remain unconnected.

PACKAGE THERMAL CHARACTERISTICS

Symbol	Parameter	Package		Value		Units	
Ø ^{JC}	Thermal resistance junction to case	208 Ceramic QFP 208 Ceramic QFP w/ Heat Sink	2.3 2.9			°C/W	
		••••••••••••••••••••••••••••••••••••••	0 m/s	1 m/s	3 m/s		
Ø _{JA}	Thermal resistance junction to ambient	208 Ceramic QFP 208 Ceramic QFP w/ Heat Sink	27 23	20 15	15 9	°C/W	

DC SPECIFICATIONS³ V_{CC} = 5V \pm 5%

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V _{IL}	Input low voltage		0	-	0.8	V
VIH	Input high voltage (All pins except XTAL1)		2.0	-	V _{CC}	V
	Input high voltage (Pin XTAL1)		2.8	-	V _{cc}	V
V _{OL}	Output low voltage	I _{OL} = 3.2mA	0	-	0.45	V
V _{OH}	Output high voltage	I _{OH} = -0.4mA	2.4	-	V _{CC}	V
I _{LI}	Input leakage current	$V_{IN} = 0 \text{ or } V_{CC}$	-10	-	10	μΑ
I _{LZ}	3-state output leakage current	$V_{OUT} = 0 \text{ or } V_{CC}$	-10	-	10	μΑ
I _{CC}	Operating power supply current	20 MHz	-	-	440	mA
		40 MHz	-	-	570	mA
C _{PIN}	Pin capacitance (All pins except XTAL2)	$V_{CC} = V_I = 0$	-	-	13	pF
	Pin capacitance (Pin XTAL2)	f = 1 MHz	-	-	V _{CC} 0.45 V _{CC} 10 440 570	pF

AC CHARACTERISTICS ^1,2,4 V_{CC} = 5V \pm 5%

	Parameter Description		20 MHz		40 MHz		
Symbol			Min.	Max.	Min.	Max.	Unite
t1	CLKIN period	n ga mini ka ka na ka na ka	50	100	25	100	ns
t2	CLKIN high Time		10		6		ns
t3	CLKIN low time		14		10		ns
t4	CLKIN rise time			4		2	ns
t5	CLKIN fall time			4		2	ns
t6	CLKIN to CLKOUT of	lelay ⁷	0	8	0	7	ns
t7	CLKIN to CLKOUT2	delay ⁷	25	33	13	20	ns
t8	CLKOUT1, CLKOUT	⁻ 2 high time ⁷	0.35xPeriod		0.25xPeriod		ns
t9	CLKOUT1, CLKOUT	2 low time ⁷	0.4xPeriod		0.4xPeriod		ns
t10	CLKOUT1, CLKOUT	⁷ 2 fall time ⁷		3		3	ns
t11	CLKOUT1, CLKOUT	⁷ 2 rise time ⁷		4		3	ns
t12	D<31:0>	Output valid delay		21		16	– ns
		Output hold	2		2		
	ADR<31:2>	Output valid delay		24		20	ns
		Output hold	2		2	·····	
	-BE0-3	Output valid delay		19		16	- ns
		Output hold	2		2		
	ASI<7:0>	Output valid delay		22		17	– ns
		Output hold	2		2		
t13	-CS	Output valid delay		24		20	
		Output hold	2		2		– ns
t14	-SAME_PAGE	Output valid delay		23		20	
		Output hold	2		2		– ns
t15	RD/-WR	Output valid delay		18		15	
		Output hold	2		2		– ns
t16	-LOCK	Output valid delay		19		16	ns
		Output hold	2		2		
t17	–AS	Output valid delay		21		18	
		Output hold	2		2		– ns
t18	-TIMER_OVF	Output valid delay		20		18	1
		Output hold	2		2		– ns
t19	-BGRNT	Output valid delay		20		15	
		Output hold	2		2		– ns

FUJITSU

AC CHARACTERISTICS 1,2,4 V_{CC} = 5V \pm 5%

			20	MHz	40 MHz		
Symbol	Parameter	Description	Min.	Max.	Min.	Max.	Units
t20	-MEXC input setup tir	ne	14		12		ns
t21	-READY input setup t	ime	15		12		ns
t22	D<31:0> input setup t	ime	11		9		ns
t23	-BREQ input setup tir	ne	8		6		ns
t24	IRL<3:0> input setup	time ⁶	6		6		ns
t25	–MEXC input hold time		2		1		ns
t26	-READY input hold tir	ne	2		1		ns
t27	D<31:0> input hold tin	ne	3		2		ns
t28	-BREQ input hold tim	е	3		2		ns
t30	-DREQ0, -DREQ1	Input Setup Time			6	1	ns
		Input hold time	i i		2		
t31	–DACK0, –DACK1	Output valid delay				15	ns
		Output hold			. 2		ns
t32	-EOP0, -EOP1	Input Setup Time			6]	ns
		Input hold time			2		
t33	-EOP0, -EOP1	Output valid delay				18	ns
		Output hold			2		
t34	-BMACK	Input Setup Time			9		ns
		Input hold time			2		
t35	BMREQ	Output valid delay				18	ns
		Output hold			2		
t36	PBREQ	Output valid delay				12	ns
		Output hold			2		

1. Parameters are valid over specified temperature range and supply voltage range unless otherwise noted.

2. All voltage measurements are referenced to ground. All time measurements are referenced at input and output levels of 1.5V. For testing, all inputs swing between 0.4V and 2.4V (Except XTAL1 which swings from 0.4V to 3.0V). Input rise and fall times are 2ns or less.

3. Not more than one output may be shorted at a time for a maximum duration of one second.


4. Timing specifications apply to frequency of operation listed at top of column.


5. All output timings are based on a 50pF load.


7. These specs will be improved in the future.

8. Data bus output driver control is same as for RD/-WR so timing is similar.


FUĴITSU









FUJITSU






Ordering Information: MB86932-20ZF-G




FUJITSU

41





Ordering Info MB86932-40ZF-G (w/ heatsink)



FUJITSU

SPARClite is a trademark of Fujitsu Microelectronics, Inc.

SPARC is a registered trademark of SPARC International based on technology developed by Sun Microsystems, Inc.

All rights reserved. This publication contains information considered proprietary by Fujitsu Limited and Fujitsu Microelectronics, Inc. No part of this document may be copied or reproduced in any form or by any means or transferred to any third party without the prior written consent of Fujitsu Microelectronics, Inc.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Consequently, complete information sufficient for design purposes is not necessarily given.

Fujitsu Limited and its subsidiaries reserve the right to change products or specifications without notice. Fujitsu advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

The information contained in this document does not convey any license under copyrights, patent rights or trademarks claimed and owned by Fujitsu Limited or its subsidiaries. Fujitsu assumes no liability for Fujitsu applications assistance, customer's product design, or infringement of patents arising from use of semiconductor devices in such systems' designs. Nor does Fujitsu warrant or represent that any patent right, copyright, or other intellectual property right of Fujitsu covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Fujitsu Microelectronics, Inc.'s Advanced Products Division's products are not authorized for use in life support devices or systems. Life support devices or systems are device or systems which are:

1. Intended for surgical implant into the human body.

2. Dosigned to support or sustain life; and when properly used according to label instructions, can reasonably be expected to cause significant injury to the user in the event of failure.

The information contained in this document has been carefully checked and is believed to be entirely accurate. However, Fujitsu Limited and Fujitsu Microelectronics, Inc. assume no responsibility for inaccuracies.

This document is published by the marketing department of Fujitsu Microelectronics, Inc., Advanced Products Division, 77 Rio Robles, San Jose, California, U.S.A. 95134-1807.

FUJITSU MICROELECTRONICS, INC. SALES OFFICES

CALIFORNIA

10600 N. DeAnza Blvd., #225 Cupertino, CA 95014 (408) 996-1600

Century Center

2603 Main Street, #510 Irvine, CA 92714 (714) 724-8777

COLORADO

5445 DTC Parkway, #300 Englewood, CO 80111 (303) 740-8880

GEORGIA

3500 Parkway Lane, #210 Norcross, GA 30092 (404) 449-8539

ILLINOIS

One Pierce Place, #1130 West Itasca, IL 60143-3104 (708) 250-8580

MASSACHUSETTS

1000 Winter Street, #2500 Waltham, MA 02154 (617) 487-0029

MINNESOTA

3460 Washington Drive, #209 Eagan, MN 55122-1303 (612) 454-0323

NEW YORK

898 Veterans Memorial Hwy. Building 2, Suite 310 Hauppauge, NY 11788 (516) 582-8700

OREGON

15220 N.W. Greenbrier Pkwy., #360 Beaverton, OR 97006 (503) 690-1909

TEXAS 14785 Preston Rd., #274 Dallas, TX 75240 (214) 233-9394

For further information outside the U.S., please contact:

ASIA

Fujitsu Microelectronics Pacific Asia Ltd. 616-617, Tower B, New Mandarin Plaza, 14 Science Museum Rd., Tsimshatsui East, Kowloon, Hong Kong Tel: 723-0393 • Fax: 721-6555

Fujitsu Limited Semiconductor Marketing Furukawa Sogo Building 6-1 Marunouchi, 2-chome Chiyoda-ku, Tokyo 100, Japan Tel: 03-3216-3211 • Fax: 03-3216-9771

EUROPE

Fujitsu Mikroelektronik GmbH Immeuble le Trident 3-5 voie Félix Eboué 94024 Creteil Cedex, France Tel: 01-45131212 • Fax: 01-45131213

Fujitsu Mikroelektronik GmbH Am Siebenstein 6-10 6072 Dreieich-Buchschlag, Germany Tel: 06103-6900 • Fax: 06103-690122

Fujitsu Mikroelektronik GmbH Carl-Zeiss-Ring 11 8045 Ismaning, Germany Tel: 089-9609440 • Fax: 089-96094422

Fujitsu Mikroelektronik GmbH Am Joachimsberg 10-12 7033 Herrenberg, Germany Tel: 07032-4085 • Fax: 07032-4088 Fujitsu Microelectronics Pacific Asia Ltd. 1906, No. 333 Keelung Rd., Sec. 1, Taipei, 10548, Taiwan, R.O.C. Tel: 02-7576548 • Fax: 02-7576571

Fujitsu Microelectronics PTE Ltd. 51 Bras Basah Rd. Plaza by the Park #06-04/07 Singapore 0718 Tel: 336-1600 • Fax: 336-1609

Fujitsu Microelectronics Italia, S.R.L. Centro Direzionale Milano Fiori Strada 4-Palazzo A/4 20094 Assago (Milano), Italy Tel: 02-8246170/176 • Fax: 02-8246189

Fujitsu Mikroelektronik GmbH Europalaan 26A 5623 LJ Eindhoven, The Netherlands Tel: 040-447440 • Fax: 040-444158

Fujitsu Microelectronics Ltd. Torggatan 8 17154 Solna, Sweden Tel: 08-7646365 • 08-280345

Fujitsu Microelectronics Ltd. Hargrave House Belmont Road Maidenhead Berkshire SL6 6NE, United Kingdom Tel: 0628-76100 • Fax: 0628-781484

FUJITSU MICROELECTRONICS, INC. 77 Rio Robles, San Jose, CA 95134-1807 • 1-800-xxx-xxxx • FAX (408) 943-9293

SLDS932-9301