

DISTRIBUTED BY

Marshall

San Francisco Division

336 Los Coches Street Milpitas, California 95035

Electronics Group
Claude Michael Group
FAX

Million I

www.


(408) 942-4600

(408) 942-4700

(408) 262-1224

1989 Data Book

FUJITSU



- NMOS DRAMs 1
 CMOS DRAMs 2
- MOS Application-Specific RAMs 3
 - MOS RAM Modules 4
 - High-speed CMOS SRAMs
 - Low-Power CMOS SRAMs
- Application-Specific Static Memories
 - NMOS Erasable PROMs
 - CMOS Erasable PROMs
 - CMOS One-Time PROMs 10
 - CMOS EEPROMs 11
 - NMOS Non-Volatile RAMs 12
 - CMOS Mask ROMs 13
 - Quality and Reliability 14
 - Ordering Information 15
 - Sales Information 16

MOS Memory Products

1989 Data Book

Fujitsu Microelectronics, Inc. Integrated Circuits Division

3545 North First Street, San Jose, CA 95134-1804 Phone: (408) 922-9000 FAX: (408) 432-9044

TELEX: 910-338-0190

Copyright@ 1988 Fujitsu Microelectronics, Inc., San Jose, California

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu Microelectronics, Inc. assumes no responsibility for inaccuracies.

The information conveyed in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu Limited, its subsidiaries, or Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu Microelectronics, Inc.

This document is published by the Technical Publications Department, Fujitsu Microelectronics, Inc., 3545 North First Street, San Jose, California, U.S.A. 95134-1804; U.S.A.

Printed in the U.S.A.

Edition 1.0

Contents

Overview	0-1
	Products 0-2
	MOS Memory Products 0-5
Section 1 - NMOS DRAMs	
MB81256-10/-12/-15	262144 x 1-bit Dynamic RAM
MB81256-80	262144 x 1-bit Dynamic RAM
MB81257-10/-12/-15	262144 x 1-bit Dynamic RAM 1-45
MB81257-80	262144 x 1-bit Dynamic RAM 1-69
MB81464-10/-12/-15	65536 x 4-bit Dynamic RAM 1-93
Section 2 - CMOS DRAMs	2-1
MB81C258-10/-12/-15	CMOS 262144 x 1-bit Static Column Dynamic RAM 2-3
MB81C466-10/-12/-15	CMOS 65536 x 4-bit Static Column Dynamic RAM 2-25
	-12 CMOS 1048576 x 1-bit Fast Page Dynamic RAM 2-41
	12 CMOS 1048576 x 1-bit Nibble Dynamic RAM 2-61
MB81C1002-85/-10/-12	CMOS 1048576 x 1-bit Static Column Dynamic RAM 2-81
MB81C1003-85/-10/-12	CMOS 1048576 X 1-bit
	Serial Access Mode Dynamic RAM
MB81C4256-85/-10/-12	CMOS 262144 x 4-bit 2-123
	Fast Page Mode Dynamic RAM
MB81C4257-85/-10/-12	CMOS 262144 x 4-bit Nibble Mode Dynamic RAM 2-147
MB81C4258-85/-10/-12	CMOS 262144 x 4-bit Static Column Dynamic RAM 2-175
MB81C4259-85/-10/-12	CMOS 262144 x 4-bit Serial Access Dynamic RAM 2-199
MB814100-80/-10/-12	CMOS 4194304 X 1-bit
	Fast Page Mode Dynamic RAM
	and the state of t
Section 3 - MOS Application-S	Specific RAMs 3-1
MB81461-12/-15	65536 x 4-bit Dual-Port Dynamic RAM 3-3
MB81461B-12/-15	65536 x 4-bit Dual-Port Dynamic RAM 3-35
MB81C4251-10/-12/-15	262144 x 4-bit Dual Port CMOS Dynamic RAM 3-67
Section 4 - MOS RAM Modules	s
MB85225-12/-15	MOS 262144 x 8-bit 4-3
	Discourie DANA Mandrile
MB85227-10/-12/-15	MOS 262144 x 9-bit
	Dynamic RAM Module
MB85230-10/-12	MOS 1048576 x 8-bit
	Dynamic RAM Module
MB85235-10/-12	1 M x 9-bit Dynamic RAM Module 4-49
MB85240-10/-12	MOS 262144 x 9-bit
	Dynamia PAM Module

Contents (Continued)

Section 4 - M	IOS RAM Modules (Continu	ued)
MB	885402-30/-40	CMOS 16384 W x 16-bit 4-81
		Static RAM Module
MB	885403A-40/-50	CMOS262144 W x 8-bit
		Static RAM Module
MB	885410-30/-40	CMOS 65536 W x 8-bit 4-97
		High Speed Static RAM Module
MB	885414-30/-40	CMOS 16384 W x 32-bit 4-105
		High SpeedStatic RAM Module
MB	385420-40/-50	CMOS 262144 W x 8-bit 4-113
		High SpeedStatic RAM Module
Section 5 - H	ligh-Speed CMOS SRAMs	5–1
		CMOS 16384-bit Static RAM 5-3
	881C67-35/-45/-55 881C68A-25/-30/-35	CMOS 16384-bit Static RAM
	881C69A-25/-30/-35	CMOS 16384-bit Static RAM
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	881C71-45/-55	CMOS 65536-bit Static RAM
	881C71A-25/-35	CMOS 65536-bit Static RAM
	381C74-25/-35	CMOS 65536-bit Static RAM 5-61
	381C75-25/-35	CMOS 65536-bit Static RAM 5-71
	381C78A-35/-45	CMOS 65536-bit Static RAM 5-83
	381C79A-35/-45	CMOS 73728-bit Static RAM 5-97
	382B79-15/-20	CMOS 73728-bit BiCMOS Static RAM 5-111
ME	381C81A-35/-45	CMOS 262144-bit Static RAM 5-121
ME	381C84A-35/-45	CMOS 262144-bit Static RAM 5-133
ME	381C86-55/-70	CMOS 262144-bit Static RAM 4-141
ME	38289-25/-35	CMOS 262144-bit Static RAM 4-149
Section 6 - L	ow-Power CMOS SRAMs	6–1
ME	88464A-80/-10/-15/L/LL	CMOS 65536-bit Static RAM 6-3
	384256-10/-12/-15/L/LL	CMOS 262144-bit Static RAM 6-15
	384256A-70/-10/-12/-15/L/LL	
	3841000-80/-10/L	1-Mbit CMOS Static RAM with Data 6-35
	이 보고 하면 이렇게 꽤 됐다.	Retention
ME	384F256-25	CMOS 262144-bit Static RAM 6-37

Contents (Continued)

Section	7 - Application-Specif	ic Static	Memories		7–
	MB81C79B-35/-45 MB8287-25/-35 MB82T790-20/-25 MB81C51-25/-30 MB8421/22/-90/-12/L MB8431/32/-90/-12/L		CMOS 73728-bit S CMOS 262144-bit S CMOS 73728-bit S CMOS TAG RAM . CMOS 16384-bit D CMOS 16384-bit S	Static RAMtatic RAM	7–1 7–2 7–3 M 7–5
Section	8 - NMOS Erasable PF	ROMs			8-
	MBM2764-20/-25/-30 MBM27128-20/-25/-30 MBM27256-17/-20/-25		65536-bit UV Erasa 131072-bit UV Eras 262144-bit UV Eras	sable ROM	8–1
Section	9 - CMOS Erasable PF	ROMs			9-
Section	MBM27C64-20/-25/-30 MBM27C128-17/-20/-2 MBM27C256A-15/-17/- MBM27C256H-10/-12 MBM27C512-15/-17 MBM27C512-20/-25/-3 MBM27C1000-15/-20/- MBM27C1024-15/-20/- MBM27C1028-15/-20/- MBM27C1028-15/-20/- MBM27C128-15/-20/- MBM27C128-15/-20/- MBM27C128-15/-20/- MBM27C128-15/-20/-	5 20/-25 0 25 25 25 25 PROMs Handling I CMOS 1 CMOS 20		9 131072-bit ROM 9 262144-bit ROM 9 262144-bit ROM 9 524288-bit ROM UV Erasable ROM UV Erasable ROM UV Erasable ROM UV Erasable ROM UV Erasable ROM	9-1 9-2 9-3 9-4 9-5 10- 9-10 9-10
Section	11 - CMOS EEPROMs MBM28C64-25/-35		5536-bit EEPROM		
	MBM28C65-25/-35 MBM28C256	CMOS 6	5536-bit EEPROM 5536-bit EEPROM 2768 x 8-bit EEPROM		11-1
Section	12 - NMOS Non-Volat				
	MBM2212-20/-25	CMOS 1	024-bit Non-Volatile	RAM	12-

Contents (Continued)

Section	13 - CMOS Mask BOM	ls
	MB83256 MB83512 MB831000-15/-20 MB832000 MB834100 MB834000-20/-25 MB834200	CMOS 262144-bit Mask-Programmable ROM 13-3 CMOS 524288-bit Mask-Programmable ROM 13-11 CMOS 1-Mbit Mask-Programmable ROM 13-17 CMOS 2-Mbit Mask-Programmable ROM 13-25 CMOS 4-Mbit Mask-Programmable ROM 13-31 CMOS 4-Mbit Mask-Programmable ROM 13-37 CMOS 4-Mbit Mask-Programmable ROM 13-43
Section		bility 14–1
	Quality Control at Fujitsu Quality Control Flowchart	
Section	15 - Ordering Informa	tion
	Product Marking Ordering Codes	
Section	16 - Sales Information	1 16–1
	Headquarters Locations - Sales Office Locations - Distributors - USA Representatives - USA . Distributors - Canada Representatives - Canad Sales Office Locations - Distributors - Europe Representatives - Europe Sales Office Locations - Distributors - Pacific Asia Representatives - Pacific Representatives - Mexico	16-3 16-45

Overview -

Page

O-3 O-6

Fujitsu's MOS Memory Products Alphanumeric Index of MOS Memory Products

Fujitsu's MOS Memory Products

Introduction

Fujitsu manufactures a wide range of integrated circuits that includes linear products, microprocessors, telecommunications circuits, ASICs, high-speed ECL logic, power components (consisting of both discrete transistors and transistor arrays), and both static and dynamic memories.

The MOS memory product line offers devices for use in a wide range of applications. These memories are manufactured to meet the high standard of quality and reliability that is found in all Fujitsu products.

DRAMs

Fujitsu manufactures a complete family of leading technology dynamic random access memories for the data processing, telecom, and industrial markets. This family consists of the highest density devices currently available with a broad selection of organizations, access modes, and packages.

MOS Application-Specific Memories

Our application-specific memories include a CMOS dual-port RAM that has two separate I/O ports, a CMOS cache buffer RAM that offers a two-byte width data path, and a CMOS TAG RAM that enhances memory performance of cache-based systems.

MOS RAM Modules

Fujitsu manufacturers a complete family of reliable CMOS dynamic and static RAM memory modules for those applications requiring high density and large memory storage capability. Fujitsu's family of memory modules are pin compatible with Jedec standards.

High-speed CMOS SRAMs

Fujitsu's high-speed CMOS static RAMs offer the advantages of low power dissipation, low cost, and high performance. Features includes TTL compatibility and a separate chip select pin that simplifies multipackage systems design.

Fujitsu's MOS Memory Products (Continued)

Application-Specific Static Memories

To address the system needs of cache memory chips, Fujitsu's application-specific memory line includes both cache TAG RAM and high-speed static RAM, as well as port RAMS for multiprocessor systems. Additionally, Fujitsu will be offering control chips for memory transfers between CPU, main, and cache memories.

Low-Power CMOS SRAMs

These low-power static random access memories are ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required. The memories utilize asynchronous circuitry and may be maintained in any state for an indefinite period of time.

NMOS Erasable PROMs

Fujitsu currently offers 64K density EPROMs in NMOS technology to allow our customers with NMOS designs the time to change over to the newer CMOS technology.

CMOS Erasable PROMs

This family includes densities from 64K to 1 Mbit and is suited for applications with extremely low power consumption. The line is available in standard CERDIPs and surface mount packages with windows. New product development is expanding the offering to higher densities and to speeds under 100 ns.

CMOS One-Time PROMs

These products have the programming features of the EPROMS but are much more cost effective since they are not reprogrammable and come in plastic packages. All devices are available in standard DIPs and several are offered in flat packages and leaded chip carriers.

Fujitsu's MOS Memory Products (Continued)

CMOS EEPROMS

These user-programmable, electrically erasable products are used for systems that require in-system reprogrammability. Such applications include digital instrumentation, industrial controls, and systems such as point-of-sale terminals. The features include latched addresses, self-timed write cycles, and write-protect circuitry.

NMOS Non-Volatile RAMs

Fujitsu's NMOS non-volatile RAMs combine a high-speed static RAM with an EEPROM to provide read and write capability together with non-volatile storage. These RAMs are used in systems that require volatile memory that can be change at fast microprocessor speed. The features include an unlimited recall endurance and a 10-year data retention store.

CMOS Mask ROMs

These factory-programmed devices are available in densities from 258K to 48Mbits and are ideal for problem-free designs in high-volume production. These products are not reprogrammable and come in plastic packages. New product development will increase the density offering to 8Mbits and beyond.

Alphanumeric Index of MOS Memory Products

MB81C1000-70/-80/-10/-12 2-41	MB82T790-20/-257-27
MB81C1001-70/-80/-10/-12 2-61	MB8287-25/-35
MB81C1002-85/-10/-12 2-81	MB8289-25/-355-149
MB81C1003-85/-10/-12 2-105	MB831000-15/-203-17
MB81C258-10/-12/-15 2-3	MB832000 13–25
MB81C4251-10/-12/-15 3-67	MB8325613–3
MB81C4256-85/-10/-12 2-123	MB834000-20/-25
MB81C4257-85/-10/-12 2-147	MB834100 13–31
MB81C4258-85/-10/-12 2-175	MB834200
MB81C4259-85/-10/-12 2-199	MB83512 13–11
MB81C466-10/-12/-15 2-25	MB84F256-25 6-37
MB81C51-25/-30 7-39	MB841000-80/-10/L 6-35
MB81C67-35/-45/-55 5-3	MB8421/22/-90/-12/L 7-55
MB81C68A-25/-30/-35 5-15	MB84256-10/-12/-15/L/LL 6-15
MB81C69A-25/-30/-35 5-27	MB84256A-70/-10/-12/-15/L/L 6-25
MB81C71-45/-55 5-39	MB8431/32/-90/-12/L 7-73
MB81C71A-25/-355-49	MB8464A-80/-10/-15/L/LL 6-3
MB81C74-25/-35 5-61	MB85225-12/-15 4-3
MB81C75-25/-35 5-71	MB85227-10/-12/-15 4-17
MB81C78A-35/-45 5-83	MB85230-10/-12 4-31
MB81C79A-35/-45 5-97	MB85235-10/-12 4-49
MB81C79B-35/-45 7-3	MB85240-10/-12 4-65
MB81C81A-35/-45 5-121	MB85402-30/-40
MB81C84A-35/-45 5-133	MB85403A-40/-50 4-89
MB81C86-55/-70 5-141	MB85410-30/-40
MB81256-10/-12/-15 1-3	MB85414-30/-40 4-105
MB81256-80 1-25	MB85420-40/-50 4-113
MB81257-10/-12/-15 1-45	MBM2212-20/-25 12-3
MB81257-801-69	MBM27C1000-15/-20/-25 9-71
MB814100-80/-10/-12 2-225	MBM27C1001-15/-20/-25 9-83
MB81461-12/-15 3-3	MBM27C1024-15/-20/-25 9-95
MB81461B-12/-15 3-35	MBM27C1028-15/-20/-25 9-107
MB81464-10/-12/-15 1-93	MBM27C128-17/-20/-25 9-15
MB82B79-15/-20 5-111	MBM27C128P-25

Alphanumeric Index of MOS Memory Products (Continued)


MBM27C256A-15/-17/-20/-25	5 9–27	MBM27128-20/-25/-30 8-15
MBM27C256AP-25	10–15	MBM27256-17/-20/-25 8-27
MBM27C256H-10/-12	9–37	MBM2764-20/-25/-30 8-3
MBM27C512-15/-17	9–47	
MBM27C512-20/-25/-30	9–59	MBM28C256 11–19
MBM27C512P-25	10–25	MBM28C64-25/-35 11-3
MBM27C64-20/-25/-30	9–3	MBM28C65-25/-3511-11

			Market Market				
						and the second	
			1000				
		sa garin ni.					
		entral responsibility of the					
			and the second				
						의 대명한 보여	
		1.491-381-34					
		and page to the second		450 0	The State of the S		

Section 1 -

NMOS DRAMs

Page	Device	Maximum Access Time(ns)	Capacity	Package Options	Sealing Method
1-3	MB81256-10 MB81256-12 MB81256-15	100 120 150	262144 bits (262144w x 1b)	16-pin Plastic DIP 16-pin Ceramic DIP 16-pin Ceramic DIP 16-pin Plastic ZIP 18-pad Plastic LCC 18-pad Ceramic LCC	
1-25	MB81256-80	80	262144 bits (262144w x 1b)	16-pin Plastic DIP 16-pin Ceramic DIP 16-pin Plastic ZIP 18-pad Plastic LCC	Plastic Metal Plastic Plastic
1-45	MB81257-10 MB81257-12 MB81257-15	100 120 150	262144 bits (262144w x 1b)	16-pin Plastic DIP 16-pin Ceramic DIP 16-pin Ceramic DIP 16-pin Plastic ZIP 18-pad Plastic LCC 18-pad Ceramic LCC	
1–69	MB81257-80	80	262144 bits (262144w x 1b)	16-pin Plastic DIP 16-pin Ceramic DIP 16-pin Plastic ZIP 18-pad Plastic LCC	Plastic Metal Plastic Plastic
1-93	MB81464-10 MB81464-12 MB81464-15	100 120 150	262144 bits (65536w x 4b)	18-pin Plastic DIP 18-pin Ceramic DIP 18-pad Plastic LCC 20-pin Plastic ZIP	Plastic Metal Plastic Plastic





MOS 262144-BIT DYNAMIC RANDOM ACCESS MEMORY

MB 81256-10 MB 81256-12 MB 81256-15

> December 1985 Edition 4.1

262,144-BIT DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 81256 is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permits the MB 81256 to be housed in a standard 16 pin DIP/ZIP and 18 pad LCC. Pin-out conform to the JEDEC approved pin out. Additionally, the MB 81256 offers new functional enhancements that make it more versatile than previous dynamic RAMs. "CAS-before-RAS" refresh provides an on-chip refresh capability. The MB 81256 also features "page mode" which allows high speed random access to up to 512 bits within a same row.

The MB 81256 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply torelance is very wide. All inputs are TTL compatible.

- 262,144 x 1 RAM, 16 pin DIP and ZIP/18 pad LCC
- Silicon-gate, Triple Poly NMOS, single transistor cell
- Row access time.

100 ns max. (MB 81256-10) 120 ns max. (MB 81256-12) 150 ns max. (MB 81256-15)

- Cycle time,
 - 200 ns min. (MB 81256-10) 220 ns min. (MB 81256-12) 260 ns min. (MB 81256-15)
- Page cycle time,

100 ns max. (MB 81256-10) 120 ns max. (MB 81256-12) 145 ns max. (MB 81256-15)

- Single +5V Supply, ±10% tolerance
- Low power.

385 mW max. (MB 81256-10) 358 mW max. (MB 81256-12) 314 mW max. (MB 81256-15)

25 mW max. (standby)

256 refresh cycles every 4ms

- CAS-before-RAS, RAS-only, Hidden refresh capability
- High speed Read-while-Write cycle
- t_{AR}, t_{WCR}, t_{DHR}, t_{RWD}, are eliminated
- Output unlatched at cycle end allows two-dimensional chip select
- Common I/O capability using Early Write operation
- On-chip latches for Addresses and Data-in
- Standard 16-pin Ceramic (Seam Weld)
 DIP (Suffix: -C)

Standard 16-pin Ceramic (Cerdip)

DIP (Suffix: -Z)

Standard 16-pin Plastic

DIP (Suffix: -P)

Standard 18-pad Ceramic

LCC (Suffix: -TV)

Standard 18-pin plastic

LCC (Suffix: -PV) Standard 16-pin Plastic

ZIP (Suffix. -PSZ)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating		Symbol	Value	Unit	
Voltage on any pin relat	tive to V _{SS}	V _{IN} , V _{OUT}	1 to +7	V	
Voltage on V _{CC} supply	relative to V _{SS}	Vcc	-1 to +7	V	
0.	Ceramic	-	-55 to +150	°c	
Storage temperature	Plastic	T _{STG}	-55 to +125		
Power dissipation		PD	1.0	W	
Short circuit output current		_	50	mA	


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PLASTIC PACKAGE
DIP-16P-M03


PLASTIC PACKAGE
LCC-18P-M02

PLASTIC PACKAGE
2IP-16P-M01

DIP-16C-A03: See Page 17
DIP-16C-A04: See Page 18
DIP-16C-C04: See Page 19
LCC-18C-F04: See Page 24



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (TA = 25°C)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance A ₀ to A ₈ , D _{IN}	C _{IN1}		7	pF
Input Capacitance RAS, CAS, WE	C _{IN2}		10	pF
Output Capacitance D _{OUT}	С _{ООТ}		7	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	V _{cc}	4.5	5.0	5.5	V	
Supply Voltage	V _{SS}	, 0	0	0	V	
Input High Voltage, all inputs	V _{IH}	2.4		6.5	V	0°C to +70°C
Input Low Voltage, all inputs	V _{IL}	-2.0		0.8	V	

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

		Symbol				
Parameter :			Min	Тур	Max	Unit
OPERATING CURRENT* Average Power Supply Current (RAS, CAS cycling; t _{RC} = Min.)	MB 81256-10			3.73	70	1 11/12
	MB 81256-12	I _{CC1}			65	mA
	MB 81256-15			3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 -	57	
STANDBY CURRENT Standby Power Supply Current (RAS, CAS=V _{IH})		I _{CC2}			4.5	mA
REFRESH CURRENT 1*	MB 81256-10				60	1 1
Average Power Supply Current (RAS cycling, CAS = V _{IH} ; t _{RC} = Min.)	MB 81256-12	I _{CC3}	1.	3. 3.4 <u>3.</u> 3.3.3.3.4	55	mA
	MB 81256-15				50	
PAGE MODE CURRENT* Average Power Supply Current (RAS = V _{IL} , CAS cycling; t _{PC} = Min.)	MB 81256-10	I _{CC4}			35	mA
	MB 81256-12				30	
	MB 81256-15			13/4	25	
REFRESH CURRENT 2*	MB 81256-10				65	
Average Power Supply Current	MB 81256-12	I _{CC5}				mA
$(\overline{CAS}$ -before- \overline{RAS} ; $t_{RC} = Min.)$	MB 81256-15				55	
INPUT LEAKAGE CURRENT any input ($V_{\rm IN}$ = 0.5.5V, $V_{\rm CC}$ = 5.5V, $V_{\rm SS}$ = 0V, all other pins not und	I _{I(L)}	-10		10	μΑ	
OUTPUT LEAKAGE CURRENT (Data is disabled, $V_{OUT} = 0V$ to 5.5V)			-10		10	μΑ
OUTPUT LEVEL Output Low Voltage (I _{O.L} = 4.2	V _{OL}	i ba		0.4	ν	
OUTPUT LEVEL Output high Voltage (I _{OH} = -5.0 mA)		V _{oh}	2.4	1 V.O 1/2		٧

 $\textbf{NOTE} \quad *: \ \textbf{I}_{CC} \text{ is depended on output loading and cycle rates. Specified values are obtained with the output open.}$

AC CHARACTERISTICS

Parameter NOTES	Symbol	MB 81256-10		MB 81256-12		MB 81256-15		11
raidinetei MOTES		Min	Max	Min	Max	Min	Max	Unit
Time between Refresh	t _{REF}		4		4		4	ms
Random Read/Write Cycle Time	t _{RC}	200		220		260		ns
Read-Write Cycle Time	t _{RWC}	200		220		260		ns
Access Time from RAS 4 6	tRAC		100		120		150	ns
Access Time from CAS 5 6	t _{CAC}	1	50		60		75	ns
Output Buffer Turn off Delay	t _{OFF}	0	25	0	25	0	30	ns
Transition Time	t _T	3	50	3	50	3	50	ns
RAS Precharge Time	t _{RP}	85		90		100		ns
RAS Pulse Width	t _{RAS}	105	100000	120	100000	150	100000	ns
RAS Hold Time	t _{RSH}	55		60		75		ns
CAS Pulse Width	t _{CAS}	55	100000	60	100000	75	100000	ns
CAS Hold Time	^t csH	105		120	in the second	150		ns
RAS to CAS Delay Time	t _{RCD}	20	50	22	60	25	75	ns
CAS to RAS Set Up Time	t _{CRS}	10		10		10	15 74	ns
Row Address Set Up Time	t _{ASR}	0		0		0		ns
Row Address Hold Time	t _{RAH}	10		12		15		ns
Column Address Set Up Time	t _{ASC}	0		0		0		ns
Column Address Hold Time	t _{CAH}	15		20		25		ns
Read Command Set Up Time	t _{RCS}	0		0	7	0		ns
Read Command Hold Time Referenced to CAS	t _{RCH}	0		0	7/	0		ns
Read Command Hold Time Referenced to RAS	t _{RRH}	20		20	3	20		ns
Write Command Set Up Time	t _{wcs}	0.		0		0		ns
Write Command Pulse Width	t _{WP}	15		20	1	25		ns
Write Command Hold Time	t _{WCH}	15		20		25		ns
Write Command to RAS Lead Time	t _{RWL}	35		40		45		ns
Write Command to CAS Lead Time	tcwL	35		40		45		ns
Data In Set Up Time	t _{DS}	0		0	128 .728	0	100000	ns
Data In Hold Time	t _{DH}	15		20		25		ns
CAS to WE Delay 10	t _{CWD}	15		20		25		ns
Refresh Set Up Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCS}	20		20		20		ns
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCH}	20		25		30		ns

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter NOTES	Cumbal	MB 81256-10		MB 81256-12		MB 81256-15		11	
Farameter	NOTES	Symbol	Min	Max	Min	Max	Min	Max	Unit
CAS Precharge Time (CAS-before	e-RAS cycle)	t _{CPR}	20	-	25		30		ns
RAS Precharge to CAS Active Tin (Refresh cycles)	me	t _{RPC}	20		20		20		ns
Page Mode Read/Write Cycle Tim	ne	t _{PC}	100		120		145		ns
Page Mode Read-Write Cycle Tim	ne	t _{PRWC}	100		120		145		ns
Page Mode CAS Precharge Time		t _{CP}	40		50		60		ns
Refresh Counter Test Cycle Time	11	t _{RTC}	330		375	1	430		ns
Refresh Counter Test RAS Pulse	Width 11	t _{TRAS}	230	10000	265	10000	320	10000	ns
Refresh Counter Test CAS Precha	arge Time	t _{CPT}	50		60		70		ns

Notes:

1 An initial pause of 200 µs is required after power-up. And then several cycle (to which any 8 cycle to perform refresh are adequate) are required before proper device operation is achieved.

If internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh cycles are required.


- 2 AC characteristics assume $t_T = 5$ ns.
- V_{IH} (min) and V_{IL} (max) are refrence levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{II} (max.).
- 4 Assumes that $t_{RCD} \le t_{RCD}$ (max.) If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 5 Assumes that $t_{RCD} \ge t_{RCD}$ (max.).
- Measured with a load equivalent to 2 TTL loads and 100 pF.


- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 8 t_{RCD} (min) = t_{RAH} (min) + $2t_T$ (t_T = 5ns) + t_{ASC} (min).
- 9 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- twcs and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle.


If $t_{CWD} \ge t_{CWD}$ (min) the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.


11 Test mode cycle only.

MB 81256-10 FUJITSU MB 81256-12 MB 81256-15














MB 81256-10 FUJITSU MB 81256-12 MB 81256-15














DESCRIPTION

Simple Timing Requirement

The MB 81256 has improved circuitry that eases timing requirements for high speed access operations. The MB 81256 can operate under the condition of t_{RCD} (max) = t_{CAC} thus providing optimal timing for address multiplexing. In addition, the MB 81256 has the minimal hold time of Address (t_{CAH}), $\overline{\text{WE}}$ (t_{WCH}) and D_{IN} (t_{DH}). The MB 81256 provides higher throughput in inter-leaved memory system applications, Fujitsu has made timing requirements that are referenced to RAS nonrestrictive and deleted them from the data sheet, these include tab. twcn, tohn and thwo. As a result, the hold times of the Column Address. D_{IN} and \overline{WE} as well as t_{CWD} (\overline{CAS} to WE Delay) are not ristricted by tach.

Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the MB 81256. Nine row-address bits are established on the input pins (An to A₈) and are latched with the Row Address Strobe (RAS). Nine columnaddress bits are established on the input pins and are latched with the Column Address Strobe (CAS). All row addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-address.

Write Enable:

The read mode or write mode is selected with the WE input. A high on WE selects read mode: low selects write mode. The data input is disable when read mode is selected.

Data input:

Data is written into the MB 81256 during a write or read-write cycle. The later falling edge of WE or CAS is a strobe for the Data In (D_{IN}) register. In a write cycle, if WE is brought low before

CAS, DIN is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle, WE can be delayed after CAS has been low and CAS to WE Delay Time (t_{CWD}) has been satisfied. Thus DIN is strobed by WE, and set-up and hold times are referenced to WE.

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or readwrite cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{BCD} (max) is satisfied, or after t_{CAC} from transition of CAS when the transition occurs after $t_{\mbox{\scriptsize RCD}}$ (max). Data remain valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Fast Read-While-Write cycle

The MB 81256 has a fast read while write cycle which is achieved by precise control of the three-state output buffer as well as by the simplified timings described in the previous section. The output buffer is controlled by the state of WE when CAS goes low. When WE is low during CAS transition to low, the MB 81256 goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. Whereas, when WE goes low after town following CAS transition to low, the MB 81256 goes into the delayed write mode. The output then contains the data from the cell selected and the data from D_{IN} is written into the cell selected. Therefore, a very fast read write cycle $(t_{RWC} = t_{RC})$ is possible with the MB 81256.

Page Mode:

Page-mode operation permits strobing the row-address into the MB 81256 while maintaining RAS at a low throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the falling edge of RAS is saved. Access and cycle times are decreased because the time normally required to strobe a new row address is eliminated

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses (An to Az) at least every 4ms. The MB 81256 offers the following 3 types of refresh.

RAS-only Refresh;

RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low.

Strobing each of 256 row-addresses (Ao to A7) with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation. During RAS-only refresh cycle, either VIH or VIL is permitted to A8.

CAS-before-RAS Refresh:

CAS-before-RAS refreshing available on the MB 81256 offers an alternate refresh method. If CAS is held "low" for the specified period (t_{FCS}) before RAS goes to "low", on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh operation.

Hidden Refresh;

A hidden refresh cycle may takes place while maintaining the latest valid data at the output by extending CAS active time

For the MB 81256 a hidden refresh is a CAS-before-RAS refresh cycle. The internal refresh address counters provide the refresh addresses, as in a normal CAS-before-RAS refresh cycle.

CAS-before-RAS Refresh Counter Test Cvcle:

A special timing sequence using CAS-

before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry.

After the \overline{CAS} -befor- \overline{RAS} refresh operation, if \overline{CAS} goes to high and then goes to low again while \overline{RAS} is held low, the read and write operations are enabled.

This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell address (consisting of a row address (9 bits) and column address (9 bits) to be accessed can be defined as follows:

*A ROW ADDRESS - Bits Ao to A7

are defined by the refresh counter. The bit A_8 is set high internally.


*A COLUMN ADDRESS – All the bits A₀ to A₈ are defined by latching levels on A₀ to A₈ at the second falling edge of CAS.

Suggested CAS-before-RAS Counter Test Procedure

The timing as shown in the CAS-before-RAS Counter Test cycles is used for the following operations:

- (1) Initialize the internal refresh address counter by using eight CASbefore-RAS refresh cycles.
- (2) Throughout the test, use the same

- column address, and keep RA8 high.
- (3) Write "low" to all 256 row address on the same column address by using normal early write cycles.
- (4) Read "low" written in step 3) and check, and simultaneously write "high" to the same address by using internal refresh counter test readwrite cycles. This step is repeated 256 times, with the addresses being generated by internal refresh address counter.
- (5) Read "high" written in step 4) and check by using normal read cycle for all 256 locations.
- (6) Complement the test pattern and repeat step 3), 4) and 5).



Security of the same of the second of the se

TYPICAL CHARACTERISTICS CURVES

Fig. 3 - NORMALIZED ACCESS TIME **vs SUPPLY VOLTAGE**




Fig. 5 - OPERATING CURRENT vs CYCLE RATE




Fig. 7 - OPERATING CURRENT vs AMBIENT TEMPERATURE




Fig. 4 - NORMALIZED ACCESS TIME vs AMBIENT TEMPERAUTRE




Fig. 6 - OPERATING CURRENT




Fig. 8 - STANDBY CURRENT vs SUPPLY VOLTAGE





Fig. 9 – STANDBY CURRENT vs AMBIENT TEMPERATURE


(VCC=5.5V


VCC=5.5V


1

-20 0 20 40 60 80 100
TA, AMBIENT TEMPERATURE (°C)












Fig. 17 — ADDRESS AND DATA INPUT
VOLTAGE vs AMBIENT TEMPERATURE

3.0

V_{CC}=5.0V


V_{IH}(Min.)


V_{IL}(Max.)


1.0

20 40 60 80 100

TA, AMBIENT TEMPERATURE (°C)











Fig. 21 – OUTPUT CURRENT vs OUTPUT VOLTAGE


TA=25°C


Vcc=5.5V

Vcc=4.5V
1 2 3 4 5

Vol., OUTPUT VOLTAGE (V)










PACKAGE DIMENSIONS


Standard 16-pin Ceramic DIP (Suffix: -C)






Standard 16-pin Ceramic DIP (Suffix: -C)







MB 81256-12 FUJITSU MB 81256-15










Standard 16-pin Plastic DIP (Suffix: -P)







Standard 16-pin Plastic ZIP (Suffix: -PSZ)





Standard 18-pad Ceramic LCC (Suffix: -TV)







MOS 262144-BIT DYNAMIC RANDOM ACCESS MEMORY

MB 81256-80

March 1987 Edition 1.0

262,144-BIT DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 81256 is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permits the MB 81256 to be housed in a standard 16 pin DIP/ZIP and 18 pad LCC. Pin-out conform to the JEDEC approved pin out. Additionally, the MB 81256 offers new functional enhancements that make it more versatile than previous dynamic RAMs. "CAS-before RAS" refresh provides an on-chip refresh capability. The MB 81256 also features "page mode" which allows high speed random access to up to 512 bits within a same row.

The MB 81256 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply torelance is very wide, All inputs are TTL compatible.


- 262,144 x 1 RAM, 16 pin DIP and ZIP/18 pad LCC
- Silicon-gate, Triple Poly NMOS, single transistor cell
- Row access time (t_{RAC}), 80ns max. (MB 81256-80)
- Randam cycle time (t_{RC}), 175ns min. (MB 81256-80)
- Page mode cycle time (t_{PC}), 100ns min. (MB 81256-80)
- Single +5V supply, ±10% tolerance
 Lower power,
- 385mW max. (MB 81256-80) 25mW max. (standby)
- 256 refresh cycles every 4ms
- CAS-before-RAS, RAS-only, Hidden refresh capability


- High speed Read-while-Write cycle
- t_{AR}, t_{WCR}, t_{DHR}, t_{RWD}, are eliminated
- Output unlatched at cycle end allows two-dimensional chip select
- Common I/O capability using Early Write operation
- On-chip latches for Addresses and Data-in
- Standard 16-pin Plastic DIP (Suffix: -P)
- Standard 18-pin Plastic LCC (Suffix: -PD)
- Standard 16-pin Plastic ZIP (Suffix: -PSZ)
- Standard 16-pin Ceramic DIP (Suffix: -C)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating		Symbol	Value	Unit
Voltage on any pin relative to V _{SS}		V _{IN} , V _{OUT}	-1 to +7	V
Voltage on V _{CC} supply relative to V _{SS}		V _{CC}	-1 to +7	٧
C	Ceramic		-55 to +150	°c
Storage temperature	Plastic	T _{STG}	-55 to +125	C.
Power dissipation		PD	1.0	W
Short circuit output cur	rent		50	mA


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB 81256-80



CAPACITANCE (TA = 25°C)

Parameter	S	ymbol	Тур	Max	Unit
Input Capacitance A ₀ to A ₈ , D _{IN}		C _{IN1}		7	pF
Input Capacitance RAS, CAS, WE		C _{IN2}		:::10	pF
Output Capacitance D _{OUT}		C _{OUT}	record _{en e} n enwe	7	pF



RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	V _{cc} V _{ss}	4.5 0	5.0 0	5.5 0	V V	
Input High Voltage, all inputs	V _{IH}	2.4		6.5	v	0°C to +70°C
Input Low Voltage, all inputs	VIL	-2.0	*	0.8	v	

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

and the state of t			Value		
Parameter	Symbol	Min	Тур	Max	Unit
OPERATING CURRENT* Average Power Supply Current (RAS, CAS cycling; t _{RC} = Min.) MB 81256	-80 I _{CC1}			70	mA
STANDBY CURRENT Standby Power Supply Current (RAS, CAS = V _{IH})	I _{CC2}		365) 365)	4.5	mA
REFRESH CURRENT 1* Average Power Supply Current (RAS cycling, CAS = V _{IH} ; t _{RC} = Min.) MB 81256	-80 I _{CC3}		1	60	mA
PAGE MODE CURRENT* Average Power Supply Current (RAS = V _{IL} , CAS cycling; t _{PC} = Min.) MB81256-	80 I _{CC4}	- 4.		35	mA
REFRESH CURRENT 2* Average Power Supply Current (CAS-before RAS; t _{RC} = Min.) MB 81256	-80 I _{CC5}			65	mA
INPUT LEAKAGE CURRENT any input $(V_{IN}=0V\ to\ 5.5V,\ V_{CC}=4.5V\ to\ 5.5V,\ V_{SS}=0V,$ all other pins not under test = 0V)	I _{I(L)}	-10		10	μΑ
OUTPUT LEAKAGE CURRENT (Data is disabled, V _{OUT} = 0V to 5.5V)	I _{O(L)}	-10		10	μΑ
OUTPUT LEVEL Output Low Voltage (I _{OL} = 4.2mA)	V _{OL}			0.4	ν
OUTPUT LEVEL Output High Voltage (I _{OH} = -5.0mA)	V _{OH}	2.4			V

NOTE*: I_{CC} is depended on output loading and cycle rates. Specified values are obtained with the output open.



AC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted.) NOTES 1, 2, 3

	Symbol	Val	ue	Unit
Parameter NOTES	Symbol	Min	Max	Unit
Time between Refresh	t _{REF}		4	ms
Random Read/Write Cycle Time	t _{RC}	175		ns
Read-Write Cycle Time	t _{RWC}	180		ns
Access Time from RAS 4 6	tRAC		80	ns
Access Time from CAS 4 6	t _{CAC}		45	ns
Output Buffer Turn off Delay	t _{OFF}	0	25	ns
Transition Time	t _T	3	50	ns
RAS Precharge Time	t _{RP}	80		ns
RAS Pulse Width	t _{RAS}	85	100000	ns
RAS Hold Time	t _{RSH}	50	Parameter (ns
CAS Pulse Width	t _{CAS}	50	100000	ns
CAS Hold Time	t _{CSH}	85		ns
RAS to CAS Delay Time 7 8	tRCD	20	35	ns
CAS to RAS Set Up Time	t _{CRS}	10		ns
Row Address Set Up Time	tasa	0		ns
Row Address Hold Time	t _{RAH}	10		ns
Column Address Set Up Time	t _{ASC}	0		ns
Column Address Hold Time	t _{CAH}	15		ns
Read Command Set Up Time	tRCS	0		ns
Read Command Hold Time Referenced to CAS	t _{RCH}	О		ns
Read Command Hold Time Referenced to RAS	t _{RRH}	20		ns
Write Command Set Up Time	twcs	0		ns
Write Command Pulse Width	t _{WP}	15		ns
Write Command Hold Time	twch	15		ns
Write Command to RAS Lead Time	t _{RWL}	35		ns
Write Command to CAS Lead Time	t _{CWL}	35		ns
Data In Set Up Time	t _{DS}	0		ns
Data In Hold Time	tон	15	Agging a to a fill	ns
CAS to WE Delay	t _{CWD}	15		ns
Refresh Set Up Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCS}	20		ns
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCH}	20		ns

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

	Completed	Va	lue		
Parameter NOTES	Symbol	Min	Max	Unit	
CAS Precharge Time (CAS-before-RAS cycle)	t _{CPR}	20		ns	
RAS Precharge to CAS Active Time (Refresh cycles)	t _{RPC}	20		ns	
Page Mode Read/Write Cycle Time	t _{PC}	100		ns	
Page Mode Read-Write Cycle Time	t _{PRWC}	100		ns	
Page Mode CAS Precharge Time	t _{CP}	40	1,44	ns	
Refresh Counter Test Cycle Time	t _{RTC}	330		ns	
Refresh Counter Test RAS Pulse Width	t _{TRAS}	230	10000	ns	
Refresh Counter Test CAS Precharge Time	t _{CPT}	50		ns	


Notes:


- An initial pause of 200 µs is required after power-up. And then several cycle (to which any 8 cycle to perform refresh are adequate) are required before proper device operation is achieved.
 - If internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh cycles are required.
- 2 AC characteristics assume $t_T = 5$ ns.
- 3 V_{IH} (min) and V_{IL} (max) are refrence levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max.).
- 4 Assumes that $t_{RCD} \le t_{RCD}$ (max.) If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 5 Assumes that $t_{RCD} \ge t_{RCD}$ (max.).
- Measured with a load equivalent to 2 TTL loads and 100 pF.

- 7 Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 8 t_{RCD} (min) = t_{RAH} (min) + $2t_T$ (t_T = 5ns) + t_{ASC} (min).
- 9 Either t_{BBH} or t_{BCH} must be satisfied for a read cycle.
- twcs and t_{cwD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle.


If $t_{CWD} \ge t_{CWD}$ (min) the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.


11 Test mode cycle only.





























DESCRIPTION

Simple Timing Requirement

The MB 81256 has improved circuitry that eases timing requirements for high speed access operations. The MB 81256 can operate under the condition of t_{RCD} (max) = t_{CAC} thus providing optimal timing for address multiplexing. In addition, the MB 81256 has the minimal hold time of Address (t_{CAH}), WE (twch) and DIN (tDH). The MB 81256 provides higher throughput in inter-leaved memory system applications. Fujitsu has made timing requirements that are referenced to RAS nonrestrictive and deleted them from the data sheet, these include tAR, twcn, tohn and thwo. As a result, the hold times of the Column Address. DIN and WE as well as town (CAS to WE Delay) are not ristricted by tRCD.

Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the MB 81256. Nine row-address bits are established on the input pins (An to Ao) and are latched with the Row Address Strobe (RAS). Nine columnaddress bits are established on the input pins and are latched with the Column Address Strobe (CAS). All row addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-address.

Write Enable:

The read mode or write mode is selected with the \overline{WE} input. A high on \overline{WE} selects read mode; low selects write mode. The data input is disable when read mode is selected.

Data input:

Data is written into the MB 81256 during a write or read-write cycle. The later falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data \underline{In} (D_{IN}) register. In a write cycle, if \overline{WE} is brought low before

 $\overline{\text{CAS}}$, D_{IN} is strobed by $\overline{\text{CAS}}$, and the set-up and hold times are referenced to $\overline{\text{CAS}}$. In a read-write cycle, $\overline{\text{WE}}$ can be delayed after $\overline{\text{CAS}}$ has been low and $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time (t_{CWD}) has been satisfied. Thus D_{IN} is strobed by $\overline{\text{WE}}$, and set-up and hold times are referenced to $\overline{\text{WE}}$.

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or read-write cycle, the output is valid after t_{RAC} from transition of RAS when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of CAS when the transition occurs after t_{RCD} (max). Data remain valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Fast Read-While-Write cycle

The MB 81256 has a fast read while write cycle which is achieved by precise control of the three-state output buffer as well as by the simplified timings described in the previous section. The output buffer is controlled by the state of WE when CAS goes low. When WE is low during CAS transition to low, the MB 81256 goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. Whereas, when WE goes low after t_{CWD} following CAS transition to low, the MB 81256 goes into the delayed write mode. The output then contains the data from the cell selected and the data from DIN is written into the cell selected. Therefore, a very fast read write cycle is possible with the MB 81256.

Page Mode:

Page-mode operation permits strobing the row-address into the MB 81256 while maintaining RAS at a low throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the

falling edge of RAS is saved. Access and cycle times are decreased because the time normally required to strobe a new row address is eliminated.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses (A_0 to A_7) at least every 4ms. The MB 81256 offers the following 3 types of refresh.

RAS-only Refresh;

RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low.

Strobing each of 256 row-addresses (A_0 to A_7) with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation. During RAS-only refresh cycle, either V_{IH} or V_{II} is permitted to A_B .

CAS-before-RAS Refresh;

CAS-before-RAS refreshing available on the MB 81256 offers an alternate refresh method. If CAS is held "low" for the specified period (t_{FCS}) before RAS goes to "low", on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh operation.

Hidden Refresh;

A hidden refresh cycle may takes place while maintaining the latest valid data at the output by extending CAS active time.

For the MB 81256 a hidden refresh is a CAS-before-RAS refresh cycle. The internal refresh address counters provide the refresh addresses, as in a normal CAS-before-RAS refresh cycle.

CAS-before-RAS Refresh Counter Test Cycle:

A special timing sequence using CAS-

before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry.

After the CAS-befor-RAS refresh operation, if CAS goes to high and then goes to low again while RAS is held low, the read and write operations are enabled.

This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell address (consisting of a row address (9 bits) and column address (9 bits) to be accessed can be defined as follows:

*A ROW ADDRESS - Bits An to A7


- are defined by the refresh counter. The bit A₈ is set high internally.
- *A COLUMN ADDRESS All the bits A₀ to A₈ are defined by latching levels on A₀ to A₈ at the second falling edge of CAS.

Suggested CAS-before-RAS Counter Test Procedure

The timing as shown in the CAS-before-RAS Counter Test cycles is used for the following operations:

- (1) Initialize the internal refresh address counter by using eight CASbefore-RAS refresh cycles.
- (2) Throughout the test, use the same

- column address, and keep RA8 high.
- (3) Write "low" to all 256 row address on the same column address by using normal early write cycles.
- (4) Read "low" written in step 3) and check, and simultaneously write "high" to the same address by using internal refresh counter test readwrite cycles. This step is repeated 256 times, with the addresses being generated by internal refresh address counter.
- (5) Read "high" written in step 4) and check by using normal read cycle for all 256 locations.
- (6) Complement the test pattern and repeat step 3), 4) and 5).



TYPICAL CHARACTERISTICS CURVES

Fig. 3 - NORMALIZED ACCESS TIME




Fig. 4 — NORMALIZED ACCESS TIME vs AMBIENT TEMPERAUTRE




Fig. 5 - OPERATING CURRENT vs CYCLE RATE




Fig. 6 - OPERATING CURRENT




Fig. 7 - OPERATING CURRENT **VS AMBIENT TEMPERATURE**







Fig. 8 - STANDBY CURRENT vs SUPPLY VOLTAGE








40 60 80


TA, AMBIENT TEMPERATURE (°C)




































MB 81256-80





































Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others, Fujitsu Limited reserves the right to change device specifications.



MOS 262144-BIT DYNAMIC RANDOM ACCESS MEMORY

MB 81257-10 MB 81257-12 MB 81257-15

> September 1985 Edition 4.0

262,144-BIT DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 81257 is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MB 81257 to be housed in a standard 16 pin DIP/ZIP and 18 pad LCC. Pin-outs conform to the JEDEC approved pin out. Additionally, the MB 81257 offers new functional enhancements that make it more versatile than previous dynamic RAMs. "CAS-before-RAS" refresh provides an on-chip refresh capability that is an upward compatible version of MB 8266A. The MB 81257 also features "Nibble Mode" which allows high speed serial access to up to 4 bits of data.

The MB 81257 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are non-critical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

- 262,144 x 1 RAM, 16 pin DIP and ZIP/18 pad LCC
- Silicon-gate, Triple Poly NMOS, single transistor cell
- Row access time,

100 ns max. (MB 81257-10) 120 ns max. (MB 81257-12) 150 ns max. (MB 81257-15)

Cycle time,

200 ns min. (MB 81257-10) 220 ns min. (MB 81257-12) 260 ns min. (MB 81257-15)

Nibble cycle time,

45 ns max. (MB 81257-10) 50 ns max. (MB 81257-12) 60 ns max. (MB 81257-15)

Single +5V Supply, ±10% tolerance

Low power,

385 mW max. (MB 81257-10) 358 mW max. (MB 81257-12) 314 mW max. (MB 81257-15) 25 mW max. (standby)

256 refresh cycles every 4ms

- CAS-before-RAS, RAS-only, Hidden refresh capability
- High speed Read-white-Write cycle
- t_{AR}, t_{WCR}, t_{DHR}, t_{RWD} are eliminated
- Output unlatched at cycle end allows two-dimensional chip select
- Common I/O capability using Early Write operation
- On-chip latches for Addresses and Data-in
- Standard 16-pin Ceramic (Seam Weld)
 DIP (Suffix:-C)
 Standard 16-pin Ceramic (Cerdip)
 DIP (Suffix: -Z)

Standard 16-pin Plastic DIP (Suffix: -P)

Standard 18-pad Ceramic


LCC (Suffix: -TV)
Standard 18-pin Plastic
LCC (Suffix: -PV)


Standard 16-pin Plastic ZIP (Suffix: -PSZ)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating		Symbol	Value	Unit
Voltage on any pin relative to V _{SS}		VIN, VOUT	-1 to +7	٧
Voltage on V _{CC} supply relative to V _{SS}		V _{CC}	-1 to +7	V
Storage temperature	Ceramic		-55 to +150	°C
Storage temperature	Plastic	T _{STG}	-55 to +125	C
Power dissipation		PD	1.0	W
Short circuit output cur	rent	_	50	mA


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB 81257-10 FUJITSU MB 81257-12 MB 81257-15



CAPACITANCE (T_A = 25°C)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance A ₀ to A ₈ , D _{IN}	C _{IN1}		7	pF
Input Capacitance RAS, CAS, WE	C _{IN2}		8	pF
Output Capacitance D _{OUT}	C _{OUT}	urdsamil vije i	7	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	V _{cc}	4.5	5.0	5.5	V .	
Supply Voltage	V _{SS}	0	0	0	٧	
Input High Voltage, all inputs	V _{IH}	2.4		6.5	V	0°C to +70°C
Input Low Voltage, all inputs	V _{IL}	-2.0		0.8	V	

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

			100	Value		
Parameter	en in de la companya	Symbol	Min	Тур	Max	Unit
OPERATING CURRENT*	MB 81257-10	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			70	
Average Power Supply Current	MB 81257-12	I _{CC1}			65	mA
(RAS, CAS cycling; t _{RC} = Min.)	MB 81257-15	- 71			57	
STANDBY CURRENT						
Standby Power Supply Current		I _{CC2}	'		4.5	mA
$(\overline{RAS}, \overline{CAS} = V_{1H})$		194 194 214 194				
REFRESH CURRENT 1*	MB 81257-10				60	
Average Power Supply Current	MB 81257-12	Iccs			55	mA
$(\overline{RAS} \text{ cycling}, \overline{CAS} = V_{IH}; t_{RC} = Min.)$	MB 81257-15				50	1.
NIBBLE MODE CURRENT*	MB 81257-10			1 1	22	
Average Power Supply Current	MB 81257-12	I _{CC4}			20	mA
$(\overline{RAS} = V_{IL}, \overline{CAS} \text{ cycling; } t_{NC} = Min.)$	MB 81257-15				18	
REFRESH CURRENT 2*	MB 81257-10				65	,
Average Power Supply Current	MB 81257-12	I _{CC5}			60	mA
(CAS-before-RAS; t _{RC} = Min.)	MB 81257-15				55	
INPUT LEAKAGE CURRENT any input		1				
$(V_{IN} = 0V \text{ to } 5.5V, V_{CC} = 5.5V, V_{SS} = 0V, \text{ all or}$	ther pins	I _{I(L)}	-10		10	μΑ
not under test = 0V)				-	1	
OUTPUT LEAKAGE CURRENT						r r (1,190)
(Data is disabled, $V_{OUT} = 0V$ to 5.5V)	, , , , ,	IO(L)	-10		10	μΑ
OUTPUT LEVEL Output Low Voltage		VoL			0.4	v
$(I_{OL} = 4.2 \text{ mA})$		*OL	L		J.,	3:43
OUTPUT LEVEL Output high Voltage		V	2.4			٧
$(I_{OH} = -5.0 \text{ mA})$		V _{OH}	2.4	4, 1		y 1.8435.601

NOTE *: I_{CC} is depended on output loading and cycle rates. Specified values are obtained with the output open.

MB 81257-10 FUJITSU MB 81257-12 MB 81257-15

AC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted.) NOTES 1,2,3

		MB 8	1257-10	MB 8	1257-12	MB 8	1257-15	l late
Parameter NOTES	Symbol	Min	Max	Min	Max	Min	Max	Uni
Time between Refresh	t _{REF}		4	F.	4		4	ms
Random Read/Write Cycle time	t _{RC}	200		220		260		ns
Read-Write Cycle Time	t _{RWC}	200		220		260		ns
Access Time from RAS 4 6	tRAC		100		120		150	ns
Access Time from CAS 5 6	t _{CAC}		50		60		75	ns
Output Buffer Turn off Delay	t _{OFF}	0	25	0	25	0	30	ns
Transition Time	t _T	3	50	3	50	3	50	ns
RAS Precharge Time	t _{RP}	85		90		100		ns
RAS Pulse Width	t _{RAS}	105	100000	120	100000	150	100000	ns
RAS Hold Time	t _{RSH}	55		60		75		ns
CAS Pulse width	t _{CAS}	55	100000	60	100000	75	100000	ns
CAS Hold Time	t _{CSH}	105	1 30 T	120		150		ns
RAS to CAS Delay Time	t _{RCD}	20	50	22	60	25	75	ns
CAS to RAS Set Up Time	t _{CRS}	10		10		10		ns
Row Address Set Up Time	t _{ASR}	0		0		0		ns
Row Address Hold Time	t _{RAH}	10		12	Mary.	15		ns
Column Address Set Up Time	t _{ASC}	0		0		0		ns
Column Address Hold Time	t _{CAH}	15		20		25		ns
Read Command Set Up Time	t _{RCS}	0		0		0		ns
Read Command Hold Time Referenced to CAS	t _{BCH}	0		0	1 1 1 1 1 1 1	0	2000	ns
Read Command Hold Time Referenced to RAS	t _{RRH}	20		20		20		ns
Write Command Set Up Time 10	t _{wcs}	0		0		0		ns
Write Command Pulse Width	t _{we}	15		20		25		ns
Write Command Hold Time	t _{wch}	15	5 J.	20		25		ns
Write Command to RAS Lead Time	t _{RWL}	35		40		45	g in declarat	ns
Write Command to CAS Lead Time	t _{CWL}	20		30		25		ns
Data In Set Up Time	t _{DS}	0		0		0	100	ns
Data In Hold Time	t _{DH}	15		20	1000	25		ns
CAS to WE Delay	t _{CWD}	15		20		25		ns
Refresh Set Up Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCS}	20		20		20		ns
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCH}	20		25	ale de se	30		ns

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

		MB 81	257-10	MB 81	257-12	MB 81	257-15	Unit
Parameter NOTES	Symbol	Min	Max	Min	Max	Min	Max	Oint
CAS Precharge Time (CAS-before-RAS cycle)	t _{CPR}	20		25		30		ns
RAS Precharge to CAS Active Time (Refresh cycles)	t _{RPC}	20		20		20		ns
Nibble Mode Read/Write Cycle Time	tNC	45		50		60		ns
Nibble Mode Read-Write Cycle Time	t _{NRWC}	45		50		60		ns
Nibble Mode Access Time	tNCAC		20		25		30	ns
Nibble Mode CAS Pulse Width	t _{NCAS}	20		25		30		ns
Nibble Mode CAS Precharge Time	t _{NCP}	15		. 15		20		ns
Nibble Mode Read RAS Hold Time	t _{NRRSH}	20		25		30		ns
Nibble Mode Write RAS Hold Time	t _{NWRSH}	35		40		45		
Nibble Mode CAS Hold Time Referenced to RAS	t _{RNH}	20	0.00	20		20		ns
Refresh Counter Test Cycle Time	tRTC	330		375		430		ns
Refresh Counter Test RAS Pulse Width	tTRAS	230	10000	265	10000	320	10000	ns
Refresh Counter Test CAS Precharge Time	t _{CPT}	50		60		70		ns

Notes:

- An initial pause of 200 µs is required after power up. And then several cycles (to which any 8 cycles to perform refresh are adequate) are required before proper device operation is achieved.
 - If internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh cycles are required.

 AC characteristics assume t_T = 5 ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max.).
- Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 5 Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 6 Measured with a load equivalent to 2 TTL loads and 100 pF.


- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is con-
- trolled exclusively by t_{CAC}.


 1 t_{RCD} (min) = t_{RAH} (min) + 2t_T (t_T=5ns) + t_{ASC} (min)


 2 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.


 10 t_{WCS} and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle. If t_{CWD} ≥ t_{CWD} (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.
- 11 Test mode cycle only.

MB 81257-10 FUJITSU MB 81257-12 MB 81257-15













FUJITSU MB 81257-10 FUJITSU MB 81257-12 MB 81257-15











MB 81257-10 FUJITSU MB 81257-12 MB 81257-15





DESCRIPTION

Simple Timing Requirement

The MB 81257 has improved circuitry that eases timing requirements for high speed access operations. The MB 81257 can operate under the condition of t_{RCD} (max) = t_{CAC} thus providing optimal timing for address multiplexing. In addition, the MB 81257 has the minimal hold times of Address (t_{CAH}), $\overline{\text{WE}}$ (t_{WCH}) and D_{IN} (t_{DH}). The MB 81257 provides higher throughput in inter-leaved memory system applications. Fujitsu has made timing requirement that are referenced to RAS non-restrictive and deleted them from the data sheet. These include $t_{\Delta B}$, twcn, tohn and thwo. As a result, the hold times of the Column Address. DIN and WE as well as town (CAS to WE Delay) are not ristricted by t_{BCD}.

Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the MB 81257. Nine row-address bits are established on the input pins (An to A_B) and are latched with the Row Address Strobe (RAS), Nine columnaddress bits are established on the input pins and are latched with the Column Address Strobe (CAS). All row addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the WE input. A high on WE selects read mode, low selects write mode. The data input is disabled when read mode is selected.

Data Input:

Data is written into the MB 81257 during a write or read-write cycle. The later falling edge of WE or CAS is a strobe for the Data In (D_{IN}) register. In a write cycle, if WE is brought low

before CAS, DIN is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle. WE can be delayed after CAS has been low and CAS to WE Delay Time (town) has been satisfied. Thus D_{IN} is strobed by WE, and set-up and hold times are referenced to WE.

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or readwrite cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of CAS when the transition occurs after $t_{\mbox{\scriptsize RCD}}$ (max.) Data remain valid until CAS is returned to a high level. In a write cycle, the identical sequence occurs, but data is not valid.

Fast Read-While-Write cycle

The MB 81257 has a fast read while write cycle which is achieved by precise control of the three-state output buffer as well as by the simplified timings, described in the previous section. The output buffer is controlled by the sate of WE when CAS goes low. When WE is low during CAS transition to low, the MB 81257 goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. Whereas, when WE goes low after t_{CWD} following CAS transition to low, the MB 81257 goes into the delayed write mode. The output then contains the data from the cell selected and the data from DIN is written into the cell selected. Therefore, a very fast read write cycle (tawc = t_{RC}) is possible with the MB 81257.

Nibble Mode:

Nibble mode allows high speed serial read, write or read-modify-write access of 2, 3 or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 8 row addresses and the 8 column addresses. The 2 bits of addresses (CA₈, RA₈) are

used to select 1 of the 4 nibble bits for initial access. After the first bit is accessed by normal mode, the remaining nibble bits may be accessed by toggling CAS high then low while RAS remains low. Toggling CAS causes RA₈ and CA₈ to be incremented internally while all other address bits are held constant and makes the next nibble bit available for access, (See Table 1),

If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation is executed again on subsequent access, the new data will be written into the selected cell loca-

In nibble mode, the three-state control of the DOUT pin is determined by the first normal access cycle.

The data output is controlled only by the WE state referenced at the CAS negative transition of the normal cycle (first nibble bit). That is, when twcs> twcs (min) is met, the data output will remain high impedance state throughout the succeeding nibble cycle regardless of the WE state. Whereas, when town > t_{CWD} (min) is met, the data output will contain data from the cell selected during the succeeding nibble cycle regardless of the WE state. The write operation is done during the period in which the WE and CAS clocks are low. Therefore, the write operation can be performed bit by bit during each nibble operation regardless of timing conditions of WE (twcs and tcwp) during the normal cycle (first nibble bit). See Fig. 2.

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses $(A_0 \text{ to } A_7)$ at least every 4 ms.

The MB 81257 offers the following 3 types of refresh.

RAS-only Refresh;

The RAS only refresh aboids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each

MB 81257-10 FUJITSU MB 81257-12 MB 81257-15

of 256 row-addresses (A_0 to A_7) with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation. During RAS-only refresh cycle, either V_{IH} or V_{IL} is permitted to A_B .

CAS-before-RAS Refresh;

CAS-before-RAS refreshing available on the MB 81257 offers an alternate refresh method. If CAS is held low for the specified period (t_{FCS}) before RAS goes to low, on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh operation.

Hidden Refresh;

A hidden refresh cycle may takes place while maintaining latest valid data at the output by extending the CAS active time. For the MB 81257, a hidden refresh cycle is CAS-before-RAS refresh.

The internal refresh address counters provide the refresh addresses, as in a normal CAS-before-RAS refresh cycle.

CAS-before-RAS Refresh Counter Test Cycle:

A special timing sequence using CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of CAS-before-RAS refresh activated circuitry. After the CAS-before-RAS refresh operation, if CAS goes to high and goes to low again while RAS is held low, the read and write operation are enabled. This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell address, consisting of a row address (9 bits) and a column address (9 bits), to be accessed can be defined as follows:

- *A ROW ADDRESS Bits A₀ to A₇ are defined by the refresh counter. The bit A₈ is set high internally.
- *A COLUMN ADDRESS All the bits A₀ to A₈ are defined by latching levels on A₀ to A₈ at the second falling edge of CAS.


Suggested CAS-before-RAS Counter Test Procedure

The timing, as shown in the CAS-before-RAS Counter Test Cycle, is used for the following operations:

- Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.
- 2) Throughout the test, use the same column address, and keep RA8 high.
- Write "low" to all 256 row address on the same column address by using normal early write cycles.
- 4) Read "low" written in step 3) and check, and simultaneously write "high" to the same address by using internal refresh counter test readwrite cycles. This step is repeated 256 times, with the addresses being generated by internal refresh address counter.
- Read "high" written in step 4) and check by using normal read cycle for all 256 locations.
- 6) Complement the test pattern and repeat step 3), 4) and 5).

Table 1 - NIBBLE MODE ADDRESS SEQUENCE EXAMPLE


SEQUENCE	NIBBLE BIT	RAg	ROW ADDRESS	CA ₈	COLUMN ADDRESS	
RAS/CAS (normal mode)	1	0	10101010	0	10101010	input addresses
toggle CAS (nibble mode)	2	1	10101010	0	10101010	
toggle CAS (nibble mode)	3	0	10101010	1	10101010 }	generated internally
toggle CAS (nibble mode)	4	1	10101010	1	10101010	
toggle CAS (nibble mode)		0	10101010	0	10101010	sequence repeats



FUJITSU MB 81257-10 MB 81257-12 MB 81257-15

Table-2 FUNCTIONAL TRUTH TABLE

RAS	CAS	WE	D _{IN}	D _{OUT}	Read	Write	Refresh	Note
Н	Н	Don't Care	Don't Care	High-Z	No	No	No	Standby
L	L	н	Don't Care	Valid Data	Yes	No	Yes	Read
L	L	L A	Valid Data	High-Z	No	Yes	Yes	Early Write t _{WCS} ≧t _{WCS} (min)
L	L	L	Valid Data	Valid Data	Yes	Yes	Yes	Delayed Write or Read-Write $(t_{WCS} \le t_{WCS} \text{ (min) or } t_{CWD} \ge t_{CWD} \text{ (min))}$
L	н	Don't Care	Don't Care	High-Z	No	No	Yes	RAS-only Refresh
L	L	Don't Care	Don't Care	Valid Data	No	No	Yes	CAS-before-RAS Refresh Valid data selected at previous Read or Read-Write cycle is held.
Н	L	Don't Care	Don't Care	High-Z	No	No	No	CAS disturb.



TYPICAL CHARACTERISTICS CURVES

Fig. 4 - NORMALIZED ACCESS TIME vs SUPPLY VOLTAGE




Fig. 6 - OPERATING CURRENT




Fig. 8 — OPERATING CURRENT vs AMBIENT TEMPERATURE




Fig. 5 — NORMALIZED ACCESS TIME vs AMBIENT TEMPERAUTRE




Fig. 7 - OPERATING CURRENT





Fig. 9 - STANDBY CURRENT



MB 81257-10 FUJITSU MB 81257-12 MB 81257-15

Fig. 10 - STANDBY CURRENT **VS AMBIENT TEMPERATURE**




Fig. 12 - REFRESH CURRENT 1 **VS SUPPLY VOLTAGE**




Fig. 14 - NIBBLE MODE CURRENT vs SUPPLY VOLTAGE




Fig. 11 - REFRESH CURRENT 1 vs CYCLE RATE




Fig. 13 - NIBBLE MODE CURRENT





Fig. 15 - REFRESH CURRENT 2






Fig. 18 – ADDRESS AND DATA INPUT
VOLTAGE vs AMBIENT TEMPERATURE

3.0

V_{CC}=5.0V

V_{IH}(Min.)

1.0


V_{IL}(Max.)


1.0


-20 0 20 40 60 80 100


TA, AMBIENT TEMPERATURE (°C)

VIH AND VIL, ADDRESS AND DATA









MB 81257-10 FUJITSU MB 81257-12 MB 81257-15


Fig. 22 — OUTPUT CURRENT vs OUTPUT VOLTAGE


TA=25°C


Vcc=4.5V
150

1 2 3 4 5

Vol., OUTPUT VOLTAGE (V)









MB 81257-10 MB 81257-12 FUJITSU MB 81257-15


PACKAGE DIMENSIONS


Standard 16-pin Ceramic DIP (Suffix: -C)







Standard 16-pin Ceramic DIP (Suffix: -C)















Standard 16-pin Plastic DIP (Suffix: -P)







Standard 16-Pin Plastic ZIP(Suffix: -PSZ)





Standard 18-pin Ceramic LCC (Suffix: -TV)





Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.



MOS 262144-BIT DYNAMIC RANDOM ACCESS MEMORY

MB 81257-80

March 1987 Edition 1.0

262,144-BIT DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 81257 is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MB 81257 to be housed in a standard 16 pin DIP/ZIP and 18 pad LCC. Pin-outs conform to the JEDEC approved pin out. Additionally, the MB 81257 offers new functional enhancements that make it more versatile than previous dynamic RAMs. "CAS-before-RAS" refresh provides an on-chip refresh capability that is an upward compatible version of MB 8266A. The MB 81257 also features "Nibble Mode" which allows high speed serial access to up to 4 bits of data.

The MB 81257 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are non-critical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

- 262,144 x 1 RAM, 16 pin DIP and ZIP/18 pad LCC
- Silicon-gate, Triple Poly NMOS, single transistor cell
- Row access time (t_{RAC}), 80ns max. (MB 81257-80)
- Randam cycle time (t_{RC}), 175ns min. (MB 81257-80)
- Nibble Mode cycle time (t_{NC}),
 45ns min. (MB 81257-80)
- Single +5V supply, ±10% tolerance
- Lower power, 385mW max. (MB 81257-80)
- 25mW max. (standby)

 256 refresh cycles every 4ms
- CAS-before-RAS, RAS-only, Hidden refresh capability

- High speed Read-white-Write cycle
- tar, twcr, t_{DHR}, t_{RWD}, are eliminated

 Output unlatched at cycle end
- allows two-dimensional chip select

 Common I/O capability using
- Early Write operation
 On-chip latches for Addresses and
- Data-in

 Standard 16-pin Plastic
- DIP (Suffix: -P)
- Standard 18-pin Plastic LCC (Suffix: -PD)
- Standard 16-pin Plastic ZIP (Suffix: -PSZ)
- Standard 16-pin Ceramic DIP (Suffix: -C)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating		Symbol	Value	Unit	
Voltage on any pin relat	ive to V _{SS}	VIN. VOUT	-1 to +7	V	
Voltage on V _{CC} supply	relative to V _{SS}	V _{CC}	-1 to +7	V	
	Ceramic	-	-55 to +150	°c	
Storage temperature	Plastic	TSTG	-55 to +125	C	
Power dissipation		PD	1.0	W	
Short circuit output cur	rent	-	50	. mA	


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended pericids may affect device reliability.



ZIP-16P-M01

DIP-16C-A03: See Page 19 DIP-16C-A04: See Page 20

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (TA = 25°C)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance A ₀ to A ₈ , D _{IN}	C _{IN1}		7	pF
Input Capacitance RAS, CAS, WE	C _{IN2}	Organista a servicio.	10	ρF
Output Capacitance DOUT	C _{OUT}	owner one	7	ρF



RECOMMENDED OPERATING CONDITIONS (Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	V _{cc}	4.5	5.0	5.5	V	
	V _{SS}	0	0	0	٧	
Input High Voltage, all inputs	V _{IH}	2.4		6.5	v	0°C to +70°C
Input Low Voltage, all inputs	VIL	-2.0		0.8	V .	

Parameter		Symbol	Min Typ		Max	Unit	
OPERATING CURRENT* Average Power Supply Current (RAS, CAS cycling, t _{RC} = Min.)	MB 81257-80	I _{CC1}			70.	m A	
STANDBY CURRENT Standby Power Supply Current (RAS, CAS	= V _{IH})	I _{CC2}			4.5	mA	
REFRESH CURRENT 1* Average Power Supply Current (RAS cycling, CAS = V _{IH} ; t _{RC} = Min.)	MB 81257-80	Iccs			60	mA	
NIBBLE MODE CURRENT* Average Power Supply Current (RAS = V _{1L} , CAS cycling; t _{NC} = Min.)	MB 81257-80	I _{CC4}			22	mA	
REFRESH CURRENT 2* Average Power Supply Current (CAS-before-RAS; t _{RC} = Min.)	MB 81257-80	I _{CC5}	e saka e e		65	mA	
INPUT LEAKAGE CURRENT any input (V_{IN} = 0V to 5.5V, V_{CC} = 4.5V to 5.5V, V all other pins not under test = 0V)	ss = 0V,	l _{((L)}	-10		10	μА	
OUTPUT LEAKAGE CURRENT (Data is disabled, V _{OUT} = 0V to 5.5V)		I _{O(L)}	-10		10	μΑ	
OUTPUT LEVEL Output Low Voltage (I _{OL} = 4.2mA)		V _{OL}		. +1x - 1	0.4	4 V . 4	
OUTPUT LEVEL Output High Voltage (I _{OH} = -5.0mA)		V _{OH}	2.4			v.	

NOTE*: I_{CC} is depended on output loading and cycle rates. Specified values are obtained with the output open.

(Recommended operating conditions unless otherwise noted.) 40TES 1, 2, 3

하는 생활성 전에 보는 이번 사람이 없었다.		Va			
Parameter	VOIES Symbol		Max	Unit	
Time between Refresh	t _{REF}		4	ms	
Random Read/Write Cycle Time	t _{RC}	175		ns	
Read-Write Cycle Time	t _{RWC}	180		ns	
Access Time from RAS 1 1	tRAC		80	ns	
Access Time from CAS	t _{CAC}	W Comment With the	45	ns	
Output Buffer Turn off Delay	t _{OFF}	0	25	ns	
Transition Time	t _T	3	50	ns	
RAS Precharge Time	t _{RP}	80		ns	
RAS Pulse Width	tRAS	85	100000	ns	
RAS Hold Time	[‡] RSH	50		ns	
CAS Pulse Width	t _{CAS}	50	100000	ns	
CAS Hold Time	t _{CSH}	85		ns	
RAS to CAS Delay Time	t _{RCD}	20	35	ns	
CAS to RAS Set Up Time	t _{CRS}	10		ns	
Row Address Set Up Time	t _{ASR}	0		ns	
Row Address Hold Time	t _{RAH}	10		ns	
Column Address Set Up Time	t _{ASC}	0		ns	
Column Address Hold Time	t _{CAH}	15		ns	
Read Command Set Up Time	tacs	0	i gjara ku kabi	ns	
Read Command Hold Time Referenced to CAS	t _{RCH}	0		ns	
Read Command Hold Time Referenced to RAS	tern	20		ns	
Write Command Set Up Time	t _{WCS}	0		ns	
Write Command Pulse Width	twp	15		ns	
Write Command Hold Time	twch	15		ns	
Write Command to RAS Lead Time	t _{RWL}	35		ns	
Write Command to CAS Lead Time	t _{CWL}	35		ns	
Data In Set Up Time	tos	0		ns	
Data In Hold Time	t _{он}	15		ns	
CAS to WE Delay	tcwp	. 15		ns	
Refresh Set Up Time for CAS Referenced to RAS (CAS-before RAS cycle)	t _{FCS}	20		ns	
Refresh Hold Time for CAS Referenced to RAS	t _{FCH}	20		ns	



AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

	0	· V	alue	
Parameter NOTES	Symbol	Min	Max	Unit
CAS Precharge Time (CAS-before-RAS cycle)	t _{CPR}	20		ns
RAS Precharge to CAS Active Time (Refresh cycles)	t _{RPC}	20		ns
Nibble Mode Read/Write Cycle Time	t _{NC}	45		ns
Nibble Mode Read-Write Cycle Time	t _{NRWC}	45		ns
Nibble Mode Access Time	t _{NCAC}		18	ns
Nibble Mode CAS Pulse Width	t _{NCAS}	20		ns
Nibble Mode CAS Precharge Time	t _{NCP}	15		, ns
Nibble Mode Read RAS Hold Time	t _{NRRSH}	20		ns
Nibble Mode Write RAS Hold Time	t _{NWRSH}	35	The state of the s	ns
Nibble Mode CAS Hold Time Referenced to RAS	t _{RNH}	20		ns
Refresh Counter Test Cycle Time	t _{RTC}	330	4.0	ns
Refresh Counter Test RAS Pulse Width	t _{TRAS}	230	10000	ns
Refresh Counter Test CAS Precharge Time	t _{CPT}	50		ns

Notes:

An initial pause of 200 µs is required after power up.

And then several cycles (to which any 8 cycles to perform refresh are adequate) are required before proper device operation is achieved.

If internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh cycles are required.

2 AC characteristics assume t_T = 5 ns.
3 V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max.).

4 Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.

5 Assumes that $t_{RCD} \ge t_{RCD}$ (max).

6 Measured with a load equivalent to 2 TTL loads and 100 pF.

Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{RCD}.

trolled exclusively by t_{CAC}.


t_{RCD} (min) = t_{RAH} (min) + 2t_T (t_T=5ns) + t_{ASC} (min)


t_{RCD} (min) = t_{RCH} must be satisfied for a read cycle.


t_{WCS} and t_{CWD} are not restrictive operating parameters.


meters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle. If $t_{CWD} \geq t_{CWD}$ (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.


Test mode cycle only.




























FUJITSU



Simple Timing Requirement

The MB 81257 has improved circuitry that eases timing requirements for high speed access operations. The MB 81257 can operate under the condition of t_{RCD} (max) = t_{CAC} thus providing optimal timing for address multiplexing. In addition, the MB 81257 has the minimal hold times of Address (t_{CAH}), WE (twch) and Din (tph). The MB 81257 provides higher throughput in inter-leaved memory system applications. Fujitsu has made timing requirement that are referenced to RAS non-restrictive and deleted them from the data sheet. These include tab. twcn, tohn and trwo. As a result, the hold times of the Column Address, DIN and WE as well as town (CAS to WE Delay) are not ristricted by tRCD.

Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262.144 cell locations within the MB 81257. Nine row-address bits are established on the input pins (An to A₈) and are latched with the Row Address Strobe (RAS). Nine columnaddress bits are established on the input pins and are latched with the Column Address Strobe (CAS). All row addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the WE input. A high on WE selects read mode; low selects write mode. The data input is disabled when read mode is selected.

Data Input:

Data is written into the MB 81257 during a write or read-write cycle. The later falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$ is a strobe for the Data In (D_{IN}) register. In a write cycle, if $\overline{\text{WE}}$ is brought low

before $\overline{\text{CAS}}$, D_{IN} is strobed by $\overline{\text{CAS}}$, and the set-up and hold times are referenced to $\overline{\text{CAS}}$. In a read-write cycle, $\overline{\text{WE}}$ can be delayed after $\overline{\text{CAS}}$ has been low and $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time (t_{CWD}) has been satisfied. Thus D_{IN} is strobed by $\overline{\text{WE}}$, and set-up and hold times are referenced to $\overline{\text{WE}}$.

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or readwrite cycle, the output is valid after t_{RAC} from transition of RAS when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of CAS when the transition occurs after t_{RCD} (max.) Data remain valid until CAS is returned to a high level. In a write cycle, the identical sequence occurs, but data is not valid.

Fast Read-While-Write cycle

The MB 81257 has a fast read while write cycle which is achieved by precise control of the three-state output buffer as well as by the simplified timings, described in the previous section. The output buffer is controlled by the sate of WE when CAS goes low. When WE is low during CAS transition to low, the MB 81257 goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. Whereas, when WE goes low after town following CAS transition to low, the MB 81257 goes into the delayed write mode. The output then contains the data from the cell selected and the data from DIN is written into the cell selected. Therefore, a very fast read write cycle is possible with the MB 81257.

Nibble Mode:

Nibble mode allows high speed serial read, write or read-modify-write access of 2, 3 or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 8 row addresses and the 8 column addresses. The 2 bits of addresses (CA_B, RA_B) are

used to select 1 of the 4 nibble bits for initial access. After the first bit is accessed by normal mode, the remaining nibble bits may be accessed by toggling CAS high then low while RAS remains low. Toggling CAS causes RA₈ and CA₈ to be incremented internally while all other address bits are held constant and makes the next nibble bit available for access. (See Table 1).

If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation is executed again on subsequent access, the new data will be written into the selected cell location.

In nibble mode, the three-state control of the D_{OUT} pin is determined by the first normal access cycle.

The data output is controlled only by the WE state referenced at the CAS negative transition of the normal cycle (first nibble bit). That is, when twcs> twcs (min) is met, the data output will remain high impedance state throughout the succeeding nibble cycle regardless of the WE state. Whereas, when town > t_{CWD} (min) is met, the data output will contain data from the cell selected during the succeeding nibble cycle regardless of the WE state. The write operation is done during the period in which the WE and CAS clocks are low. Therefore, the write operation can be performed bit by bit during each nibble operation regardless of timing conditions of WE (twcs and tcwp) during the normal cycle (first nibble bit). See Fig. 2.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses (A₀ to A₇) at least every 4 ms.

The MB 81257 offers the following 3

types of refresh. RAS-only Refresh:

The RAS only refresh aboids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each

of 256 row-addresses (A_0 to A_7) with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation. During RAS-only refresh cycle, either V_{IH} or V_{IL} is permitted to A_8 .

CAS-before-RAS Refresh;

CAS-before RAS refreshing available on the MB 81257 offers an alternate refresh method. If CAS is held low for the specified period (t_{FCS}) before RAS goes to low, on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh address counter is automatically incremented in preparation for the next CAS-before RAS refresh operation.

Hidden Refresh:

A hidden refresh cycle may takes place while maintaining latest valid data at the output by extending the CAS active time. For the MB 81257, a hidden refresh cycle is CAS-before-RAS refresh.

The internal refresh address counters provide the refresh addresses, as in a normal CAS-before-RAS refresh cycle.

CAS-before-RAS Refresh Counter Test Cycle:

A special timing sequence using CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of CAS-before-RAS refresh activated circuitry. After the CAS-before-RAS refresh operation, if CAS goes to high and goes to low again while RAS is held low, the read and write operation are enabled. This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell address, consisting of a row address (9 bits) and a column address (9 bits), to be accessed can be defined as follows:

- *A ROW ADDRESS Bits A₀ to A₇ are defined by the refresh counter. The bit A₈ is set high internally.
- *A COLUMN ADDRESS All the bits A₀ to A₈ are defined by latching levels on A₀ to A₈ at the second falling edge of CAS.

Suggested CAS-before-RAS Counter Test Procedure

The timing, as shown in the CAS-before-RAS Counter Test Cycle, is used for the following operations:

- Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.
- 2) Throughout the test, use the same column address, and keep RA8 high.
- Write "low" to all 256 row address on the same column address by using normal early write cycles.
- 4) Read "low" written in step 3) and check, and simultaneously write "high" to the same address by using internal refresh counter test readwrite cycles. This step is repeated 256 times, with the addresses being generated by internal refresh address counter.
- 5) Read "high" written in step 4) and check by using normal read cycle for all 256 locations.
- Complement the test pattern and repeat step 3), 4) and 5).

Table 1 - NIBBLE MODE ADDRESS SEQUENCE EXAMPLE

SEQUENCE	NIBBLE BIT RA8		LUMN DRESS
RAS/CAS (normal mode)	1 0	10101010 0 101	01010 input addresses
toggle CAS (nibble mode)	2 1	10101010 0 101	01010]
toggle CAS (nibble mode)	3 0	10101010 1 101	01010 generated internally
toggle CAS (nibble mode)	4 1	10101010 1 101	01010
toggle CAS (nibble mode)	1 0	10101010 0 101	01010 sequence repeats





Table-2 FUNCTIONAL TRUTH TABLE

RAS	CAS	WE	D _{IN}	D _{OUT}	Read	Write	Refresh	Note
н	Н	Don't Care	Don't Care	High-Z	No	No	No	Standby
L	L	H	Don't Care	Valid Data	Yes	No	Yes	Read
L	L	tia y la	Valid Data	High-Z	No	Yes	Yes	Early Write twcs≧twcs (min)
L	L	L	Valid Data	Valid Data	Yes	Yes	Yes	Delayed Write or Read-Write $(t_{CWD} \ge t_{CWD} \text{ (min)})$
L	Н	Don't Care	Don't Care	High-Z	No	No	Yes	RAS-only Refresh
L,	L	Don't Care	Don't Care	Valid Data	No	No	Yes	CAS-before-RAS Refresh Valid data selected at previous Read or Read-Write cycle is held.
н	L	Don't Care	Don't Care	High-Z	No	No	No	CAS disturb.





TYPICAL CHARACTERISTICS CURVES

Fig. 4 - NORMALIZED ACCESS TIME vs SUPPLY VOLTAGE

TA=25°C


TA=25°C


TA=25°C


5.0


VCC SUPPLY VOLTAGE (V)


6.0







































































PACKAGE DIMENSIONS







(Suffix: -P)
















MOS 262144-BIT DYNAMIC RANDOM ACCESS MEMORY

MB 81464-10 MB 81464-12 MB 81464-15

> June 1987 Edition 4.0

65,536 x 4 DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 81464 is fully decoded, dynamic random access memory organized as 65,536 words by 4-bits. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and system memory for microprocessor unit where low power dissipation and compact layout is required.

The multiplex row and column address inputs permit the MB 81464 to be housed in a standard 18 pin DIP, 18 pin PLCC, and 20 pin ZIP. Additionally the MB 81464 offers new functional enhancements that make it more versatile than previous dynamic RAMs. The "CAS-before-RAS" refresh cycle is provided an on chip refresh capability. MB 81464 also features "page mode" which allows high speed random access to up 256 bits within a same row.

The MB 81464 is fabricated using silicon gate NMOS and Fujitsu's advanced "Triple Layer Polysilicon" process technology. This process, coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

The clock timing requirements are non critical, and power supply tolerance is very wide. All inputs and outputs are TTL compatible.

- 65,536 x 4 DRAM, 18 pin DIP, 18 pin PLCC, and 20 pin ZIP.
- Silicon gate, Triple Poly NMOS, single transistor cell.
- Row access time (t_{RAC}), 100 ns max. (MB 81464-10)
 - 120 ns max. (MB 81464-12) 150 ns max. (MB 81464-15)
- Cycle time (t_{RC}), 200 ns min. (MB 81464-10)
 - 220 ns min. (MB 81464-12) 260 ns min. (MB 81464-15)
- Page cycle time (t_{PC}), 100 ns min. (MB 81464-10) 120 ns min. (MB 81464-12)
- 120 ns min. (MB 81464-12) 145 ns min. (MB 81464-15) Single +5V supply, 10% tolerance Low power.

385 mW max. (MB 81464-10) 358 mW max. (MB 81464-12) 314 mW max. (MB 81464-15) 27.5 mW max. (Standby)

 On chip substrate bias generator for high performance

- All inputs/outputs are TTL compatible
- 4 ms/256 refresh cycles
- Early write or OE controlled write capacity
- "CAS-before-RAS", RAS-only and hidden refresh capability
- Read write capability
- On chip latches for addresses and DQs.
- Compatible with μPD41254, HM50464, and TM4464
- Stanadard 18-pin Ceramic (Metal Seal) DIP (Suffix: -C)
- Standard 18-pin Plastic DIP: (Suffix: -P)
- Standard 18 pin PLCC (Suffix: -PD)
- Standard 20 pin ZIP (Suffix: -PSZ)

ABSOLUTE MAXIMUM RATING (See NOTE)

Rating Voltage on any pin relative to V _{SS}		Symbol	Value	Unit
		V _{IN} , V _{OUT}	-1 to +7	V
Voltage on V _{CC} supply	relative to V _{SS}	Vcc	-1 to +7	
C+ +	Ceramic	_	-55 to +150	°c
Storage temperature	Plastic	TSTG	-55 to +125	· ·
Power dissipation		PD	1.0	w
Short circuit output current		_	50	mA


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.






PLASTIC PACKAGE ZIP-20P-M01

DIP-18C-A01: See Page 22



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C)

Parameter		vmbol	Valu	e	Unit	
ratameter	3)	ymbor	Тур	Max	Unit	
Input Capacitance A ₀ to A ₇		C _{IN1}		7	pF	
Input Capacitanet RAS, CAS, WE, OE		C _{IN2}		10	pF	
Data I/O Capacitance (DQ1 to DQ4)		СБО	980 - (1980-)	7	pF	

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Suma had		Value		11-1-	Operating	
raidinetei	Symbol	Min	Тур	Max	Unit	Temperature	
Supply Voltage	V _{cc}	4.5	5.0	5.5	V		
	V _{SS}	0	0	0	٧		
Input High Voltage, all inputs	V _{IH}	2.4	_	6.5	٧	0°C to 70°C	
Input Low Voltage, all inputs except DQ	VIL	-2.0	_	0.8	٧		
Input Low Voltage, DQ	V _{ILD} .	-1.0		0.8	٧		

^{*} The device will withstand undershoots to the ~2.0 V level with a maximum pulse width of 20 ns at the ~1.5 V level.

DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Parameter		Cumbal		Value		Unit
Parameter		Symbol	Min	Тур	Max	Unit
OPERATING CURRENT*	MB 81464-10				70	
Average Power Supply Current	MB 81464-12	I _{CC1}			65	mA
(RAS, CAS cycling; t _{RC} = min)	MB 81464-15				57	
STANDBY CURRENT Power Supply Current (RAS = CAS = V _{IH})		I _{CC2}		. 14	5.0	mA
REFRESH CURRENT 1*	MB 81464-10				60	
Average Power Supply Current	MB 81464-12	I _{CC3}			55	. mA
(CAS = V _{IH} , RAS cycling; t _{RC} = min)	MB 81464-15	1			50	
PAGE MODE CURRENT*	MB 81464-10		,		40	
Average Power Supply Current (RAS = V _{IL} , CAS = cycling; t _{PC} = min)	MB 81464-12	I _{CC4}			35	mA
	MB 81464-15				30	
REFRESH CURRENT 2*	MB 81464-10				65	
Average Power Supply Current	MB 81464-12	I _{CC5}			60	; mA
$(\overline{CAS}$ -before- \overline{RAS} ; t_{RC} = min)	MB 81464-15				55	
INPUT LEAKAGE CURRENT any input $(0V \le V_{IN} \le 5.5V, 4.5V \le V_{CC} \le 5.5V,$ all other pins not under test = 0V)		I _{I(L)}	-10		10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, $0 \text{ V} \le V_{OUT} \le 5.5 \text{ V}$	I _{DQ(L)}	-10		10	μΑ	
OUTPUT LEVEL Output High Voltage (I _{OH} = -5 mA)		V _{OH}	2.4			V
OUTPUT LEVEL Output Low Voltage (LOL = 4.2 mA)		V _{OL}			0.4	V

^{*:} I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is dependent on input low voltage level V_{ILD} , $V_{ILD} > -0.5$ V.

AC CHARACTERISTICS
(At recommended operating conditions unless otherwise noted.) NOTES 1,2,3

	Court I	MB 8	1464-10	MB 8	1464-12	MB 8	1464-15	Unit
Parameter NOTES	Symbol	Min	Max	Min	Max	Min	Max	Uni
Time between Refresh	tREF		4		4		4	ms
Random Read/Write Cycle Time	t _{RC}	200		220		260		ns
Read-Modify-Write Cycle Time	t _{RWC}	270		305		345		ns
Page Mode Cycle Time	t _{PC}	100		120		145		ns
Page Mode Read-Modify-Write Cycle Time	t _{PRWC}	170		195		225		ns
Access Time from RAS 4 6	t _{RAC}		100		120		150	ns
Access Time from CAS 5 6	t _{CAC}		50		60		75	ns
Output Buffer Turn Off Delay	t _{OFF}	0	25	0	25	0	30	ns
Transition Time	t _T	3	50	3	50	3	50	ns
RAS Precharge Time	t _{RP}	80		90		100		ns
RAS Pulse Width	t _{RAS}	100	100000	120	100000	150	100000	ns
RAS Hold Time	t _{RSH}	50		60		75		ns
CAS Precharge Time (Page mode only)	t _{CP}	40		50		60		ns
CAS Precharge Time (All cycles except page mode)	t _{CPN}	30		32		35		ns
CAS Pulse Width	t _{CAS}	50	100000	60	100000	75	100000	ns
CAS Hold Time	t _{CSH}	100		120		150		ns
RAS to CAS Delay Time 78	t _{RCD}	20	50	22	60	25	75	ns
CAS to RAS Set Up Time	t _{CRS}	10		10		10		ns
Row Address Set Up Time	t _{ASR}	0		0		0	1. A.	ns
Row Address Hold Time	t _{RAH}	10		12		15		ns
Column Address Set Up Time	t _{ASC}	0		0		0		ns
Column Address Hold Time	t _{CAH}	15		20		25		ns
Read Command Set Up Time	t _{RCS}	0		0		0		ns
Read Command Hold Time Referenced to RAS	t _{RRH}	10		15		20		ns
Read Command Hold Time Referenced to CAS	t _{RCH}	0		0		0		ns
Write Command Set Up Time	twcs	-5		-5		-5		ns
Write Command Hold Time	twcH	25		30		35		ns
Write Command Pulse Width	t _{WP}	25		30		35		ns
Write Command to RAS Lead Time 10	t _{RWL}	35		40		45	The State	ns

AC CHARACTERISTICS (cont'd)

(At recommended operating conditions unless otherwise noted.)


		MB 8	1464-10	MB 81	464-12	MB 81	464-15	11-24
Parameter NOTES	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Command to CAS Lead Time	t _{CWL}	35		40		45		ns
Data In Set Up Time	t _{DS}	0		0		0		ns
Data In Hold Time	t _{DH}	25		30		35		ns
Access Time from OE	toea	5 11 1	27		30		40	ns
OE to Data In Delay Time	t _{OED}	25		25		30		ns
Output Buffer Turn Off Delay from OE	t _{OE} z	0	25	0	25	0	30	ns
OE Hold Time Referenced to WE	t _{OEH}	0		0		0		ns
CAS Set Up Time Referenced to RAS (CAS-before-RAS refresh)	t _{FCS}	20		20		20		ns
CAS Hold Time Referenced to RAS (CAS-before-RAS refresh)	t _{FCH}	20		25	e e e e	30		ns
RAS Precharge to CAS Hold Time (Refresh cycles)	t _{RPC}	10		10		10		ns
CAS Precharge Time (CAS-before-RAS cycles)	t _{CPR}	30	i ta salay ya	30		30		ns
OE to RAS in active Set Up Time	t _{OES}	0		0		0		ns
D _{IN} to CAS Delay Time	t _{DZC}	0		0		0		ns
D _{IN} to $\overline{\text{OE}}$ Delay Time	t _{DZO}	0	g	0		0		ns
Refresh Counter Test Cycle Time 12	t _{RTC}	375		430		505		ns
Refresh Counter Test Cycle RAS Pulse Width	t _{TRAS}	285	10000	330	10000	395	10000	ns
Refresh Counter Test CAS Precharge Time	t _{CPT}	50		60		70		ns


Notes:


- An initial pause of 200µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- AC characteristics assume $t_T = 5$ ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increase by the amount that t_{RCD} exceeds the value shown.
- 5 Assumes that t_{RCD} ≥ t_{RCD} (max).


- 6 Measured with a load equivalent to 2 TTL loads and 100 pF.
- 7 Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ (t_{T} = 5 ns) + t_{ASC} (min)
- Either t_{BBH} or t_{BCH} must be satisfied for a read cycle.
- twcs is not restrictive operating parameter. It is included in the data sheet as electrical characteristics only. Even if twcs ≤ twcs(min), the write cycle can be excuted by satisfying t_{RWL} or t_{CWL} specification.
- Either t_{DZC} or t_{DRO} must be satisfied for all cycles.
- 12 Refresh Counter Test Cycle only.

MB 81464-10 FUJITSU MB 81464-12 MB 81464-15













Note: 1) When \overline{OE} is kept high through a cycle, the DQ pins are kept high-Z state.











Note: 1) When \overline{OE} is kept high through a cycle, the DQ pins are kept high-Z state.











DESCRIPTION

Address Inputs:

A total of sixteen binary input address bits are required to decode parallel 4 bits of 262,144 storage cell locations within the MB 81464.

Eight row-address bits are established on the input pins $(A_0 \text{ through } A_7)$ and latched with the Row Address Strobe (\overline{RAS}) . The eight column-address bits are established on the input pins $(A_0 \text{ through } A_7)$ and latched with the Column Address Strobe (\overline{CAS}) .

The row and column address inputs must be stable on or before the falling edge of RAS and CAS, respectively. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the Write Enable (\overline{WE}) input. A high on \overline{WE} selects read mode and low selects write mode. The data inputs are disabled when the read mode is selected. When \overline{WE} goes low prior to \overline{CAS} , dataouts will remain in the high-impedance state allowing a write cycle.

Data Pins:

Data Inputs;

Data are written during a write or readmodify-write cycle. The later falling edge of \overline{CAS} or \overline{WE} strobes data into the on-chip data latches. In an early-write cycle, \overline{WE} is brought low prior to \overline{CAS} and the data is strobed by \overline{CAS} with setup and hold times referenced to \overline{CAS} . In a read-modify-write cycle, thus the data will be strobed by \overline{WE} with set-up and hold times referenced to \overline{WE} .

In a read-modify-write cycle, $\overline{\text{OE}}$ must

be low after t_{DZO} to change the data pins from input mode to output mode and then \overline{OE} must be changed to low before t_{OED} to return the data pins to input mode. In an early write cycle, data pins are in input mode regardless of the status of \overline{OE} .

Data Outputs;

The three-state output buffers provide direct TTL compatibility with a fan out of two standard TTL loads. Data-out are the same polarity as data-in. The outputs are in the high-impedance state until $\overline{\text{CAS}}$ is brought low. In a read cycle, the outputs go active after the access time interval t_{RAC} and t_{OEA} are satisfied. The outputs become valid after the access time has elapsed and remain valid while $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ are low. In a read operation, either $\overline{\text{OE}}$ or $\overline{\text{CAS}}$ returning high brings the outputs into the high impedance state.

Output Enable:

The \overline{OE} controls the impedance of the output buffers. In the high state on \overline{OE} , the output buffers are high impedance state. In the low state on \overline{OE} , the output buffers are low impedance state. But in early write cycle, the output buffers are in high impedance state even if \overline{OE} is low. In the page mode read cycle, \overline{OE} can be allowed low through the cycle. In the page mode early write cycle, \overline{OE} can be allowed high throughout the cycle. In the page mode readmodify-write or delayed write cycle, \overline{OE} must be changed from low to high with toed.

Page Mode:

Page Mode operation permits strobing the row-address into the MB 81464 while maintaining RAS at a low throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the falling edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses (A_0 through A_7) at least every four milliseconds.

The MB 81464 offeres the following three types of refresh.

RAS-Only Refresh:

RAS-only refresh avoids any output during refresh because the output buffuers are in the high impedance state unless CAS is brought low. Strobing

each of 256 row-addresses with RAS will cause all bits in each row to be refreshed.

Further RAS only refresh results in a substantial reduction in power dissipation.

CAS-before-RAS Refresh;

CAS-before-RAS refreshing available on the MB 81464 offers an alternate refresh method. If CAS is held low for the specified period (t_{FCS}) before RAS goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and a internal refresh operation takes place.

After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh operation.

Hidden Refresh:

Hidden refresh cycle may take place while maintaining latest valid data at the output by extending $\overline{\text{CAS}}$ active time.

In MB 81464, hidden refresh means CAS-before-RAS refresh and the internal refresh addresses from the counter are used to refresh addresses i.e., it doesn't need to apply refresh addresses, because CAS is always low when RAS goes to low in the cycle.

CAS-before-RAS Refresh Counter Test Cycle:

A special timing sequence using $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test cycle provides a convenient method of verifying the functionality of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh activated circuitry. After the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation, if


CAS goes to high and goes to low again while RAS is held low, the read and write operation are enabled. This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell address, consisting of a row address (9 bits) and a column address (9 bits), to be accessed can be defined as follows:

- *A ROW ADDRESS All bits are defined by the refresh counter.
- *A COLUMN ADDRESS All the bits A₀ to A₇ are defined by latching levels on A₀ to A₇ at the second falling edge of CAS.

Suggested CAS-before-RAS Counter Test Procedure

The timing, as shown in the CAS-before-RAS Counter Test Cycle, is used for the following operations:

- Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.
- Throughout the test, use the same column address.
- Write "low" to all 256 row address on the same column address by using normal early write cycles.
- 4) Read "low" written in step 3) and check, and simultaneously write "high" to the same address by using internal refresh counter test cycles. This step is repeated 256 times, with the addresses being generated by internal refresh address counter.
- Read "high" written in step 4) and check by using normal read cycle for all 256 locations.
- 6) Complement the test pattern and repeat step 3), 4) and 5).



TYPICAL CHARACTERISTICS CURVES

Fig. 3 — NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE




Fig. 5 — OPERATING CURRENT




Fig. 7 — OPERATING CURRENT vs. AMBIENT TEMPERATURE




Fig. 4 — NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE




Fig. 6 — OPERATING CURRENT vs. SUPPLY VOLTAGE




Fig. 8 — STANDBY CURRENT vs. SUPPLY VOLTAGE






Fig. 9 – STANDBY CURRENT vs. AMBIENT TEMPERATURE

VCC = 5.5V

VCC = 5.5V

ABOUND

ABOUND

TA, AMBIENT TEMPERATURE (°C)

Fig. 11 – REFRESH CURRENT 1
vs. SUPPLY VOLTAGE

80
T_A = 25°C
t_{RC} = 230ns

60

60

60


60


60


70

40

V_{CC}, SUPPLY VOLTAGE










Fig. 15 — REFRESH CURRENT 2 vs. SUPPLY VOLTAGE




Fig. 17 — ADDRESS AND DATA INPUT VOLTAGE vs. AMBIENT TEMPERATURE




Fig. 19 — RAS, CAS, WE AND OF INPUT VOLTAGE vs. AMBIENT TEMPERATURE




Fig. 16 — ADDRESS AND DATA INPUT VOLTAGE vs. SUPPLY VOLTAGE




Fig. 18 – RAS, CAS, WE AND OF INPUT VOLTAGE vs. SUPPLY VOLTAGE









Fig. 20 — ACCESS TIME vs. LOAD CAPACITANCE













MB 81464-10 MB 81464-12 MB 81464-15



PACKAGE DIMENSIONS (Suffix: -P)





PACKAGE DIMENSIONS (Suffix: -PD)




PACKAGE DIMENSIONS (Suffix: -PSZ)








PACKAGE DIMENSIONS





Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.

Section 2

CMOS DRAMs

Page	Device	Maximum Access Time(ns)	Capacity	Package Options	Sealing Method
2-3	MB81C258-10 MB81C258-12 MB81C258-15	100 120 150	262144 bits (262144w x 1b)	16-pin Plastic DIP 18-pad Plastic LCC	Plastic Plastic
2-25	MB81C466-10 MB81C466-12 MB81C466-15	100 120 150	262144 bits (65536w x 4b)	18-pin Ceramic DIP 18-pin Plastic DIP 20-pin Plastic ZIP	Metal Plastic Plastic
2-41	MB81C1000-70 MB81C1000-80 MB81C1000-10 MB81C1000-12	70 80 100 120	1048576 bits (1048576w x 1b)	18-pin Ceramic DIP 18-pin Plastic DIP 20-pin Plastic ZIP 26-pad Plastic LCC	Metal Plastic Plastic Plastic
2-61	MB81C1001-70 MB81C1001-80 MB81C1001-10 MB81C1001-12	70 80 100 120	1048576 bits (1048576w x 1b)	20-pin Plastic ZIP 18-pin Ceramic DIP 18-pin Plastic DIP 26-pad Plastic LCC	Plastic Metal Plastic Plastic
2-81	MB81C1002-85 MB81C1002-10 MB81C1002-12	85 100 120	1048576 bits (1048576w x 1b)	18-pin Ceramic DIP 18-pin Plastic DIP 20-pin Plastic DIP 26-pad Plastic LCC	Metal Plastic Plastic Plastic
2-105	MB81C1003-85 MB81C1003-10 MB81C1003-12	85 100 120	1048576 bits (1048576w x 1b)	18-pin Ceramic DIP 18-pin Plastic DIP 20-pin Plastic ZIP 26-pad Plastic LCC	Metal Plastic Plastic Plastic
2-123	MB81C4256-85 MB81C4256-10 MB81C4256-12	85 100 120	1048576 bits (262144w x 4b)	20-pin Ceramic DIP 20-pin Plastic DIP 20-pin Plastic ZIP 26-pad Plastic LCC	Metal Plastic Plastic Plastic
2–147	MB81C4257-85 MB81C4257-10 MB81C4257-12	85 100 120	1048576 bits (262144w x 4b)	20-pin Ceramic DIP 20-pin Plastic DIP 20-pin Plastic ZIP 26-pad Plastic LCC 26-pad Ceramic LCC	Metal Plastic Plastic Plastic Metal

CMOS DRAMs (Continued)

Page	Device	Maximum Access Time(ns)	Capacity	Package Options	Sealing Method
2–175	MB81C4258-85 MB81C4258-10 MB81C4258-12	85 100 120	1048576 bits (262144w x 4b)	20-pin Plastic ZIP 26-pad Plastic LCC 20-pin Ceramic DIP 20-pin Plastic DIP	Plastic Plastic Metal Plastic
2-199	MB81C4259-85 MB81C4259-10 MB81C4259-12	85 100 120	1048576 bits (262144w x 4b)	20-pin Ceramic DIP 20-pin Plastic DIP 20-pin Plastic ZIP 26-pad Ceramic LCC 26-pad Plastic LCC	Metal Plastic Plastic Metal Plastic
2-225	MB814100-80 MB814100-10 MB814100-12	80 100 120	4194304 bits (4194304w x 1b)	18-pin Plastic DIP 20-pin Plastic ZIP 26-pad Plastic LCC	Plastic Plastic Plastic



262144 BIT CMOS STATIC COLUMN DYNAMIC RAM

MB81C258-10 MB81C258-12 MB81C258-15

> October 1988 Edition 3.0

262,144 x 1 BIT CMOS STATIC COLUMN DYNAMIC RAM

The Fujitsu MB 81C258 is CMOS static column dynamic random access memory, SC-DRAM, which is organized as 262144 word by 1 bit. This SC-DRAM is designed for high speed, high performance applications such as main frame memory, buffer memory, and video memory, and for applications to battery backed-up systems where very low power dissipation and compact layout is required.

The advantage of SC-DRAM is achieving the static mode operation such as read, write and read-modify-write cycles in spite of dynamic RAM and the fast read and write operation can be performed by this mode.

The MB 81C258 is fabricated using silicon gate CMOS process. Since the CMOS circuit dissipates very small power, it can be easily used in battery backed-up application system such as hand held computer.

The MB 81C258 is pin compatible with HM 51258. All inputs and outputs are TTL compatible.

 262144 x 1 SC-DRAM, 16-pin DIP/18-pin PLCC

- Silicon-gate, CMOS, single transistor cell
- Row Access Time (t_{RAC}), 100 ns max. (MB 81C258-10) 120 ns max. (MB 81C258-12) 150 ns max. (MB 81C258-15)
- Random Cycle Time (t_{RC}), 200 ns min. (MB 81C258-10) 230 ns min. (MB 81C258-12) 260 ns min. (MB 81C258-15)
- Address Access Time (tAA), 45 ns max. (MB 81C258-10) 55 ns max. (MB 81C258-12) 70 ns max. (MB 81C258-15)
- Static Mode Cycle Time (t_{SC}), 50 ns min. (MB 81C258-10) 60 ns min. (MB 81C258-12) 75 ns min. (MB 81C258-15)


- Low Power Dissipation
 - 330 mW max. (MB 81C258-10) 275 mW max. (MB 81C258-12) 248 mW max. (MB 81C258-15) 11 mW max. (TTL level input) 1.65 mW max. (CMOS level input)
- Single 5V supply, ±10% tolerance
- 32 ms/256 refresh cycles
- RAS-Only, CAS-before-RAS, and Hidden refresh capability
- Standard 16-pin Plastic DIP
- Standard 18-pin Plastic LCC (Suffix: -PD)


(Suffix: -P)

ABSOLUTE MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V _{IN} , V _{OUT}	-1 to +7	V
Voltage on V _{CC} relative to V _{SS}	V _{cc}	-1 to +7	V
Storage Temperature	T _{STG}	-55 to +125	°C
Power Dissipation	PD	1.0	W
Short Circuit output current		50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter		Symbol	Тур	Max	Unit
Input Capacitance, A_0 to A_8 and D_{IN}		C _{IN1}	and the second of the second o	7	pF
Input Capacitance, RAS, CAS, WE	Attendade for California	C _{IN2}		10	pF
Output Capacitance, D _{OUT}	stay (x)	C _{OUT}		7	ρF

MB81C258-12 FUJITSU MB81C258-15



RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature	
Supply Voltage	V _{cc} V _{ss}	4.5 0	5.0 0	5.5 0	. V		
Input High Voltage, all inputs	V _{IH}	2.4		6.5	V	0°C to +70°C	
Input Low Voltage, all inputs	VIL	-1.0	_	0.8	V		

DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted)

Parame	•	Conditions	Cumbal	Val	lues	Unit	
Farame	ter	Conditions	Symbol	Min	Max	Unit	
	MB81C258-10	CAS = V _{IL} or V _{IH} ,		- 6			
Operating Current* (Average power	MB81C258-12	RAS cycling;		I _{CC1}	_	50	mA
supply current)	MB81C258-15	t _{RC} = min		-	45		
Standby Current TTL level (Power supply		RAS = CAS = V _{IH}		_	2.0	A	
current)	CMOS level	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2V$	I _{CC2}	_	0.3	mA	
	MB81C258-10			<u>-</u>	40		
Static Mode Current*	MB81C258-12	$\overline{RAS} = \overline{CAS} = V_{1L},$ $\overline{RAS} \text{ cycling; } t_{SC} = \text{min.}$	I _{CC3}	_	35	mA	
	MB81C258-15				30		
CAS-before-RAS	MB81C258-10	RAS cycling,			55		
Refresh Current* (Average power	MB81C258-12	CAS-before-RAS;	I _{CC4}	=	45	mA	
current)	MB81C258-15	t _{RC} = min		-	40	i va e	
Input Leakage Current		$0V \leq V_{IN} \leq 5.5V,$ $V_{CC} = 5.5V,$ $V_{SS} = 0V; pins not$ $under test = 0V$	I _{I(L)}	-10	10	μΑ	
Output Leakage Current		$0V \le V_{OUT} \le 5.5V$; Data out disabled	I _{O(L)} –10 10		10		
Output High Voltage	Output High Voltage		V _{OH}	2.4			
Output Low Voltage		I _{OL} = 4.2mA	VoL		0.4	· V	

NOTE: *; I_{CC} depends on the output load operating speed. The specified values are with the output pin open.

AC CHARACTERISTICS
(At Recommended operating conditions unless otherwise noted) Notes 1, 2

Parameter NOTES	Symbol	MB 81C258-10		MB 81C258-12		MB 81C258-15		
		Min	Max	Min	Max	Min	Max	Uni
Time Between Refresh	t _{REF}	-	32	 	32		32	ms
Random Read/Write Cycle Time	t _{RC}	200	-	230		260	343 <u>-</u> 70. 1	ns
Read-Modify-Write Cycle Time	t _{RWC}	245		285	<u> </u>	325		ns
Access Time from RAS	tRAC	_	100	·	120	<u>_</u> ::	150	ns
Access Time from CAS	t _{CAC}	-	25		30	-	35	ns
Output Buffer Turn off Delay Time	toff	0	25	0	25	0	30	ns
Transition Time	t _T	3	50	3	50	3	50	ns
Column Address Access Time 4 5	t _{AA}	·	45	-	55		70	ns
Output Hold Time from Column Address Change	t _{AOH}	5	-	5		5	÷ .	ns
Access Time from WE Precharge	t _{WPA}	- "- <u>-</u> 1.50	25	- - -	30	-	35	ns
Access Time Relative to last Write	tALW	800 <u>– 1</u> 000 s 800 s	90		110	_	140	ns
Write Latched Data Hold Time	twoH	0	- 1	0		0		ns
RAS Precharge Time	t _{RP}	90	-	100		100	-	ns
RAS Pulse Width	t _{RAS}	65	100000	75	100000	95	100000	ns
RAS Hold Time	t _{RSH}	25	= 1	30	-	35		ns
CAS Pulse Width (Read)	t _{CAS}	25	100000	30	100000	35	100000	ns
CAS Pulse Width (Write)	t _{CAS}	15	100000	20	100000	25	100000	ns
CAS Hold Time (Read)	t _{CSH}	100		120	jac	150	-	ns
CAS Hold Time (Write)	t _{CSH}	80		95	- 3-	115	= =	ns
RAS to CAS Delay Time	t _{RCD}	25	75	25	90	30	115	ns
CAS to RAS Set Up Time	t _{CRS}	20	-3.7	25	-	30	18.55 — 18.55	ns
Row Address Set Up Time	tASR	0	-	0		0	- 1	ns
Row Address Hold Time	t _{RAH}	15	-	15		20	-	ns
Column Address Set Up Time	t _{ASC}	0		0	J.,	0		ns
Column Address Hold Time	t _{CAH}	20	= ;	25		30		ns
RAS to Column Address Delay Time	t _{RAD}	20	55	20	65	25	80	ns
Column Address Hold Time Reference to RAS	t _{AR}	100		120	= .	150		ns
Write Address Hold Time Referenced to RAS	t _{AWR}	80		90	1	110	<u>-</u>	ns
Read Address to RAS Lead Time	tRAL	45	Sant E	55	-	70	-	ns
Column Address Hold Time Referenced to RAS Rising Time	t _{AHR}	15		15	-	20		ns

AC CHARACTERISTICS (Cont'd)

(At Recommended operating conditions unless otherwise noted) Notes 1, 2

Parameter NOTES		MB 81C258-10		MB 81C258-12		MB 81C258-15		
	Symbol	Min	Max	Min	Max	Min	Max	Unit
Last Write to Column Address Delay Time	t _{LWAD}	20	45	20	55	25	70	ns
Column Address Hold Time Referenced to Last Write	t _{AHLW}	90	_	110		140	<u> </u>	ns
Read Command Set Up Time Referenced to CAS	t _{RCS}	0	_	0	-	0	-	ns
Read Command Hold Time Referenced to RAS	t _{RRH}	10	_	10		10	_	ns
Read Command Hold Time Referenced to CAS	t _{RCH}	0	<u>-</u>	0	_	0	_	ns
WE Pulse Width	t _{WP}	15	-	20	- .	25	-	ns
WE Inactive Time	twi	15	-	20	— ,	25		ns
Write Command Hold Time	twch	15	-	20	_	25	-	ns
Write Command to RAS Lead Time	t _{RWL}	25	-	30	-	35		ns
Write Command to CAS Lead Time	t _{CWL}	25	_	30	्रिके <u> </u>	35		ns
RAS to WE Delay Time 14	t _{RWD}	100	_	120	56° -	150	-	ns
CAS to WE Delay Time	t _{CWD}	25	-	30		35	-	ns
Column Address to WE Delay Time	t _{AWD}	45	_	55	- -	70	~ <u>_</u>	ns
RAS to Second Write Delay Time	t _{RSWD}	105	_	125	-	155	_	ns
Write Command Hold Time Referenced to RAS	twcR	80	_	95	_	115	_	ns
RAS Precharge Time from Last Write	t _{RPLW}	135	_	155	_	165		ns
Write Set Up Time for Output Disable	t _{ws}	0		0	-	0		ns
Write Hold Time for Output Disable	t _{WH}	0	_	0	-	0	- 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10	ns
D _{IN} Set Up Time	t _{DS}	0	-	0	-	0.		ns
D _{IN} Hold Time	t _{DH}	20	-	25	-	30	-	ns
D _{IN} Hold Time Reference to RAS	t _{DHR}	80	_	90	-	110		ns
Refresh Set Up Time for \overline{CAS} Referenced to \overline{RAS} (\overline{CAS} -before- \overline{RAS} cycle)	t _{FCS}	20	_	25		30		ns

AC CHARACTERISTICS (Cont'd)

(At Recommended operating conditions unless otherwise noted) Notes 1


Parameter NOTES	Symbol	MB 81C258-10		MB 81C258-12		MB 81C258-15		l
		Min	Max	Min	Max	Min	Max	Unit
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCH}	20	<u>-</u>	25		30	10 10 10 10 10 10 10 10 10 10 10 10 10 1	ns
CAS Precharge Time (CAS-before-RAS cycle)	t _{CPR}	20	-	25	1 - 1 <u></u>	30		ns
RAS Precharge Time to CAS Active Time (Refresh cycles)	t _{RPC}	20	_	20	<u>-</u>	20		ns
Static Mode Read/Write Cycle Time	t _{sc}	50	 	60	-	75		ns
Static Mode Read-Modify- Write Cycle Time	t _{SRWC}	95		115		145		ns
Static Mode CAS Precharge Time	t _{CP}	15		20	_	25		ns
Refresh Counter Test Cycle Time	^t atc	440	-	520	-	610		ns
Refresh Counter Test RAS Pulse Width	t _{TRAS}	340	10000	410	10000	500	10000	ns
Refresh Counter Test CAS Precharge Time	t _{CPT}	50		60		70		ns
Refresh Counter Test CAS to Col. Address Delay Time	t _{CADT}		100		120	-	150	ns
Refresh Counter Test Access Time from CAS	t _{CACT}		135	5.0	165		205	ns
Refresh Counter Test CAS to WE Delay Time	t _{CWDT}	135	<u>.</u>	165	10.5	205	- 1	ns

- An Initial pause (RAS = CAS = V_{IH}) of 200 µs is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- AC characteristics assume t_T = 5ns, V_{IN} = 0V to 3V, V_{IH} = 2.4V, V_{IL} = 0.8V, V_{OH} = 2.4V, and V_{OL} = 0.4V.


 Assumes that t_{RAD} ≤ t_{RAD} (max). If t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RAD} exceeds the value shown. Assumes that $t_{RAD} \ge t_{RAD}$ (max). Measured with a load equivalent to 2 TTL loads and 100pF.
- Assumes that tLWAD < tLWAD (max). If tLWAD is greater than the maximum recommended value shown in this table, talw will be increased by the amount that ti WAD exceeds the value shown. Write Cycle Only.
- B Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only;

- if $t_{\mbox{\scriptsize RAD}}$ is greater than the specified $t_{\mbox{\scriptsize RAD}}$ (max) limit, then access time is controlled by $t_{\mbox{\scriptsize AA}}$.
- transfer is controlled by t_{AA} .


 Transfer is transfer in the transfer in
- 11 Operation within the t_{LWAD} (max) limit insures that t_{ALW} (max) can be met. t_{LWAD} (max) is specified as a reference point only; if t_{LWAD} is greater than the specified t_{LWAD} (max) limit, then access time is controlled by t_{AA} . t_{LWAD} (min) = t_{CAH} (min) + t_{T} (t_{T} = 5ns).
- Either tare or tach must be satisfied for a read cycle. 14 tws, twh, and trwD are specified as a reference point only. If $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min), the data output pin will remain High-Z state throughout entire cycle. It $t_{RWD} \ge$ tRWD (min), The data output will contain data read from the ected cell
- 15 CAS-before-RAS refresh counter test cycle only.



*; If $t_{RAD} \ge t_{RAD}$ (max), access time is t_{AA} .




^{*;} Write Cycle only.




*1; If $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min), D_{OUT} is high-Z.


^{*2;} Write Cycle only.




^{*;} Invalid Data




*; Invalid Data.




^{*;} If $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min), D_{OUT} is high-Z.








^{*1;} This is an example of static mode mixed cycle.

^{*2;} If t_{LWAD} is satisfied its min/max value, $t_{ALW} = t_{SC}$ (min) + t_{AA} (max)









MB81C258-10 MB81C258-12 FUJITSU MB81C258-15



DESCRIPTION

Address Inputs:

A total of eighteen binary input address bits are required to decode any one of the 262,144 storage cells within the MB 81C258. Nine row address bits are established on the address input pins (Ao to Aa) and latched with the Row Address Strobe (RAS). The nine column address bits are established on the address input pins (Ao to AB) after the Row Address Hold Time has been satisfied. In read cycle, the column address are not latched by the Column Address Strobe (CAS), so the column address must be stable until the output becomes valid. In write cycle, the column addresses are latched by the later falling edge of CAS or WE.

Write Enable:

Read or Write cycle is selected with the WE inputs. A high on WE selects read cycle and low selects write cycle. The write operation is asserted on the later falling edge of CAS or WE (Both CAS and WE are low). The time period of the write operation is determined by internal circuit, thus next write operation will be inhibited during the write operation.

Data Input:

Data is written into the MB 81C258 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of CAS or WE.

Data Output:

The output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. The output is in high impedance state until CAS is brought low. In a read cycle, the access time is determined by the following conditions:

- 1. t_{RAC} from the falling edge of \overline{RAS} .
- 2. tAA from the column address inputs.
- 3. t_{CAC} from the falling edge of CAS. When both $t_{\mbox{\scriptsize RCD}}$ and $t_{\mbox{\scriptsize RAD}}$ satisfy their maximum limits, t_{RAC}=t_{RCD}+t_{CAC} or tRAC=tRAD+tAA.

Data output remains valid while the column address inputs are kept constant. However, when CAS goes high, the output returns to high impedance state. In the static mode, the output

data is internally latched by the later falling edge of CAS or WE and remains valid internally until either returns to high.

Static Mode:

The static mode operation allows continuous read, write, or read-modifywrite cycle within a row by applying new column address. In the static mode, CAS can be kept low throughout static mode operation. The following four cycles are allowed in the static mode.

- 1. Static mode read cycle;
 - In a static mode read cycle, the access time is tRAC from the falling edge of \overline{RAS} or t_{AA} from the column address input. The data remains valid for a time tAOH after the column address is changed.
- 2. Static mode write cycle,
 - In a static mode write cycle, the data is written into the cell triggered by the later falling edge of CAS or WE. If both tws and twh are greater than their minimum limits, the data output pin is kept high impedance state through the static mode write cycle.
- 3. Static mode read-modify-write cycle; In the static mode read-modify-write cycle, WE goes low after tAWD from the column address inputs and t_{CWD} from the falling edge of CAS. The data and column address inputs are strobed and latched by the falling edge a of WE.
- 4. Static mode mixed cycle,
 - In the static mode, read, write, and read-modify-write cycles can be mixed in any order.
- In the next read cycle of static mode write cycle or read-modify-write cycle, the access time is determined by the following conditions.
- 1. t_{ALW} from the falling edge of WE at previous write cycle.
- 2. t_{AA} from the column address inputs. 3. twpA from the rising edge of WE at the read cycle.
- 4. t_{CAC} from the falling edge of CAS.

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row addresses $(A_0 \text{ to } A_7)$ at least every 4ms.

The MB 81C258 offers the following three types of refresh.

1. RAS only refresh;

The RAS-only refresh avoids any output during refresh because the output buffer is high impedance state due to CAS high. Strobing of each 256 row address $(A_0 \text{ to } A_7)$ with RAS will cause all bits in each row to be refreshed. During RAS-only refresh cycle, (either VIH or VIII) is permitted to Ag.

2. CAS-before-RAS refresh;

CAS-before-RAS refreshing available on the MB 81C258 offers an alternate refresh method. If CAS is held low for the specified period (tecs) before RAS goes low, on chip refresh control clock generator and the internal refresh address counter are enabled, and an internal refresh operation is executed. After the refresh operation, the refresh address counter is automatically incremented in preparation for the next CASbefore-RAS refresh.

- 3. Hidden refresh:
 - A hidden refresh cycle will be executed while maintaining latest valid data at the output pin by extending the CAS low time. For the MB 81C258, a hidden refresh cycle is CAS-before-RAS refresh. The internal refresh address counter provides the refresh address, as in a normal CAS-before-RAS refresh cvcle.

CAS-before-RAS refresh counter Test:

A special timing sequence using CASbefore-RAS refresh counter test cycle provides a convenient method of verifying the function of CAS-before-RAS refresh activated circuitry. After the CAS-before -RAS refresh cycle, if CAS goes to high and goes to low again while RAS is held low, the read and readmodify-write cycles are enabled according to the state of WE. This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell address. consisting of a row address (9 bits) and a column address (9 bits), to be accessed is shown below.

ROW ADDRESS - Bits Ao to A7 are provided by the refresh counter. The



bits A₈ is set high internally.

COLUMN ADDRESS — All the bits A₀

to A_8 are provided by externally after t_{CADT} .

The recommended procedure of CASbefore-RAS refresh counter test cycle is shown below. The timing of CASbefore-RAS refresh counter test cycle should be used.


1) Initialize the internal refresh address

counter by using eight CAS-before-

- 2) Throughout the test, use the same column address.
- 3) Using a write cycle, write 0s to all 256 row addresses.
- 4) Using CAS-before-RAS refresh counter test cycle in read-modify-write mode, read the 0 written in step 3), and simultaneously write a 1

to the same cell. This step is repeated 256 row address generated by internal refresh address counter.

- Using a normal read cycle, read back the 1s written in step 4), from all 256 locations.
- 6) Complement the test pattern and repeat step 3), 4), and 5).



TYPICAL CHARACTERISTICS CURVES

Fig. 3 - NORMALIZED ACCESS TIME (t_{RAC}) vs SUPPLY VOLTAGE




Fig. 5 — NORMALIZED ACCESS TIME (t_{AA}) vs SUPPLY VOLTAGE




Fig. 7 — OPERATING CURRENT vs CYCLE RATE




Fig. 4 — NORMALIZED ACCESS TIME (t_{RAC})
vs AMBIENT TEMPERATURE




Fig. 6 — NORMALIZED ACCESS TIME (t_{AA}) vs AMBIENT TEMPERATURE




Fig. 8 — OPERATING CURRENT
vs SUPPLY VOLTAGE




Fig. 9 — OPERATING CURRENT vs AMBIENT TEMPERATURE




Fig. 11 — CMOS STANDBY CURRENT
vs SUPPLY VOLTAGE




Fig. 13 — REFRESH CURRENT 1
vs SUPPLY VOLTAGE




Fig. 10 — TTL STANDBY CURRENT vs SUPPLY VOLTAGE




Fig. 12 - STANDBY CURRENT vs AMBIENT TEMPERATURE




Fig. 14 — REFRESH CURRENT 1 vs CYCLE RATE




Fig. 15 — STATIC COLUMN MODE CURRENT vs CYCLE RATE




Fig. 17 - REFRESH CURRENT 2




Fig. 19 — ADDRESS AND DATA INPUT VOLTAGE vs SUPPLY VOLTAGE




Fig. 16 — STATIC COLUMN MODE CURRENT vs SUPPLY VOLTAGE




Fig. 18 — REFRESH CURRENT 2 vs SUPPLY VOLTAGE




Fig. 20 — ADDRESS AND DATA INPUT VOLTAGE
vs AMBIENT TEMPERATURE






Fig. 21 – RAS, CAS AND WE INPUT VOLTAGE
vs SUPPLY VOLTAGE




Fig. 23 — ACCESS TIME (t_{RAC}) vs LOAD CAPACITANCE




Fig. 25 — OUTPUT CURRENT vs OUTPUT VOLTAGE




Fig. 22 – RAS, CAS AND WE INPUT VOLTAGE
vs AMBIENT TEMPERATURE




Fig. 24 — ACCESS TIME (t_{AA}) vs LOAD CAPACITANCE




Fig. 26 — OUTPUT CURRENT vs OUTPUT VOLTAGE





Fig. 27 - CURRENT WAVEFORM **DURING POWER UP (1)** V_{CC}, SUPPLY VOLTAGE (V) T_A = 25°C RAS = CAS = 0.8V (TTL VII I_{CC}, SUPPLY CURRENT (mA) RAS = CAS = 2.4V (TTL VIH) 200µs/Division



FUNCTIONAL TRUTH TABLE

Operation Mode	(Clock Input			s Input		Data
Operation Mode	RAS	CAS	WE	Row	Column	Input	Output
Standby	Н	Н	×	х	×	X ***	High-Z
Read Cycle	L	L	н	Valid	Valid	х	Valid
Write Cycle	L	L	L	Valid	Valid	Valid	High-Z*1
Static Mode Read Cycle	L	L	н	Valid*2	Valid	Х	Valid
Static Mode Write Cycle	L	L	L	Valid*2	Valid	Valid	High-Z*1
Static Mode Mixed Cycle	L	L	L/H	Valid*2	Valid	Valid	High-Z or Valid
RAS-only Refresh Cycle	Ŀ	Н	х	Valid	×	х	High-Z


X: Don't Care H: High level L: Low level

Note: *1: If $t_{WS} < t_{WS(min)}$ and $t_{WH} < t_{WH\,(min)}$, the data output become invalid.

*2: After first cycle, row address is not necessary.

PACKAGE DIMENSIONS

(Suffix: -P)




MB 81C258-10 MB 81C258-12 MB 81C258-15



PACKAGE DIMENSIONS

(Suffix: -PD)



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



262144 BIT CMOS STATIC COLUMN DYNAMIC RAM

MB 81C466-10 MB 81C466-12 MB 81C466-15

> March 1987 Edition 2.0

65,536 × 4 BIT CMOS STATIC COLUMN DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 81C466 is static column dynamic random access memory, SC-DRAM, which is organized as 65536 word by 4 bits. This SC-DRAM is designed for high speed, high performance applications such as main frame memory, buffer memory, and video memory, and for applications to battery backed-up systems where very low power dissipation and compact layout is required.

The advantage of SC-DRAM is achieving the static mode operation such as read, write and read-modify-write cycles in spite of dynamic RAM and the fast read and write operation can be performed by this mode.

The MB 81C466 is fabricated using silicon gate CMOS process. Since the CMOS circuit dissipates very small power, it can be easily used in battery backed-up application system such as hand held computer.

The MB 81C466 is pin compatible with Intel's 51C259.

All inputs and outputs are TTL compatible.

- 65536 x 4 SC-DRAM, 18-pin DIP/ 20-pin ZIP
- Silicon-gate, CMOS, single transistor cell
- Row Access Time (t_{RAC}), 100 ns max. (MB 81C466-10) 120 ns max. (MB 81C466-12) 150 ns max. (MB 81C466-15)
- Random Cycle Time (t_{RC}), 200 ns min. (MB 81C466-10) 230 ns min. (MB 81C466-12) 260 ns min. (MB 81C466-15)
- Address Access Time (t_{AA}),
 45 ns max. (MB 81C466-10)
 55 ns max. (MB 81C466-12)
 70 ns max. (MB 81C466-15)
- Static Mode Cycle Time (t_{SC}),
 50 ns min. (MB 81C466-10)
 60 ns min. (MB 81C466-12)
 75 ns min. (MB 81C466-15)

Low Power Dissipation

385 mW max. (MB 81C466-10) 330 mW max. (MB 81C466-12) 275 mW max. (MB 81C466-15) 11 mW max. at standby with TTL level input 1.65 mW max. at standby with


- CMOS level input Single 5V supply ±10% tolerance
- Internal write period control
- On chip latches for address and data inputs
- 32ms/256 refresh cycle
- RAS-Only, CAS-before-RAS, and Hidden refresh capability
- Standard 18-pin ceramic (Metal seal) DIP (Suffix: -C)
- Standard 18-pin Plastic DIP (Suffix: -P)
- Standard 20-Pin Plastic ZIP (Suffix: -PSZ)

ABSOLUTE MAXIMUM RATINGS

Rating		Symbol	Value	Unit	
Voltage on any pin relative to V _{SS}		VIN, VOUT	-1 to +7	٧	
Voltage on V _{CC} re	lative to V _{SS}	V _{cc}	-1 to +7	٧	
Storage	Storage Ceramic		-55 to +150	°c	
Temperature	Plastic	T _{STG}	-55 to +125		
Power Dissipation		P _D	1.0	W	
Short Circuit output current			50	mA .	


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





CAPACITANCE (T_A = 0°C to +70°C, V_{CC} = 5V ± 10%, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A ₀ to A ₇	C _{IN1}		7	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}		10	pF
Input/Output Capacitance, DQ ₁ to DQ ₄	C _{IO}		7	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	V _{CC} V _{SS}	4.5 0	5.0 0	5.5 0	٧	
Input High Voltage, all inputs	ViH	2.4		6.5	٧	0°C to +70°C
Input Low Voltage, all inputs	V _{IN}	-1.0		0.8	٧	

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

				Value	1 11 11 11 11 11 11 11 11 11 11 11 11 1	Unit
Parameter		Symbol	Min	Тур	Max	
OPERATING/REFRESH CURRENT*	MB 81C466-10				70	
Average Power Supply Current	MB 81C466-12	l _{CC1}			60	mA
(RAS, CAS cycling; t _{RC} = min)	MB 81C466-15				50	
STANDBY CURRENT Standby Power Supply Current	TTL Level				2	mA
RAS, CAS = V _{IH})	CMOS Level	CC2			0.3	IIIA
STATIC MODE OPERATING CURRENT*	MB 81C466-10			27.25 1	. 50	.P
Average Power Supply Current RAS = V _{IL} , CAS, WE or Address = cycling; sc = min)	MB 81C466-12	lccs			40	mA
	MB 81C466-15				35	
CAS-BEFORE-RAS REFRESH CURRENT*	MB 81C466-10	I _{CC4}			65	
Average Power Supply Current	MB 81C466-12				55	mA
(CAS-before-RAS; t _{RC} = min)	MB 81C466-15	1 1	egite in the		45	
INPUT LEAKAGE CURRENT, ALL INPUTS (V_{IN} = 0V to 5.5V, V_{CC} = 5V, V_{SS} = 0V, all or inputs not under test = 0V)		I _{I(L)}	-10		10	μΑ
INPUT/OUTPUT LEAKAGE CURRENT (Data is disabled, V _{OUT} = 0V to 5.5V)		I _{DQ(L)}	-10		10	μΑ
OUTPUT LEVEL, OUTPUT LOW VOLTAGE (I _{OL} = 4.2mA)	E	V _{OL}			0.4	V
OUTPUT LEVEL, OUTPUT HIGH VOLTAGE (10H = -5.0 mA)	iE .	V _{OH}	2.4			٧

NOTE *; I_{CC} is depended on the output loading and cycle rate. The specified values are obtained with the output open.

AC CHARACTERISTICS
(At Recommended operating conditions unless otherwise noted) NOTE 1,2

		MB 81	C466-10	MB 81	MB 81C466-12		MB 81C466-15	
Parameter NOTE	Symbol	Min	Max	Min	Max	Min	Max	Unit
Time Between Refresh	t _{REF}		32		32		32	ms
Random Read/Write Cycle Time	t _{RC}	200		230		260	11 12 13 11	ns
Read-Modify-Write Cycle Time	t _{RWC}	270	100	315		360		ns
Access Time from RAS 3 5	tRAC		100	¥	120	70.00	150	ns
Access Time from CAS 5	t _{CAC}		25		30		35,	ns
Output Buffer Turn off Delay Time	t _{OFF}	0	25	0	25	0	30	ns
Transition Time	t _T	3	50	3	50	3	50	ns
Column Address Access Time 5	t _{AA}		45		55		70	ns
Output Hold Time from Column Address Change	t _{AOH}	5		5		5		ns
Access Time from WE Precharge	t _{WPA}		25		30	- 54-5 K.	35	ns
Access Time Relative to Last Write 6	t _{ALW}		90	u ku entin e	110	livis de la colo	140	ns
RAS Precharge Time	t _{RP}	90		100		100		ns
RAS Pulse Width	t _{RAS}	65	100000	75	100000	95	100000	ns
RAS Hold Time	t _{RSH}	25		30		35		ns
CAS Pulse Width (Read)	t _{CAS}	25	100000	30	100000	35	100000	ns
CAS Pulse Width (Write)	t _{CAS}	15	100000	20	100000	25	100000	ns
CAS Hold Time (Read)	t _{CSH}	100		120		150		ns
CAS Hold Time (Write)	t _{CSH}	80	70,7 . 140	95		115	3177	ns
RAS to CAS Delay Time	t _{RCD}	25	75	25	90	30	115	ns
CAS to RAS Set Up Time	t _{CRS}	20		25		30		ns
Row Address Set Up Time	t _{ASR}	0		0		0		ns
Row Address Hold Time	t _{BAH}	15		15	our entitle	20	MAN, A	ns
Column Address Set Up Time 7	t _{ASC}	0	F-1-8-4-	0		0		ns
Column Address Hold Time 7	t _{CAH}	20	1.12	25	7	30	35, 5, 5, 4, 5	ns
RAS to Column Address Delay Time 8 9	t _{RAD}	20	55	20	65	25	80	ns
Column Address Hold Time Referenced to RAS	t _{AR}	100		120		150	in Aire Myllo	ns
Write Address Hold Time Referenced to RAS	t _{AWR}	80		90		110		ns
Read Address to RAS Lead Time	tRAL	45		55	3335	970 €		ns
Column Address Hold Time Reference to RAS Rising Time	t _{AHB}	15		15		20		ns
Last Write to Column Address Delay Time 11 12	t _{LWAD}	20	45	20	55	,25	70	ns
Column Address Hold Time Reference to Last Write	t _{AHLW}	90	E 72. 95	110	Orac said	140		ns

AC CHARACTERISTICS (Cont'd) (At Recommended operating conditions unless otherwise noted) NOTE 1,2

David NOTE	Sumbal	MB 810	C466-10	MB 810	MB 81C466-12		MB 81C466-15	
Parameter NOTE	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Command Set Up Time Referenced to CAS	t _{RCS}	0		0		0		ns
Read Command Hold Time Referenced to RAS	t _{RRH}	10		10		10		ns
Read Command Hold Time Referenced to CAS	t _{RCH}	0		0		0		ns
WE Pulse Width	t _{WP}	15		20		25		ns
WE Inactive Time	t _{WI}	15		20		25		ns
Write Command Hold Time	twcH	15		20		25		ns
Write Command to RAS Lead Time	t _{RWL}	25		30		35	Y	ns
Write Command to CAS Lead Time	t _{CWL}	25		30		35		ns
RAS to WE Delay Time 14	t _{RWD}	125		150		185		ns
CAS to WE Delay Time	tcwp	50		60		70		ns
Column Address to WE Delay Time	t _{AWD}	70		85		100		ns
RAS to Second Write Delay Time	t _{RSWD}	105		125		155		ns
Write Command Hold Time Referenced to RAS	twcn	80		95		115		ns
RAS Precharge Time from Last Write	tRPLW	135		155		165		ns
Write Set Up Time for Output Disable	t _{ws}	0		0		0		ns
Write Hold Time for Output Disable 14	t _{WH}	0		0		0		ns
D _{IN} Set Up Time	t _{DS}	0		0 .		0		ns
D _{IN} Hold Time	t _{DH}	20		25		30		ns
D _{IN} Hold Time Referenced to RAS	t _{DHR}	80		90		110		ns
Access Time from OE	toea		25		30		35	ns
OE to Data In Delay Time	toED	20		25	,	30		ns
Output Buffer Turn off Delay Time from OE	toez	0	20	0	25	0	30	ns
OE Hold Time Referenced to RAS 15	toehr	20		20		20		ns
OE Hold Time Referenced to CAS 15	toehc	20		20		20		ns
Refresh Set Up Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCS}	20		25		30		ns
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCH}	20		25		30		ns
CAS Precharge Time (CAS-before-RAS cycle)	t _{CPR}	20		25		30		ns
RAS Precharge Time to CAS Active Time (Refresh cycles)	tRPC	20		20		20		ns

AC CHARACTERISTICS (Cont'd)


(At Recommended operating conditions unless otherwise noted) NOTE 1,2

	C	MB 81	C466-10	MB 81C466-12		MB 81C466-15		Unit
Parameter NOTE	Symbol	Min	Max	Min	Max	Min	Max	Unit
Static Mode Read/Write Cycle Time	t _{sc}	50		60		75		ns
Static Mode Read-Modify-Write Cycle Time	t _{SRWC}	120		145		180		ns
Static Mode CAS Precharge Time	t _{CP}	15		20		25		ns
OE to RAS Inactive Set Up Time	toes	25		30	* .	35		ns
D _{IN} to CAS Delay Time 16	t _{DZC}	0		0		0	1.00 mm	ns
D _{IN} to OE Delay Time 16	t _{DZO}	0	ur ar	0		0		ns
Refresh Counter Test Cycle Time 17	t _{RTC}	465		550		645		ns
Refresh Counter Test RAS Pulse Width	tTRAS	365	10000	440	10000	535	10000	ns
Refresh Counter Test CAS Precharge Time	t _{CPT}	50		60		70		ns
Refresh Counter Test CAS to Column Address Delay Time	tCADT		100		120	40.	150	ns
Refresh Counter Test Access Time from CAS	t _{CACT}		135		165		205	ns
Refresh Counter Test CAS to WE Delay Time	tcwdT	135		165		205		ns


NOTES:


- An Initial pause (RAS=CAS=V_{IH}) of 200μs is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CASbefore RAS initialization cycles instead of 8 RAS cycles are required.
- AC characteristics assume $t_T = 5ns$, $V_{1N} = 0V$ to 3V, $V_{1H} = 2.4V$, $V_{1L} = 0.8$, $V_{OH} = 2.4V$, and $V_{OL} = 0.4V$.
- 3 Assumes that $t_{RAD} \le t_{RAD}$ (max). If t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RAD} exceeds the value shown.
- 4 Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- Measured with a load equivalent to 2 TTL loads and 100pF.
- Assumes that t_{LWAD} ≤ t_{LWAD} (max). If t_{LWAD} is greater than the maximum recommended value shown in this table, t_{ALW} will be increased by the amount that t_{LWAD} exceeds the value shown.
- Write Cycle only.
- Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled by t_{AA}.

- $9 t_{BAD} (min) = t_{BAH} (min) + t_{T} (t_{T} = 5ns)$
- t_{AHR} is specified to latch column address by the rising edge of RAS.
- Operation within the t_{LWAD} (max) limit insures that t_{ALW} (max) can be met. t_{LWAD} (max) is specified as a reference point only; if t_{LWAD} is greater than the specified t_{LWAD} (max) limit, then access time is controlled by t_{AA}.
- 12 t_{LWAD} (min) = t_{CAH} (min) + t_{T} (t_{T} = 5ns).
- 13 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 14 t_{WS} , t_{WH} , and t_{RWD} are specified as a reference point only. If $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min), the data output pin will remain High-2 state throughout entire cycle. It $t_{RWD} \ge t_{RWD}$ (min). The data output will contain data read from the selected cell.
- 15 Either toehr or toehc is satisfied, output is disabled.
- 16 Either t_{DZC} or t_{DZO} must be satisfied.
- 17 CAS-before-RAS refresh counter test cycle only.




*; If $t_{RAD} \ge t_{RAD}$ (max), access time is t_{AA} .








*; If OE is kept high through a cycle or t_{WS} ≥ t_{WS} (min) and t_{WH} ≥ t_{WH} (min) are met, DQ pins are kept high impedance state.





MB 81C466-10 FUJITSU MB 81C466-15


















MB 81C466-10
MB 81C466-12
FUJITSU
MB 81C466-15



DESCRIPTION

Address Inputs:

A total of sixteen binary input address bits are required to decode parallel 4 bits of the 262,144 storage cells within the MB 81C466. Eight row address bits are established on the address input pins (An to Az) and latched with the Row Address Strobe (RAS). The eight column address bits are established on the address input pins (A₀ to A₇) after the Row Address Hold Time has been satisfied. In read cycle, the column addresses are not latched by the Column Address Strobe (CAS), so the column address must be stable until the output becomes valid. In write cycle, the column addresses are latched by the later falling edge of CAS or WE.

Write Enable:

Read or Write cycle is selected with the WE inputs. A high on WE selects read cycle and low selects write cycle. The write operation is asserted on the later falling edge of CAS or WE (Both CAS and WE are low). The time period of the write operation is determined by internal circuit, thus the next write operation will be inhibited during the write operation.

Data Pins:

Data Inputs;

Data are written into the MB 81C466 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of \overline{CAS} or \overline{WE} .

Data Output:

The output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. The output is in high impedance state until CAS is brought low. In a read cycle, the access time is determined by the following conditions:

- 1. t_{RAC} from the falling edge of RAS.
- 2. t_{AA} from the column address inputs.
- t_{CAC} from the falling edge of CAS.
- 4. t_{OEA} from the falling edge of \overline{OE} . When both t_{RCD} and t_{RAD} satisfy their maximum limits, t_{RAC}=t_{RCD}+t_{CAC} or t_{RAC}=t_{RAD}+t_{AA}.

Data output remains valid while the column address inputs are kept con-

stant. However, when either $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ goes high, the output returns to a high impedance state. In the static write cycle ($\overline{\text{CAS}}$ controlled), if both $t_{WS} \geq t_{WS}$ (min) and $t_{WH} \geq t_{WH}$ (min) are met, data pins are input mode regardless of the state of $\overline{\text{OE}}$.

Output Enable:

The \overline{OE} controls the impedance of the output buffers. In the high state on \overline{OE} , the output buffers are high impedance state. In the low state on \overline{OE} , the output buffers are low impedance state. In the write cycle (\overline{WE} controlled), the \overline{OE} must be high before the data applied to DQ pins. When \overline{WE} controlled write cycles is not used, \overline{OE} can be low throughout the operation.

Static Mode:

The static mode operation allows continuous read, write, or read-modify-write cycle within a row by applying new column address. In the static mode, CAS can be kept low throughout static mode operation. The following four cycles are allowed in the static mode.

- 1. Static mode read cycle.
 - In a static mode read cycle, the access time is t_{RAC} from the falling edge of \overline{RAS} or t_{AA} from the column address input or t_{OEA} from the falling edge of \overline{OE} . The data remains valid for a time t_{AOH} after the column address is changed.
- 2. Static mode write cycle;
 - In a static mode write cycle, the data is written into the cell triggered by the later falling edge of CAS or WE. If both t_{WS} and t_{WH} are greater than their minimum limits, the data output pin is kept high impedance state through the static mode write cycle. The OE must be high before the data are applied to DQ pins.
- 3. Static mode read-modify-write cycle; In the static mode read-modify-write cycle, WE goes low after t_{AWD} from the column address inputs and t_{CWD} from the falling edge of CAS. The data and column address inputs are strobed and latched by the falling edge of WE. The OE must be high before the data are applied to DQ pins.

- 4. Static mode mixed cycle:
 - In the static mode, read, write, and read-modify-write cycles can be mixed in any order.

In the next read cycle of static mode write cycle or read-modify-write cycle, the access time is determined by the following conditions.

- t_{ALW} from the falling edge of WE at previous write cycle.
- 2. t_{AA} from the column address inputs.
- 3. t_{WPA} from the rising edge of WE at the read cycle.
- 4. t_{CAC} from the falling edge of CAS.
- 5. toeA from the falling edge of OE.

Refresh:

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row addresses (A₀ to A₇) at least every 4ms.

The MB 81C466 offers the following three types of refresh.

- 1. RAS only refresh;
 - The RAS-only refresh avoids any outputs during refresh because the outputs buffers are high impedance state due to CAS-high. Strobing of each 256 row address (A₀ to A₇) with RAS will cause all bits in each row to be refreshed.
- 2. CAS-before-RAS refresh;
 - CAS-before-RAS refreshing available on the MB 81C466 offers an alternate refresh method. If CAS is held low for the specified period (t_{FCS}) before RAS goes low, on chip refresh control clock generator and the internal refresh address counter are enabled, and an internal refresh operation is executed. After the refresh operation, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh.
- 3. Hidden refresh:
 - A hidden refresh cycle will be executed while maintaining latest valid data at the output pin by extending the CAS low time. For the MB 81C466, a hidden refresh cycle is CAS-before-RAS refresh. The internal refresh address counter provides the refresh address, as in a normal CAS-before-RAS refresh cycle.

MB 81C466-10 MB 81C466-12 MB 81C466-15



CAS-before-RAS refresh counter Test:

A special timing sequence using CASbefore-RAS refresh counter test cycle provides a convenient method of verifying the function of CAS-before-RAS refresh activated circuitry. After the CAS-before-RAS refresh cycle, if CAS goes to high and goes to low again while RAS is held low, the read and read-modify-write cycles are enabled according to the state of WE. This is shown in the CAS-before-RAS counter test cycle timing diagram, A memory cell address, consisting of a row address (8 bits) and a column address (8 bits), 2) Throughout the test, use the same

to be accessed is shown below.

ROW ADDRESS - All bits Ao to A7 are provided by the refresh counter. COLUMN ADDRESS - All the bits An to Az are provided by externally after t_{CADT}.

The recommended procedure of CASbefore-RAS refresh counter test is shown below. The timing of CASbefore-RAS refresh counter test cycle should be used.


- 1) Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.

column address.

- 3) Using a write cycle, write 0s to all 256 row addresses.
- CAS-before-RAS 4) Using refresh counter test cycle in read-modifywrite mode, read the 0 written in step 3), and simultaneously write a 1 to the same cell. This step is repeated 256 row address generated by internal refresh address counter.
- 5) Using a normal read cycle, read back the 1s written in step 4), from all 256 locations.
- 6) Complement the test pattern and repeat step 3), 4), and 5).


PACKAGE DIMENSIONS

(Suffix: -C)



PACKAGE DIMENSIONS

(Suffix: -P) (Suffix: -PSZ)



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.



CMOS 1048576-BIT FAST PAGE DYNAMIC RAM

MB81C1000-70 MB81C1000-80 MB81C1000-10 MB81C1000-12

CMOS 1,048,576 x 1 BIT FAST PAGE MODE DYNAMIC RAM

The Fujitsu MB81C1000 is CMOS fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1000 has been designed for mainframe memories, buffer memories, and video image memories requiring highspeed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very lower power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1000 high α -ray soft error immunity and long refresh time. Since the CMOS circuits are used for peripheral circuits, low power dissipation and high speed operation are realized.

This specification is applied to "BC" version revised with intent to realize faster access time. So faster speed version (70ns and 80ns) are available on this chip.

PRODUCT LINE

HODOGI EHEE									
Parameter	MB81C1000 -70	MB81C1000 -80	MB81C1000 -10	MB81C1000 -12					
Row Access time	70ns max.	80ns max.	100ns max.	120ns max.					
Random Cycle Time	140ns min.	155ns min.	180ns min.	210ns min.					
Column Address Time	43ns max.	45ns max.	50ns max.	60ns max.					
Column Access Time	25ns max.	25ns max.	30ns max.	35ns max.					
Fast Page Mode Cycle Time	53ns min.	55ns min.	60ns min.	70ns min.					
Low Power Dissipation Operating current	413mW max.	385mW max.	330mW max.	275mW max.					
 Standby current 	11mW ma	11mW max. (TTL level)/5.5mW max. (CMOS level)							


FEATURES


- 1,048,576 word x 1bit organization
- Silicon Gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Common I/O capability by using early write
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Fast Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating		Symbol	Value	Unit	
Voltage on Any Pin Rela	tive to V _{SS}	VIN, VOUT	-1 to +7	V	
Voltage on V _{CC} Relative	to V _{SS}	V _{CC}	-1 to +7	٧	
Storage Temperature	Ceramic	+	-55 to +150	°c	
Storage Temperature	Plastic	TSTG	-55 to +125	١	
Power Dissipation		PD	1.0	w	
Short Circuit Output Current			50	mA	


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Pin Assignment For ZIP: See Page 18



MB81C1000-70 MB81C1000-80 MB81C1000-10 MB81C1000-12



CAPACITANCE

 $(T_A = 25^{\circ}C)$

Parameter	C. mahal	Va	Unit	
	Symbol	Тур	Max	Oill
Input Capacitance, A ₀ to A ₉ , D _{IN}	C _{IN1}		5	pF
Input Capacitance, RAS CAS, WE	C _{IN2}		5	pF
Output Capacitance, D _{OUT}	Соит		5	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

			Value			Ambient	
Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature	
Supply Voltage	V _{CC} V _{SS}	4.5 0	5.0 0	5.5 0	. V		
Input High Voltage, All inputs	V _{IH}	2.4		6.5	٧	0°C to +70°C	
Input Low Voltage, All inputs	V _{IL}	-2.0		0.8	٧		

DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted)

Parameter				Valu	11-5		
		Conditions	Symbol	Min Max		Unit	
	MB81C1000-70				75		
Operating Current* (Average power	MB81C1000-80	RAS & CAS cycling;	I _{CC1}		70	mA	
Supply current)	MB81C1000-10	t _{RC} = min			60	15.	
	MB81C1000-12			V (40)	50	1. 4	
Standby Current	TTL level	RAS = CAS = V _{IH}		-	2.0		
(Power supply current)	CMOS level	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2V$	lcc2		1.0	mA	
- · · · · · · · · · · · · · · · · · · ·	MB81C1000-70				70	mA	
Refresh Current 1* (Average power	MB81C1000-80	CAS = V _{IH} , RAS	I _{CC3}		65		
supply current	MB81C1000-10	cycling; t _{RC} = min	000		55		
	MB81C1000-12			45			
Fast Page Mode Current*	MB81C1000-70				47	mA	
	MB81C1000-80	RAS = V _{IL} , CAS cycling; t _{PC} = min	I _{CC4}		45		
	MB81C1000-10	- Cycling, t _{PC} - min			40		
	MB81C1000-12			Section 1	33		
D. () () () () ()	MB81C1000-70	The state of the s			70	mA	
Refresh Current 2* (Average power	MB81C1000-80	RAS cycling, CAS-before-RAS;	I _{CC5}		65		
current)	MB81C1000-10				55		
	MB81C1000-12				45		
Input Leakage Current		$\begin{array}{l} \text{OV} \leq \text{V}_{\text{IN}} \leq 5.5\text{V}, \\ \text{4.5V} \leq \text{V}_{\text{CC}} \leq 5.5\text{V}, \\ \text{V}_{\text{SS}} = \text{OV}; \text{pins not} \\ \text{under test} = \text{OV} \end{array}$	I _{I(L)}	-10 10		μΑ	
Output Leakage Current		$0V \le V_{OUT} \le 5.5V$; Data out disabled	1 _{O(L)}	-10	10		
Output High Voltage		I _{OH} = -5mA	V _{OH}	2.4		V	
Output Low Voltage		I _{OL} = 4.2mA	VoL	0.4] · · ·	

NOTE: *; I_{CC} depends on the output load conditions and cycle rate. The specified values are obtained with the output open. I_{CC} depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.

I_{CC1}, I_{CC3} and I_{CC5} are specified at three time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.

 I_{CC4} is specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.

MB81C1000-70 MB81C1000-80 MB81C1000-10 MB81C1000-12



AC CHARACTERISTICS

		ons unless	MB81C1000-70		MB81C1000-80		MB81C1000-10		MB81C1000-12		
Vo.	Parameter NOTE	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
1	Time Between Refresh	tREF		8.2		8.2		8.2		8.2	ms
2	Random Read/Write Cycle Time	tRC	140		155		180		210		ns
3	Read-Modify-Write Cycle Time	tRWC	167		182		210		245	·	ns
4	Access Time from RAS 4 7	^t RAC		70		80		100		120	ns
5	Access Time from CAS 5 7	t _{CAC}		25		25		. 30		35	ns
6	Access Time from Column Address	t _{AA}		43		45		50		60	ns
7	Output Data Hold Time	tон	7		7		7		7		ns
8	Output Buffer Turn on Delay Time	ton	5		5		5		5		ns
9	Output Buffer Turn Off Delay Time	toff		25		25		25	es e di di Sese	25	ns
10	Transition Time	t _T	3	50	3	50	3	50	3	50	ns
11	RAS Precharge Time	t _{RP}	60		65		70		80		ns
12	RAS Pulse Width	^t RAS	70	100000	80	100000	100	100000	120	100000	ns
13	RAS Hold Time	^t RSH	25		25		30		35		, ns
14	CAS to RAS Precharge Time	tCRP	0		0		0		0	-	ns
15	RAS to CAS Delay Time	tRCD	20	45	22	55	25	70	25	85	ns
16	CAS Pulse Width	t _{CAS}	25		25		30		35		ns
17	CAS Hold Time	^t csH	70		80		100		120		ns
18	CAS Precharge Time (C-B-R Cycle)	tCPN	15		15		15		15		ns
19	Row Address Set Up Time	t _{ASR}	0		0		. 0		0		ns
20	Row Address Hold Time	^t RAH	10	, .	12		15		15		ns
21	Column Address Set Up Time	tASC	0		0		0		0		ns
22	Column Address Hold Time	^t CAH	15		15		15		20		ns
23	RAS to Column Address Delay Time	tRAD	15	27	17	35	20	50	20	60	ns
24	Column Address to RAS Lead Time	tRAL	43		45		50		60		ns
25	Read Command Set Up Time	^t RCS	0		0		0		0		ns

AC CHARACTERISTICS (Cont'd) (At recommended operating conditions unless otherwise noted.) Notes 1,2,3

		Symból	MB81C1000-70		MB81C1000-80		MB81C1000-10		MB81C1000-12		1
No.	Parameter NOTE		Min	Max	Min	Max	Min	Max	Min	Max	Unit
26	Read Command Hold Time Referenced to RAS	tRRH	0		0		0		0		ns
27	Read Command Hold Time Referenced to CAS	^t RCH	0		0		0		0	2801 E.	ns
28	Write Command Set Up Time	twcs	0		0		0		0		ns
29	Write Command Hold Time	^t wcH	15	1,4.1. \$	15		15	i i jagi saasi	20		ns
30	WE Pulse Width	t _{WP}	15		15		15		20	SP4 1 114-13	ns
31	Write Command to RAS Lead Time	^t RWL	22	e . Jee . Jee Jee .	22		25		30		ns
32	Write Commnd to CAS Lead Time	t _{CWL}	17		17		20		25		ns
33	D _{IN} Set Up Time	t _{DS}	0		0		0		0		ns
34	D _{IN} Hold time	t _{DH}	15		15		15		20		ns
35	RAS to WE Delay Time 13	tRWD	70		80		100		120	k signer si	ns
36	CAS to WE Delay Time 13	tcwp	25		25		30		35		ns
37	Column Address to WE Delay Time	t _{AWD}	43		45		50		60		ns
38	RAS Precharge Time to CAS Active Time (Refresh Cycles)	t _{RPC}	0		0		0		0	6	ns
39	CAS Set Up Time for CAS-before-RAS Refresh	^t CSR	0		0		0		0		ns
40	CAS Hold Time for CAS-before-RAS Refresh	t _{CHR}	15		15		15		20		ns
41	Access Time from CAS (Counter Test Cycle)	t _{CAT}		43		45		50		60	ns
50	Fast Page Mode Read/Write Cycle Time	t _{PC}	53		55		60		70		ns
51	Fast Page Mode Read-Modify- Write Cycle Time	^t PRWC	75		77		85	1994 g v 1994 g v	100		ns
52	Access Time from CAS Precharge 7 14	[†] CPA		53		55		60		70	ns
53	Fast Page Mode CAS Precharge Time	[†] CP	15		15		15		15		ns


NOTES:

- An initial pause ($\overline{RAS} = \overline{CAS} = V_{1H}$) of 200 μ s is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CASbefore-RAS initialization cycles instead of 8 RAS cycles are required.
- 2 AC characteristics assume $t_T = 5$ ns.
- 3 VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH (min) and VIL (max).
- 4 Assumes that $t_{RCD} \le t_{RCD}$ (max), $t_{RAD} \le t_{RAD}$ (ma x). If t_{RCD} (or t_{RAD}) is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that $t_{\mbox{\scriptsize RCD}}$ (or $t_{\mbox{\scriptsize RAD}}$) exceeds the value shown. Refer to Fig. 2 and 3.
- 5 If $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max), and $t_{ASC} \ge t_{AA} - t_{CAC} - t_{T}$, access time is t_{CAC} .
- 6 If $t_{RAD} \ge t_{RAD}$ (max) and $t_{ASC} \le t_{AA} t_{CAC} t_{T}$, access time is tAA.
- Measured with a load equivalent to two TTL loads and 100 pF.
- 8 toff is specified that output buffer changes to high impedance state.
- 9 Operation within the $t_{\sf RCD}$ (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if tRCD is greater than the specified tach (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA} .

- 10 t_{BCD} (min) = t_{BAH} (min) + $2t_T + t_{ASC}$ (min).
- Operation within the tRAD (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.

MB81C1000-70

- 12 Either tare or tach must be satisfied for a read cycle.
- 13 t_{WCS}, t_{CWD}, t_{RWD} and t_{AWD} are not a restructive operating parameter. They are included in the data sheet as the electrical characteristics only. If twcs \geq twcs (min), the cycle is an early write cycle and DOUT pin will maintain high impedance state throughout the entire cycle. If $t_{CWD} \ge t_{CWD}$ (min), $t_{RWD} \ge t_{RWD}$ (min), and $t_{AWD} \ge t_{AWD}$ (min), the cycle is a readmodify-write cycle and data from the selected cell will appear at the Dout pin.
 - If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear at the D_{OUT} pin, and write operation can be executed by satisfing t_{RWL}, t_{CWL}, and t_{RAL} specifications.
- 14 t_{CPA} is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if t_{CP} is long, t_{CPA} is longer than t_{CPA} (max).
- 15 Assumes that CAS-before-RAS refresh and CAS-before-RAS refresh counter test cycle only





FUNCTIONAL TRUTH TABLE


Operation Mode	Clock Input			Address Input		D	ata			
	RAS	CAS	WE	Row	Column	Input	Output	Refresh	Note	
Standby	Ĥ	Н	x	2			High-Z			
Read Cycle	L	L	н	Valid	Valid		Valid	0*	$t_{RCS} \ge t_{RCS}$ (min)	
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	0*	t _{wcs} ≥ t _{wcs} (min)	
Read-Modify- Write Cycle	L	L	H→L	Valid	Valid	X→ Valid	Valid	0*	$t_{CWD} \ge t_{CWD}$ (min)	
RAS-only Refresh Cycle	Ŀ	Н	x	Valid	<u>-</u>	-	High-Z	0		
CAS-before- RAS Refresh	L	Ļ	×		*	- i	High-Z	0	$t_{CSR} \ge t_{CSR}$ (min)	
Hidden Refresh Cycle	H→L	L.	x	-	-	=	Valid	0	Previous data is kept.	


X; "H" or "L"


^{*;} It is impossible in fast page mode.




























DESCRIPTION

Address Inputs:

A total of twenty binary input address bits are required to decode any one of the 1,048,576 storage cells whthin the MB 81C1000. Ten row address bits are established on the address input pins (An to An) and latched with the Row Address Strobe (RAS). The ten column address bits are established on the address input pins (An to An) and latched with the Column Address Strobe (CAS). All row and column address must be stable on or before the falling edge of RAS and CAS. respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after tRAH (min) + tT.

Therefore, to get valid data within t_{RAC} , it is necessary to apply column address within t_{RAD} (max).

If $t_{RAD} \ge t_{RAD}$ (max), access time is t_{CAC} or t_{AA} whichever occur later.

Write Enable:

Read or Write cycle is selected with the \overline{WE} inputs. A high on \overline{WE} selects read cycle and low selects write cycle. Data input is ignored during read cycle. Data output is high impedance state during write cycle.

Data Input:

Data is written into the MB 81C1000 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of CAS or WE. In an early write cycle, data input is strobed by CAS, and set up and hold times are referenced to CAS. In a delayed write or read-modify-write cycle, WE is set low after CAS. Thus, data input is strobed by WE, and set up and hold times are referenced to WE.

Data Output:

The output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. The output

is high impedance state until \overline{CAS} is brought low. In a read or read-modify-write cycle, the output becomes valid after t_{RAC} from the falling edge of \overline{CAS} when t_{RCD} (max) is satisfied or after t_{CAC} when t_{RCD} is longer than t_{RCD} (max). The data output remains valid until \overline{CAS} returns to high with t_{OH} and becomes high impedance state after t_{OFF} . In an early write cycle, the output buffer is high impedance state during the entire cycle. In a delayed write cycle, if t_{RWD} or t_{CWD} (min), the output is invalid.

Read Cycle:

The read cycle is executed by keeping both RAS and CAS "L" and keeping WE "H" throughout the cycle. The row and column addresses are latched with RAS and CAS, respectively. The data output is remain valid with CAS "L". i.e., if CAS goes "H", the data becomes invalid with toH. During read cycle, the DIN pin is "H" or "L". The access time is determined by RAS (tRAC), CAS (t_{CAC}), or Column address input (tAA). If tRCD (RAS to CAS delay time) is greater than the specification, the access time is t_{CAC}. If t_{BAD} is greater than the specification, the access time is tAA.

Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of \overline{WE} and D_{IN} pin. The data on D_{IN} pin is latched with the later falling edge of \overline{CAS} or \overline{WE} and written into-memory. In addition, during write cycle, t_{RWL} , t_{CWL} and t_{RAL} must be satisfied the specifications.

Read-Modify-Write Cycle:

The read-modify-write cycle is executed by changing \overline{WE} high to low after the data appears on the D_{OUT} pin. After the current data is readout, modified data can be re-written into the same address quickly.

Fast Page Mode Read Cycle:

The fast page mode read cycle is executed after normal cycle with holding RAS "L", applying column address and CAS, and keeping WE "H". Once an address is selected normally using the RAS and CAS, other addresses in the same row can be selected by only changing the column address and applying the CAS. So power consumption and cycle time are reduced. During fast page mode, the access time is t_{CAC}, t_{AA}, or t_{CPA}, whichever occur later. Any of the 1024 bits belonging to each row can be accessed.

Fast Page Mode Write Cycle:

The fast page mode write cycle is executed by the same manner as fast page mode read cycle except for the state of WE. The data on D_{IN} pin is latched with the falling edge of CAS and written into the memory. During fast page mode write cycle, t_{CWL} must be satisfied. Any of the 1024 bits belonging to each row can be accessed.

Fast Page Mode Read-Modify-Write Cycle:

During fast page mode, the read-modify-write cycle can be executed by changing WE high to low after the data appears at the D_{OUT} pin as well as normal cycle. Any of the 1024 bits belonging to each row can be accessed.

Refresh:

The refresh of DRAM is executed by normal read, write or read-modity-write cycle, i.e., the cells on the one row line are refreshed by executing one of three cycles. 1024 row address must be refreshed every 8.2 ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB 81C1000 also has three types of refresh modes, RAS-only refresh, CAS-before-RAS refresh, and Hidden refresh.

1. RAS-Only Refresh:

The $\overline{\text{RAS}}$ -only refresh is executed by keeping $\overline{\text{RAS}}$ "L" and keeping $\overline{\text{CAS}}$ "H" through the cycle. The row address to be refreshed is latched with the falling edge of $\overline{\text{RAS}}$. During $\overline{\text{RAS}}$ -only refresh, the D_{OUT} pin is kept high impedance state.


2. CAS-before-RAS Refresh;

The CAS-before RAS refresh is executed by bringing CAS "L" before RAS. By this timing combination, the MB 81C1000 executes CAS-before RAS refresh. The row address input is not necessary because it is generated internally.

3. Hidden Refresh;

The Hidden refresh is executed by keeping \overline{CAS} "L" to next cycle, i.e., the output data at previous cycle is kept during next refresh cycle. Since the \overline{CAS} is kept low continusely from previous cycle, followed refresh cycle should be \overline{CAS} -before- \overline{RAS} refresh.


PACKAGE DIMENSIONS




MB81C1000-70 MB81C1000-80 MB81C1000-10 MB81C1000-12

FUJITSU

PACKAGE DIMENSIONS





PACKAGE DIMENSIONS

(TOP VIEW)


CAS VSS WE TE' NC A1 A3 A4 A6 A8

(TOP VIEW)

CAS VSS WE TE' NC A1 A3 A4 A6 A8

(TOP VIEW)


A9 DOUT DIN RAS NC A0 A2 VCC A5 A7




MB81C1000-70 MB81C1000-80 MB81C1000-10 MB81C1000-12



PACKAGE DIMENSIONS







CMOS 1048576 BIT NIBBLE DYNAMIC RAM

MB81C1001-70 MB81C1001-80 MB81C1001-10 MB81C1001-12

CMOS 1,048,576 x 1 BIT NIBBLE MODE DYNAMIC RAM

The Fujitsu MB81C1001 is CMOS fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1001 has been designed for mainframe memories, buffer memories, and video image memories requiring highspeed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very lower power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1001 high α -ray soft error immunity and long refresh time.

Since the CMOS circuits are used for peripheral circuits, low power dissipation and high speed operation are realized.

This specification is applied to "BC" version revised with intent to realize faster access time. So faster speed version (70ns and 80ns) are available on this chip.

PRODUCT LINE

Parameter	MB81C1001 -70	MB81C1001 -80	MB81C1001 -10	MB81C1001 -12		
Row Access Time	70ns max.	80ns max.	100ns max.	120ns max.		
Random Cycle Time	140ns min.	155ns min.	180ns min.	210ns min.		
Column Address Time	43ns max.	45ns max.	50ns max.	60ns max.		
Column Access Time	25ns max.	25ns max.	30ns max.	35ns max.		
Nibble Mode Cycle Time	50ns min.	50ns min.	55ns min.	60ns min.		
Low Power Dissipation Operating current	413mW max.	385mW max.	330mW max.	275mW max.		
Standby current 11mW max. (TTL level)/5.5mW max. (CMOS level)						


FEATURES


- 1,048,576 word x 1bit organization
- Silicon Gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2ms
- Common I/O capability by using early write
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Nibble Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance.

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating		Symbol	Value	Unit
Voltage on Any Pin Rela	V _{IN} , V _{OUT}	-1 to +7	٧	
Voltage on V _{CC} Relative	Vcc	-1 to +7	V	
Storage Temperature	Ceramic		-55 to +150	°c
Storage Temperature	Plastic	TsTG	-55 to +125]
Power Dissipation	Power Dissipation			w
Short Circuit Output Cu	rrent	_	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



MB81C1001-70 MB81C1001-10 MB81C1001-10 MB81C1001-12

CAPACITANCE

(T_A = 25°C)

Parameter	Symbol	V	Unit	
	Symbol	Тур	Max	- Omit
Input Capacitance, A ₀ to A ₉ , D _{IN}	C _{IN1}		5	pF
Input Capacitance, RAS CAS, WE	C _{IN2}		5	pF
Output Capacitance, D _{OUT}	Соит		5	pF

RECOMMENDED OPERATING CONDITIONS (Referenced to V_{SS})

.	C l		Value	Unit	Operating	
Parameter	Symbol	Min	Тур	Max	Unit	Temperature
Supply Voltage	V _{cc} V _{ss}	4.5 0	5.0 0	5.5 0	v	
Input High Voltage, All inputs	V _{IH}	2.4	_	6.5	V	0°C to +70°C
Input Low Voltage, All inputs	V _{IL}	-2.0	-	0.8	V	

DC CHARACTERISTICS (At recommended operating conditions unless otherwise noted)

Paramet	bor	Conditions	Symbol	Va	lues	Unit
raramen	.er 	Conditions	Зуппоп	Min	Max	Onit
	MB81C1001-70		in the second		75	
Operating Current* (Average power	MB81C1001-80	RAS & CAS cycling;			70	mA
supply current)	MB81C1001-10	t _{RC} = min	I _{CC1}		60	"''
	MB81C1001-12			2.0	50	
Standby Current	TTL level	RAS = CAS = V _{IH}			2.0	
(Power supply current)	CMOS level	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2V$	I _{CC2}		1.0	mA
	MB81C1001-70				70	
Refresh Current 1*	MB81C1001-80	CAS = V _{IH} , RAS		7. SV-1.	65	
(Average power supply current)	MB81C1001-10	cycling; t _{RC} = min	l ^{CC3}		55	mA
	MB81C1001-12				45	
	MB81C1001-70				45	mA
Nibble Mode	MB81C1001-80	RAS = V _{IL} , CAS cycling; t _{NC} = min			45	
Current*	MB81C1001-10		I _{CC4}		35	
	MB81C1001-12			1.00	25	
	MB81C1001-70		1. A-1 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.		70	
Refresh Current 2*	MB81C1001-80	RAS cycling,			65	mA
(Average power current)	MB81C1001-10	CAS-before-RAS; t _{RC} = min	I _{CC5}		55	1 11114
	MB81C1001-12	-10		2.5	45	
Input Leakage Current		$\begin{array}{c} \text{OV} \leq \text{V}_{\text{IH}} \leq 5.5\text{V}, \\ \text{4.5V} \leq \text{V}_{\text{CC}} \leq 5.5\text{V}, \\ \text{V}_{\text{SS}} = \text{OV}; \text{pins not} \\ \text{under test} = \text{OV} \end{array}$	11(L)	-10	10	μА
Output Leakage Curre	int .	$0V \le V_{OUT} \le 5.5V$; Data out disabled	I _{O(L)}	-10	10	
Output High Voltage		I _{OH} = -5mA	V _{OH}	2.4	10.00	
Output Low Voltage	Nasjerije in te	I _{OL} = 4.2mA	Vol	0.4		V

NOTE: * I_{CC} depends on the output load conditions and cycle rate. The specified values are obtained with the output open. I_{CC} depends on the number of address change as $\overline{RAS} = V_{|L}$ and $\overline{CAS} = V_{|H}$. I_{CC1} , I_{CC3} and I_{CC5} are specified at three time of address change during $\overline{RAS} = V_{|L}$ and $\overline{CAS} = V_{|H}$. I_{CC4} is specified at one time of address change during $\overline{RAS} = V_{|L}$ and $\overline{CAS} = V_{|H}$.

AC CHARACTERISTICS
(At recommended operating conditions unless otherwise noted.) Notes 1,2,3

-	recommended operating conditi	1		e notea.,			Γ				
No.	Parameter NOTE	Symbol	MB810	1001-70	MB81C	1001-80	мв81С	1001-10	MB81C	1001-12	Unit
IVO.	raiametei NOTE	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	J
1	Time Between Refresh	tREF		8.2		8.2		8.2		8.2	ms
2	Random Read/Write Cycle Time	tRC	140		155		180		210		ns
3	Read-Modify-Write Cycle Time	tRWC	167		182		210		245		ns
4	Access Time from RAS 4 7	^t RAC		70		80		100		120	ns
5	Access Time from CAS 5 7	[†] CAC		25		25		30		35	ns
6	Access Time from Column Address 6 7	t _{AA}		43		45		50		60	ns
7	Output Data Hold Time	^t oн	7		7		7		7		ns
8	Output Buffer Turn on Delay Time	ton	5		5		5		5		ns
9	Output Buffer Turn Off Delay Time	^t OFF	1	25		25		25		25	ns
10	Transition Time	t _T	3	50	3	50	3	50	3	50	ns
11	RAS Precharge Time	t _{RP}	60		65		70		80		ns
12	RAS Pulse Width	^t RAS	70	100000	80	100000	100	100000	120	100000	ns
13	RAS Hold Time	^t RSH	25		25		30		35		ns
14	CAS to RAS Precharge Time	^t CRP	0		0		0	-	0		ns
15	RAS to CAS Delay Time	^t RCD	20	45	22	55	25	70	25	85	ns
16	CAS Pulse Width	t _{CAS}	25		25		30		35		ns
17	CAS Hold Time	^t csH	70		80		100		120		ns
18	CAS Precharge Time (C-B-R Cycle)	^t CPN	15		15		15		15		ns
19	Row Address Set Up Time	^t ASR	0		0		0		0		ns
20	Row Address Hold Time	^t RAH	10		12		15		15		ns
21	Column Address Set Up Time	^t ASC	0		0		0		0		ns
22	Column Address Hold Time	^t CAH	15	-	15	. 7.	15	-	20		ns
23	RAS to Column Address Delay Time	^t RAD	15	27	. 17	35	20	50	20	60	ns
24	Column Address to RAS Lead Time	^t RAL	43		45		50		60		ns
25	Read Command Set Up Time	tRCS	0		0		0		0		ns

AC CHARACTERISTICS (Cont'd)
(At recommended operating conditions unless otherwise noted.) Notes 1,2,3

		as .	MB810	C1001-70	мв81С	1001-80	мв81С	1001-10	MB81C	1001-12	U-14
No.	Parameter NOTE	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
26	Read Command Hold Time Referenced to RAS	^t RRH	0		0		0		0		ns
27	Read Command Hold Time Referenced to CAS	^t RCH	0		0		0		0		ns
28	Write Command Set Up Time	twcs	0		0		0		0		ns
29	Write Command Hold Time	^t wcH	15		15		15		20	4 4 79 ***	ns
30	WE Pulse Width	t _{WP}	15		15		15		20		ns
31	Write Command to RAS Lead Time	^t RWL	22		22		25		30	230 Tu F	ns
32	Write Commnd to CAS Lead Time	^t cwL	17		17		20		25		ns
33	D _{IN} Set Up Time	t _{DS}	0		0		0		0		ns
34	D _{IN} Hold time	t _{DH}	15		15		15		20		ns
35	RAS to WE Delay Time 13	^t RWD	70		80	2	100		120		ns
36	CAS to WE Delay Time 13	tcwd	25	2.	25		30		35	A 144	ns
37	Column Address to WE Delay Time	t _{AWD}	43		45		50		60		ns
38	RAS Precharge Time to CAS Active Time (Refresh Cycles)	t _{RPC}	0		0	#	0		0		ns
39	CAS Set Up Time for CAS-before-RAS Refresh	^t CSR	0		0		0		O		ns
40	CAS Hold Time for CAS-before-RAS Refresh	t _{CHR}	15		15		15		20		ns
41	Access Time from CAS (Counter Test Cycle)	^t CAT		43		45		50		60	ns
50	Nibble Mode Read/Write Cycle Time	^t NC	50		50		55		60		ns
51	Nibble Mode Read-Modify- Write Cycle Time	^t NRWC	67		67	17	75		85	- 4812	ns
52	Access Time from CAS Precharge 7 14	t _{NPA}		45		45		50		55	ns
53	Nibble Mode CAS Precharge	^t NCP	15		15		15		15		ns




NOTES:

- An initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2 AC characteristics assume $t_T = 5$ ns.
- 3 V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that $t_{RCD} \le t_{RCD}$ (max), $t_{RAD} \le t_{RAD}$ (max). If t_{RCD} (or t_{RAD}) is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} (or t_{RAD}) exceeds the value shown. Refer to Fig. 2 and 3.
- 5 If $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max), and $t_{ASC} \ge t_{AA} \cdot t_{CAC} \cdot t_{T}$, access time is t_{CAC} .
- 6 If $t_{RAD} \ge t_{RAD}$ (max) and $t_{ASC} \le t_{AA} \cdot t_{CAC} \cdot t_{T}$, access time is $t_{\Delta A}$.
- Measured with a load equivalent to two TTL loads and 100 pF.
- 8 t_{OFF} is specified that output buffer changes to high impedance state.
- 9 Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.

- 10 t_{RCD} (min) = t_{RAH} (min) + $2t_T + t_{ASC}$ (min).
- Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- 12 Either table or tach must be satisfied for a read cycle.
- operating parameter. They are included in the data sheet as the electrical characteristics only. If $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and D_{OUT} pin will maintain high impedance state throughout the entire cycle. If $t_{CWD} \geq t_{CWD}$ (min), $t_{RWD} \geq t_{RWD}$ (min), and $t_{AWD} \geq t_{AWD}$ (min), the cycle is a readmodify-write cycle and data from the selected cell will appear at the D_{OUT} pin.

If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear at the D_{OUT} pin, and write operation can be executed by satisfing t_{RWL} , t_{CWL} , t_{RAL} specifications.

- 14 t_{NPA} is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if t_{NCP} is long, t_{NPA} is longer than t_{NPA} (max).
- 15 Assumes that CAS-before-RAS refresh and CAS-before-RAS refresh counter test cycle only





FUNCTIONAL TRUTH TABLE


Operation	,	Clock Input			Address Input		ıta			
Mode	RAS	CAS	WE	Row	Column	Input	Output	Refresh	Note	
Standby	Н	H	x			, aw en E	High-Z			
Read Cycle	Ľ	L	Н	Valid	Valid	e 20 	Valid	0.	$t_{RCS} \ge t_{RCS}$ (min)	
Write Cycle (Early Write)	L	<u> </u>	L	Valid	Valid	Valid	High-Z	0.	$t_{WCS} \ge t_{WCS}$ (min)	
Read-Modify- Write Cycle	L	L	H→L	Valid	Valid	X → Valid	Valid	0*	$t_{CWD} \ge t_{CWD}$ (min)	
RAS-only Refresh Cycle	L	Н	x	Valid	_	_	High-Z	0		
CAS-before- RAS Refresh	L	L	х	_	_	-	High-Z	0	$t_{CSR} \ge t_{CSR}$ (min)	
Hidden Refresh Cycle	H→L	L	х	<u> </u>			Valid	0	Previous data is kept.	


X; "H" or "L"

^{*;} It is impossible in nibble mode.














MB81C1001-70 MB81C1001-80 MB81C1001-10 MB81C1001-12














DESCRIPTION

Address Inputs:

A total of twenty binary input address bits are required to decode any one of the 1.048.576 storage cells within the MB 81C1001. Ten row address bits are established on the address input pins (An to An) and latched with the Row Address Strobe (RAS). The ten column address bits are established on the address input pin (Ao to Ao) and latched with the Column Address Strobe (CAS). All row and column addresses must be stable on or before the falling edge of RAS and CAS, respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after team (min) + tr

Therefore, to get valid data within t_{RAC} , it is necessary to apply column address within t_{RAD} (max).

If $t_{RAD} \ge t_{RAD}$ (max), access time is t_{CAC} or t_{AA} whichever occure later.

Write Enable:

Read or Write cycle is selected with the \overline{WE} inputs. A high on \overline{WE} selects read cycle and low selects write cycle. Data input is ignored during read cycle. Data output is high impedance state during write cycle.

Data Input:

Data is written into the MB 81C1001 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of CAS or \overline{WE} . In an early write cycle, data input is strobed by \overline{CAS} , and set up and hold times are referenced to \overline{CAS} . In a delayed write or read-modify-write cycle, \overline{WE} is set low after \overline{CAS} . Thus, data input is strobed by \overline{WE} , and set up and hold times are referenced to \overline{WE} .

Data Output:

The output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. The output

is high impedance state until \overline{CAS} is brought low. In a read or read-modify-write cycle, the output becomes valid after t_{RAC} from the falling edge of \overline{CAS} when t_{RCD} (max) is satisfied or after t_{CAC} when t_{RCD} is longer than t_{RCD} (max). The data output remains valid until \overline{CAS} returns to high with t_{OH} and becomes high impedance state after t_{OFF} . In an early write cycle, the output buffer is high impedance state during the entire cycle. In a delayed write cycle, if t_{RWD} or t_{CWD} is less than t_{RWD} (min) or t_{CWD} (min), the output is invalid.

Read Cycle:

The read cycle is executed by keeping both RAS and CAS "L" and keeping WE "H" through-out the cycle. The row and column addresses are latched with RAS and CAS, respectively. The data output is remain valid with CAS "L". i.e., if CAS goes "H", the data becomes invalid with toH. During read cycle, the D_{IN} pin is "Don't Care". The access time is determined by RAS (tRAC); CAS (t_{CAC}), or Column address input (tAA). If tRCD (RAS to CAS delay time) is greater than the specification, the access time is t_{CAC} . If t_{RAD} is greater than the specification, the access time is tAA.

Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of \overline{WE} and D_{IN} pin. The data on D_{IN} pin is latched with the later falling edge of \overline{CAS} or \overline{WE} and written into memory. In addition, during write cycle, t_{RWL} , t_{CWL} and t_{RAL} must be satisfied the specifications.

Read-Modify-Write Cycle:;

The read-modify-write cycle is executed by changing \overline{WE} high to low after the data appears at the D_{OUT} pin. After the current data is read out, modified data can be re-written into the same address quickly.

Nibble Read/Write Cycle:

Nibble mode allows high speed serial read, write, or read-modify-write access of 2. 3. or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 9 row and 9 column addresses. The 2 bits of addresses (RA9 and CA9) are used to select one of four nibble bits for initial access. After the first bits is accessed by normal mode, the remaining nibble bits can be accessed by toggling CAS "H" then "L". Toggling CAS causes RA9 and CA9 to be incremented internally while all other address bits are held constant and makes the next nibble bit available for access.

Refer to the table 1 for nibble mode address sequence.

If more than four bits are accessed during nibble mode, the address sequence will begin to repeat.

Nibble Mode Read-Modify-Write Cycle:

The read-modify-write cycle can be used during nibble mode as well as normal mode operation. During the nibble mode, all combinations of read, write, and read-modify-write cycle can be applied as well as normal mode operation.

Refresh:

The refresh of DRAM is executed by normal read, write or read-modify-write cycle, i.e., the cells on the one row line are refreshed by executing one of three cycles. 1024 row address must be refreshed every 8.2 ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB 81C10001 also has three types of refresh modes, RAS-Only refresh, CAS-before-RAS refresh, and Hidden refresh.

MB81C1001-70 MB81C1001-80 MB81C1001-10 MB81C1001-12



1. RAS-Only Refresh:

The \overline{RAS} -Only refresh is executed by keeping \overline{RAS} "L" and keeping \overline{CAS} "H" through the cycle. The row address to be refreshed is latched with the falling edge of \overline{RAS} . During \overline{RAS} -Only refresh, the D_{OUT} pin is kept high impedance state.

2. CAS-before-RAS Refresh;

The CAS-before-RAS refresh is executed by bringing CAS "L" before RAS. By this timing combination, the MB 81C1001 executes CAS-before-RAS refresh. The row address input is not necessary because it is generated internally.

3. Hidden Refresh:

The Hidden refresh is executed by keeping \overline{CAS} "L" to next cycle, i.e., the output data at previous cycle is kept during next refresh cycle. Since the \overline{CAS} is kept low continuousely from previous cycle, followed refresh cycle should be \overline{CAS} -before- \overline{RAS} refresh.

Table 1 - NIBBLE MODE ADDRESS SEQUENCE

Sequence	Mode	Nibble bit	RA ₉	Row address (A ₈ ~ A ₀)	CA ₉	Column address $(A_8 \sim A_0)$		
RAS/CAS	Normal	1	0	101010100	0	101010100	Input address	
Toggle CAS	Nibble	2	1	101010100	0	101010100		
Toggle CAS	Nibble	3	0	101010100	1	101010100	Generated Internally	
Toggle CAS	Nibble	4	1	101010100	1	101010100		
Toggle CAS	Nibble	1	0	101010100	0	101010100	Sequence repeats	

PACKAGE DIMENSIONS


(Suffix: -P) 18 LEAD PLASTIC DUAL-IN-LINE PACKAGE (CASE No.: DIP-18P-M04) EJECTOR MARK INDEX-1 .300(7.62)TYP .283±.006 INDEX-2 (7.20±0.15) .010+.004 .868^{+.008}_{-.012} (22.05^{+0.20}_{-0.30}) $(0.25^{+0.11}_{-0.01})$.050(1.27)MAX .197(5.00)MAX .125(3.18)MIN .100(2.54) TYP .018^{+.006} -.002 .020(0.51)MIN -.002 (0.45^{+0.14}) .032^{+.012} Dimensions in © FUJITSU LIMITED 1986 D18015S-4C inches (millimeters)


MB81C1001-70 MB81C1001-80 MB81C1001-10 MB81C1001-12



PACKAGE DIMENSIONS


(Suffix: -PJ)






PACKAGE DIMENSIONS

(Suffix:-PSZ)







MB81C1001-70 MB81C1001-80 MB81C1001-10 MB81C1001-12



PACKAGE DIMENSIONS







CMOS 1,048,576 BIT STATIC COLUMN DYNAMIC RAM

MB81C1002-85 MB81C1002-10 MB81C1002-12

> December 1988 Edition 1.0

CMOS 1,048576 X 1 BIT Static Column Mode Dynamic RAM

The Fujitsu MB81C1002 is CMOS fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1002 has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1002 High α -ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

The CMOS standby current is about one-fifth that of the conventional NMOS DRAM, so large-capacity memory systems shuch as semiconductor disks with less power and battery backup becomes possible, i.e., low standby current makes the RAM applicable as non-volatile memories.

PRODUCT LINE & FEATURES

Parameter	MB81C1002-85	MB81C1002-10	MB81C1002-12		
Row Access Time	85ns max.	100ns max.	120ns max.		
Random Cycle Time	160ns mln.	180ns min.	210ns min.		
Column Address Time	50ns max.	50ns max.	60ns max.		
Column Access Time	25ns max.	30ns max.	35ns max.		
Static Column Mode Cycle Time	55ns min.	55ns min.	65ns min.		
Low Power Dissipation					
Operating current	358mW max.	330mW max.	275mW max.		
Standby current	11mW max. (TTI, level) /5.5mW max. (CMOS level)				

- 1,048,576 words x 1 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Common I/O capability by using early write
- RAS only, CAS-before-RAS, or Hidden Refresh
- Static column Mode, Read-Modify-Write capacity
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Paramete	ır	Symbol	Value	Unit	
Voltage at any pin rela	tive to VSS	V _{IN} , V _{OUT}	-1 to +7	٧	
Voltage of V _{CC} supply r	elative to VSS	Vcc	-1 to +7	٧	
Power Dissipation	Power Dissipation			w	
Short Circuit Output Co	Short Circuit Output Current			mA	
Storage Temperature	Ceramic	T _{STG}	-55 to +150	°C	
	Plastic	ISTG	-55 to +125		

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


DIP-18P-M04

DIP-18C-A01

LCC-26P-M01

ZIP-20P-M02


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A= 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A9, D _{IN}	C _{IN1}		5	pF
Input Capacitance, RAS, CAS, WE	C _{IN2}		5	pF
Output Capacitance, D _{OUT}	C _{OUT}		5	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

(All voltages referenced to ground; TA = 0°C to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	.,
	vss	0		0	V
Input High Voltage, all inputs	VIH	2.4	_	6.5	v
Input Low Voltage, all inputs	VIL	-2.0	_	0.8	V

Note: Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any one of 1,048,576 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by \overline{CAS} and \overline{RAS} as shown in Figure 1. First, nine row address bits are input on pins A0-through-A9 and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{CAS} and \overline{RAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after that (min)+ t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Data is written into the MB81C1002 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of CAS or WE. In an early write cycle, data input is strobed by CAS, and set up and hold times are referenced to CAS. In a delayed write or read-modify-write cycle, WE is set low after CAS. Thus, data input is strobed by WE, and set up and hold times are referenced to WE.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

tRAC: from the falling edge of RAS when tRCD (max) is satisfied.

tCAC: from the falling edge of $\overline{\text{CAS}}$ when t_{RCD} is greater than t_{RCD} (max).

tAA: from column address input when t_{RAD} is greater then t_{RAD} (max).

STATIC COLUMN MODE OF OPERATION

The static column mode operation allows continuous read, write, or read-modify-write cycle within a row by applying new column address. In the static column mode, RAS can be kept low throughout static column mode operation. The following four cycles are allowed in the static column mode.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Conditions	Values			
				Min	Тур	Max	Unit
Output high voltage		V _{OH}	IOH = -5 mA	2.4	- 1	_	V
Output low voltage		V _{OL}	IOL = 4.2 mA	-	-	0.4	
Input leakage current (any input)		I _{I(L)}	0V ≤ VIN ≤ 5.5V; 4.5V ≤ VCC ≤ 5.5V; VSS=0V;All other pins under test =0V	-10	_	10	μА
Output leakage curre	ont	I _{O(L)}	0V ≤VOUT ≤5.5V; Data out disabled	-10	-	10	
Operating current (Average power supply current)	MB81C1002-85	ICC ₁ (Note)	RAS & CAS cycling; t _{RC} = min		- -	65	mA
	MB81C1002-10					60	
	MB81C1002-12					50	
Standby current (Power supply current)	TTL level	ICC₂	RAS=CAS=VIH			2.0	m A
	CMOS level		RAS=CAS≥VCC-0.2V			1.0	
Refresh current #1 (Average power supply current)	MB81C1002-85	ICC ₃ (Note)	CAS=VIH, RAS cycling; t _{RC} = min			60	mA
	MB81C1002-10					55	
	MB81C1002-12					45	
Static column mode current	MB81C1002-85	ICC ₄ (Note)	RAS = CAS =VIL cycling; t _{SC} = min			30	mA
	MB81C1002-10					30	
	MB81C1002-12					23	
Refresh current #2 (Average power supply current)	MB81C1002-85	ICC ₅ (Note)	RAS cycling; CAS-before-RAS; t _{RC} = min	<u> </u>		60	mA
	MB81C1002-10					55	
	MB81C1002-12					45	

Note: ICC depends on output load conditions, input levels, and cycle rates; the value of ICC is also a function of the input low voltage level with VILD ≥-0.5V. All specified values are measured with the output open.

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

No.	Parameter	Symbol	MB81C	1002-85	MB81C	1002-10	MB81C	1002-12	Unit	Note
	raidilletei	Symbol	Min	Max	Min	Max	Min	Max	O.III.	14018
1	Time Between Refresh	t _{REF}		8.2	_	8.2		8.2	ms	_
2	Random Read/Write Cycle Time	t _{RC}	160	<u> </u>	180	<u> </u>	210	-	ns	_
3	Read-Modify-Write Cycle Time	t _{RWC}	190		210		245	_	ns	
4	Access Time from RAS	t _{RAC}	-	85		100	_	120	ns	4,7
5	Access Time from CAS	t _{CAC}		25		30	_	35	ns	7
6	Column Address Access Time	t _{AA}	- 1	50	- 1	50		60	ns	6,7
7	Output Hold Time	t _{oH}	7	-	7		7		ns	
8	Output Buffer Turn on Delay Time	t _{on}		1.2-11	5	<u> </u>	5	-	ns	ra-
9	Output Buffer Turn off Delay Time	t _{OFF}	_	25		25	1	25	ns	8
10	Transition Time	t⊤	3	50	3	50	3	50	ns	-
11	RAS Precharge Time	t _{RP}	65	-	70	- 	80	-	ns	
12	RAS Pulse Width	t _{RAS}	85	100000	100	100000	120	100000	ns	-
13	RAS Hold Time	t _{RSH}	25	I -	30	_	35	-	ns	_
14	CAS to RAS Precharge Time	t _{CRP}	0		0	-	0	-	ns	
15	RAS to CAS Delay Time	t _{RCD}	22	60	25	70	25	85	ns	9,10
16	CAS Pulse Width	t _{CAS}	25		30		35	4 ± 4	ns	_
17	CAS Hold Time	t _{csH}	85	T -	100	_	120		ns	-
18	CAS Precharge Time (C-B-R cycle)	t _{CPN}	15	of the State of the	15	-	15		ns	19
19	Row Address Set Up Time	tASR	0		0	-	0	=	ns	
20	Row Address Hold Time	t _{RAH}	12		15		15		ns	<u></u> 0
21	Column Address Set Up Time	tASC	0		0	=	0		ns	5
22	Column Address Hold Time	t _{CAH}	20	V 443	20	1	25		ns	124
23	RAS to Column Address Delay Time	t _{RAD}	17	35	20	50	20	60	ns	11
24	Column Address to RAS Lead Time	t _{RAL}	45	1 -	50		60	-	ns	_
25	Read Command Set Up Time	t _{RCS}	0	-	0	-	0	N-1	ns	_
26	Read Command Hold Time Referenced to RAS	t _{RRH}	0	_	0	-	0	-	ns	12
27	Read Command Hold Time Referenced to CAS	t _{RCH}	0	_	0	-	0	_	ns	12
28	Write Command Hold Time	twcн	20		20	-	25	-	ns	_
29	WE Pulse Width	t _{WP}	15		15	— <u>— </u>	20	-	ns	-
30	Write Command to RAS Lead Time	t _{RWL}	25	·. —	25	_	30	_	ns	_
31	Write Command to CAS Lead Time	t _{CWL}	20		20		25		ns	_
32	DIN Set Up Time	t _{os}	0	_	0	- 18, 17, 19, 18 - 17, 18, 18	0		ns	_
33	DIN Hold Time	t _{DH}	20		20		25	1 2 3 3	ns	

AC CHARACTERISTICS (Continued)

A second and a second s


(At I	recommended operating conditio	ns unies	*************	************	********	*****	****			
No.	Parameter	Symbol		1002-85			MBB1C		Unit	Note
•••			Min	Max	Min	Max	Min	Max		
34	RAS to WE Delay Time	t _{RWD}	85	-	100	_	120	_	ns	13, 18
35	CAS to WE Delay Time	t cwp	25	-	30	_	35	-	ns	13
36	Column Address to WE Delay Time	t _{AWD}	50	_	50	_	60	_	ns	13
37	RAS Precharge Time to CAS Active Time (Refresh Cycles)	t RPC	0	_	0	_	0	_	ns	i>- <u>1-</u>
38	CAS Set Up Time for CAS-before - RAS Refresh	t csr	0	_	. 0	- - 1,	0	_	ns	_
39	CAS Hold Time for CAS-before - RAS Refresh	t chr	15	_	15	<u>-</u> -	20	_	ns	_
40	Access Time from CAS (Counter Test Cycle)	t cat	-	50	_	50		60	ns	_
50	Static Column Mode Read/Write Cycle Time	t sc	55		55	_	65	· —	ns	_
51	Static Column Mode Read-Modify- Write Cycle Time	t sawc	95		95	_	115	_	ns	
52	Static Column Mode CAS Precharge Time	t cp	15	-	15	-	15	-	ns	_
53	Access Time Relative to Last Write	t alw	-	90	_	90	_	110	ns	14
54	Access Time from WE Precharge	t wpa	-	30	_	30	-	35	ns	-
55	Output Hold Time for Column Address Change	t _{AOH}	10	-	10	_	10	-	ns	-
56	Write Latched Data Hold Time	t won	0	_	0		0	4	ns	
57	Column Addre <u>ss H</u> old Time Referenced to RAS Rising Time	t AHR	15	_	15		15		ns	15
58	Last Write to Column Address Delay Time	t LWAD	25	40	25	40	30	50	ns	16, 17
59	Column Address Hold Time Referenced to Last Write	t _{AHLW}	83	-	95	. —	120	_	ns	
60	RAS to Second Write Delay Time	t _{RSWD}	85		100	-	120	_	ns	
61	WE Inactive Time	t _{WI}	15	_	15	_	20	_	ns	_
62	Write Set Up Time for Output Disable	t ws	0	_	0	_	0	_	ns	18
63	Write Hold Time for Output Disable	t _{wH}	0	_	0	-	0	_	ns	18

Notes:

- An Initial pause (RAS=CAS=VIH) of 200µs is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2. AC characteristics assume tr = 5ns
- 3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 4. Assumes that t_{RCD} ≤ t_{RCD} (max), and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} (or t_{RAD}) is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} (or t_{RAD}) exceeds the value shown. Refer to Fig. 2 and 3.
- 5. Assumes that write cycle only.
- 6. If tRAD ≥ tRAD (max), access time is tAA.
- Measured with a load equivalent to two TTL loads and 100 pF.
- 8. topp is specified that output buffer change to high impedance state.
- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.
- 10. tRCD (min) = tRAH (min) + 2t T + tASC (min).
- 11. Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.

- 12. Either tare or tach must be satisfied for a read cycle.
- 13. tcwD, tRWD and tAWD are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If tcwD ≥ tcwD (min), tRWD ≥ tRWD (min), and tAWD ≥ tAWD (min), the cycle is a read modify-write cycle and data from the selected cell will apper at the DOUT pin.

 If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DOUT pin, and write operation can be executed by satisfying tRWL, tcwL, and tRAL specifications.
- 15. t_{AHR} is specified to latch column address by the rising edge of \overline{RAS} .
- 16. Operation within the tLWAD (max) limit insures that tAWL (max) can be met. tLWAD(max) is specified as a reference point only; if tLWAD is greater than the specified tLWAD (max) limit, then access time is controlled by tAA.
- 17. tLWAD (min) = tCAH (min) + tT (tT=5ns).
- 18. tws, twH and tRWD are specified as a reference point only. If tws ≥ tws(min) and twH ≥ twH(min), the data output pin will remain High-Z state through entire cycle. If it tRWD ≥ tRWD(min), the data output will contain data read from the selected cell.
- Assumes that CAS-before-RAS refresh, CAS-before-RAS refresh counter test cycle only



FUNCTIONAL TRUTH TABLE

Operation Mode	CI	ock inp	ut	Addre	ss Input	D	ata	Refresh	Note
Operation wode	RAS	CAS	WE	Row	Column	Input	Output	110110011	recte
Standby	н	Н	Х		_	-	High-Z	-	
Read Cycle	L 2	L	Н	Valid	Valid	. -	Valid	0	t _{RCS} ≥ t _{RCS} (min) t _{RCH} ≥ t _{RCH} (min)
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	*1 High-Z	O	t _{WS} ≥ t _{WS} (min)
Read-Modify-Write Cycle	L	L	H→L	Valid	Valid	X → Valid	Valid	0	t _{CWD} ≥t _{CWD} (min)
Static Column Mode Read Cycle	L	L	Н	*2 Valid	Valid	_	Valid	X	t _{RCS} ≥ t _{RCS} (min) t _{RCH} ≥ t _{RCH} (min)
Static Column Mode Write Cycle	L	L	L	*2 Valid	Valid	Valid	*1 High-Z	×	
Static Column Mode Read-Modify-Write Cycle	L	L	H→L	*2 Valid	Valid	X → Valid	Valid	. X	t _{CWD} ≥t _{CWD} (mln)
Static Column Mode Mixed Cycle	L	٦	L/H	*2 Valid	Valid	Valid	High-Z or Valid	×	
RAS-only Refresh Cycle	L	н	х	Valid	_	_	High-Z	0	
CAS-before-RAS Refresh Cycle	L	L	х	1-1	_	_	High-Z	0	
Hidden Refresh Cycle	H→L	L	х	. —	_	_	Valid	0	Previous data is kept


Notes:


X: "H" or "L"


*1: If tws < tws (min) and twH < twH (min), the data output become invalid.


*2: After first cycle, row address is not necessary.


TIMING DIAGRAMS


















DESCRIPTION

in the static column mode, read, write, and read-modify-write cycles can be mixed in any order.


In the next read cycle of static column mode write cycle or read-modify-write cycle, the access time is determined by the following conditions.

- 1. talw from the falling edge of WE or CAS at previous write cycle.
- 2. tAA from the column address inputs.
- 3. twpA from the rising edge of WE at the read cycle.
- 4. tCAC from the falling edge of CAS.




Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, Dout pin is kept in a high-impedance state.



DESCRIPTION

CAS-before-RAS refresh is an on-ohlp refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsr) before RAS goes Low, the on-ohlp refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A9 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A9 are defined by latching levels on A0-A9 at the second falling edge of CAS.

The CAS-before-RAS Counter Test Cycle is designed for use with the following procedures:

- 1) Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write zeroes (0s) to all 512 row addresses at the same column address by using normal early write cycles.
- 4) Read zeroes written in procedure 3 and check; simultaneously write ones (1s) to the same addresses by using internal refresh counter test read-write cycles. Repeat this procedure 512 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4 by using normal read cycle for all 512 memory locations.
- 6) Complement test pattern and repeat procedures 3, 4, and 5.

PACKAGE DIMENSIONS

(Suffix: -P)

18-LEAD PLASTIC DUAL IN-LINE PACKAGE
(CASE No.: DIP-18P-M04))

ે પ્રાપ્ત કરવાના કરવાના કરવાના કરવાના માટે કે માટે કરવાના માટે કે માટે કરવાના માટે કરવાના કરવાના કરવાના કરવાના તુવાના કરેલા ત્યારે કે પ્રતિકાર પાતા પોલાવી તેવાના કરવાના કરી તેવાના કરેલા કે પાતા કરી કરવાના માટે પ્રતિકાર કર તુવાના કરી તેવાના કરી કે પ્રતિકાર કરી તેવાના કરી તેવાના કરી કરવાના કરી હતા.

and the control of the second of the second

MB81C1002-85 MB81C1002-10 MB81C1002-12



PACKAGE DIMENSIONS (Continued)

(Suttix: -C)	····				
	18-LEAD CERA	MIC (METAL	SEAL) DUAL IN-LINE	PACKAGE	
v		(CASE No :	DIP-18C-A01)		
		(0/10/2 110	DII - 100 A01)		
					+ V"
					•
	1.				

PACKAGE DIMENSIONS (Continued)
(Suffix: -PJ) 26-LEAD PLASTIC LEADED CHIP CARRIER (SOJ-26) (CASE No.: LCC-26P-M01)

2

PACKAGE DIMENSIONS (Continued)

(Suffix: -PSZ)

20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE (CASE No.: ZIP-20P-M02)

The information contained in this document does not convey any license under the copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient

for construction purposes is not necessarily given. The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 1048576 BIT SERIAL ACCESS DYNAMIC RAM

MB81C1003-85 MB81C1003-10 MB81C1003-12

CMOS 1,048,576 x 1 BIT SERIAL ACCESS MODE DYNAMIC RAM

The Fujitsu MB81C1003 is CMOS fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1003 has been designed for mainframe memories, buffer memories, and video image memories requiring highspeed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very lower power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1003 high α -ray soft error immunity and long refresh time.

Since the CMOS circuits are used for peripheral circuits, low power dissipation and high speed operation are realized.

The CMOS standby current is about one fifth that of the conventional NMOS DRAM, so large capacity memory systems with less power and battery backup becomes possible, i.e., low standby current makes the RAM applicable as non-volatile memories.


- 1,048,576 x 1 CMOS DRAM, 18pin DIP, 26-pin SOJ, and 20-pin 7IP
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- Row Access Time (t_{RAC}), 85 ns max. (MB81C1003-85) 100 ns max. (MB81C1003-10) 120 ns max. (MB81C1003-12)
- Random Cycle Time (t_{RC}), 160 ns min. (MB81C1003-85) 180 ns min. (MB81C1003-10) 210 ns min. (MB81C1003-12)
- Column Access Time (t_{CAC}),
 25 ns max. (MB81C1003-85)
 30 ns max. (MB81C1003-10)
 35 ns max. (MB81C1003-12)


- Serial Access Mode Cycle Time (t_{SA}), 60 ns min. (MB81C1003-85) 60 ns min. (MB81C1003-10) 70 ns min. (MB81C1003-12)
- Single 5V±10% Supply
 - Low Power Dissipation 358 mW max. (MB81C1003-85) 330 mW max. (MB81C1003-10) 275 mW max. (MB81C1003-12) 11 mW max. (TTL level input) 5.5 mW max. (CMOS level input)
- 512 refresh cycles every 8.2 ms
- RAS-only, CAS-before-RAS, or Hidden Refresh
- · Early Write and Delayed Write
- Common I/O capability by using early write

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating		Symbol	Value	Unit
Voltage on Any Pin Rela	ative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7	V
Voltage on V _{CC} Relative	e to V _{SS}	V _{cc}	-1 to +7	V
Storage Temperature	Ceramic	_	-55 to +150	°c
Storage remperature	Plastic	TSTG	-55 to +125	C
Power Dissipation		PD	1.0	W
Short Circuit Output Cu	rrent		50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE

 $(T_A = 25^{\circ}C)$

		Va		
Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A ₀ to A ₉ , D _{IN}	C _{IN1}		5	pF
Input Capacitance, RAS CAS, WE	C _{IN2}	State of the	5	pF
Output Capacitance, D _{OUT}	C _{OUT}		5	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

D	Constant		Value	l l = ia	Operating	
Parameter	Symbol	Min	Тур	Max	Unit	Temperature
0 1 1/1	V _{cc}	4.5	5.0	5.5	V	
Supply Voltage	V _{SS}	0	0	0	V	
Input High Voltage, All inputs	V _{IH}	2.4	, -	6.5	V	0°C to +70°C
Input Low Voltage, All inputs	V _{IL}	-2.0	-	0.8	V	

DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted)

				V	alues	
Paramete	er ,	Conditions	Symbol	Min	Max	Unit
	MB81C1003-85			-	65	
Operating Current* (Average power	MB81C1003-10	RAS & CAS cycling; t _{BC} = min	I _{CC1}	_	.60	mA
supply current)	MB81C1003-12	3	n y N	_	50	
Standby Current	TTL level	RAS = CAS = V _{IH}			2.0	
(Power supply current)	CMOS level	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2V$	I _{CC2}		1.0	mA
	MB81C1003-85			_	60	
Refresh Current 1* (Average power MB81C1003-10		CAS = V _{IH} , RAS cycling; t _{BC} = min	I _{CC3}	-	55	mA.
supply current	MB81C1003-12	Cycling, tRC - Illin	d in the	_	45	
	MB81C1003-85		I _{CC4}	_	40	
Serial Access Mode Current*	MB81C1003-10	RAS = V _{IL} , CAS cycling; t _{SA} = min		_	40	, mA
Current	MB81C1003-12	Cycing, t _{SA} - min		_ "	33	
	MB81C1003-85	DAC		_	60	
Refresh Current 2* (Average power	MB81C1003-10	RAS cycling, CAS-before-RAS;	I _{CC5}	_	55	mA
current)	MB81C1003-12	t _{RC} = min		_	45	
Input Leakage Current		$0V \le V_{IN} \le 5.5V,$ $4.5V \le V_{CC} \le 5.5V,$ $V_{SS} = 0V; All other pins$ not under test = 0V	l _{I(L)}	-10	10	μΑ
Output Leakage Current		$0V \le V_{OUT} \le 5.5V$; Data out disabled	I _{O(L)}	-10	10	
Output High Voltage		I _{OH} = -5mA	V _{OH}	2.4	-	
Output Low Voltage		I _{OL} = 4.2mA	V _{OL}	-	0.4	V

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1,2,3

No.	Royamatay	C	MB810	1003-85	MB81C1003-10		MB810	Unit	
NO.	Parameter NOTE	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Time Between Refresh	^t REF	e i State Allen	8.2		8.2		8.2	ms
2	Random Read/Write Cycle Time	tRC	160		180	17.5	210	WELLAN.	ns
3	Read-Modify-Write Cycle Time	^t RWC	190		210		245		ns
4	Access Time from RAS 4 7	^t RAC		85		100	1 1 2	120	ns
5,	Access Time from CAS 5 7	^t CAC		25		30		35	ns
6	Access Time from Column Address 6 7	^t AA		50		50		60	ns
7	Output Data Hold Time	^t OH	7		7		7		ns
8	Output Buffer Turn On Delay Time	ton	5		5		5		ns
9	Output Buffer Turn Off Delay Time	^t OFF		25		25		25	ns
10	Transition Time	t _T	3	50	3	50	3	50	ns
11	RAS Precharge Time	t _{RP}	65		70		80		ns
12	RAS Pulse Width	^t RAS	85	100000	100	100000	120	100000	ns
13	RAS Hold Time	^t RSH	25		30	1166	35		ns
14	CAS to RAS Precharge Time	tCRP	0		0		0		ns
15	RAS to CAS Delay Time 9 10	^t RCD	22	60	25	70	25	85	ns
16	CAS Pulse Width	tCAS	25		30		35		ns
17	CAS Hold Time	^t CSH	85		100		120		ns
18	CAS Precharge Time (C-B-R Cycle) 15	^t CPN	15		15		15		ns
19	Row Address Set Up Time	^t ASR	0		0		0		ns
20	Row Address Hold Time	^t RAH	12		15		15		ns
21	Column Address Set Up Time	tASC	0		0		0		ns
22	Column Address Hold Time	t _{CAH}	15		15	. Sv War	20		ns
23	RAS to Column Address Delay Time	^t RAD	17	35	20	50	20	60	ns
24	Column Address to RAS Lead Time	t _{RAL}	45		50		60		ns
25	Read Command Set Up Time	^t RCS	0		0		0		ns
26	Read Command Hold Time Referenced to RAS	^t RRH	0		0		0		ns
27	Read Comman <u>d Ho</u> ld Time Referenced to CAS	^t RCH	0		0		0		ns
28	Write Command Set Up Time 13	twcs	0		0		0		ns
29	Write Command Hold Time	^t wcH	15	19 St. 1974e.	15		20		ns
30	WE Pulse Width	tWP	15		15		20		ns
31	Write Command to RAS Lead Time	tRWL	25		25		30		ns
32	Write Command to CAS Lead Time	tcwL	20		20		25		ns
33	D _{IN} Set Up Time	t _{DS}	0		0		0	Las as a	ns

AC CHARACTERISTICS (continued)

(At recommended operating conditions unless otherwise noted.) Notes 1,2,3

	Note		MB81C	1003-85	МВ81С	1003-10	МВ81С	1003-12	Unit
No.	Parameter NOTE	Symbol	Min	Max	Min	Max	Min	Max	Unit
34	D _{IN} Hold Time	^t DH	15		15		20		ns
35	RAS to WE Delay Time 13	^t RWD	85		100		120		ns
36	CAS to WE Delay Time	^t CWD	25		30		35		ns
37	Column Address to WE Dealy Time	^t AWD	50		50		60		ns
38	RAS Precharge Time to CAS Active Time (Refresh cycles)	tRPC	0		0		0		ns
39	CAS Set Up Time for CAS-before- RAS Refresh	^t CSR	0		0		0		ns
40	CAS Hold Time for CAS-before- RAS Refresh	^t CHR	15		15		20		ns
41	Access Time from CAS (Counter Test Cycle)	^t CAT		50		50		60	ns
50	Serial Access Mode Read/Write Cycle Time	^t SA	60		60		70		ns
51	Serial Access Mode Read-Modify-Write Cycle Time	^t SARW	85		85		100		ns
52	Access Time from CAS Precharge 7 14	^t SPA		60		60		70	ns
53	Serial Access Mode CAS Precharge Time	tscp	15		15		15		ns

NOTES:


- An initial pause (RAS = CAS = V_{IH}) of 200 μ s is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2 AC characteristics assume t_T = 5 ns.
- 3 V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 4 Assumes that $t_{RCD} \le t_{RCD}$ (max), $t_{RAD} \le t_{RAD}$ (max). If t_{RCD} (or t_{RAD}) is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} (or t_{RAD}) exceeds the value shown. Refer to Fig. 2 and 3.
- 5 If $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max), and $t_{ASC} \ge t_{AA} \cdot t_{CAC} \cdot t_{T}$, access time is t_{CAC} .
- 6 If $t_{RAD} \ge t_{RAD}$ (max) and $t_{ASC} \le t_{AA} \cdot t_{CAC} \cdot t_{T}$, access time is t_{AA} .
- 7 Measured with a load equivalent to two TTL loads and 100 pF.
- t_{OFF} is specified that output buffer changes to high impedance state.
- 9 Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the speci-

- fied t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- 10 t_{RCD} (min) = t_{RAH} (min) + 2t_T + t_{ASC} (min).
 - Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.
- 12 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

 13 twcs, t_{CWD}, t_{RWD} and t_{AWD} are not a restructive operating parameter. They are included in the data sheet as the electrical characteristics only. If twcs ≥ twcs (min), the cycle is an early write cycle and D_{OUT} pin will maintain high impedance state throughout the entire cycle. If t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), and t_{AWD} ≥ t_{AWD} (min), the cycle is a readmodify-write cycle and data from the selected cell will appear at the D_{OUT} pin.

If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear at the D_{OUT} pin, and write operation can be executed by satisfing t_{BWL} , t_{CWL} , t_{BAL} specifications.

- 14 t_{SPA} is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if t_{SCP} is long, t_{SPA} is longer than t_{SPA} (max).
- Assumes that CAS-before-RAS refresh, CAS-before-RAS refresh counter test cycle only.





FUNCTIONAL TRUTH TABLE


Operation	Clock Input			Addre	Address Input		ata			
Mode	RAS	CAS	WE	Row	Column	Input	Output	Refresh	Note	
Standby	н	н	x			_	High-Z			
Read Cycle	L	L	н	Valid	Valid	Vila (Zigna) Ui (D a ye)	Valid	0.	$t_{RCS} \ge t_{RCS}$ (min)	
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	0.	t _{WCS} ≥ t _{WCS} (min)	
Read-Modify- Write Cycle	L	L	H→L	Valid	Valid	X→ Valid	Valid	0.	$t_{CWD} \ge t_{CWD}$ (min)	
RAS-only Refresh Cycle	L	Н	×	Valid			High-Z	0		
CAS-before- RAS Refresh	L	L	×				High-Z	0	$t_{CSR} \ge t_{CSR}$ (min)	
Hidden Refresh Cycle	H→L	L	×	7	2.2		Valid	0	Previous data is kept.	


X; "H" or "L"


^{*;} It is impossible in serial access mode.


























DESCRIPTION

Address Inputs:

A total of twenty binary input address bits are required to decode any one of the 1,048,576 storage cells within the MB81C1003. Ten row address bits are established on the address input pins (An to An) and latched with the Row Address Strobe (RAS). The ten column address bits are established on the address input pin (An to An) and latched with the Column Address Strobe (CAS). All row and column addresses must be stable on or before the falling edge of RAS and CAS. respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after tRAH (min) + tT.

Therefore, to get valid data within t_{RAC} , it is necessary to apply column address within t_{RAD} (max).

If $t_{RAD} \ge t_{RAD}$ (max), access time is t_{CAC} or t_{AA} whichever occure later.

Write Enable:

Read or Write cycle is selected with the \overline{WE} inputs. A high on \overline{WE} selects read cycle and low selects write cycle. Data input is ignored during read cycle. Data output is high impedance state during write cycle.

Data Input:

Data is written into the MB81C1003 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of \overline{CAS} or \overline{WE} . In an early write cycle, data input is strobed by \overline{CAS} , and set up and hold times are referenced to \overline{CAS} . In a delayed write or read-modify-write cycle, \overline{WE} is set low after \overline{CAS} . Thus, data input is strobed by \overline{WE} , and set up and hold times are referenced to \overline{WE} .

Data Output:

The output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. The output

is high impedance state until CAS is brought low. In a read or read-modify-write cycle, the output becomes valid after t_{RAC} from the falling edge of CAS when t_{RCD} (max) is satisfied or after (max). The data output remains valid until CAS returns to high with t_{OH} and becomes high impedance state after t_{OFF}. In an early write cycle, the output buffer is high impedance state during the entire cycle. In a delayed write cycle, if t_{RWD} or t_{CWD} is less than t_{RWD} (min) or t_{CWD} (min), the output is invalid.

Read Cycle:

The read cycle is executed by keeping both RAS and CAS "L" and keeping WE "H" through-out the cycle. The row and column addresses are latched with RAS and CAS, respectively. The data output is remain valid with CAS "L", i.e., if CAS goes "H", the data becomes invalid with toH. During read cycle, the D_{IN} pin is "Don't Care". The access time is determined by RAS (tRAC), CAS (t_{CAC}), or Column address input (t_{AA}). If t_{RCD} (RAS to CAS delay time) is greater than the specification, the access time is t_{CAC}. If t_{RAD} is greater than the specification, the access time is tAA.

Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of \overline{WE} and D_{IN} pin. The data on D_{IN} pin is latched with the later falling edge of \overline{CAS} or \overline{WE} and written into memory. In addition, during write cycle, t_{RWL} , t_{CWL} , and t_{RAL} must be satisfied the specifications.

Read-Modify-Write Cycle:

The read-modify-write cycle is executed by changing \overline{WE} high to low after the data appears at the D_{OUT} pin, After the current data is read out, modified data can be re-written into the same address quickly.

Serial Access Mode Read/Write Cycle: Serial Access mode allows high speed serial read, write or read-modify-write access of 2 to 1024 bits of data. The bits of data that may be accessed during serial access mode are determined by the 10 row addresses. The remaining 10 bits of addresses (CA₀ to CA₉) are used to select one of 1024 serieal access bits for initial access. After the first bits is accessed by normal mode, the remaining serial access bits can be accessed by toggling CAS "H" then "L". Toggling CAS causes CAo to CAo to be incremented internally while all other address bits are held constant and makes the next serial access bit available for

Refer to the table 1 for serial access mode address sequence.

If more than 1024 bits are accessed during serial access mode, the address sequence will begin to repeat.

Serial Access Mode Read-Modify-Write Cycle:

The read-modify-write cycle can be used during serial access mode as well as normal mode operation. During the serial access mode, all combinations of read, write, and read-modify-write cycle can be applied as well as normal mode operation.

Refresh:

The refresh of DRAM is executed by normal read, write or read-modify-write cycle, i.e., the cells on the one row line are refreshed by executing one of three cycles. 1024 row address must be refreshed every 8.2 ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB81C1003 also has three types of refresh modes, RAS-Only refresh, CAS-before-RAS refresh, and Hidden refresh.

1. RAS-Only Refresh:

The \overline{RAS} -Only refresh is executed by keeping \overline{RAS} "L" and keeping \overline{CAS} "H" through the cycle. The row address to be refreshed is latched with the falling edge of \overline{RAS} . During \overline{RAS} -Only refresh, the D_{OUT} pin is kept high impedance state.

2. CAS-before-RAS Refresh;

The CAS-before RAS refresh is executed by bringing CAS "L" before RAS. By this timing combination, the MB81C1003 executes CAS-before RAS refresh. The row address input is not necessary because it is generated internally.


3. Hidden Refresh:

The Hidden refresh is executed by keeping \overline{CAS} "L" to next cycle, i.e., the output data at previous cycle is kept during next refresh cycle. Since the \overline{CAS} is kept low continuousely from previous cycle, followed refresh cycle should be \overline{CAS} -before- \overline{RAS} refresh.

Table 1 - SERIAL ACCESS MODE ADDRESS SEQUENCE


Sequence	Mode	Serial access bit	Row address (RA9~RA0)	Column address (CA ₉ ~CA ₀)	
RAS/CAS	Normal mode	1	0101010101	000000000	Input address
Toggle CAS	Serial access	2	0101010101	000000001	
Toggle CAS	Serial access	3	0101010101	000000010	4 V.
:	:	:	:	:	Generated Internally
Toggle CAS	Serial access	1,023	0101010101	1111111110	
Toggle CAS	Serial access	1,024	0101010101	111111111	7 .
Toggle CAS	Serial access	1	0101010101	000000000	Sequence repeats


PACKAGE DIMENSIONS (Suffix: P)



PACKAGE DIMENSIONS (continued)

(Suffix: -PJ)






PACKAGE DIMENSIONS (continued)

PIN ASSIGNMENT


(TOP VIEW)


CAS VS WE TE' NC A1 A3 A4 A6 A8

21 41 61 81 101 121 141 161 181 201 11 131 31 51 71 191 111 131 151 171 191 A9 DOUT DIN RAS NC A0 A2 VCC A5 A7



PACKAGE DIMENSIONS (continued)







CMOS 1,048,576 BIT FAST PAGE DYNAMIC RAM

MB81C4256-85 MB81C4256-10 MB81C4256-12

> December 1988 Edition 1.0

CMOS 262,144 x 4 BIT Fast Page Mode DYNAMIC RAM

The Fujitsu MB81C4256 is a fully decoded CMOS Dynamic RAM (DRAM) that contains 1,048,576 memory cells accessible in 4-bit increments. The MB81C4256 features a "fast page" mode of operation whereby high-speed random access of up to 512-bits of data within the same row can be selected. The MB81C4256 DRAM is ideally suited for mainframes, buffers, hand-held computers, video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81C4256 is only about one-fifth that of a conventional NMOS DRAM, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81C4256 is fabricated using silicon gate CMOS and Fujitsu's advanced triple-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81C4256 are not critical and all inputs are TTL compatible.

PRODUCT LINE & FEATURES

Parameter	MB81 C4256-85	MB81C4256-10	MB81C4256-12				
Row Access Time	85ns max.	100ns max.	120ns max.				
Random Cycle Time	160ns min.	180ns min.	210ns min.				
Column Address Time	50ns max.	50ns max.	60ns max.				
Column Access Time	25ns max. 30ns max.		35ns max.				
Fast Page Mode Cycle Time	60ns min.	60ns min.	70ns min.				
Low Power Dissipation		10.44	44				
Operating current	358mW max.	330mW max.	275mW max.				
Standby current 11mW max. (TTL level) /5.5mW max. (CMOS level)							

- 262,144 words x 4 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Early write or OE controlled write capacity
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capacity
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Paramete	at.	Symbol	Value	Unit
Voltage at any pin relat	tive to VSS	V _{IN} , V _{OUT}	~1 to +7	٧
Voltage of V _{CC} supply r	elative to VSS	Vcc	-1 to +7	v
Power Dissipation		PD	1.0	w
Short Circuit Output Cu	urrent		50	mA
Storege Temperature	Ceramic	55 to +150		°C
Storage Temperature	Plastic	T _{STG}	-55 to +125	

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


DIP-20P-M03

DIP-20C-A03

LCC-26P-M01

ZIP-20P-M02


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A= 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A8	C _{IN1}		5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	_	5 (5.5)	pF
Input/Output Capacitance, DQ1 to DQ4	C _{DQ}		6	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

(All voltages referenced to ground: TA = 0°C to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Owner Valley	Vcc	4.5	5.0	5.5	v
Supply Voltage	vss	0	0	0	
Input High Voltage, all inputs	VIH	2.4	_	6.5	V
Input Low Voltage, all Inputs	VIL	-2.0	_	0.8	٧
Input Low Voltage, DQ(Note)	VILD	-1.0		0.8	٧

Note: Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any four of 1,048,576 cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by \overline{CAS} and \overline{RAS} as shown in Figure 1. First, nine row address bits are input on pins A0-through-A8 and latched with the row address strobe (\overline{RAS}) then, nine column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{CAS} and \overline{RAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after trans (min) + tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

tRAC: from the falling edge of RAS when tRCD (max) is satisfied.

tCAC: from the falling edge of CAS when tRCD is greater than tRCD, tRAD (max).

tAA : from column address input when tRAD is greater then tRAD (max).

tOEA: from the falling edge of OE when OE is brought Low after tRAC, tCAC, or tAA.

The data remains valid until either $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 512-bits can be accessed and, when multiple MB 81C4256s are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Paramete	of	Symbol	Conditions	Value Min Typ Max			Unit
Output High Voltag	10	Vон	Iон = -5 mA	2.4	Typ —	Max —	
Output Low Voltag		Vol	IOL = 4.2 mA	-	_	0.4	V
Input Leakage Curr	rent (Any Input)	l I(L)	$0 \lor \le \lor_{IN} \le 5.5 \lor$; $4.5 \lor \le \lor_{CC} \le 5.5 \lor$; $\lor_{SS} = 0 \lor$; All other pins not under test = $0 \lor$	-10	_	10	μА
Output Leakage Cu	urrent	I _{DQ(L)}	0 V ≤ Vo∪т ≤ 5.5 V; Data out disabled	-10	_	10	
Operating Current	MB81C4256-85					65	
(Average Power Supply Current)	MB81C4256-10	Icc1 (Note)	RAS & CAS cycling; tric = min	_	_	60	mA
	MB81C4256-12					50	
Standby Current	TTL Level	lcc2	RAS = CAS = VIH			2.0	
(Power Supply Current)	CMOS Level		RAS = CAS ≥ Voc -0.2 V	-	-	1.0	mA
Refresh Current	MB81C4256-85					60	*
#1 (Average Power Supply	MB81C4256-10	Iccs (Note)	CAS = V _{IH} , RAS cycling;	_	_	55	mA
Current)	MB81C4256-12	()	(HC = 111111		r • :	45	
	MB81C4256-85					40	
Fast Page Mode Current	MB81C4256-10	Icc4 (Note)	RAS =VIL, CAS cycling	; –	_	40	mA
	MB81C4256-12		tpc = min			33	74
Refresh Current	MB81C4256-85		RAS cycling			60	
#2 (Average Power Supply	MB81C4256-10	Iccs (Note)	CAS-before-RAS;	_	_ '	55	mA
Current)	MB81C4256-12	(,,,,,,,,	INC - ITHII			45	

Note: Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. Icc depends on the input low voltage level VIL, VIL>-0.5V.

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

	_		MB81C	4256-85	MB810	4256-10	MB81C	4256-12		
No.	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
1	Time Between Refresh	t _{REF}	_	8.2	_	8.2		8.2	ms	, ,
2	Random Read/Write Cycle Time	t _{RC}	160		180	-	210	_	ns	_
3	Read-Modify-Write Cycle Time	t _{RWC}	220		240	_	275	_	ns	
4	Access Time from RAS	tRAC	_	85		100	_	120	ns	4,7
5	Access Time from CAS	t _{CAC}	· =	25	_	30		35	ns	5,7
6	Access Time from Column Address	t _{AA}		50		50	_	60	ns	6,7
7	Output Hold Time	t _{он}	7		7		7		ns	
8	Output Buffer Turn On Delay Time	t _{ON}	5	_	5	_	5	_	ns	
9	Output Buffer Turn off Delay Time	t _{OFF}		25	_	25	3	25	ns	8
10	Transition Time	t _T	3	50	3	50	3	50	ns	- - -
11	RAS Precharge Time	t _{RP}	65	_	70	_	80	_	ns	
12	RAS Pulse Width	t _{RAS}	85	100000	100	100000	120	100000	ns	
13	RAS Hold Time	t _{RSH}	25	-	30	- 1	35		ns	9.1 4. 9.19
14	CAS to RAS Precharge Time	t _{CRP}	0	T -	0		0		ns	
15	RAS to CAS Delay Time	t _{RCD}	22	60	25	70	25	85	ns	9,10
16	CAS Pulse Width	t _{CAS}	25	_	30	_	35	_	ns	
17	CAS Hold Time	t _{CSH}	85	T –	100	- (<u> </u>	120	-	ns	_
18	CAS Precharge Time (Normal)	t _{CPN}	15	†	15	-	15	-	ns	17
19	Row Address Set Up Time	t _{ASR}	0	T -	0	_	0	_	ns	_
20	Row Address Hold Time	tRAH	12	-	15		15	<u> </u>	ns .	_
21	Column Address Set Up Time	tASC	0	-	0		0	7 <u>-</u> 1:	ns	
22	Column Address Hold Time	t _{CAH}	15	 	15	_	20	_	ns	_
23	RAS to Column Address Delay Time	t _{RAD}	17	35	20	50	20	60	ns	11
24	Column Address to RAS Lead Time	tRAL	45	-	50		60		ns	
25	Read Command Set Up Time	t _{RCS}	0	_	0	-	0		ns	2.5
26	Read Command Hold Time Referenced to RAS	t _{RRH}	0		0		0	_	ns	12
27	Read Command Hold Time Referenced to CAS	t _{RCH}	0	-	0		0	10 10 10 10 10 10 10 10 10 10 10 10 10 1	ns	12
28	Write Command Set Up Time	t _{wcs}	0	I -	0	_	0		ns	15
29	Write Command Hold Time	t _{WCH}	15		15	-	20	_	ns	_
30	WE Pulse Width	t _{WP}	15	-	15	<u> </u>	20	_	ns	_
31	Write Command to RAS Lead Time	t _{RWL}	25	_	25		30	_	ns	
32	Write Command to CAS Lead Time	t _{CWL}	20	_	20	18 <u>—</u> 1	25	_	ns	_
33	DIN set Up Time	t _{DS}	0	_	0	_	0		ns	_
34	DIN Hold Time	t _{DH}	15	T	15		20		ns	_

AC CHARACTERISTICS (Continued)


(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

	H	6	MB81C	4256-85	MB81C	256-10	MB81C	4256-12	Unit	
No.	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
35	RAS Precharge Time to CAS Active Time	t _{RPC}	0	_	0		0	_	ns	_
36	CAS Set Up Time for CAS-before RAS Refresh	t _{CSR}	0	_	0	1	0	-	ns	_
37	CAS Hold Time for CAS-before RAS Refresh	t _{CHR}	15	_	15	1	20		ns	_
38	Access Time from OE	toEA	_	22	-	25		30	ns	7
39	39 Output Buffer Turn Off Delay from OE		-	25	-	25	_	25	ns	8
40	0 OE to RAS Lead Time for Valid Data		10	_	10	1	10	1	ns	
41	1 OE Hold Time Referenced to WE		0	-	0	-	0	-	ns	13
42	OE to Data in Delay Time	toED	25	_	25		25	-	ns	
43	DIN to CAS Delay Time	t _{DZC}	0	_	0		0	-	ns	14
44	DIN to OE Delay Time	t _{DZO}	0	_	0	-	0	_	ns	14
45	Access Time from CAS (Counter Test Cycle)	t _{CAT}	_	50	_	50	-	60	ns	_
50	Fast Page Mode Read/Write Cycle Time	t _{PC}	60	_	60	_	70	_	ns	-
51	Fast Page Mode Read-Modify-Write Cycle Time	t _{PRWC}	115		115		130	_	ns	_
52	Access Time from CAS Precharge	t _{CPA}	-	60	_	60	-	70	ns	7.16
53	Fast Page Mode CAS Precharge Time	t _{CP}	15	_	15	_	15	_	ns	_

Notes:

- An Initial pause (RAS=CAS=VIH) of 200µs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2. AC characteristics assume t_T = 5ns
- 3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- 4. Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
- Assumes that t_{RCD} ≥ t_{RCD} (max), t_{RAD} ≥ t_{RAD} (max). If t_{ASC} ≥ t_{AA} t_{CAC} t_T, access time is t_{CAC}.
- If trad ≥ trad (max) and tasc ≤ taa tcac tT, access time is taa.
- Measured with a load equivalent to two TTL loads and 100 pF.
- toff and toez is specified that output buffer change to high impedance state.

- Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.
- 10. tRCD (min) = tRAH (min)+ 2t T + tASC (min)
- 11. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by toac or taa.
- 12. Either tran or trach must be satisfied for a read cycle.
- 13. Assumes that twos < twos (min)
- 14. Either tDZC or tDZO must be satisfied.
- 15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- 16. t_{CPA} is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if t_{CP} is shortened, t_{CPA} is longer than t_{CPA} (max).
- 17. Assumes that CAS-before-RAS refresh, CAS-before-RAS refresh counter test cycle only.





FUNCTIONAL TRUTH TABLE


Operation Mode	Clock Input			Address		Input Data		Refresh	Note	
	RAS	CAS	WE	OE	Row	Column	Input	Output		
Standby	н	Н	х	х	<u>1</u> 1		-	High-Z	.	
Read Cycle	L	Ľ	н	L	Valid	Valid	-	Valid	0 *	tRcs≥tRcs (min)
Write Cycle (Early Write)	L	L	Ļ	x	Valld	Valid	Valid	High-Z	o *	twcs⊵twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	o *	
RAS-only Refresh Cycle	L	Н	x	х	Valid			High-Z	0	
CAS-before- RAS Refresh Cycle	L	L	×	×				High-Z	Ο	tcsR≥twcsR (min)
Hidden Refresh Cycle	H→L	Ľ	x	۲				Valid	0	Previous data is kept.


X; "H" or "L"
*; It is impossible in Fast Page Mode


TIMING DIAGRAMS

























DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS—only refresh, DQ pins are kept in a high-impedance state.



CAS -before- RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (t_{CSR}) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS -before- RAS refresh operation.







"

"H" or "I

Mark Mark

Valid Data

DESCRIPTION

A special timing sequence using the CAS-before—RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before—RAS refresh circuitry. If, after a CAS-before—RAS refresh cycle, CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above, Row and column addresses are defined as follows:

Row Address: Bits A0 through A8 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A8 are defined by latching levels on A0~A8 at the second falling edge of CAS.

The CAS -before- RAS Counter Test Cycle is designed for use with the following procedures:

- · initialize the internal refresh address counter by using eight CAS-before- RAS refresh cycles.
- Use the same column address throughout the test.
- Write zeroes (0s) to all 512 row addresses at the same column address by using normal early write cycles.
- Read zeroes written in procedure 3 and check; simultaneously write ones (1s) to the same addresses by using
 internal refresh counter test read-write cycles. Repeat this procedure 512 times with addresses generated
 by the internal refresh address counter.
- Read and check data written in procedure 4 by using normal read cycle for all 512 memory locations.
- Complement test pattern and repeat procedures 3, 4, and 5.

PACKAGE DIMENSIONS

(Suffix : -P)

20-LEAD PLASTIC DUAL IN-LINE PACKAGE
(CASE No.: DIP-20P-M03)



PACKAGE DIMENSIONS (Continued)

(Suffix : -C)	
20-LEAD CERAMIC DUAL IN-LINE PACKAG	GE
(CASE No.: DIP-20C-A03)	
,	

PACKAGE DIMENSIONS (Continued)

(Suffix : -PJ	
	26-LEAD PLASTIC LEADED CHIP CARRIER (SOJ-26)
	26-LEAD PLASTIC LEADED CHIP CARRIER (SOJ-26)
	(CASE No.: LCC-26P-M01)
	()
46.5	
the second	
Part of the Array	
and the second	
and Sand	
A the Contract of	
34	
and the second	
Bre Ta	

PACKAGE DIMENSIONS (Continued)

(Suffix : -PSZ)								
20-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE (CASE No.: ZIP-20P-M02)								



CMOS 1,048,576 BIT NIBBLE DYNAMIC RAM

MB81C4257-85 MB81C4257-10 MB81C4257-12

CMOS 262,144 X 4 BIT Nibble DYNAMIC RAM

The Fujitsu MB81C4257 is a fully decoded CMOS Dynamic RAM (DRAM) that contains 1,048,576 memory cells accessible in 4-bit increments. The MB81C4257 features a nibble mode of operation whereby the user can serially access up to four bits of data at very high speed. The MB81C4257 DRAM is ideally suited for mainframes, buffers, hand-held computers, video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81C4257 is only about one-fifth that of a conventional NMOS DRAM, the device can be used as a nonvolatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81C4257 is fabricated using silicon gate CMOS and Fujitsu's advanced triple-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81C4257 are not critical and all inputs are TTL compartible.

PRODUCT LINE & FEATURES

Parameter	MB81C4257-85	MB81C4257-10	MB81C4257-12
Row Access Time	85ns max.	100ns max.	120ns max.
Random Cycle Time	160ns min.	180ns min.	210ns min.
Column Address Time	50ns max.	50ns max.	60ns max.
Column Access Time	25ns max	30ns max.	35ns max.
Nibble Mode Cycle Time	60ns min.	60ns min.	70ns min.
Low Power Dussipation	•		
 Operating current 	358mA max.	330mA max.	275mA max.
 Standby current 	11mW max.(TTL	. level)/5.5mW	max.(CMOS level

- · On-chip latches for both address and data
- TTL compatible inputs and outputs
- Three-dimensional stacked capacitor memory cells
- 512 refresh cycles every 8.2ms
- RAS only, CAS-before-RAS, or Hidden refresh
- Both early and delayed (OE) write

ABSOLUTE MAXIMUM RATINS (See NOTE)

Rating		Symbol	Value	Unit	
Voltage on Any Pin Rela	tive to V _{SS}	V.IN. VOUT	-1 to +7	٧	
Voltage on V _{CC} Relative	to V _{SS}	V _{CC} -1 to +7			
Storage Temperature	Ceramic	_	-55 to +150	°c	
Storage Lemperature .	Plastic	TSTG	-55 to +125		
Power Dissipation		Po	1.0	W	
Short Circuit Output Cur	rent	-	50	mA	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TS009-H87Z December 1987



DIP-20P-M03



DIP-20C-A03



LCC-26P-M01




LCC-26C-A01



ZIP-20P-M02

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal preautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.






CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol Symbol	Тур	Max	Unit
Input Capacitance, A0 to A8	C _{IN1}		5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	eli aj lengali Romania	.	pF
Input/Output Capacitance, (DQ1~DQ4)	c _{DQ}	alisperit de Rapida	. 6	pF



PIN ASSIGNMENTS AND DESCRIPTIONS



Designator : Function

DQ1 ~ DQ2 : When WE is Low, DQ1~DQ4 serve as data inputs; when

DQ3 ~ DQ4 WE is High, these pins provide output data.

WE : When active Low, the write mode is enabled, when

High, the read mode is enabled.

RAS : Row address strobe.

NC : No connection.

A0 ~ A3 : Address inputs.

A4 ~ A8 VCC

VCC : +5 volt power supply.

OE : When active Low, enables output pins DQ1~DQ4

CAS : Column address strobe.

VSS : Circuit ground.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)								
Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature		
Supply Volate	VCC VSS	4.5	5.0 0	5.5 0	٧ .			
Input High Voltage, all inputs	VIH	2.4		6.5	V	0°C to +70°C		
Input Low Voltage, all inputs	VIL	-2.0		0.8	٧			
Input Low Voltage, DQ	VILD*	-1.0	-	0.8	٧			

^{*} The device will withstand undershoots to the -2.0 level with a maximum pulse width of 20 ns at the -1.5 V level.

FUNCTIONAL OPERATION

Address Inputs;

Eighteen binary input address bits are required to select any 4 of 262,144 cell locations within the MB81C4257. Nine row address bits are placed onto the input pins(A0 to A8) and latched with the Row Address Strobe (RAS) signal. Nine column address bits are then placed onto the input pins and latched with the Column Address Strobe ($\overline{\text{CAS}}$). All row and column addresses must be stable on or before the falling edge of RAS and $\overline{\text{CAS}}$, respectively. Since the address latch is flow through latch, address information at address pins are automatically latched as column address after tRAH(min)+tT. If tRAD \geq tRAD(min) access time is tCAC or tAA whichever occur later.

Write Enable:

The read or write mode is determined by the \overline{WE} input. If \overline{WE} =high, a read cycle is selected. If \overline{WE} =low, a write mode is selected. Data input is ignored during read mode.

Data Input:

Data are written to the MB81C4257 during a write (early write or $\overline{\text{OE}}$ write) or read-modify-write cycle. The falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever is later, is a strobe for the input data latch. In an early write cycle, data on DQ pins are strobed by $\overline{\text{CAS}}$, and the setup and hold times are referenced to $\overline{\text{CAS}}$ due to the $\overline{\text{WE}}$ is set low before $\overline{\text{CAS}}$. In a delayed write or read-write cycle, $\overline{\text{WE}}$ is set low after $\overline{\text{CAS}}$. Thus data on DQ pins are strobed by $\overline{\text{WE}}$, and set-up and hold times are referenced to $\overline{\text{WE}}$.

Data Output:

The output buffers are three-state TTL-compatible with a fan-out of two standard TTL loads. Data $\underline{\text{Out}}$ are the same polarity as Data In. The outputs are in high impedance state until $\overline{\text{CAS}}$ goes low. In a read or read-write cycle, the outputs become valid after;

1) t_{RAC} from the falling edge of \overline{RAS} when $t_{RCD}(max)$ is satisfied

2) t_{CAC} from the falling edge of \overline{CAS} when t_{RCD} is greater than $t_{RCD}(max)$

3) tAA from column address input when tRAD is greater than tRAD(max).

4) tOEA from the falling edge of $\overline{\text{OE}}$ when $\overline{\text{OE}}$ is brought "L" after tRAC, tCAC, or tAA.

The data remains valid until either $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ returns to "H". In an early write cycle, the output buffers are in high impedance state during the entire cycle.



FUNCTIONAL OPERATION

Nibble Mode of Operation:

In the nibble mode of operation, the user can serially access from one to four bits of data and perform high-speed read, write, or read-modify-write operations. During the nibble mode, the accessed bits of data are determined by row address zero(0) and column address one(1). For initial access, address bits CAO and CA1 are used to select one of four nibble bits. After the first bit accessed by this method, all remaining bits are accessed by simply toggling the column address strobe ($\overline{\text{CAS}}$) from high to Low. Each High-to-Low transition of $\overline{\text{CAS}}$ intermally increments CAO and CA1 and provides access to the next nibble bit.

If more than four bits are accessed during the nibble mode, the address sequence shown in table 1 will repeat. Timing diagrams showing RAS, CAS, address, and read/write relationships are shown in Figures 6 through 10. AC parameters for each nibble mode of operation are shown in subsequent timing diagrams (Figures11 through 14).

Table 1 - NIBBLE MODE ADDRESS SEQUENCE

Sequence	Nibble Bit	Row Address.	Row CA0	Column Address	Col CA1	Remarks
RAS/CAS (Normal mode)	1	101010101	0	101010101	0	Input address
Toggle CAS (Nibble mode)	2	101010101	1	101010101	0	Internally generated address
Toggle CAS (Nibble mode)	3	101010101	0	101010101	. 1 ,	Internally generated address
Toggle CAS (Nibble mode)	4	101010101	1	101010101	1	Internally generated address
Toggle CAS (Nibble mode)	1	101010101	0	101010101	0	Sequence repeats



DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

				15.0			
Parameter		Symbol	Min	Тур	Max	Unit	
OPERATING CURRENT*	MB81C4257-85				65		
Average power supply current	MB81C4257-10	ICC1	8 8 8 B	4 14	60	mA	
(RAS, CAS cycling; tRC=min)	MB81C4257-12		137	1.545	50		
	TTL level		1.1	7.7		***	
STANDBY CURRENT	RAS=CAS=VIH	TOO	ing san		2.0		
Power supply current	CMOS level	ICC2			1.0	mA	
	RAS=CAS≥VCC-0.2V						
REFRESH CURRENT 1*	MB81C4257-85	and a site of the		100	60		
Average power supply current	MB81C4257-10	ICC3	1000	k 110.0	55	mA	
(CAS =VIH RAS cycling; tRC=min)	MB81C4257-12		1 3 2 2 3		45	2 1 1 1	
NIBBLE MODE CURRENT *	MB81C4257-85	ICC4		ge Teel	40	100	
$(\overline{RAS} = V_{TL}, \overline{CAS} = cycling;$	MB81C4257-10				40	mA	
tNC= min)	MB81C4257-12		1.		33		
REFRESH CURRENT 2*	MB81C4257-85				60		
Average power supply current	MB81C4257-10	ICC5	1		55	mA	
(CAS-before-RAS; tRC = min)	MB81C4257-12				45		
INPUT LEAKAGE CURRENT							
Input leakage current, any inp		I _{I(L)}	-10		. 10	μΑ	
≤5.5 V, 4.5≤VCC≤5.5V, VSS=0V,	all other				tigs of		
pins not under test=0V)			1			<u> </u>	
OUTPUT LEAKAGE CURRENT	TDO(T)	-10	613,445	10			
(Data out is disabled, OV≤VOUT	IDQ(L)	-10		10	μΑ		
OUTPUT LEVELS	17.87.53			100	4.0		
Output high voltage ($I_{OH} = -5mA$	VOH	2.4			V		
Output low voltage(IOL=4.2mA)	VOL			0.4	 V		

^{*:} ICC depends on the output load conditions, input levels, and cycle rate. The specified values are obtained with the output open. ICC also depends in input low voltage level, VILD, VILD≥-0.5V.



C CHARACTERISTICS

٠0٠	Parameter	Symbol	1 MB81C4257-85		MB81C4257-10		MB81C4257-12		Unit	Note
	***		Min	Max	Min	Max	Min	Max	11.4	
1	Time Between Refresh	tREF		8.2		8.2		8.2	ms	
2	Random Read/Write Cycle Time	tRC	160		180		210		ns	
3	Read-Modify-Write Cycle Time	tRWC	220		240		275		ns	
	Access Time from RAS	tRAC		85		100		120	ns	4,7
5	Access Time from CAS	tCAC		25		30		35	ns	5,7
6	Access Time from Column	tAA		50		50		60	ns	6,7
	Address									-
7	Output Hold Time	tOH	7		7		7		ns	
8	Output Buffer Turn On Delay	tON	5		5		5		ns	
	Time				-		_			
9	Output Buffer Turn off Delay	tOFF		25		25		25	ns	8
-	Time									1
0		tT	3	50	3	50	3	50	ns	
	RAS Precharge Time	tRP	65		70		80		ns	
2		tRAS	85	100000		100000	120	100000	ns	-
3	RAS Hold Time	tRSH	25		30	20000	35		ns	
4	CAS to RAS Precharge Time	tCRP	0		0		0		ns	-
- -	RAS to CAS Delay Time	tRCD	22	60	25	70	25	85	ns	9,10
5	CAS Pulse Width	tCAS	25		30		35		ns	7,10
ŏ		tCSH	85		100		120		ns	
8		tCPN	15	<u> </u>	15		15	178 No.	ns	
9	Row Address Set Up Time	tASR	0		0		0	 	ns	-
0	Row Address Hold Time	tRAH	12		15		15		ns	
1		tASC	0		6		0	 	ns	
2		tCAH	15		15		20	 	ns	
3		tRAD	17	35	20	50	20	60	ns	11
	Time	CKAD	1/	33	20	30	20	00	112	1 11
4	Column Address to RAS Lead	tRAL	45		50		60	-		
.4	Time	TRAL	43		30	1	- 60	1. 1	ns	1
-		tRCS	 _		<u> </u>			-		
25	Read Command Set Up Time		0		0	ļ	0	<u>-</u>	ns	
26	Read Command Hold Time	tRRH	0		0		0		ns	12
_	Referenced to RAS									<u> </u>
2.7	Read Command Hold Time	tRCH	0		0		0		ns	12
	Referenced to CAS									
8	Write Command Set Up Time	tWCS	0		0		0		ns	15
9		tWCH	15		15		20		ns	
0	WE Pulse Width	tWP	15		15		20		ns	
31	Write Command to RAS Lead	tRWL	25		25		30	1 . 1	ns	
	Time									
32	Write Command to CAS Lead	tCWL	20		20		25		ns	1
	Time	5.1							3 3434	
33	DIN set Up Time	tDS	0		0		0		ns	
34	DIN Hold Time	tDH	15		15		20		ns	




AC CHARACTERISTICS - Continued -

No.	Parameter	Symbol	MB81C4:	256-85	MB81C4256-10		MB81C4	256-12	Unit	Note
	나는 내 시간 경험에 나가 가지를 받는 어디를 하다.		Min	Max	Min	Max	Min	Max		
35	RAS Precharge Time to CAS Active Time	tRPC	0		0		0		ns	
36	CAS Set Up Time for CAS- before-RAS Refresh	tCSR	0		0		0		ns	
37	CAS Hold Time for CAS-before RAS Refresh	tCHR	15		15		20		ns	
38	Access Time from OE	tOEA		22		25		30	ns	7
39	Output Buffer Turn Off Delay from OE	tOEZ		25		25		25	ns	8
40	OE to RAS Lead Time for Valid Data	tOEL	10		10		10		ns	
41	OE Hold Time Referenced to WE	tOEH	0		0		0		ns	13
42	OE to Data In Dealy Time	tOED	25		25		25		ns	
43	DIN to CAS Delay Time	tDZC	0		0		0	20 PA	ns	14
44	DIN to OE Delay Time	tDZO	0		0		. 0		ns	14
45	Access Time from CAS (Counter Test Cycle)	tCAT		50		50		60	ns	412
50	Nibble Mode Read/Write Cycle Time	tNC	60		60	54 1 X 2	70		ns	
51	Nibble Mode Read-Modify- Write Cycle Time	tNRWC	115		115		130		ns	
52	Access Time from Nibble Mode CAS Precharge	tNPA		60		60		70	ns	7,16
53	Nibble Mode CAS Precharge	tNCP	15		15		15		ns	

- .. An Initial pause(RAS=CAS=VIH) of 200us is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- . AC characteristics assume t_T=5ns
- 3. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between ${\tt V}_{\hbox{\scriptsize IH}}$ (min) and ${\tt V}_{\hbox{\scriptsize IL}}$ (max).
- . Assumes that $t_{RCD} \leq t_{RCD}$ (max), $t_{RAD} \leq$ transminum recommended value shown in this table, tRAC will be increased by the amout that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- . Assumes that $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge$ $t_{RAD}(max)$. If $t_{ASC} \ge t_{AA} - t_{CAC} - t_{T}$, access time is tCAC.
- . If $t_{RAD} \ge t_{RAD}(max)$ and $t_{ASC} \le$ tAA-tCAC-tT, access time is tAA.
- . Measured with a load equivalent to two TTL loads and 100 pF.

- toff and toez is specified that output buffer change to high impedance sate.
- Operation within the tRCD (max) limit insures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD(max)limit, access time is controlled exclusively by t_{CAC} or tAA.
- 10. t_{RCD} (min) = t_{RAH} (min) + $2t_T$ + t_{ASC} (min)
- Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only; If tRAD is greater than the specified tRAD(max) limit, access time is controlled exclusively by t_{CAC} or tAA.
- 12. Either tRRH or tRCH must be satisfed for a read cycle.
- Assumes that twcs < twcs(min).
- Either t_{DZC} or t_{DZO} must be satisfied.
- 15. twcs is specified as a reference point only. If twcs ≥ twcs(min) the data output pin will remain High-Z state through entire cycle.
- 16. tNPA is access time from the selection of a new column address (that is caused by changing CAS From "L" to "H"). Therefore, if tNCP is short, tCAC is longer than tCAC(max).






FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input				Address		Input	Data	Refresh	Note	
11.	RAS	CAS	WE	OE	Row	Column	Input	Output			
Standby	H	H	X	X	-	-	-	High-Z	-		
Read Cycle	L	L	H	L	Valid	Valid	-	Valid	()*	tRCS≥tRCS(min)	
Write Cycle (Early Write)	L	L	L	х	Valid	Valid	Valid	High-Z	0*	tWCS≥tWCS(min)	
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	0 *	-	
RAS-only Refresh Cycle	L	н	х	х	Valid	-	-	High-Z	0		
CAS-before- RAS Refresh Cycle	L	L	х	х	-	-	-	High-Z	0	tCSR≥tCSR(min	
Hidden Refresh Cycle	H→L	L	Х	L	-	-	-	Valid	0	Previous data is kept.	


X; "H" or "L"
*; It is impossible in Nibble Mode





Read Cycle; The read cycle is executed by keeping both \overline{RAS} and \overline{CAS} "L" and keeping \overline{WE} "H" throughout the cycle. The row and column addresses are latched with \overline{RAS} and \overline{CAS} , respectively. The data outputs remain valid with \overline{CAS} "L" or \overline{OE} "L", i.e., if \overline{CAS} goes "H" or \overline{OE} goes "H", the data becomes invalid with toH. The access time is determined by \overline{RAS} (tRAC), \overline{CAS} (tCAC), \overline{OE} (tOEA) or Column address input(tAA). If tRCD(\overline{RAS} to \overline{CAS} delay time) is greater than the specification, the access time is tCAC. If tRAD is greater than the specification, the access time is tAA. And if \overline{OE} is brought "L" after tRAC, tCAC, or tAA, whichever occurs later, the access time is tOEA.






Early-Write Cycle;

The write cycle is executed by the same manner as read cycle except for the state of $\overline{\text{WE}}$ and $\overline{\text{OE}}$ pin. There are three types of write cycles, early-write, $\overline{\text{OE}}$ -write(delayed write), and read-modify-write cycles. During all write cycles, tRWL, tCWL and tRAL must be satisfied.


In an early write cycle, tWCS is satisfied, data on DQ pins is latched on the falling edge of \overline{CAS} and written into memory, and \overline{OE} is a "don't care" signal.






 $\overline{\text{OE}}\text{-Write}$ Cycle; In the $\overline{\text{OE}}$ write cycle, tWCS is not satisfied, the data on DQ pins is latched on the falling edge of $\overline{\text{WE}}$ and written into memory, and $\overline{\text{OE}}$ must be changed from "L" to "H" before $\overline{\text{WE}}$ goes "L" with tOED+tDS.






Read-Modify-Write Cycle; The read-modify-write cycle is executed by changing \overline{WE} from "H" to "L" after the data appears on the DQ pins. In the read-modify-write cycle, \overline{OE} must be changed from "L" to "H" after the memory access time.






Nibble Read/Write Cycle; Nibble mode allows high speed serial read, write, or read-modify-write access of 2, 3, or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 9 row and 9 column addresses. The 2 bits of addresses(RA9 and CA9) are used to select one of four nibble bits for initial access. After the first bits is accessed by normal mode, the remaining nibble bits can be accessed by toggling CAS "H" then "L". Toggling CAS causes RA9 and CA9 to be incremented internally while all other address bits are held constant and makes the next nibble bit available for access. If more than four bits are accessed during nibble mode, the address sequence will begin to repeat.




















Refresh;

The refresh of DRAM is executed by normal read, write or read-modify write cycle, i.e., the cells on the one row line are also refreshed by executing one of three cycles. 512 row address must be refreshed every 8.2 ms period. The MB81C4257 has three types of refresh modes, $\overline{\text{RAS}}$ -Only refresh, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, and Hidden refresh.

RAS-Only Refresh;


The \overline{RAS} only refresh is executed by keeping \overline{RAS} "L" and \overline{CAS} "H" throughout the cycle. The row address to be refreshed is latched on the faling edge of \overline{RAS} . During \overline{RAS} -Only refresh, the DQ pins are kept in a high impedance state.






<u>CAS</u>-before-<u>RAS</u> Refresh;
The <u>CAS</u>-before-<u>RAS</u> refresh is executed by bring <u>CAS</u> "L" before <u>RAS</u>. By this timing combination, the MB81C4257 executes <u>CAS</u>-before-<u>RAS</u> refresh. The row address input is not necessary because it is generated internally.





Hidden Refresh; The Hidden refresh is executed by keeping $\overline{\text{CAS}}$ "L" to next cycle, i.e., the output data at previous cycle is kept during next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh cycle.





CAS-before-RAS Refresh Counter Test Cycle;
A special timing sequence using CAS-beore-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. After the CAS-before-RAS refresh cycle, if CAS makes a transtiion from "H" to "L" while RAS is held "L", read and write operation are enabled. This is shown in CAS-before-RAS refresh counter test cycle timing diagram. A memory cell address, consisting of a row address (9 bits) and a column address (9 bits) to be accessed are defined as follows.


ROW ADDRESS — Bits A0 to A8 are defined by the on chip refresh counter. COLUMN ADDRESS — All bits A0 to A8 are defined by latching levels on A0 to A8 at the second falling edge of $\overline{\text{CAS}}$.




Recommended CAS-before-RAS Refresh Counter Test Cycle;
The timing, shown in the CAS-before-RAS counter Test Cycle, is used with the following procedures.

- 1) Initialize the internal refresh address counter circuitry by using eight $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles.
- 2) Throughout the test, use the same column address.
- 3) Write "0"s to all 512 row addresses at the same column address by using normal early write cycles.
- 4) Read "0" written in step 3) and check, and simultaneously write "1" to the same address by using internal refresh counter test read-write cycles. This step is repeated 512 times with the address generated by internal refresh address counter.
- 5) Read and check data written in step 4) by using normal read cycle for all 512 locations.
- 6) Complement the test pattern and repeat step 3), 4), and 5).


























CMOS 1,048,576 BIT STATIC COLUMN DYNAMIC RAM

MB81C4258-85 MB81C4258-10 MB81C4258-12

> December 1988 Edition 1.0

CMOS 262,144 x 4 BIT Static Column Mode Dynamic RAM

The Fujitsu MB81C4258 is a fully decoded CMOS Dynamic RAM (DRAM) that contains 1,048,576 memory cells accessible in 4-bit increments. The MB81C4258 features a "static column" mode of operation whereby high-speed random access of up to 512-bits of data within the same row can be selected. The MB81C4258 DRAM is ideally suited for mainframes, buffers, hand-held computers, video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81C4258 is only about one-fifth that of a conventional NMOS DRAM, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81C4258 is fabricated using silicon gate CMOS and Fujitsu's advanced triple-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81C4258 are not critical and all inputs are TTL compatible.

PRODUCT LINE & FEATURES

Parameter	MB81C4258-85	MB81C4258-10	MB81C4258-12			
Row Access Time	85 ns max	100 ns max	120 ns max			
Random Cycle Time	160 ns min	180 ns min	210 ns min			
Column Address Time	50 ns max	50 ns max	60 ns max			
Column Access Time	25 ns max	30 ns max	35 ns max			
Static Column Mode Cycle Time	55 ns min	55 ns min	65 ns min			
Low Power Dissipation Operating Current	358 mW max	330 mW max	275 mW max			
Standby Current	11 mW max (TTL level)/5.5 mW max (CMOS level)					

- 262,144 words x 4 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- · All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Static column Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Paramet	er	Symbol	Value	Unit
Voitage at any pin relati	ve to VSS	V _{IN} , V _{OUT}	-1 to +7	, V
Voltage of V _{CC} supply re	elative to VSS	Vcc	-1 to +7	>
Power Dissipation		PD	1.0	· W
Short Circuit Output Cu	rrent		50	mA
Storege Temperature	Ceramic	TsTG	-55 to +150	°C
Storage Temperature	Plastic	ISIG	-55 to +125	

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DIP-20P-M03


DIP-20C-A03

LCC-26P-M01

ZIP-20P-M02

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

FUJITSU




CAPACITANCE (TA = 25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 To A8	CIN1		5	pF
Input Capacitance, RAS, CAS, WE, OE	CIN2		5	pF
Input/Output Capacitance, DQ1 To DQ4	CDQ	_	6	pF



PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

(All voltages referenced to ground: TA = 0°C to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
	Vcc	4.5	5.0	5.5	
Supply Voltage	Vss	0	i, o s	0]
Input High Voltage, All Inputs	ViH	2.4	_	6.5	٧
Input Low Voltage, All Inputs	VIL	-2.0		0.8	v v
Input Low Voltage, DQ	VILD (Note)	-1.0		0.8	٧

Note: Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any four of 1,048,576 cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ as shown in Figure 1. First, nine row address bits are input on pins A0-through-A8 and latched with the row address strobe $(\overline{\text{RAS}})$ then, nine column address bits are input and latched with the column address strobe $(\overline{\text{CAS}})$. Both row and column addresses must be stable on or before the falling edge of $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$, respectively. The address latches are of the flow-through type; thus, address information appearing after transfer the is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

TRAC

from the falling edge of RAS when tRCD (max) is satisfied.

tCAC:

from the falling edge of $\overline{\text{CAS}}$ when tRCD is greater than tRCD(max).

tAA :

from column address input when tRAD is greater than tRAD (max).

toea:

from the falling edge of \overline{OE} when \overline{OE} is brought Low after tRAC, tCAC, or tAA.

The data remains valid until either $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

STATIC COLUMN MODE OF OPERATION

The static column mode operation allows continuous read, write, or read-modify-write cycle within a row by applying new column address. In the static column mode, RAS can be kept low throughout static column mode operation. The following four cycles are allowed in the static column mode.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Paramete	er .	Symbol	Conditions	Min	Value	Max	Unit		
Output High Voltag	Output High Voltage		tput High Voltage		Voн		Typ —	- IVIAX	
Output Low Voltag	θ .	Vol	IOL = 4.2 mA		_	0.4	V		
Input Leakage Curr	ent (Any Input)	I _{I(L)}	0 V ≤ V _I N ≤ 5.5 V; 4.5 V ≤ V _C C ≤ 5.5 V; Vss = 0 V; All other pins not under test = 0V	-10	- - - -	10	μΑ		
Output Leakage Current		I DQ(L)	0 V ≤ Vo∪T ≤ 5.5 V; Data out disabled	-10	_	10	· .		
Operating Current	MB81C4258-85					65			
(Average Power Supply Current)	MB81C4258-10	lcc1 (Note)	RAS & CAS cycling;	, · <u>-</u>	-	60	mA.		
Supply Current)	MB81C4258-12					50			
Standby Current	TTL Level	RAS = CAS = VIH				2.0			
(Power Supply Current)	CMOS Level	lcc2	RAS = CAS ≥ Vcc -0.2 V	_	_	1,0	mA .		
Refresh Current	MB81C4258-85			<u></u>		60			
#1 (Average Power Supply	MB81C4258-10	ICC3 (Note)	CAS = V _I H, RAS cycling; trc = min		_	55	mA		
Current)	MB81C4258-12					45			
	MB81C4258-85					30			
Static Column Mode Current	MB81C4258-10	ICC4 (Note)	RAS = CAS =VIL	_	-	30	mA		
	MB81C4258-12		(9C = 11IIII			23			
Refresh Current	MB81C4258-85		RAS cycling			60			
#2 (Average Power Supply	MB81C4258-10	Iccs (Note)	CAS-before-RAS;	-	_	55	mA .		
Current)	MB81C4258-12	,,,,,,,	INO = IIIII			45			

Note: Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. Icc depends on the input low voltage level VIL, VIL>-0.5V.

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) * Notes 1, 2, 3

	_		MB81C4258-85		MB81C4258-10		MB81C4258-12			
Zo.	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
1	Time Between Refresh	t _{REF}	-	8.2		8.2		8.2	ms	-
2	Random Read/Write Cycle Time	t _{RC}	160	-	180		210		ns	_
3	Read-Modify-Write Cycle Time	t _{RWC}	220	<u> -</u>	240	- :	275		ns	_
4	Access Time from RAS	t _{RAC}		85		100	_	120	ns	4,7
5	Access Time from CAS	t _{CAC}	_	25		30	_	35	ns	7
6	Column Address Access Time	t _{AA}		50	_	50	_	60	ns	6,7
7	Output Hold Time	t _{oH}	7		7	· —	7	_	ns	_
8	Output Buffer Turn on Delay Time	t _{on}	5		5	- 1	5	-	ns	_
9	Output Buffer Turn off Delay Time	t _{OFF}	, .(25	1 - 1	25	_	25	ns	8
10	Transition Time	t _T	3	50	3	50	3	50	ns	_
11	RAS Precharge Time	t _{RP}	65	-	70		80	=	ns	
12	RAS Pulse Width	t _{RAS}	85	100000	100	100000	120	100000	ns	
13	RAS Hold Time	t _{RSH}	25	-	30	<u> </u>	35	-	ns	-
14	CAS to RAS Precharge Time	t _{CRP}	0	_	0	-	0	-	ns	-
15	RAS to CAS Delay Time	t _{RCD}	22	60	25	70	25	85	ns	9,10
16	CAS Pulse Width	t _{CAS}	25	_	40	_	45	- XX	ns	_
17	CAS Hold Time	t _{osh}	85	_	100	_	120		ns	- <u>-</u>
18	CAS Precharge Time (C-B-R cycle)	t _{CPN}	15	- -	15	-	15	_	ns	21
19	Row Address Set Up Time	t _{ASR}	0	- ·	0	-	0	_	ns	
20	Row Address Hold Time	t _{RAH}	12		15	10-24	15	-	ns	-
21	Column Address Set Up Time	t _{ASC}	0	<u> </u>	0		0	_	ns	5
22	Column Address Hold Time	t _{CAH}	20	_	20	_	25	/	ns	_
23	RAS to Column Address Delay Time	t _{RAD}	17	35	20	50	20	60	ns	11
24	Column Address to RAS Lead Time	t _{RAL}	45	_	50	-	60	=	ns	na Li wina
25	Read Command Set Up Time	t _{RCS}	0	—	0	_	0	_	ns	_
26	Read Command Hold Time Referenced to RAS	t _{BRH}	0		0	inderal in Mil ata na	0	-	ns	12
27	Read Command Hold Time Referenced to CAS	t _{RCH}	0		0	_	0	_	ns	12
28	Write Command Hold Time	twcн	20		20	_	25	-	ns	_
29	WE Pulse Width	t _{WP}	15	_	15	_	20	_	ns	
30	Write Command to RAS Lead Time	t _{RWL}	25	_	25	_	30		ns	
31	Write Command to CAS Lead Time	t _{CWL}	20		20		25		ns	
32	DIN Set Up Time	t _{os}	0		0		0		ns	
33	DIN Hold Time	t _{DH}	20		20	_	25	-	ns	

AC CHARACTERISTICS


(At recommended operating conditions unless otherwise noted.) * Notes 1, 2, 3

	ecommended operating condition	MB81C4258-85 MB81C4258-10 f					Z, 3 MB81C	4258-12		
No.	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
34	RAS Precharge Time to CAS Active Time (Refresh Cycle)	t RPC	0	_	0	_	0	v <u>1</u>	ns	_
35	CAS Set Up Time for CAS-before - RAS Refresh	t csn	0	-	0	_	0,	_	ns	
36	CAS Hold Time for CAS-before - RAS Refresh	t chr	15	_	15	_	20	_	ns	· · - · ·
37	Access Time from OE	t oea	ŀ	22	_	25		30	ns	7
38	Output Buffer Turn off Dealy from OE	t oez	_	25	_	25	9 .4.	25	ns	8
39	OE to RAS Lead Time for Valid Data	t oel	10	_	10	-	10	-	ns	-
40	OE Hold Time Referenced to WE	t oeh	0	-	0	_	0	-	ns	13
41	OE to Data in Delay Time	t oed	25		25	—	25		ns	<u> </u>
42	DIN to CAS Delay Time	t DZC	0	_	0	_	0		ns	14
43	DIN to OE Delay Time	t DZO	0		0	_	0	= %	ns	14
44	Access Time from CAS (Counter Test Cycle)	t cat	1	50	_	50		60	ns	-
50	Static Column Mode Read/Write Cycle Time	t sc	55	_	55	_	65		ns	_
51	Static Column Mode Read-Modify- Write Cycle Time	t sawc	120	- <u>- 1</u>	120	-	145	<u> </u>	ns	-
52	Access Time Relative to Last Write	t alw	_	90		90	_	110	ns	15
53	Access Time from WE Precharge	t wpa	1	30	-	30	_	35	ns	_
54	Output Hold Time for Column Address Change	t AOH	10	_	10	_	10	_	ns	_
55	Column Addre <u>ss H</u> old Time Referenced to RAS Rising Time	t _{AHR}	15	_	15	-	15	-	ns	16
56	Last Write to Column Address Delay Time	t LWAD	25	40	25	40	30	50	ns	17, 18
57	Column Address Hold Time Referenced to Last Write	t _{AHLW}	83	_	95	_	120	_	ns	_
58	RAS to Second Write Delay Time	t _{RSWD}	85	_	100	_	120	_	ns	_
59	WE inactive Time	t wı	15	_	15	-	20	-	ns	_
60	Write Set Up Time for Output Disable	t _{ws}	0	_	0	-	0	_	ns	19
61	Write Hold Time for Output Disable	t _{WH}	0	_	0	_	0	_	ns	19
62	OE Hold Time Referenced to RAS	t _{OEHR}	20	_	20	_	20	_	ns	20
63	OE Hold Time Referenced to CAS	t _{OEHC}	20	_	20]	20	_	ns	20

Notes:

- An Initial pause (RAS=CAS=VIH) of 200µs is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2. AC characteristics assume tT = 5 ns
- 3. Vi⊢ (min) and Vi∟ (max) are reference levels for measuring timing of input signals. Also transition times are measured between Vi⊢ (min) and Vi∟ (max).
- 4. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD (or tRAD) is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD (or tRAD) exceeds the value shown. Refer to Figs. 2 and 3.
- 5. Assumes that write cycle only.
- 6. If tRAD ≥ tRAD (max), access time is tAA.
- Measured with a load equivalent to two TTL loads and 100 pF.
- 8. toff and toez are specified that output buffer change to high impedance state.
- Operation within the tRCD (max) limit insures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is co ntrolled exclusively by tCAC or tAA.
- 10. trcb (min) = trah (min)+ 2tT + tasc (min)
- 11. Operation within the tRAD (max) limit insures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified

- trad (max) limit, access time is controlled exclusively by toac or taa.
- 12. Either tran or trach must be satisfied for a read cycle.
- 13. Assumes that tws ≤ tws (min)
- 14. Either tozc or tozo must be satisfied.
- 15. Assumes that tLWAD ≤ tLWAD (max). If tLWAD is greater than the maximum recommended value shown in this table, tALW will be increased by the amount that tLWAD exceeds the value shown.
- tahe is specified to latch column address by the rising edge of RAS.
- 17. Operation within the tLWAD (max) limit insures that tALW (max) can be met. tLWAD (max) is specified as a reference point only; if tLWAD is greater than the specified tLWAD (max) limit, then access time is controlled by tAA.
- 18. tLWAD (min) = tCAH (min)+ tT(tT 5 ns).
- 19. tws and twH are specified as a reference point only. If tws ≥ tws (min) and twH ≥ twH (min), the data output pin will remain High-Z state through entire cycle.
- 20. Either toehr or toehc is satisfied.
- 21. Assumes that CAS-before-RAS refresh.CAS-before RAS refresh counter test cycle only.




FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input				Addre	Address Input D			Refresh	Note	
Operation Wood	RAS	CAS	WE	OE	Row	Column	Input	Output		Note	
Standby	Н	Н	х	х	-		<u> </u>	High-Z	-		
Read Cycle	L	L	н	L	Valid	Valid	2 <u>-</u> 22 - 1	Valid	0	t _{RCS} ≥ t _{RCS} (min t _{RCH} ≥ t _{RCH} (min	
Write Cycle (Early Write)	L	L	L	х	Valid	Valid	Valid	*1 High-Z	0	t _{WS} ≥ t _{WS} (min	
Read-Modify-Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	0	**	
Static Column Mode Read Cycle	L	L	Н	L	*2 Valid	Valid		Valid	×	t _{RCS} ≥ t _{RCS} (min t _{RCH} ≥ t _{RCH} (min	
Static Column Mode Write Cycle	L	L	L	н	*2 Valid	Valid	Valid	*1 High-Z	х	·	
Static Column Mode Read-Modify-Write Cycle	٦	L	H→L	L→H	*2 Valid	Valid	Valid	Valid	х		
Static Column Mode Mixed Cycle	L	L	L/H	L/H	*2 Valid	Valid	Valid	High-Z or Valid	х	1 3 4	
RAS-only Refresh Cycle	L	н	х	х	Valid	_	_	High-Z	0	3 4.	
CAS-before-RAS Refresh Cycle	L	L	х	х	_	·· <u>-</u>	_	High-Z	0		
Hidden Refresh Cycle	H→L	L	×	L	_	-	_	Valid	0	Previous data is kept	

Notes:

- X : "H" or "L"
- *1: If tWS < tWS (min) and tWH < tWH (min), the data output become invalid.
- *2: After first cycle, row address is not necessary.





DESCRIPTION


To implement a read operation, a valid address is latched in by the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ address strobes and, with $\overline{\text{WE}}$ set to a High level and $\overline{\text{OE}}$ set to a Low level, the output is valid once the memory access time has elapsed. The access time is determined by $\overline{\text{RAS}}$ (trac), $\overline{\text{CAS}}$ (toac), $\overline{\text{OE}}$, (toea) or column addresses (taa) under the following conditions:


- If tRCD > tRCD (max), access time = tCAC.
- If tRAD > tRAD (max), access time = tAA.
- If OE is brought Low after tRAC, tCAC, or tAA (which ever occurs later), access time = tOEA.

However, If either CAS or OE goes High, the output returns to a high-impedance state after ton is satisfied.












In a static column mode write cycle, the data is written into the cell triggered by the later falling edge of \overline{CAS} or \overline{WE} . If both tws and twn are greater than their minimum limits, the data output pin is kept high impedance state through the static column mode write cycle. The OE must be high before the data are applied to DQ pins.








Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available; RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsn) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.

Fig. 13 - HIDDEN REFRESH CYCLE trc trc tras **t**RAS **toel** RAS **t**CRP **tecn** TRAD tese CAS TRAL TAHR tasc ROW COLUMN ADDRESS trcs **t**RRH WE TRAC tCAC tozc DQ (Input) HIGH-Z ton F DQ V_{OH} (Output) V_{OL} HIGH-Z VALID DATA OUT toez tozo **toea toed** OE **DESCRIPTION** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of

CAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need

for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.

MB81C4258-85 **FUJITSU** MB81C4258-10 MB81C4258-12

Fig. 14 - CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE RAS tese topn tosa toas CAS TRAL A₀ to A₈ COLUMN ADDRESS tcwL tacs tewi WE (Read) tos tozo toed DQ ALID DATA I (Input) **t**CAT DQ HIGH-Z HIGH-Z (Output) **tOEH toea** tozo toez OE Valid Data

DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above, Row and column addresses are defined as follows:

Row Address: Bits A0 through A8 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A8 are defined by latching levels on A0-A8 at the second falling edge of CAS.

The CAS-before-RAS Counter Test Cycle is designed for use with the following procedures:

- 1) initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write zeroes (0s) to all 512 row addresses at the same column address by using normal early write cycles.
- 4) Read zeroes written in procedure 3 and check; simultaneously write ones (1s) to the same addresses by using internal refresh counter test read-write cycles. Repeat this procedure 5.2 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4 by using normal read cycle for all 512 memory locations.
- 6) Complement test pattern and repeat procedures 3, 4, and 5.

PACKAGE DIMENSIONS

(CASE No.: DIP-20P-M03)



(Suffix : -C)	
20-LEAD CERAMIC DUAL IN-LINE PACKAGE (CASE No.: DIP-20C-A03)	

(Suffix : -PJ)				
	26 LEAD DI ACTIC I	EADED CHIP CARRIE		
	26-LEAD PLASTIC L	EADED CHIP CARRIE	H (503-26)	
	(CASE I	No.: LCC-26P-M01)		



(Suffix : -PSZ)						
20-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE (CASE No.: ZIP-20P-M02)						



CMOS 1,048,576 BIT SERIAL ACCESS DYNAMIC RAM

MB81C4259-85 MB81C4259-10 MB81C4259-12

CMOS 262,144 X 4 BIT Serial Access DYNAMIC RAM

The Fujitsu MB81C4259 is a fully decoded CMOS Dynamic RAM (DRAM) that contains 1,048,576 memory cells accessible in 4-bit increments. The MB81C4259 features a serial access mode of operation whereby the user can serially access up to 1024 bits of data at very high speed. The MB81C4259 DRAM is ideally suited for mainframes, buffers, hand-held computers, video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81C4259 is only about one-fifth that of a conventional NMOS DRAM, the device can be used as a nonvolatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81C4259 is fabricated using silicon gate CMOS and Fujitsu's advanced triple-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81C4259 are not critical and all inputs are TTL compartible.

PRODUCT LINE & FEATURES

		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Parameter	MB81C4259-85	MB81C4259-10	MB81C4259-12
Row Access Time	85ns max.	100ns max.	120ns max.
Random Cycle Time	60ns min.	180ns min.	210ns min.
Column Address Time	50ns max.	50ns max.	60ns max.
Column Access Time	25ns max	30ns max.	35ns max.
Serial Access Mode Cycle Time	60ns min.	60ns min.	70ns min.
Low Power Dussipation			
Operating current	358mA max.	330mA max.	275mA max.
Standby current	11mW max.(TTL	level)/5.5mW m	ax. (CMOS leve)

- · On-chip latches for both address and data
- TTL compatible inputs and outputs
- Three-dimensional stacked capacitor memory cells
- 512 refrésh cycles every 8.2ms
- RAS-only, CAS-before-RAS, or Hidden refresh
- Both early and delayed (OE) write

ABSOLUTE MAXIMUM RATINS (See NOTE)

Rating		Rating Symbol		Unit	
Voltage on Any Pin Rela	tive to V _{SS}	VIN. VOUT	-1 to +7	V	
Voltage on V _{CC} Relative to V _{SS}		V _{CC} -1 to +		V	
Storage Temperature .	Ceramic	_	-55 to +150	•c	
	Plastic	TSTG	-55 to +125		
Power Dissipation		P _D	1.0	W	
Short Circuit Output Cur	rent	-	50	mA	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TS026-C886 June 1988



DIP-20P-M03



DIP-20C-A03



LCC-26P-M01




LCC-26C-A01



ZIP-20P-M02

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.






CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, AO to A8	C _{IN1}	and gradients	5	pF
Input Capacitance, RAS, CAS, WE, OE	c _{IN2}			pF
Input/Output Capacitance, (DQ1-DQ4)	CDQ		6	pF



PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Volate	VCC	4.5	5.0	5.5 0	٧	
Input High Voltage, all inputs	VIH	2.4		6.5	٧	0°C to +70°C
Input Low Voltage, all inputs	VIL	-2.0		08	٧] ,
Input Low Voltage, DQ	VILD*	-1.0	-	0.8	V	·

^{*} The device will withstand undershoots to the -2.0 level with a maximum pulse width of 20 ns at the -1.5 V level.



MB81C4259-85 MB81C4259-10

FUNCTIONAL OPERATION

Address Inputs;

Eighteen binary input address bits are required to select any 4 of 262,144 cell locations within the MB81C4259. Nine row address bits are placed onto the input pins (AO to A8) and latched with the Row Address Strobe (\overline{RAS}) signal. Nine column address bits are then placed onto the input pins and latched with the Column Address Strobe (CAS). All row and column addresses must be stable on or before the falling edge of RAS and CAS, respectively. Since the address latch is flow through latch, address information at address pins are automatically latched as column address after tRAH(min)+tT. If tRAD ≥ tRAD(min) access time is tCAC or tAA whichever occur later.

Write Enable:

The read or write mode is determined by the WE input. If WE=high, a read cycle is selected. If WE=low, a write mode is selected. Data input is ignored during read mode.

Data Input:

Data are written to the MB81C4259 during a write (early write or $\overline{\text{OE}}$ write) or read-modify-write cycle. The falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever is later, is a strobe for the input data latch. In an early write cycle, data on DQ pins are strobed by CAS, and the setup and hold times are referenced to CAS due to the WE is set low before CAS. In a delayed write or read-write cycle, WE is set low after CAS. Thus data on DQ pins are strobed by WE, and set-up and hold times are referenced to WE. As MB81C4259 has I/O common pins, so in case of delayed write and read-modify-write, input/output data should be controlled by OE.

Data Output:

The output buffers are three-state TTL-compatible with a fan-out of two standard TTL loads. Data Out are the same polarity as Data In. The outputs are in high impedance state until CAS goes low. In a read or read-write cycle, the outputs become valid after;

1) tRAC from the falling edge of RAS when tRCD(max) is satisfied

2) t_{CAC} from the falling edge of CAS when t_{RCD} is greater than t_{RCD}(max)

3) tAA from column address input when tRAD is greater than tRAD(max).

4) toEA from the falling edge of OE when OE is brought "L" after tRAC, tCAC, or tAA.

The data remains valid until either CAS or OE returns to "H". In an early write cycle, the output buffers are in high impedance state during the entire cycle.



FUNCTIONAL OPERATION

Serial Access Mode of Operation:

In the serial access mode of operation, the user can serially access (2 ~ 512) x 4 bits of data and perform high-speed read, write, or read-modify-write operations. During the serial access mode, the bits of data that may be accessed are determined by nine bits of row addresses. For initial access, address bits CAO to CA8 are used to select one of 512 serial access bits. After the first bit are accessed by this method, all remaining bits are accessed by simply toggling the column address strobe ($\overline{\text{CAS}}$) from High to Low. Each High-to-Low transition of $\overline{\text{CAS}}$ internally increments CAO to CA8 and provides access to the next serial access bit. If more than 512 bits are accessed during the serail access mode, the address sequence shown in table 1 will repeat.

Table 1 - SERIAL ACCESS MODE ADDRESS SEQUENCE

Sequence	Serial Access Bit	Row Add. (RA8~RA0)	Col. Add. (CA8~CA0)	Remarks
RAS/CAS (Normal mode)	1	101010101	000000000	Input address
Toggle CAS (Serial Access mode)	2	101010101	000000001	Internally generated address
Toggle CAS (Serial Access mode)	3	101010101	00000010	Internally generated address
. •	•	•	•	•
•	•	•	•	
Toggle CAS (Serial Access mode)	511	101010101	111111110	Internally generated address
Toggle CAS (Serial Access mode)	512	101010101	111111111	Internally generated address
Toggle CAS (Serial Access mode)	1	101010101	00000000	Sequence repeats



DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Value Min Max Unit Symbol Тур Parameter OPERATING CURRENT* MB81C4259-85 65 MB81C4259-10 ICC1 60 mΑ Average power supply current (RAS, CAS cycling; tRC=min) MB81C4259-12 50 TTL level STANDBY CURRENT 2.0 RAS=CAS=VIH Power supply current ICC2 mΑ CMOS level 1.0 RAS=CAS≥VCC-0.2V MB81C4259-85 REFRESH CURRENT 1* 60 MB81C4259-10 ICC3 55 mΑ Average power supply current (CAS =VIH RAS cycling; tRC=min) MB81C4259-12 45 SERIAL ACCESS MODE CURRENT* MB81C4259-85 40 $(\overline{RAS} = V_{IL}, \overline{CAS} = \text{cycling};$ MB81C4259-10 ICC4 40 mА tSA= min) MB81C4259-12 33 REFRESH CURRENT 2* MB81C4259-85 60 ICC5 Average power supply current MB81C4259-10 55 mA 45 $(\overline{CAS}-before-\overline{RAS}; tRC = min)$ MB81C4259-12 INPUT LEAKAGE CURRENT Input leakage current, any input (0V≤VIN ≤5.5 V, 4.5V≤VCC≤5.5V, VSS=0V, all other -10 10 uА II(L) pins not under test=0V) OUTPUT LEAKAGE CURRENT IDQ(L) -10 10 μΑ (Data out is disabled, OV≤VOUT≤5.5V) OUTPUT LEVELS Output high voltage (IOH =-5mA) VOH 2.4 v VOL 0.4 V. Output low voltage(IOL=4.2mA)

^{*:} ICC depends on the output load conditions, input levels, and cycle rate.

The specified values are obtained with the output open.

ICC also depends in input low voltage level, VILD, VILD≥-0.5V.



AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

No. Parameter Symbol MB81C4259-85 MB81C4259-10 MB81C4259-12 Note Min Max Min Max Min tREF 1 | Time Between Refresh 8.2 8.2 8.2 ms 210 2 Random Read/Write Cycle Time tRC 160 180 ns 240 3 Read-Modify-Write Cycle Time 220 275 tRWC ns 4 Access Time from RAS 85 100 120 4,7 tRAC ns 5 Access Time from CAS 25 5,7 tCAC 30 35 ns 6,7 6 Access Time from Column tAA 50 50 60 ns Address 7 | Output Hold Time tOH ns Output Buffer Turn On Delay tON 5 5 ns Output Buffer Turn off Delay tOFF 25 25 25 ns 8 Time 10 Transition Time 50 50 50 3 tT 3 ns 11 RAS Precharge Time 80 tRP 65 70 ns 100000 120 100000 12 RAS Pulse Width tRAS 85 100000 100 ns 13 RAS Hold Time tRSH 25 30 35 ns 14 CAS to RAS Precharge Time 0 tCRP O 0 ns 15 RAS to CAS Delay Time 60 70 25 85 22 25 9,10 tRCD ns 16 CAS Pulse Width 25 35 30 tCAS ns 17 CAS Hold Time tCSH 85 100 120 ns 18 CAS Precharge Time(Normal) tCPN 15 15 17 15 ns 19 Row Address Set Up Time **tASR** 0 0 0 ns 20 Row Address Hold Time 15 tRAH 12 15 ns 21 | Column Address Set Up Time tASC 0 0 0 ns 22 | Column Address Hold Time 20 tCAH 15 15 กร RAS to Column Address Delay tRAD 50 20 60 ns Time 24 Column Address to RAS Lead tRAL 45 50 60 ns Time 25 Read Command Set Up Time tRCS o n 0 . ns 26 Read Command Hold Time tRRH 12 ns Referenced to RAS 27 Read Command Hold Time ā ō tRCH ō 12 Referenced to CAS 28 Write Command Set Up Time tWCS 0 a 0 15 ns 29 Write Command Hold Time tWCH 15 20 15 ns 30 WE Pulse Width tWP 15 15 20 ns Write Command to RAS Lead 31 tRWL 30 ns Time 32 Write Command to CAS Lead tCWL 20 20 25 ns Time 33 DIN set Up Time tDS ō ō o ns 34 DIN Hold Time tDH 15 20 15 ns RAS precharge Time to CAS tRPC ns Active Time



AC CHARACTERISTICS - Continued -

(At Recommended operating conditions unless otherwise noted) Note 1. 2. Symbol MB81C4259-85 | MB81C4259-10 | MB81C4259-12 Parameter Unit Note Min Max Min Max Min Max CAS Set Up Time for CAStCSR ns before-RAS Refresh CAS Hold Time for CAS-before tCHR 15 15 20 ns RAS Refresh 38 Access Time from OE **tOEA** 22 25 30 ns Output Buffer Turn Off Delay +OF Z from OE OE to RAS Lead Time for tOEL 10 10 ns Valid Data 41 OE Hold Time Referenced to WE tOEH 0 n O ns 13 42 OE to Data In Dealy Time tOED 25 25 25 ns 43 DIN to CAS Delay Time 14 **tDZC** 0 0 0 ns 44 DIN to OE Delay Time 0 14 tDZO n ō ns Access Time from CAS tCAT 50 50 60 ns (Counter Test Cycle) 50 | Serial Access Mode Read/Write 60 60 70 tSA ns Cycle Time Serial access Mode ReadtSARW 115 130 115 ns Modify-Write Cycle Time 60 60 70 7.16 Access Time from Serial tSPA ns Access Mode CAS Precharge Serial Access Mode CAS tSCP 15 15

Notes:


- An Initial pause(RAS=CAS=VIH) of 200µs is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2. AC characteristics assume t_=5ns

Precharge Time

- 3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 4. Assumes that $t_{RCD} \le t_{RCD}$ (max), $t_{RAD} \le t_{RAD}$ (max). If t_{RCD} (or tRAD) is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amout that tRCD exceeds the value shown. Refer to Fig.2 and 3.
- 5. Assumes that $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max). If $t_{ASC} \ge t_{AA} t_{CAC} t_T$, access time is t_{CAC} .
- 6. If $t_{RAD} \ge t_{RAD}(max)$ and $t_{ASC} \le t_{AA}-t_{CAC}-t_{T}$, access time is t_{AA} .
- 7. Measured with a load equivalent to two TTL loads and 100 pF.

- 8. t_{OFF} and t_{OEZ} is specified that output buffer change to high impedance state.
- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max)is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD}(max)limit, access time is controlled exclusively by t_{CAC} or tAA.
- 10. t_{RCD} (min) = t_{RAH} (min) + $2t_T$ + t_{ASC} (min)
- 11. Operation within the t_{RAD}(max) limit insures that t_{RAC}(max) can be met. t_{RAD}(max) is specified as a reference point only; If t_{RAD} is greater than the specified t_{RAD}(max) limit, access time is controlled exclusively by t_{CAC} or tAA.
- 12. Either t_{RRH} or t_{RCH} must be satisfed for a read cycle.
- 13. Assumes that $t_{WCS} < t_{WCS}(min)$.
- 14. Either t_{DZC} or t_{DZO} must be satisfied.
- 15. t_{WCS} is specified as a reference point only. If t_{WCS} ≥ t_{WCS}(min) the data output pin will remain High-Z state through entire cycle.
- 16. tSPA is access time from the selection of a new <u>col</u>umn address (that is caused by changing CAS From "L" to "H"). Therefore, if tSCP is long, tSPA is longer than tSPA(max).
- 17. Assume that CAS-before-RAS Refresh cycle and CAS-before-RAS counter test cycle only.






FUNCTIONAL TRUTH TABLE

Operation Mode	Clo	ck In	put		Add	ress	Input	Data	Refresh	Note
	RAS	CAS	WE	Œ	Row	Column	Input	Output		1 114
Standby	H	H	X	X	-	-	-	High-Z	-	
Read Cycle	L	L	H	L	Valid	Valid	-	Valid	() *	tRCS≥tRCS(min
Write Cycle								4.5	0*	
(Early Write)	L	L	L	X	Valid	Valid	Valid	High-Z		tWCS≥tWCS(min
Read-Modify-									^*	
Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid		
RAS-only										
Refresh Cycle	L	H	X	X	Valid	_		High-Z		
CAS-before-										
RAS Refresh	L	L	X	X	-	۱ -	-	High-Z		tCSR≥tCSR(min
Cycle										
Hidden Refresh	H→L	L	X	L	-	-	-	Valid		Previous dat
Cycle		1	1	1	l	1			~	is kept.

X; "H" or "L"
*; It is impossible in Nibble Mode






DESCRIPTION

To implement a read operation, a valid address is latched in by the RAS and CAS address strobes and, with WE set to a High level and OE set to a Low level, the output is valid once the memory access time has elapsed. The access time is determined by RAS (trac), CAS (toca), OE, (toca) or column addresses (trac) under the following conditions:

- e If tRCD > tRCD (max), access time = tCAC.
- If tRAD > tRAD (max), access time = tAA.
- . If OE is brought Low after tRAC, tCAC, or tAA (which ever occurs later), access time = tOEA.

However, if either CAS or OE goes High, the output returns to a high-impedance state after ton is satisfied.






DESCRIPTION

A write cycle is similar to a read cycle except WE is set to a Low state and \overline{OE} is a "H OFL " signal. A write cycle can be implemented in either of three ways—early write, \overline{OE} write (delayed write), or read-modify-write. During all write cycles, timing parameters thw., tow., that, and tout must be satisfied. In the early write cycle shown above two satisfied, data on the DQ pins is latched with the failing edge of \overline{CAS} and written into memory.






DESCRIPTION

In the $\overline{\text{OE}}$ (delayed write) cycle, twos is not satisfied; thus, the data on the DQ pins is latched with the falling edge of $\overline{\text{WE}}$ and written into memory. The Output Enable ($\overline{\text{OE}}$) signal must be changed from Low to High befor $\overline{\text{WE}}$ goes Low (toed + tog).






DESCRIPTION

The read-modify-write cycle is executed by changing WE from High to Low after the data appears on the DQ pins. In the read-modify-write cycle, OE must be changed from Low to High after the memory access time.



Serial Access Mode Read Cycle




DESCRIPTION

The serial access mode read cycle can be executed after normal cycle with holding RAS="L", applying column address and $\overline{\text{CAS}}$, and keeping $\overline{\text{WE}}$ ="H".

Data are not refreshed during serial access mode cycle. Therefore, pay attention that refresh requirment must be kept.



Serial Access Mode Write Cycle (Early-Write)




DESCRIPTION

The serial access mode write cycle is executed by the same manner as serial read cycle except for teh state of $\overline{\text{WE}}$ (e.i., $\overline{\text{WE}}=\text{"L"})$.

If write operation begins, input data is latched with the later falling edge of \overline{CAS} or \overline{WE} . (If write operation is executed by \overline{CAS} control, it is possible to keep \overline{WE} ="L" during the continuous serial access mode write cycle.)


Data are not refreshed during serial access mode cycle. Therefore, pay attention that refresh requirment must be kept.








Serial Access Mode Read-Modify-Write Cycle



DESCRIPTION

The read-modify-write cycle can be used during serial access mode as well as normal mode operation. During the serial access mode, all combinations of read, write, and read-modify-write cycle can be applied as well as normal mode operation.






DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available; RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.






DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tosh) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.






DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of CAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.





DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above, Row and column addresses are defined as follows:

Row Address: Bits A0 through A8 are defined by the on-chip refresh counter.


Column Address: Bits A0 through A8 are defined by latching levels on A0-A8 at the second falling edge of CAS.

The CAS-before-RAS Counter Test Cycle is designed for use with the following procedures:


- 1. Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.
- 2. Use the same column address throughout the test.
- 3. Write zeroes (0s) to all 512 row addresses at the same column address by using normal early write cycles.
- 4. Read zeroes written in procedure 3 and check; simultaneously write ones (1s) to the same addresses by using internal refresh counter test read-write cycles. Repeat this procedure 5.2 times with addresses generated by the internal refresh address counter.
- 5. Read and check data written in procedure 4 by using normal read cycle for all 512 memory locations.
- 6. Complement test pattern and repeat procedures 3, 4, and 5.




PACKAGE DIMENSIONS























CMOS 4,194,304 BIT FAST PAGE MODE DYNAMIC RAM

MB814100-80 MB814100-10 MB814100-12

CMOS 4,194,304 x 1 BIT FAST PAGE MODE DYNAMIC RAM

The Fujitsu MB814100 is CMOS fully decoded dynamic RAM organized as 4,194,304 words x 1 bit. The MB814100 has been designed for mainframe memories, buffer memories, and video image memories requiring highspeed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB814100 high α -ray soft error

immunity and long refresh time.

Since the CMOS circuits are used for peripheral circuits, low power dissipation and high speed operation are realized.

PRODUCT LINE & FEATURES

Parameter	MB814100-80	MB814100-10	MB814100-12
Row Access Time	80ns max.	100ns max.	120ns max.
Random Cycle Time	155ns min.	180ns min.	210ns min.
Column Address Time	45ns max.	50ns max.	60ns max.
Column Access Time	25ns max.	30ns max.	35ns max.
Fast Page Mode Cycle Time	55ns min.	60ns min.	70ns min.
Low Power Dissipation		,	
 Operating current 	413mA max.	358mA max.	303mA max.
 Standby current 	11mW max.(TTL	level)/5.5mW ma	x.(CMOS level)

- On-chip latches for both address and data
- TTL compatible inputs and outputs
- Three-dimensional stacked capacitor memory cells
- 1024 refresh cycles every 16.4ms
- RAS only, CAS-before-RAS, or Hidden refresh

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating		Symbol	Value	Unit	
Voltage on Any Pin Rela	tive to V _{SS}	VIN, VOUT	-1 to +7	V	
Voltage on V _{CC} Relative	to V _{SS}	Vcc	-1 to +7	V	
Storage Temperature	Ceramic	_	-55 to +150	°c	
	Plastic	T _{STG}	-55 to +125		
Power Dissipation		PD	1.0	W	
Short Circuit Output Cur	rrent	-	50	mA	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TS035-A886 June 1988

TARGET SPEC

PLASTIC DIP 18-PIN (DIP-18P-MXX)

T.B.D.


PLASTIC SOJ 26-PIN (LCC-26P-MXX)

T.B.D.

PLASTIC ZIP 20-PIN (ZIP-20P-MXX)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

FUJITSU




CAPACITANCE (TA=25°C, f=1MHz)

The state of the s

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A10, DIN	C _{IN1}		5	pF
Input Capacitance, RAS, CAS, WE	C _{IN2}		5	pF
Output Capacitance, DOUT	COUT		5	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

(All voltages referenced to ground; TA=0°C to 70°C)

(All voltages referenced to ground;	TA=0 C to /0	-C)				
Parameter	Symbol	Min	Тур	Max	Unit	
Supply Volate	VCC	4.5	5.0	5.5	v	
	VSS	0	0	0	V .	
Input High Voltage, all inputs	VIH	2.4		6.5	V	
Input Low Voltage, all inputs	VIL	-2.0		0.8	٧	

FUNCTIONAL OPERATION

Address Inputs;

A total of twenty-two binary input address bits are required to decode any one of the 4,194,304 storage cells within the MB814100. Eleven row address bits are established on the address input pins (A0 to A10) and latched with the Row Address Strobe (\overline{RAS}). The eleven column address bits are established on the address input pins(A0 to A10) and latched with the Column Address Strobe(\overline{CAS}). All_row and column addresses must be stable on or before the falling edge of \overline{RAS} and \overline{CAS} , respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after tRAH (min)+ tT. If tRAD \geq tRAD(max), access time is tCAC or tAA whichever occurs later.

Write Enable:

Read or Write mode is selected with the $\overline{\text{WE}}$ inputs. A high on $\overline{\text{WE}}$ selects read cycle and low selects write mode. Data input is ignored during read mode.

Data Input:

Data is written into the MB814100 during write or read-modify-write cycle. The input data is strobed and latched by the latter falling edge of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$. In an early write cycle, data input is strobed by $\overline{\text{CAS}}$, and set up and hold times are referenced to $\overline{\text{CAS}}$. In a delayed write or read-modify-write cycle, $\overline{\text{WE}}$ is set low after $\overline{\text{CAS}}$. Thus, data input is strobed by $\overline{\text{WE}}$, and set up and hold times are referenced to $\overline{\text{WE}}$.

Data Output:

The output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. The output is in high impedance state until $\overline{\text{CAS}}$ is brought low. In a read or read-modify-write cycle, the output becomes valid after t_{RAC} from the falling edge of $\overline{\text{RAS}}$ when $t_{RCD}(\text{max})$ is satisfied or after tCAC from the falling edge of $\overline{\text{CAS}}$ when t_{RCD} is longer than $t_{RCD}(\text{max})$ or t_{AA} from column address input when t_{RAD} is greater than $t_{RAD}(\text{max})$. The data output remains valid until $\overline{\text{CAS}}$ returns to high. In an early write cycle, the output buffer is in a high impedance state during the entire cycle. In a delayed write cycle, if t_{RWD} or t_{CWD} is less than $t_{RWD}(\text{min})$ or $t_{CWD}(\text{min})$, the output is invalid.

FUJITSU

MB814100-80 MB814100-10 MB814100-12

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

(Noodminoridad operating denarrations				Value		
Parameter		Conditions	Symbo1	Min	Max	Unit
		-				
Operating Current*	MB814100-80	RAS&CAS cycling;		_	75	
(Average power	MB814100-10	tRC=min	ICC1	_	65	mA
supply current)	MB814100-12			-	55	,
Standby Current	TTL level	RAS=CAS=VIH		-	2.0	
(Power supply			ICC2			mA
current)	CMOS level	RAS=CAS≥VCC-0.2V		_	1.0	
Refresh Current 1*	MB814100-80	CAS=VIH, RAS		-	75	
(Average power	MB814100-10	cycling;tRC=min	ICC3	-	65	mA
supply current)	MB814100-12			_	55	
Fast Page Mode	MB814100-80	RAS=VIL, CAS		-	50	
Current*	MB814100-10	cycling;tPC=min	ICC4	-	45	mA
1	MB814100-12			-	40	
Refresh Current 2*	MB814100-80	CAS-before-RAS		-	75	
(Average power	MB814100-10	tRC=min	ICC5	-	65	mA
supply current)	MB814100-12			-	55	* **
		OV≤VIN≤5.5V,			V i Tre	
Input Leakage Current		4.5V≤VCC≤5.5V,	I _{I(L)}	-10	10	μΑ
		VSS=0V;pins not	-(2)			
		under test=0V				
Output Leakage Current		OV≤VOUT≤5.5V;	7	10	10	
		Data out disabled	I _{0(L)}	-10	10	μΑ
Output High Voltage		IOH=-5mA	VOH	2.4		V
Output Low Voltage		IOL=4.2mA	VOL		0.4	V

^{*:} ICC depends on the output load conditions and cycle rate. The specified values are obtained with the output open.

2

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) * Notes 1, 2, 3

No.	Parameter	Symbol	MB8141	00-80	MB8141	00-10	MB8141	00-12	Unit	Note
			Min	Max	Min	Max	Min	Max		İ .
1	Time Between Refresh	tREF		16.4		16.4	1867	16.4	ms	
2	Random Read/Write Cycle Time	tRC	155		180		210		ns	
3		tRWC	185		210		245		ns	
4		tRAC		80		100	1,000	120	ns	4,7
5	Access Time from CAS	tCAC		25		30		35	ns	5,7
6	Column Address Access Time	tAA		45		50		60	ns	6,7
7	Output Hold Time	tOH	5		5		5		ns	1
8	Output Buffer Turn on Delay Time	tON	5		5		5		ns	
9	Output Buffer Turn off Delay Time	tOFF		25		25		25	ns	8
10	Transition Time	tT	3	50	3	50	3	50	ns	
11	RAS Precharge Time	tRP	65		70		80		ns	
12		tRAS	80	100000	100	100000	120	100000	ns	
13	RAS Hold Time	tRSH	25		30		35		ns	
14	CAS to RAS Precharge Time	tCRP	0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0		0		ns	
15	RAS to CAS Delay Time	tRCD	22	55	25	70	25	85	ns	9,10
16	CAS Pulse Width	tCAS	25		30		35		ns	
17	CAS Hold Time	tCSH	80	Sylva to the	100		120		ns	
18	CAS Precharge Time (C-B-R Cycle)	tCPN	15		15		15		ns	15
19	Row Address Set Up Time	tASR	0		0		0		ns	
20		tRAH	12		15		15		ns	
21	Column Address Set Up Time	tASC	0		0		0		ns	
22	Column Address Hold Time	tCAH	15		15		20		ns	
23	RAS to Column Address Delay Time	tRAD	17	35	20	50	20	60	ns	11
24	RAS to Column Address Lead Time	tRAL	45		50		60		ns	
25	Read Command Set Up Time	tRCS	0		0		0		ns	
26		tRRH	0		0		0		ns	12
27		tRCH	0		0		0		ns	12
28		tWCS	0		0		0		ns	13
29		tWCH	15	1	15	1	20	1	ns	
30		tWP	15	 	15	 	20	 	ns	1
31	Write Command to RAS Lead Time	tRWL	25		25		30		ns	
32	Write Command to CAS Lead Time	tCWL	20		20		25		ns	

MB814100-80 MB814100-10 FUJITSU MB814100-12 NAMES OF PARTICULAR PROPERTY OF THE

AC CHARACTERISTICS - CONTINUED -

	Recommended operating condition						1, 2, 3			
No.	Parameter	Symbol	MB8141			100-10		4100-12	Unit	Note
\bot	1	<u> </u>	Min	Max	Min	Max	Min	Max		
	DIN Set Up Time	tDS	0	'	0	<u>'</u> '	0	L	ns	
	DIN Hold Time	tDH	15	'	15	<u>'</u>	20		ns	
	RAS to WE Delay Time	tRWD	80	<u> </u>	100	<u> </u>	120		ns	13
	CAS to WE Delay Time	tCWD	25	<u> </u>	30	11	35		ns	13
37	Column Address to WE Delay	tAWD	45	'	50	1	60		ns	13
	Time	1	`)	'	'	<u> </u>	1	L	L	
38	RAS Precharge Time to CAS	tRPC	0		0	1	0		ns	
	Active Time(Refresh cycles)	1	'	()	'1	l	L i		L i	
39	CAS Set Up Time for CAS-	tCSR	0		0	1	0	T	ns	
	before-RAS Refresh	1	'1	!)	')	11	<u> </u>	L	L	
40	CAS Hold Time for CAS-before	tCHR	15	,	15	1	20		ns	
	-RAS Refresh	1	' I	!1	' i	1	1			
41	WE Set Up Time from RAS	tWSR	0	1	0	1	0	T .	ns	Т
	WE Hold Time from RAS	tWHR	15	1	15	1	20	TTT.	ns	
	Fast Page Mode Read/Write	tPC	55	1	60	1	70	T	ns	T
	Cycle Time	1	' 1	1 1	'i	11	t ,		,	1
	Fast Page Mode Read-Modify-	tPRWC	80	1	85	1	. 100	T	ns	
	Write Cycle Time	1	1	t :)	, ,	1 1	l ,		1 .	
53	Access Time from CAS	tCPA		55		60	Τ.,	70	ns	7,14
	Precharge	(' '	t - 1)	1 1	1 - 1	l ,	1		1
54	Fast Page Mode CAS	tCP	15	 	15	†	15	 	ns	1
- 1	Precharge Time	1	' 1	1	' '	1	l ~ ,		,	1

NOTES ;

- An Initial pause(RAS=CAS=VIH) of 200 us is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- AC characteristics assume t_T=5ns.
- $m V_{IH}$ (min) and $m V_{IL}$ (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that tRCD≤tRCD(max), tRAD≤tRAD(max). If tRCD(or tRAD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD (or tRAD) exceeds the value shown.
- If $t_{RCD} \ge t_{RCD(max)}$, $t_{RAD} \ge t_{RAD(max)}$ and $t_{ASC} \ge t_{AA} t_{CAC} t_T$, access time is t_{CAC} . If $t_{RAD} \ge t_{RAD(max)}$ and $t_{ASC} \ge t_{AA} t_{CAC} t_T$, access time is t_{AA} . Measured with a load equivalent to two TTL loads and 100 pF.
- 7.
- torr is specified that output buffer changes to high impedance state.
- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.
- 10.
- $\begin{array}{l} t_{RCD} \ (\text{min}) = t_{RAH} \ (\text{min}) \ + \ 2t_T \ + \ t_{ASC} \ (\text{min}) \\ \text{Operation within the } t_{RAD} (\text{max}) \ \text{limit insures that } t_{RAC} (\text{max}) \ \text{can be met.} \end{array}$ $\mathsf{t_{RAD}}(\mathsf{max})$ is specified as a reference point only; If $\mathsf{t_{RAD}}$ is greater than the specified tRAD(max) limit, access time is controlled exclusively by tCAC or tAA.

12. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

The state of the s

13. twCS, tcWD, trwD and tAwD are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If twCS ≥ twCS (min), the cycle is an early write cycle and Dour pin will maintain high impedance state throughout the entire cycle. If tcWD ≥ tcWD(min), trwD ≥ trWD(min), and tAWD ≥ tAWD(min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dour pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dour pin, and write operation can be executed by satisfing true tour and true specifications


be executed by satisfing t_{RWL}, t_{CWL} and t_{RAL} specifications.

14. t_{CPA} is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if t_{CP} is long, t_{CPA} is longer than t_{CPA}

(max).

15. Assumes that CAS-before-RAS refresh.

MB814100-80 FUJITSU MB814100-10 MB814100-12




FUNCTIONAL TRUTH TABLE

Operation Mode	Clo	ck In	put	Add	ress	Input	Data	Refresh	Note
-	RAS	CAS	WE	Row	Column	Input	Output		-
Standby	H	H	Х	-	-	-	High-Z		
Read Cycle	L	L	Н	Valid	Valid		Valid	O *	tRCS≥tRCS(min)
Write Cycle	ч.							O*	
(Early Write)	L	L	L	Valid	Valid	Valid	High-Z		tWCS≥tWCS(min)
Read-Modify-						X→	. *	O*	
Write Cycle	L	L	H→L	Valid	Valid	Valid	Valid		
RAS-only								\cap	
Refresh Cycle	L	H	X	Valid	-	-	High-Z		
CAS-before-									
RAS Refresh	L	L	Н	-	-	-	High-Z		tCSR≥tCSR(min)
Cycle									
Hidden Refresh	H→L	L	H	-	-	-	' Valid		Previous data
Cycle)	is kept.

X; "H" or "L"

^{*;} It is impossible in Fast Page Mode






Description

Read Cycle:


The read cycle is executed by keeping both RAS and CAS "L" and keeping WE "H" throughout the cycle. The row and column addresses are latched with RAS and CAS, respectively. The data outputs remain valid with CAS "L", i.e., if CAS goes "H", the data becomes invalid after tOH is satisfied. The access time is determined by RAS(tRAC), CAS(tCAC), or Column address input(tAA). If tRCD(RAS to CAS delay time) is greater than the specification, the access time is tCAC. If tRAD is greater than the specification, the access time is tAA.



Description

Write Cycle;

 $\overline{\text{The}}$ write cycle is executed by the same manner as read cycle except for the state_of_ $\overline{\text{WE}}$ and DIN pins. The data on DIN pin is latched with the latter falling edge of CAS or $\overline{\text{WE}}$ and written into memory. In addition, during write cycle, tRWL, and tRAL must be satisfied the specifications.




Description

Read-Modify-Write Cycle;

The read-modify-write cycle is executed by changing WE from "H" to "L" after the data appears on the DOUT pin. After the current data is read out, modified data can be rewritten into the same address quickly.

FUJITSU

MB814100-80 MB814100-10 MB814100-12



Description


Fast Page Mode Read Cycle;

The fast page mode read cycle is executed after normal cycle with holding RAS "L", applying column address and CAS, and keeping WE "H". Once an address is selected normally using the RAS and CAS, other addresses in the same row can be selected by only changing the column address and applying the CAS. So power consumption and cycle time are reduced.

During fast page mode, the access time is tCAC, tAA, or tCPA, whichever occurs later. Any of the 2048 bits belonging to each row can be accessed.








Description

Fast Page Mode Write Cycle;

The fast page mode write cycle_is executed by the same manner as fast page mode read cycle_except for the state of WE. The data on DIN pin is latched with the falling edge of CAS and written into the memory. During fast page mode write cycle, tCWL must be satisfied. Any of the 2048 bits belonging to each row can be accessed.




Description

Fast Page Mode Read-Modify-Write Cycle;

During fast page mode, the read-modify-write cycle can be executed by changing $\overline{\text{WE}}$ high to low after the data appears at DOUT pin as well as normal cycle. Any of the 2048 bits belonging to each row can be accessed.

FUJITSU

RAS-only Refresh Cycle
NOTE: WE, D_{IN} = Don't care, A₁₀= V_{IH} or V_{IL}



Description

Refresh;


The refresh of DRAM is executed by normal read, write or read-modify-write cycle, i.e., the cells on the one row line are also refreshed by executing one of three cycles. 2048 row address must be refreshed every 16.4ms period. Durign the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-written to the cell. The MB814100 has three types of refresh modes, RAS-Only refresh, CAS-before-RAS refresh, and Hidden refresh.

RAS-Only Refresh;

The RAS only refresh is executed by keeping RAS "L" and CAS "H" throughout the cycle. The row address to be refreshed is latched on the falling edge of RAS. During RAS-Only refresh, the DOUT pin is kept in a high impedance state.

 MB814100-80 MB814100-10 MB814100-12


CAS-before-RAS Refresh Cycle
NOTE: Address, D_{IN} = Don't care



Description

CAS-before-RAS Refresh;

The CAS-before-RAS refresh is executed by bring $\overline{\text{CAS}}$ "L" before $\overline{\text{RAS}}$. By this timing combination, the MB814100 executes CAS-before-RAS refresh. The row address input is not necessary because it is generated internally.



Description

Hidden Refresh;

The Hidden refresh is executed by keeping CAS "L" to next cycle, i.e., the output data at previous cycle is kept during next refresh cycle. Since the CAS is kept low continuously from previous cycle, followed refresh cycle should be CAS-before-RAS refresh.

Section 3

MOS Application-Specific RAMs

Page	Device	Maximum Access Time(ns)	Capacity	Package Options	Sealing Method
3-3	MB81461-12	120	262144 bits	24-pin Plastic DIP	Plastic
	MB81461-15	150	(65536w x 4b)	24-pin Plastic ZIP	Plastic
3-35	MB81461B-12	120	262144 bits	24-pin Plastic DIP	Plastic
	MB81461B-15	150	(65536w x 4b)	24-pin Plastic ZIP	Plastic
3–67	MB81C4251-10 MB81C4251-12 MB81C4251-15	100 120 150	1048576 bits (262144w x 4b)	28-pin Plastic DIP 28-pin Plastic ZIP 28-pad Plastic LCC	Plastic Plastic Plastic



262144-BIT DUAL PORT DYNAMIC RANDOM ACCESS MEMORY

MB81461-12 MB81461-15

July 1987

262,144 BIT DUAL PORT DRAM

The Fujitsu MB 81461 is a fully decoded dual port NMOS dynamic random access memory organized as 65,536 words by 4 bits dynamic RAM port and 256 words by 4 bits serial access memory (SAM) port.

The DRAM port is identical to the Fujitsu MB 81464 with four bits parallel random access I/O while the SAM port is designed as four 256 bit registers each operating as a serial I/O. The four serial registers operate in parallel with each other during SAM port operation. Internal interconnects give the device the capability to transfer data bi-directionally between the DRAM memory array and the SAM data registers.

The MB 81461 offers complementely asynchronous access of both the DRAM and SAM ports except when data is transfered between them internally.

The design is optimized for high speed and performance which makes the MB 81461 the most efficient solution for implementing the frame buffer of a bit mapped video display system. Multiplexed row and column address inputs permit the MB 81461 to be housed in a 400 mil wide 24 pin DIP and ZIP. Pin outs conformed to the JEDEC approved pin out.

The MB 81461 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple Layer Polysilicon process technology. This process coupled with single transistor memory storage cells permits maximum circuit density and minimum chip size. All inputs and outputs are TTL compatible.

- Dual port organization 64K x 4 Dynamic RAM port (DRAM) 256 x 4 Serial Access Memory port (SAM)
- 24 pin DIP and ZIP package
- Silicon-gate, Triple Poly NMOS, single transistor cell
- DRAM Port

Access Time (t_{RAC}), 120ns max. (MB 81461-12) 150ns max. (MB 81461-15) Cycle Time (t_{RC}),

230ns min. (MB 81461-12) 260ns min. (MB 81461-15)

SAM Port

Access Time (t_{SAC}), 40 ns max. (MB 81461-12) 60 ns max. (MB 81461-15) Cycle Time (t_{SC}), 40ns min. (MB 81461-12)

60ns min. (MB 81461-15)

 Single +5V power supply, ±10% tolerance Power Dissipation
 DRAM: Act/SAM: Stbv

523mW max. (MB 81461-12) 468mW max. (MB 81461-15)

DRAM; Stby/SAM; Act 275mW max. (MB 81461-12)


220mW max. (MB 81461-15) DRAM; Stby/SAM; Stby 110mW max.


- Bi-directional Data Transfer between DRAM and SAM
- Fast serial access asynchronous to DRAM except transfer operation
- Real Time Read Transfer Capability
- Page Mode capability
- Bit Masked Write Mode capability
- 256 refresh cycles every 4ms
- RAS-only, CAS-before RAS and Hidden refresh capability
 Delayed write and Read-Modify-
- Write capability
- Standard 24 pin plastic DIP (Suffix; -P)
- Standard 24 pin plastic ZIP (Suffix; -PSZ)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7	٧
Voltage on V _{CC} relative to V _{SS}	Vcc	-1 to +7	٧
Storage Temperature	T _{STG}	-55 to +125	°C
Power Dissipation	PD	1.0	W
Short Circuit output current		50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



Pin Description

Pin No	umber			Mode	
DIP	ZIP	Symbol	Parameter	Mode	
1.50	7.	SAS	Serial Access Memory Strobe	Input	
2,3,22,23	8,9,4,5	SD0 to SD3	Serial Data I/O	1/0	
4	10	TR/OE	Transfer Enable/ Output Enable	Input	
5,6,19,20	11,12,1,2	MD0/DQ0 to MD3/DQ3	Mask Data/Data I/O	1/0	
*7	13	ME/WE	Mask Mode Enable/Write Enable	Input	
8	14	RAS	Row Address Strobe	Input	
17, 16, 15 14, 11, 10 9, 13	23,22,21, 20,17,16, 15,19	A ₀ to A ₇	Address Input	Input	
12	18	V _{CC}	Supply Voltage +5 V	Power Supply	
18	24	CAS	Column Address Strobe	Input	
21	3	SE	Serial port Enable	Input	
24	6	V _{SS}	Ground	Power Supply	

DESCRIPTION

DRAM OPERATION

RAS:

This pin is used to strobe eight row-address inputs from A0 to A7 pins and is used to select the operation mode of subsequent cycle, such as DRAM operation or transfer operation (by $\overline{TR}/\overline{OE}$ and bit mask write cycle or not (by $\overline{ME}/\overline{WE}$ and MD0/DQ0 to MD3/DQ3). Since $\overline{RAS} = "L"$ is the active condition of circuit, to maintain $\overline{RAS} = "H"$ (standby condition) is effective to save power dissipation.

CAS:

This pin is used to strobe eight column address inputs at the falling edge. CAS pin has the function to enable and disable the output at "L" and "H" respectively during the read operation.

Another function of \overline{CAS} is to select "early write" mode conditioned by $\overline{ME}/\overline{WE} = "L"$.

ME/WE:

This pin is used to select read or write cycle. $\overline{\text{ME}/\text{WE}} = \text{"L"}$ select write mode and $\overline{\text{ME}/\text{WE}} = \text{"H"}$ select read mode. This pin is also used to enable bit mask write cycle. If $\overline{\text{ME}/\text{WE}} = \text{"L"}$ at the falling edge of $\overline{\text{RAS}}$, bit mask write is enabled.

TR/OE:

This pin is used to select Transfer operation or not at the falling edge of \overline{RAS} , $\overline{TR}/\overline{OE} = "H"$ enables DRAM operation and $\overline{TR}/\overline{OE} = "L"$ enables Transfer operation between DRAM and SAM. After the falling of \overline{RAS} with t_{YH} , this pin is used for output enable.

The $\overline{TR}/\overline{OE}$ controls the impedance of the output buffers. $\overline{TR}/\overline{OE} = "H"$ forces the output buffers at high impedance state. $\overline{TR}/\overline{OE} = "L"$ leads the output buffers at low impedance state. But in early write cycle, the output buffers are high impedance state even if $\overline{TR}/\overline{OE}$ is low.

A0 to A7;

These are multiplexed address input

pins and used to select 4 bits of 262,144 memory cell locations in parallel within the MB 81461. The eight row address inputs are strobed by RAS and followed eight column address inputs are strobed by CAS. These are used to select the start address of serial access memory also.

MD0/DQ0 to MD3/DQ3

These are common I/O pins of DRAM port. I/O mode is as specified for each function mode in the truth table.

Data Outputs:

The output buffers have three-state capability "H", "L" and "High-Z". To get valid output data on the pins, one of the read operations is selected such as "read" or "read-modify-write" mode. During a refresh cycle, either RAS-only or CAS-before-RAS mode is selected, output buffers are set in "High-Z" state.

Data inputs:

These are used as data input pins when a data write mode such as "Early-Write", "Delayed Write" or "Read-modify-Write" is selected. In any of the above cases, these pins are set at "High-Z" state to enable data-in without any bus conflict.

In any operation mode, read, write, refresh, transfer and their combined functions, output states "H", "L", "High-Z" are set by control signals RAS, CAS, ME/WE and/or TR/OE. When "Bit mask write" mode is set, these pins are used as a control signal for write inhibit with MDi/DQi = "L" on the selected bit i.

Page Mode;

The page mode operation is to strobe the column address by \overline{CAS} while \overline{RAS} is maintained at "L" through all the successive memory operations if the row address doesn't change. This mode can save power dissipation and get the faster access time due to the elimination of \overline{RAS} falling edge function.

Refresh:

Refresh of the DRAM cells is performed for every 256 rows per every 4 milliseconds.

The MB 81461 offers the following three types of refresh.

- 1) RAS-Only refresh; The RAS-Only refresh is performed with CAS="H" condition. Strobing every 256 row addresses with RAS will complete all bits of memory cell to be refreshed while all outputs are invalid due to "High-Z" state. Further RAS-only refresh saves the power dissipation substantially.
- 2) CAS-before-RAS refresh; The CAS-before-RAS refresh offers an alternate refresh method. If CAS is set low for the specified period (t_{FCS}) before the falling edge of RAS, refresh control clock generator and refresh address counter are enabled, and an refresh operation is performed. After the refresh operation is performed, the refresh address counter is incremented automatically for the next CAS-before-RAS refresh.
- 3) Hidden refresh; The hidden refresh is performed by maintaining the valid data of last read cycle at MD/DQ pins while extending CAS low. The hidden refresh is equivalent to CAS-before-RAS refresh because CAS stays low when RAS goes to low in the next cycle.

Bit Mask Write;

This mode is used when some of the bits should be inhibited to be written into cells. The bit mask write mode is executed by setting ME/WE = "L" at the falling edge of RAS during write mode (early, delayed write or read-modify-write cycle). The bits to be masked (or inhibited to write) is determined by MD/DQ state at the falling edge of RAS, for example, if MD0/DQO and ME/WE are both low at the falling edge of RAS, the data on MD0/DQO pin is not written into the cell during the cycle. Refer to the Fig. 2.

EXAMPLE OF BIT MASK WRITE OPERATION

		Falling	edge of RAS			Function
TR/OE	ME/WE	MD0/DQ0	MD1/DQ1	MD2/DQ2	MD3/DQ3	Function Function
	Н	X	X	X	X	Write enable
H	L	Н	Land Community	Н	Ľ	Write enable for DQ0 and DQ2 Write disable for DQ1 and DQ3

FUNCTIONAL TRUTH TABLE FOR DRAM OPERATION

X: Don't Care

RAS	CAS	ME/WE	TR/OE	ADDRESSES	MD0/DQ0 to MD3/DQ3	Function
H	Н	X	X	X	X	Standby
L	L	н	H→L	Valid	Valid Data Out	Read
L	L	L*	H→X	Valid	Valid Data In	Early Write
L	L	H→L	$H \rightarrow X \rightarrow H$	Valid	Valid Data In	Delayed Write
L		H→L	H→L→H	Valid	Valid Data Out → Valid Data In	Read-Modify-Write
L.	Н	X	H→X	Row address	High-Z	RAS-Only Refresh
H→L	L	Х	H→X	X	High-Z	CAS-before-RAS Refresh

^{*:} If ME/WE = "L" at the falling edge of RAS, bit mask write mode is enabled.

TRANSFER OPERATION:

The transfer operation is featured in the MB 81461B. This mode is used to transfer simultaneously 256x4 data from DRAM to SAM or from SAM to DRAM. The direction of transfer is determined by the state of ME/WE at the falling edge of RAS. ME/WE="H" defines the transfer from DRAM to SAM (Read Transfer Cycle) and ME/WE="L" defines the transfer from SAM to DRAM (Write Transfer Cycle).

I/O mode of SD0 to SD3 determined while the transfer operation is set (TR/OE="L") conjunctioned with ME/WE state.

After Read Transfer Cycle, please apply two or more SAS Clock.

TR/OE

This pin is used to enable transfer operation at the falling edge of \overline{RAS} .

ME/WE

This pin is used to select the direction of transfer at the falling edge of RAS. A0 to A7:

These pins are used to select the row address of DRAM port to be transfered from or to, and the start address of SAM port for the serial read or write operation. The row address is strobed by RAS and the start address is strobed by CAS.

Pseudo Write Transfer:

To start serial write cycle, the SD pins must be set in input mode. To do this, write transfer cycle should be executed. The pseudo write transfer cycle is to change the SD pins into input mode without data transfer from SAM to DRAM. Refer to Fig. 3.

Refresh during transfer cycle;

DRAM and SAM are refreshed during transfer cycle as shown below.

1) Read transfer cycle:

During read transfer cycle, the selected row address of DRAM to be transfered to SAM is refreshed. SAM data are kept by applying 256 SAS clocks within 4 ms after the read transfer cycle.

2) Write transfer cycle:

During write transfer cycle, the new data are written from SAM to DRAM and this row address should be refreshed within 4 ms.

But SAM data are not refreshed during write transfer cycle. Therefore, the SAM refresh (applying 256 SAS clocks within 4 ms) must be executed. Especially, when the write transfer cycle is executed continuously, 256 SAS clock should be applied within 4 ms.

SERIAL ACCESS OPERATION:

The MB 81461 has 256 words by 4 bits Serial Acess Memory (SAM) corresponding to 64K words by 4 bits DRAM and the fast serial read/write access is achieved by SAM architecture. Read or write cycle is determined when the last read or write transfer operation is executed. If the last transfer operation was read transfer, the serial read cycle is performed until the next write or pseudo write transfer cycle is executed. On the other hand, if the last transfer operation was write or pseudo write or pseudo write transfer, the serial write cycle is performed. In the serial write operation, 256 words by 4 bits data stored in the SAM can be transfered to DRAM under SE="L" condition, and SE="H" condition disables data transfer from SAM to DRAM. The serial access operation can be done asynchronously from DRAM port.

SAS

This pin is used as a shift clock for SAM port. The serial access is triggered by the rising edge of SAS. In the write cycle, the data of the SD pins are strobed by the rising edge of SAS and written into the selected cell. In the read cycle, out-

put data become valid after t_{SAC} from the rising edge of SAS and the data remain valid until the next cycle is defined. The SAS clock increments the SAM address automatically. When the SAM address exceeds #255 (Most Significant Address) it returnes to #0 (Least Significant Address).

SE;

This pin is used to enable serial access operation by bit to bit. $\overline{SE} = "H"$ disables serial access operation. In the serial read operation, this pin is used for output enable, i.e., $\overline{SE} = "H"$ leads SD pins to "High-Z" state. $\overline{SE} = "L"$ leads SD pins to valid data with specified access time. In the serial write operation, this pin works as write enable control pin.

SD0 to SD3:

These are used as data input/output pins for SAM port. Input or output mode is determined by last occured transfer operation, if last transfer operation was read transfer mode, they are output mode. If the write transfer mode was set, SD pins are enabled to write data into SAM.

Refresh:

Since the SAM is constructed by dynamic circuitry, the refresh is necessary to maintain the data in it. The refresh of SAM must be done by 256 cycles of SAS clock/4ms in either output or input mode. \overline{SE} = "H" allows refresh of SAM with SD pins at "High-Z" state.

Real Time Read Transfer;

This feature is applicable to obtain valid


data continuously when row address is changed without any timing loss from the last bit of previous row to the first bit of new row. Data transfer from DRAM to SAM is triggered by rising edge of TR/OE after the preparation of internal circuit for this operation, while SAM port can continue read operation asynchronously from the above mentioned internal move. Once TR/OE returns to "H" with the restricted timing specification trs, and trsp refered to SAS clock, SD pins can get the valid output data continuously as shown in Fig. 4. The key issue to achieve this feature is to apply SAS clock continuously with the timing consideration to the rising edge of TR/OE.


FUNCTIONAL TRUTH TABLE FOR SERIAL ACCESS (Asynchronous from DRAM port)


Falling ed	ge of RAS	SAS	SE	SD0 to SD3	Function ·
TR/OE	ME/WE	3/3	SE	350 to 353	Tanction
П	x	Clock	Last L	Input/Output*	Sequential access enable
П		Clock	Н	Input/Output*	Sequential access disable

^{*:} The read or write operation of SAM port is pre-determined by the last occurred transfer cycle. Input mode is for write operation. Output mode is for read operation.

X; Don't Care







RECOMMENDED OPERATING CONDITIONS


(Referenced to V_{SS})

Parameter	Symbol	Min.	Тур.	Max.	Unit	Operating Temperature
Supply Voltage	V _{cc}	4.5	5.0	5.5	٧	
Supply Voltage	V _{SS}	0	0	0	V	-00-
Input High Voltage	V _{IH}	2.4		6.5	V	- 0°C to +70°C
Input Low Voltage	V _{IL}	-2.0		0.8	V	

CAPACITANCE (TA=25°C)

Paramter	Cumphed	Tun	N	Unit		
Paramter	Symbol	Тур	DIP	ZIP	7 01111	
Input Capacitance (A0 to A7)	C _{IN1}		7	8	pF	
Input Capacitance (RAS, CAS, ME/WE, SE, TR/OE)	C _{IN2}		10	12	pF	
Input Capacitance (SAS)	C _{IN3}		7	7	ρF	
Input/Output Capacitance (MD0/DQ0 to MD3/DQ3)	C _{IO1}		7	8	pF	
Input/Output Capacitance (SD0 to SD3)	C ₁₀₂		7	8	pF	

AC TEST CONDITIONS





DC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Unit
SAM STANDBY SE = VIH, SAS = VIL			New York		
OPERATING CURRENT* Average power supply current	MB 81461-12	l _{cc1}		95	mA
(RAS, CAS cycling; t _{RC} = min)	MB 81461-15	·CC1	m 1	85	3
STANDBY CURRENT Power supply current (RAS = CAS = V _{IH})		I _{CC2}		20	mA
REFRESH CURRENT 1*	MB 81461-12			77	mA
Average power supply current (CAS = V _{IH} , RAS cycling; t _{RC} = min)	MB 81461-15	I _{CC3}		70	
PAGE MODE CURRENT*	MB 81461-12			50	
Average power supply current (RAS = V _{IL} , CAS = cycling, t _{PC} = min)	MB 81461-15	l _{cc4}		45	mA
REFRESH CURRENT 2*	MB 81461-12			77	mA
Average power supply current (CAS-before-RAS; t _{RC} = min)	MB 81461-15	I _{CC5}		70	
TRANSFER MODE CURRENT	MB 81461-12			110	^
Average power supply current RAS, CAS cycling; t _{RC} = min)	MB 81461-15	I _{CC6}		100	mA
SAM ACTIVE SE = V _{IL} , t _{SC} = min		* .	<u> </u>		
OPERATING CURRENT*	MB 81461-12	¥4		130	
Average power supply current (RAS , CAS cycling; t _{RC} = min)	MB 81461-15	I _{CC7}		110	mA
STANDBY CURRENT	MB 81461-12			50	,
Power supply current (RAS = CAS = V _{IH})	MB 81461-15	l _{cc8}		40	mA
REFRESH CURRENT 1*	MB 81461-12			112	
Average power supply current (CAS = V _{IH} , RAS cycling, t _{RC} = min)	MB 81461-15	- I _{CC9}		95	mA
PAGE MODE CURRENT*	MB 81461-12		1 8000	85	
Average power supply current (RAS = V _{IL,} CAS cycling, t _{PC} = min)	MB 81461-15	I _{CC10}		70	mA
REFRESH CURRENT 2*	MB 81461-12			112	
Average power supply current (CAS-before-RAS; t _{RC} = min)	MB 81461-15	l _{cc11}		95	mA
TRANSFER MODE CURRENT	MB 81461-12			145	
Average power supply current (RAS, CAS cycling; t _{BC} = min)	MB 81461-15	I _{CC12}		125	mA

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit
INPUT LEAKAGE CURRENT Input leakage current, any input (0V \leq V _{IN} \leq 5.5V, V _{CC} =5.5V, V _{SS} =0V, all other pins not under test=0V)	I _{I(L)}	-10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, $0 \lor 0 $	I _{O (L)}	-10	10	μΑ
OUTPUT LEVELS Output high voltage (I _{OH} =-5mA/-2mA for DQi/SDi) Output low voltage (I _{OL} =4.2mA)	V _{OH} V _{OL}	2.4	0.4	٧

Note: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) NOTES 1 2 3

Parameter NOTES	Symbol	MB 81461-12		BM 81461-15		
		Min	Max	Min	Max	Unit
Time between Refresh (RAM/SAM)	t _{REF}		4		4	ms
Random Read/Write Cycle Time	t _{RC}	230		260		ns
Read-Modify-Write Cycle Time	t _{RWC}	305		345		ns
Page Mode Cycle Time	t _{PC}	120		145	1.4.5	ns
Page Mode Read-Modify-Write Cycle Time	t _{PRWC}	195		225		ns
Access Time from RAS 4 6	tRAC		120		150	ns
Access Time from CAS 5 6	t _{CAC}		60		75	ns
Output Buffer Turn Off Delay	t _{OFF}	0	25	0	35	ns
Transition Time	t _T	3	50	3	50	ns
RAS Precharge Time	t _{RP}	90		100		ns
RAS Pulse Width	t _{RAS}	120	60000	150	60000	ns
RAS Hold Time	t _{RSH}	60		75		ns

AC CHARACTERISTICS

Parameter NOTES	Symbol	МВ 8	1461-12	MB 81		
		Min	Max	Min	Max	Unit
CAS Precharge Time (Normal cycle)	t _{CPN}	40		50		ns
CAS Precharge Time (Page mode only)	t _{CP}	50		60		ns
CAS Precharge Time (CAS-before-RAS)	t _{CPR}	25		30		ns
CAS Pulse Width	t _{CAS}	60	60000	75	60000	ns
CAS Hold Time	t _{csH}	120		150	43.50 Sept.	ns
RAS to CAS Delay Time	t _{RCD}	22	60	25	75	ns
CAS to RAS Set Up Time	t _{CRS}	10		10		ns
Row Address Set Up Time	t _{ASR}	0		0		ns
Row Address Hold Time	t _{RAH}	12	TO STANSAN STAN	15		ns
Column Address Set Up Time	t _{ASC}	0		0		ns
Column Address Hold Time	t _{CAH}	20	1 1 1 1 1 1 1	25		ns
Read Command Set Up Time	t _{RCS}	0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0		ns
Read-Command Hold Time Referenced to RAS	t _{RRH}	20		20		ns
Read Command Hold Time Referenced to CAS	^t rch	0		0		ns
Write Command Set Up Time	twcs	-5		-5		ns
Write Command Hold Time	twch	30		35		ns
Write Command Pulse Width	t _{WP}	30		35	Professional Control	ns
Write Command to RAS Lead Time	t _{RWL}	40		45		ns
Write Command to CAS Lead Time	t _{CWL}	40		45		ns
Data In Set Up Time	t _{DS}	0		0	a Company	ns
Data In Hold Time	t _{DH}	30		35	. Banka	ns
Access Time from TR/OE	t _{OEA}		35		40	ns
TR/OE to Data In Delay Time	t _{OED}	25		30		ns

MB81461-12 MB81461-15



AC CHARACTERISTICS

Parameter <u>NOTES</u>		MB 81461-12		MB 81461-15		11-11	
	Symbol	Min	Max	Min	Max	Unit	
Output Buffer Turn Off Delay from TR/OE	t _{OEZ}	0	25	0	30	ns	
TR/OE Hold Time Referenced to ME/WE	t _{OEH}	0		0		ns	
TR/OE to RAS inactive Set Up Time	t _{OES}	0		0		ns	
Data In to CAS Delay Time 16	t _{DZC}	0		0		ns	
Data In to TR/OE Delay Time	t _{DZO}	0		0		ns	
Refresh Set Up Time Referenced to RAS (CAS-before-RAS)	t _{FCS}	25		30		ns	
Refresh Hold Time Referenced to RAS (CAS-before-RAS)	t _{FCH}	25		30		ns	
RAS Precharge to CAS Active Time	t _{RPC}	20		20		ns	
Serial Clock Cycle Time	t _{SC}	40	50000	60	50000	ns	
Access Time from SAS 10	t _{SAC}		40		60	ns	
Access Time from SE 10	t _{SEA}		40		50	ns	
SAS Precharge Time	t _{SP}	10		20		ns	
SAS Pulse Width	t _{SAS}	10		20	2 " 2 " 4	ns	
SE Precharge Time	t _{SEP}	25		45		: ns	
SE Pulse Width	t _{SE}	25		45		ns	
Serial Data Out Hold Time after SAS High	^t soн	10		10		ns	
Serial Output Buffer Turn Off Delay from SE	t _{SEZ}	0	25	0	30	ns	
Serial Data In Set Up Time	t _{SDS}	0		0		ns	
Serial Data In Hold Time	t _{SDH}	20		25		ns	

AC CHARACTERISTICS

Parameter NOTES		MB 81461-12		MB 81461-15		
	Symbol	Min	Max	Min	Max	Unit
Transfer Command (\overline{TR}) to \overline{RAS} Set Up Time	t _{TS}	0		0		ns
Transfer Command (TR) to RAS Hold Time	t _{RTH}	90	10 L	110		ns
Write Transfer Command (TR) to RAS Hold Time	t _{RTHW}	12		15		ns
Transfer Command (TR) to CAS Hold Time	t _{стн}	30		35	18	ns
Transfer Command (\overline{TR}) to SAS Lead Time	t _{TSL}	5		10		ns
Transfer Command (TR) to RAS Lead Time	t _{TRL}	130		140		ns
Transfer Command (TR) to RAS Delay Time	t _{TRD}	-65		-50		ns
First SAS Edge to Transfer Command Delay Time	t _{TSD}	25		35		ns
ME/WE to RAS Set Up Time	t _{wsn}	0	and the same	0		ns
ME/WE to RAS Hold Time	t _{RWH}	12		15		ns
Mask Data (MD) to RAS Set Up Time	t _{MS}	0		0		ns
Mask Data (MD) to RAS Hold Time	t _{MH}	35		45		ns
Serial Output Buffer Turn Off Delay from RAS	t _{SDZ}	10	60	10	75	ns
Serial Output Buffer Turn On Delay from RAS	t _{SRO}	0		0		ns
SAS to RAS Set Up Time	t _{SRS}	40		60		ns
RAS to SAS Delay Time 12	t _{SRD}	30		45		ns
Serial Data Input to SE Delay Time	t _{SZE}	0		0		ns
Serial Data Input Delay from RAS	t _{SDD}	60		75	1.2	ns


AC CHARACTERISTICS


Parameter NOTES	V0750	Sumbal	MB 81461-12		MB 81461-15		11
	Symbol	Min	Max	Min	Max	Unit	
Serial Data Input to RAS Delay Time	13	t _{szs}	0		0		ns
Pseudo Transfer Command (SE) to RAS Set up Time	14	t _{ESR}	0		0		ns
Pseudo Transfer Command (SE) to RAS Hold Time	14	t _{REH}	12		15		ns
Serial Write Enable Set up Time	111	t _{sws}	20		30		ns
Serial Write Enable Hold Time	111	t _{swH}	80		120		ns
Serial Write Disable Set Up Time	00	t _{swis}	20		30		ns
Serial Write Disable Hold Time	111	t _{swiH}	40		60		ns
Asynchronous Command (TR) to RAS Set Up Time		t _{YS}	0		0		ns
Asynchronous Command (TR) to RAS Hold Time		t _{YH}	12		15		ns
Time between Transfer	15	t _{REFT}		4		4	ms

NOTES;

- 1 An initial pause of 200µs is required after power-up followed by any 8 RAS, 8 transfer, and 8 SAS cycle before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before RAS initialization cycles instead of 8 RAS cycle are required
- 2 AC characteristics assume
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown.
- 5 Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 6 Measured with a load equivalent to 2 TTL loads and 100pF.


- 7 Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- $\mathbf{8}$ t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ (t_{T} =5ns) + t_{ASC} (min)
- 9 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- Measured with a load equivalent to 2 TTL loads and 50pF.
- 11 Input mode only
- 12 Write transfer and pseuso write transfer only.
- Read transfer only in the case that the previous transfer was write transfer.
- 14 Pseudo write transfer only.
- 15 If t_{REFT} is not satisfied, 8 transfer and 8 SAS cycles before proper device operation is needed.
- 16 Either t_{DZC} or t_{DZO} must be satisfied.





Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell.


When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.



Note 1) When $\overline{\text{ME}/\text{WE}} = \text{"H"}$, all data on the MD/DQ can be written into the cell.


When $\overline{\text{ME}/\text{WE}} = \text{"L"}$, the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of $\overline{\text{RAS}}$.


Note 2) When TR/OE is kept "H" through a cycle, the MD/DQ are kept High-Z state.



Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell.


When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.





Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell.


When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.



Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell.


When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.


Note 2) When TR/OE is kept "H" through a cycle, the MD/DQ are kept High-Z state.




Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell.


When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.






MB81461-12 FUJITSU MB81461-15







- *: In the case that the previous transfer is read transfer.
- **: If $\overline{\text{SE}}$ is low, the valid data will appear within t_{SAC} or t_{SEA} .



- *; In the case that the previous transfer is write transfer.
- **; If SE is low and the previous cycle is serial write cycle, this should be valid data input.





- *; In the case that the previous transfer is write transfer.
- **; If SE is high these data are not written into the SAM.





- *: If \overline{SE} is high, these data are not written into SAM.
- **: If SE is high, SD (SD0 to SD3) are in High-Z state after t_{SEZ}.

If $\overline{\text{SE}}$ becomes low, the valid data will appear meeting t_{SAC} and t_{SEA} .









TYPICAL CHARACTERISTICS CURVES

Fig. 6 - NORMALIZED ACCESS TIME vs SUPPLY VOLTAGE




Fig. 8 — OPERATING CURRENT




Fig. 10 — OPERATING CURRENT vs AMBIENT TEMPERATURE




Fig. 7 - NORMALIZED ACCESS TIME
vs AMBIENT TEMPERATURE




Fig. 9 — OPERATING CURRENT vs SUPPLY VOLTAGE









Fig. 11 — STANDBY SURRENT vs SUPPLY VOLTAGE

















Fig. 18 - REFRESH CURRENT 2
vs SUPPLY VOLTAGE

TA = 25°C
TRC = 230 ns

4 4.5 5.0 5.5 6
VCC. SUPPLY VOLTAGE (V)






Fig. 22 — RAM STANDBY/SAM ACTIVE CURRENT vs SUPPLY VOLTAGE

TA = 25°C
tsC = 40 ns

10

4 4.5 5 5.5 6
VCC, SUPPLY VOLTAGE (V)








Fig. 24 - ADDRESS AND DATA (DQ AND SD) INPUT VOLTAGE VS SUPPLY VOLTAGE




Fig. 26 — RAS, CAS, ME/WE, TR/OE, SE, SAS INPUT VOLTAGE vs SUPPLY VOLTAGE




Fig. 28 - ACCESS TIME (RAM) VS LOAD CAPACITANCE




Fig. 25 — ADDRESS AND DATA (DQ AND SD)
INPUT VOLTAGE vs SUPPLY VOLTAGE




Fig. 27 - RAS, CAS, ME/WE, TR/OE, SE, SAS INPUT VOLTAGE VS AMBIENT TEMPERATURE




Fig. 29 - ACCESS TIME (SAM)




Fig. 30 — DQ OUTPUT CURRENT vs DQ OUTPUT VOLTAGE




Fig. 32 - DQ OUTPUT CURRENT vs DQ OUTPUT VOLTAGE




Fig. 34 - SUBSTRATE VOLTAGE **DURING POWER UP**




Fig. 31 - SD OUTPUT CURRENT vs SD OUTPUT VOLTAGE






Fig. 33 - SD OUTPUT CURRENT VS SD OUTPUT VOLTAGE



PACKAGE DIMENSIONS


© FUJITSU LIMITED 1987 Z24002S-1C



.100(2.54)

.118(3.00) MIN this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.

The information contained in



FUJITSU 262144-BIT DUAL PORT DYNAMIC RANDOM ACCESS MEMORY

MB81461B-12 MB81461B-15

July 1987 Edition 1.0

262, 144 BIT DUAL PORT DRAM

The Fujitsu MB 81461B is a fully decoded dual port NMOS dynamic random access memory organized as 65,536 words by 4 bits dynamic RAM port and 256 words by 4 bits serial access memory (SAM) port.

The DRAM port is identical to the Fujitsu MB 81464 with four bits parallel random access I/O while the SAM port is designed as four 256 bit registers each operating as a serial I/O. The four serial registers operate in parallel with each other during SAM port operation. Internal interconnects give the device the capability to transfer data bi-directionally between the DRAM memory array and the SAM data registers.

The MB 81461B offers complementely asynchronous access of both the DRAM and SAM ports except when data is transfered between them internally. The design is optimized for high speed and performance which makes the MB 81461B the most efficient solution for implementing the frame buffer of a bit mapped video display system. Multiplexed row and column address inputs permit the MB 81461B to be housed in a 400 mil wide 24 pin DIP and ZIP. Pin outs conformed to the JEDEC approved pin out.

The MB 81461B is fabricated using silicon gate NMOS and Fujitsu's advanced Triple Layer Polysilicon process technology. This process coupled with single transistor memory storage cells permits maximum circuit density and minimum chip size. All inputs and outputs are TTL compatible.

Some of the transfer cycle timing specification are different from MB 81461. Dual port organization

- 64K x 4 Dynamic RAM port (DRAM) DRAM; Act/SAM; Stby 256 x 4 Serial Access Memory port (SAM)
- 24 pin DIP and ZIP package
- Silicon-gate, Triple Poly NMOS. single transistor cell
- DRAM Port

Access Time (t_{RAC}), 120ns max. (MB 81461B-12) ● 150ns max. (MB 81461B-15)

Cycle Time (t_{RC}), 230ns min. (MB 81461B-12) 260ns min. (MB 81461B-15) •

SAM Port

Access Time (t_{SAC}),

40 ns max. (MB 81461B-12) • 60 ns max. (MB 81461B-15) •

Cycle Time (t_{SC}),

40ns min. (MB 81461B-12) 60ns min. (MB 81461B-15) •

Single +5V power supply, ±10%

tolerance

 Power Dissipation 523mW max. (MB 81461B-12) 468mW max. (MB 81461B-15) DRAM; Stby/SAM; Act 275mW max. (MB 81461B-12) 220mW max. (MB 81461B-15) DRAM; Stby/SAM; Stby 110mW max.

Bi-directional Data Transfer between DRAM and SAM Fast serial access asynchronous to DRAM except transfer operation

Real Time Read Transfer Capability

Page Mode capability

Bit Masked Write Mode capability 256 refresh cycles every 4ms

RAS-only, CAS-before-RAS and Hidden refresh capability

Delayed write and Read-Modify-Write capability


Standard 24 pin plastic DIP (Suffix; -P)


Standard 24 pin plastic ZIP (Suffix: -PSZ)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7	٧
Voltage on VCC relative to VSS	Vcc	-1 to +7	٧
Storage Temperature	T _{STG}	-55 to +125	°C
Power Dissipation	PD	1.0	W
Short Circuit output current	· -	50	mA


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance





Pin Description

Pin N	umber			
DIP	ZIP	Symbol	The Control of the Co	Mode
1	7	SAS	Serial Access Memory Strobe	Input
2,3,22,23	8,9,4,5	SD0 to SD3	Serial Data I/O	1/0
4	10	TR/OE	Transfer Enable/ Output Enable	Input
5,6,19,20	11,12,1,2	MD0/DQ0 to MD3/DQ3	Mask Data/Data I/O	1/0
7	13	ME/WE	Mask Mode Enable/Write Enable	Input
8	14	RAS	Row Address Strobe	Input
17, 16, 15 14, 11, 10 9, 13	23,22,21, 20,17,16, 15,19	A ₀ to A ₇	Address Input	Input
12	18	V _{CC}	Supply Voltage +5 V	Power Supply
18	24	CAS	Column Address Strobe	Input
21	3	SE	Serial port Enable	Input
24	6	V _{SS}	Ground	Power Supply



DESCRIPTION

DRAM OPERATION

RAS:

This pin is used to strobe eight row-address inputs from A0 to A7 pins and is used to select the operation mode of subsequent cycle, such as DRAM operation or transfer operation (by $\overline{TR}/\overline{OE}$ and bit mask write cycle or not (by $\overline{ME}/\overline{WE}$ and MD0/DQ0 to MD3/DQ3). Since \overline{RAS} = "L" is the active condition of circuit, to maintain \overline{RAS} = "H" (standby condition) is effective to save power dissipation.

CAS:

This pin is used to strobe eight column address inputs at the falling edge. CAS pin has the function to enable and disable the output at "L" and "H" respectively during the read operation.

Another function of \overline{CAS} is to select "early write" mode conditioned by $\overline{ME/WE} = "L"$

ME/WE:

This pin is used to select read or write cycle. $\overline{\text{ME}/\text{WE}} = \text{"L"}$ select write mode and $\overline{\text{ME}/\text{WE}} = \text{"H"}$ select read mode. This pin is also used to enable bit mask write cycle. If $\overline{\text{ME}/\text{WE}} = \text{"L"}$ at the falling edge of $\overline{\text{RAS}}$, bit mask write is enabled

TR/OE:

This pin is used to select Transfer operation or not at the falling edge of \overline{RAS} , $\overline{TR}/\overline{OE}$ = "H" enables DRAM operation and $\overline{TR}/\overline{OE}$ = "L" enables Transfer operation between DRAM and SAM. After the falling of \overline{RAS} with t_{YH} , this pin is used for output enable.

The $\overline{TR}/\overline{OE}$ controls the impedance of the output buffers. $\overline{TR}/\overline{OE} = "H"$ forces the output buffers at high impedance state. $\overline{TR}/\overline{OE} = "L"$ leads the output buffers at low impedance state. But in early write cycle, the output buffers are high impedance state even if $\overline{TR}/\overline{OE}$ is low.

A0 to A7;

These are multiplexed address input

pins and used to select 4 bits of 262,144 memory cell locations in parallel within the MB81461B The eight row address inputs are strobed by RAS and followed eight column address inputs are strobed by CAS. These are used to select the start address of serial access memory also.

MD0/DQ0 to MD3/DQ3

These are common I/O pins of DRAM port. I/O mode is as specified for each function mode in the truth table.

Data Outputs:

The output buffers have three-state capability "H", "L" and "High-Z". To get valid output data on the pins, one of the read operations is selected such as "read" or "read-modify-write" mode. During a refresh cycle, either RAS-only or CAS-before-RAS mode is selected, output buffers are set in "High-Z" state.

Data inputs:

These are used as data input pins when a data write mode such as "Early-Write", "Delayed Write" or "Read-modify-Write" is selected. In any of the above cases, these pins are set at "High-Z" state to enable data-in without any bus conflict.

In any operation mode, read, write, refresh, transfer and their combined functions, output states "H", "L", "High-Z" are set by control signals \overline{RAS} , \overline{CAS} , $\overline{ME}/\overline{WE}$ and/or $\overline{TR}/\overline{OE}$. When "Bit mask write" mode is set, these pins are used as a control signal for write inhibit with MDi/DQi = "L" on the selected bit i.

Page Mode;

The page mode operation is to strobe the column address by \overline{CAS} while \overline{RAS} is maintained at "L" through all the successive memory operations if the row address doesn't change. This mode can save power dissipation and get the faster access time due to the elimination of \overline{RAS} falling edge function.

Refresh;

Refresh of the DRAM cells is performed for every 256 rows per every 4 milliseconds.

The MB81461B offers the following three types of refresh.

- 1) RAS-Only refresh; The RAS-Only refresh is performed with CAS="H" condition. Strobing every 256 row addresses with RAS will complete all bits of memory cell to be refreshed while all outputs are invalid due to "High-Z" state. Further RAS-only refresh saves the power dissipation substantially.
- 2) CAS-before-RAS refresh; The CAS-before-RAS refresh offers an alternate refresh method. If CAS is set low for the specified period (t_{FCS}) before the falling edge of RAS, refresh control clock generator and refresh address counter are enabled, and an refresh operation is performed. After the refresh operation is performed, the refresh address counter is incremented automatically for the next CAS-before-RAS refresh.
- 3) Hidden refresh; The hidden refresh is performed by maintaining the valid data of last read cycle at MD/DQ pins while extending CAS low. The hidden refresh is equivalent to CAS-before-RAS refresh because CAS stays low when RAS goes to low in the next cycle.

Bit Mask Write;

This mode is used when some of the bits should be inhibited to be written into cells. The bit mask write mode is executed by setting $\overline{\text{ME}}/\overline{\text{WE}} =$ "L" at the falling edge of $\overline{\text{RAS}}$ during write mode (early, delayed write or read-modify-write cycle). The bits to be masked (or inhibited to write) is determined by MD/DQ state at the falling edge of $\overline{\text{RAS}}$, for example, if MD0/DQ0 and $\overline{\text{ME}}/\overline{\text{WE}}$ are both low at the falling edge of $\overline{\text{RAS}}$, the data on MD0/DQ0 pin is not written into the cell during the cycle. Refer to the Fig. 2.

EXAMPLE OF BIT MASK WRITE OPERATION

		Falling	edge of RAS		9 8 9 194 - 10 9 <u>1</u> 9	Function
TR/OE	ME/WE	MD0/DQ0	MD1/DQ1	MD2/DQ2	MD3/DQ3	Function
e populación de	н 🦈	X	X	X	Х	Write enable
H	. L	H #//		Н	L	Write enable for DQ0 and DQ2 Write disable for DQ1 and DQ3

FUNCTIONAL TRUTH TABLE FOR DRAM OPERATION

X: Don't Care

RAS	CAS	ME/WE	TR/OE	ADDRESSES	MD0/DQ0 to MD3/DQ3	Function
Н	Н	X	X	×	Х	Standby
L,	L	н	H→L	Valid	Valid Data Out	Read
L	Lange Library	L*	H→X	Valid	Valid Data In	Early Write
L	L	H→L	$H \rightarrow X \rightarrow H$	Valid	Valid Data In	Delayed Write
L	L	H→L	H→L→H	Valid	Valid Data Out → Valid Data In	Read-Modify-Write
u L	Н	X	H→X	Row address	High-Z	RAS-Only Refresh
H→L	L	X	H→X	X	High-Z	CAS-before-RAS Refresh

^{*:} If ME/WE = "L" at the falling edge of RAS, bit mask write mode is enabled.

TRANSFER OPERATION:

The transfer operation is featured in the MB 81461B. This mode is used to transfer simultaneously 256x4 data from DRAM to SAM or from SAM to DRAM. The direction of transfer is determined by the state of ME/WE at the falling edge of RAS. ME/WE="H" defines the transfer from DRAM to SAM (Read Transfer Cycle) and ME/WE="L" defines the transfer from SAM to DRAM (Write Transfer Cycle).

I/O mode of SD0 to SD3 determined while the transfer operation is set ($\overline{TR}/\overline{OE}$ ="L") conjunctioned with $\overline{ME}/\overline{WE}$ state.

After Read Transfer Cycle, please apply two or more SAS Clock.

TR/OE:

This pin is used to enable transfer operation at the falling edge of \overline{RAS} .

ME/WE:

This pin is used to select the direction of transfer at the falling edge of \overline{RAS} . A0 to A7:

These pins are used to select the row address of DRAM port to be transfered from or to, and the start address of SAM port for the serial read or write operation. The row address is strobed by RAS and the start address is strobed by CAS.

Pseudo Write Transfer:

To start serial write cycle, the SD pins must be set in input mode. To do this, write transfer cycle should be executed. The pseudo write transfer cycle is to change the SD pins into input mode without data transfer from SAM to DRAM. Refer to Fig. 3.

Refresh during transfer cycle:

DRAM and SAM are refreshed during transfer cycle as shown below.

1) Read transfer cycle:

During read transfer cycle, the selected row address of DRAM to be transfered to SAM is refreshed. SAM data are kept by applying 256 SAS clocks within 4 ms after the read transfer cycle.

2) Write transfer cycle:

During write transfer cycle, the new data are written from SAM to DRAM and this row address should be refreshed within 4 ms.

But SAM data are not refreshed during write transfer cycle. Therefore, the SAM refresh (applying 256 SAS clocks within 4 ms) must be executed. Especially, when the write transfer cycle is executed continuously, 256 SAS clock should be applied within 4 ms.

SERIAL ACCESS OPERATION:

The MB 81461Bhas 256 words by 4 bits Serial Acess Memory (SAM) corresponding to 64K words by 4 bits DRAM and the fast serial read/write access is achieved by SAM architecture. Read or write cycle is determined when the last read or write transfer operation is executed. If the last transfer operation was read transfer, the serial read cycle is performed until the next write or pseudo write transfer cycle is executed. On the other hand, if the last transfer operation was write or pseudo write or pseudo write transfer, the serial write cycle is performed. In the serial write operation, 256 words by 4 bits data stored in the SAM can be transfered to DRAM under SE="L" condition, and SE="H" condition disables data transfer from SAM to DRAM. The serial access operation can be done asynchronously from DRAM port.

SAS:

This pin is used as a shift clock for SAM port. The serial access is triggered by the rising edge of SAS. In the write cycle, the data of the SD pins are strobed by the rising edge of SAS and written into the selected cell. In the read cycle, out-

put data become valid after t_{SAC} from the rising edge of SAS and the data remain valid until the next cycle is defined. The SAS clock increments the SAM address automatically. When the SAM address exceeds #255 (Most Significant Address) it returnes to #0 (Least Significant Address)

SE:

This pin is used to enable serial access operation by bit to bit. $\overline{SE} = "H"$ disables serial access operation. In the serial read operation, this pin is used for output enable, i.e., $\overline{SE} = "H"$ leads SD pins to "High-Z" state. $\overline{SE} = "L"$ leads SD pins to valid data with specified access time. In the serial write operation, this pin works as write enable control pin.

SD0 to SD3;

These are used as data input/output pins for SAM port. Input or output mode is determined by last occured transfer operation, if last transfer operation was read transfer mode, they are output mode. If the write transfer mode was set, SD pins are enabled to write data into SAM.

Refresh;

Since the SAM is constructed by dynamic circuitry, the refresh is necessary to maintain the data in it. The refresh of SAM must be done by 256 cycles of SAS clock/4ms in either output or input mode. \overline{SE} = "H" allows refresh of SAM with SD pins at "High-Z" state. Real Time Read Transfer;

This feature is applicable to obtain valid


data continuously when row address is changed without any timing loss from the last bit of previous row to the first bit of new row. Data transfer from DRAM to SAM is triggered by rising edge of TR/OE after the preparation of internal circuit for this operation, while SAM port can continue read operation asynchronously from the above mentioned internal move. Once TR/OE returns to "H" with the restricted timing specification t_{TSL} and t_{TSD} refered to SAS clock, SD pins can get the valid output data continuously as shown in Fig. 4. The key issue to achieve this feature is to apply SAS clock continuously with the timing consideration to the rising edge of TR/OE.


FUNCTIONAL TRUTH TABLE FOR SERIAL ACCESS (Asynchronous from DRAM port)


Falling ed	ge of RAS	SAS	SE	SD0 to SD3	Function
TR/OE	ME/WE	3/3	J.C	300 to 303	ranction
ш	V .	Clock	L	Input/Output*	Sequential access enable
"	^	Clock	Н	Input/Output*	Sequential access disable

^{*:} The read or write operation of SAM port is pre-determined by the last occurred transfer cycle. Input mode is for write operation. Output mode is for read operation.

X; Don't Care







RECOMMENDED OPERATING CONDITIONS


(Referenced to V_{SS})

Parameter	Symbol	Min.	Тур.	Max.	Unit	Operating Temperature
Supply Voltage	V _{cc}	4.5	5.0	5.5	٧	
Supply Voltage	V _{SS}	0	0	0	V	-00
Input High Voltage	V _{IH}	2.4	·	6.5	V	0°C to +70°C
Input Low Voltage	V _{IL}	-2.0		0.8	V	

CAPACITANCE (TA=25°C)

D	C	T	N		
Paramter	Symbol	Тур	DIP	ZIP	Unit
Input Capacitance (A0 to A7)	C _{IN1}		7	8	pF
Input Capacitance (RAS, CAS, ME/WE, SE, TR/OE)	C _{IN2}		10	12	pF
Input Capacitance (SAS)	CIN3		7	7	pF
Input/Output Capacitance (MD0/DQ0 to MD3/DQ3)	C _{IO1}		7	8	pF
Input/Output Capacitance (SD0 to SD3)	C ₁₀₂		7	8	pF

AC TEST CONDITIONS





DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Unit	
SAM STANDBY SE = VIH, SAS = VIL				 	-	
OPERATING CURRENT*	MB 81461B-12			95		
Average power supply current (RAS, CAS cycling; t _{RC} = min)	MB 81461B-15	lcc1		85	mΑ	
STANDBY CURRENT Power supply current ($\overline{RAS} = \overline{CAS} = V_{IH}$)		I _{CC2}		20	mA	
REFRESH CURRENT 1*	MB 81461B-12			77		
Average power supply current (CAS = V _{IH} , RAS cycling; t _{RC} = min)	MB 81461B-15	Гссз		70	mA	
PAGE MODE CURRENT*	MB 81461B-12			50		
Average power supply current $(\overline{RAS} = V_{IL}, \overline{CAS} = \text{cycling}, t_{PC} = \text{min})$	MB 81461B-15	CC4		45	mA	
REFRESH CURRENT 2*	MB 81461B-12			77		
Average power supply current (CAS-before-RAS; t _{RC} = min)	MB 81461B-15	l _{CC5}		70	mA	
TRANSFER MODE CURRENT	MB 81461B-12			110	mA	
Average power supply current (RAS, CAS cycling; t _{RC} = min)	MB 81461B-15	lcc ₆		100		
SAM ACTIVE SE = V _{IL} , t _{SC} = min					2	
OPERATING CURRENT*	MB 81461B-12			130		
Average power supply current (RAS, CAS cycling; t _{RC} = min)	MB 81461B-15	I _{CC7}		110	mA	
STANDBY CURRENT	MB 81461B-12		1. 1.	50		
Power supply current (RAS = CAS = V _{IH})	MB 81461B-15	l _{CC8}		40	mA	
REFRESH CURRENT 1*	MB 81461B-12	The state of the s	1995	112		
Average power supply current (CAS = V _{IH} , RAS cycling; t _{RC} = min)	MB 81461B-15	l _{cc9}		95	mA	
PAGE MODE CURRENT*	MB 81461B-12			85		
Average power supply current (RAS = V _{IL} , CAS cycling, t _{PC} = min)	MB 81461B-15	I _{CC10}		70	mA	
REFRESH CURRENT 2*	MB 81461B-12			112		
Average power supply current (CAS-before-RAS; t _{RC} = min)	MB 81461B-15	I _{CC11}		95	mA	
TRANSFER MODE CURRENT	MB 81461B-12	1 1		145	mA	
Average power supply current (RAS, CAS cycling; t _{RC} = min)	MB 81461B-15	I _{CC12}		125		



DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit
INPUT LEAKAGE CURRENT Input leakage current, any input (0V \leq V _{IN} \leq 5.5V, V _{CC} =5.5V, V _{SS} =0V, all other pins not under test=0V)	l _{I(L)}	-10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, $0 \text{ V} \le V_{\text{OUT}} \le 5.5 \text{V}$)	I _{O (L)}	-10	10	μΑ
OUTPUT LEVELS Output high voltage (I _{OH} =-5mA/-2mA for DQi/SDi) Output low voltage (I _{OL} =4.2mA)	V _{OH} V _{OL}	2.4	0.4	٧

Note: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

AC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted.) NOTES 1 2 3

,			MB 81	MB 81461B-12		MB 81461B-15		
Parameter	NOTES	Symbol	Min	Max	Min	Max	Unit	
Time between Refresh (RAM/SAM)		t _{REF}		4		4	ms	
Random Read/Write Cycle Time		t _{RC}	230		260		ns	
Read-Modify-Write Cycle Time		t _{RWC}	305		345		ns	
Page Mode Cycle Time		t _{PC}	120		145		ns	
Page Mode Read-Modify-Write Cycle Time	# 1	t _{PRWC}	195		225	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ns	
Access Time from RAS	4 6	t _{RAC}		120	-	150	ns	
Access Time from CAS	5 6	t _{CAC}		60		75	ns	
Output Buffer Turn Off Delay		t _{OFF}	0	25	0	35	ns	
Transition Time		t _T	3	50	3	50	ns	
RAS Precharge Time		t _{RP}	90		100		ns	
RAS Pulse Width		t _{RAS}	120	60000	150	60000	ns	
RAS Hold Time		t _{RSH}	60		75		ns	

AC CHARACTERISTICS

Boundary 1	0	MB 81	MB 81461B-12		461B-15	
Parameter NOTES	Symbol	Min	Max	Min	Max	Unit
CAS Precharge Time (Normal cycle)	t _{CPN}	40		50		ns
CAS Precharge Time (Page mode only)	t _{CP}	50		60		ns
CAS Precharge Time (CAS-before-RAS)	t _{CPR}	25		30		ns
CAS Pulse Width	t _{CAS}	60	60000	75	60000	ns
CAS Hold Time	t _{CSH}	120		150		ns
RAS to CAS Delay Time 7 8	t _{RCD}	22	60	25	75	ns
CAS to RAS Set Up Time	t _{CRS}	10		10		ns
Row Address Set Up Time	t _{ASR}	0		0		ns
Row Address Hold Time	t _{RAH}	12		15		ns
Column Address Set Up Time	t _{ASC}	0		0		ns
Column Address Hold Time	t _{CAH}	20		25		ns
Read Command Set Up Time	t _{RCS}	0		0		ns
Read Command Hold Time Referenced to RAS	t _{RRH}	20		20		ns
Read Command Hold Time Referenced to CAS	t _{RCH}	0		0		ns
Write Command Set Up Time	twcs	-5		-5		ns
Write Command Hold Time	t _{WCH}	30		35	42.0	ns
Write Command Pulse Width	t _{WP}	30		35		ns
Write Command to RAS Lead Time	t _{RWL}	40		45	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ns
Write Command to CAS Lead Time	t _{CWL}	40		45		ns
Data In Set Up Time	t _{DS}	0		0		ns
Data In Hold Time	t _{DH}	30		35		ns
Access Time from TR/OE	t _{OEA}		35		40	ns
TR/OE to Data In Delay Time	toed	25		30		ns



AC CHARACTERISTICS

D	Complete	MB 81	461B-12	MB 81	461B-15	11
Parameter NOT	ES Symbol	Min	Max	Min	Max	Unit
Output Buffer Turn Off Delay from TR/OE	t _{OEZ}	0	25	0	30	ns
TR/OE Hold Time Referenced to ME/WE	t _{OEH}	0		0		ns
TR/OE to RAS inactive Set Up Time	toes	0		0		ns
Data In to CAS Delay Time 16	t _{DZC}	0		0		ns
Data In to $\overline{TR}/\overline{OE}$ Delay Time 16	t _{DZO}	0		0		ns
Refresh Set Up Time Referenced to RAS (CAS-before RAS)	t _{FCS}	25		30		ns
Refresh Hold Time Referenced to RAS (CAS-before-RAS)	t _{FCH}	25		30		ns
RAS Precharge to CAS Active Time	t _{RPC}	20	s 1	20		ns
Serial Clock Cycle Time	t _{SC}	40	50000	60	50000	ns
Access Time from SAS 10	t _{SAC}		40		60	ns
Access Time from SE 10	t _{SEA}		40		50	ns
SAS Precharge Time	t _{SP}	10		20		ns
SAS Pulse Width	t _{SAS}	10		20		ns
SE Precharge Time	t _{SEP}	25		45		ns
SE Pulse Width	t _{SE}	25		45		ns
Serial Data Out Hold Time after SAS High	t _{soH}	10		10		ns
Serial Output Buffer Turn Off Delay from SE	t _{SEZ}	0	25	0	30	ns
Serial Data In Set Up Time	t _{SDS}	0		0		ns
Serial Data In Hold Time	t _{SDH}	20		25		ns

AC CHARACTERISTICS

Parameter NOTES		MB 81461B-12		MB 81461B-15		
	Symbol	Min	Max	Min	Max	Unit
Transfer Command (\overline{TR}) to \overline{RAS} Set Up Time	t _{TS}	0		0		ns
Transfer Command (TR) to RAS Hold Time	t _{RTH}	90		110		ns
Write Transfer Command (TR) to RAS Hold Time	t _{RTHW}	12		15		ns
Transfer Command (\overline{TR}) to \overline{CAS} Hold Time	t _{стн}	30		35		ns
Transfer Command (TR) to SAS Lead Time	t _{TSL}	5		10		ns
Transfer Command (TR) to RAS Lead Time	t _{TRRL}	25		35		ns
Transfer Command (TR) Hold Time from RAS	t _{TRRH}	25		35		ns
First SAS Edge to Transfer Command Delay Time	t _{TSD}	25		35		ns
ME/WE to RAS Set Up Time	t _{WSR}	0		0		ns
ME/WE to RAS Hold Time	t _{RWH}	12		15		ns
Mask Data (MD) to RAS Set Up Time	t _{MS}	0		0	1 1	ns
Mask Data (MD) to RAS Hold Time	t _{MH}	35		45		ns
Serial Output Buffer Turn Off Delay from RAS	t _{SDZ}	10	60	10	75	ns
Serial Output Buffer Turn On Delay from RAS	t _{SRO}	0		0		ns
SAS to RAS Set Up Time	t _{SRS}	40		60		ns
RAS to SAS Delay Time	t _{SRD}	30		45		ns
Serial Data Input to SE Delay Time	t _{SZE}	0		0		ns
Serial Data Input Delay from RAS	t _{SDD}	60		75		ns


AC CHARACTERISTICS


Parameter NOTES	Symbol	MB 81461B-12		MB 81461B-15		Unit
		Min	Max	Min	Max	Unit
Serial Data Input to RAS Delay Time 13	t _{szs}	0		0		ns
Pseudo Transfer Command (SE) to RAS Set up Time	t _{ESR}	0		0		ns
Pseudo Transfer Command (SE) to RAS Hold Time	t _{REH}	12		15		ns
Serial Write Enable Set up Time	t _{sws}	20		30		ns
Serial Write Enable Hold Time	tswH	80		120	Y.	ns
Serial Write Disable Set Up Time	tswis	20		30		ns
Serial Write Disable Hold Time	t _{SWIH}	40		60	100	ns
Asynchronous Command (TR) to RAS Set Up Time	t _{YS}	0		0	-	ns
Asynchronous Command (TR) to RAS Hold Time	t _{YH}	12		15		ns
Time between Transfer 15	t _{REFT}		4		4	ms

NOTES:

- An initial pause of 200µs is required after power-up followed by any 8 RAS, 8 transfer, and 8 SAS cycle before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CASbefore-RAS initialization cycles instead of 8 RAS cycle are required.
- 2 AC characteristics assume.
- V_{IH} (min) and L_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown.
- Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Measured with a load equivalent to 2 TTL loads and 100pF.

- 7 Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- 8 t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ (t_{T} =5ns) + t_{ASC} (min)
- 9 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- Measured with a load equivalent to 2 TTL loads and 50pF.
- 11 Input mode only
- 12 Write transfer and pseuso write transfer only.
- 13 Read transfer only in the case that the previous transfer was write transfer.
- 14 Pseudo write transfer only.
- 15 If t_{REFT} is not satisfied, 8 transfer and 8 SAS cycles before proper device operation is needed.
- 16 Either t_{DZC} or t_{DZO} must be satisfied.
- 17 This timing specification is different from that of MB 81461.






Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell.

When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.






Note 1) When $\overline{ME/WE} = "H"$, all data on the MD/DQ can be written into the cell.

When $\overline{ME/WE} = "L"$, the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of \overline{RAS} .


Note 2) When TR/OE is kept "H" through a cycle, the MD/DQ are kept High-Z state.




Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell.


When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.








Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell. When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.



Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell.


When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.


Note 2) When TR/OE is kept "H" through a cycle, the MD/DQ are kept High-Z state.




Note 1) When ME/WE = "H", all data on the MD/DQ can be written into the cell.

When ME/WE = "L", the data on the MD/DQ are not written (masked) except for when MD/DQ = "H" at the falling edge of RAS.















*: In the case that the previous transfer is read transfer.

**: If \overline{SE} is low, the valid data will appear within t_{SAC} or t_{SEA} .


***: These parameters are different from that of MB 81461.




*: In the case that the previous transfer is write transfer.

**; If SE is low and the previous cycle is serial write cycle, this should be valid data input.

***; These parameters are different from that of MB 81461.




- *; In the case that the previous transfer is write transfer.
- **; If SE is high these data are not written into the SAM.





- *: If $\overline{\underline{SE}}$ is high, these data are not written into SAM.


 **: If $\overline{\underline{SE}}$ is high, SD (SD0 to SD3) are in High-Z state after $t_{\underline{SEZ}}$.

 If $\overline{\underline{SE}}$ becomes low, the valid data will appear meeting $t_{\underline{SAC}}$ and $t_{\underline{SEA}}$.









TYPICAL CHARACTERISTICS CURVES

Fig. 6 - NORMALIZED ACCESS TIME vs SUPPLY VOLTAGE




Fig. 8 — OPERATING CURRENT vs CYCLE RATE




Fig. 10 — OPERATING CURRENT vs AMBIENT TEMPERATURE




Fig. 7 — NORMALIZED ACCESS TIME vs AMBIENT TEMPERATURE




Fig. 9 — OPERATING CURRENT vs SUPPLY VOLTAGE









Fig. 11 — STANDBY SURRENT vs SUPPLY VOLTAGE


















Fig. 18 - REFRESH CURRENT 2 vs SUPPLY VOLTAGE I_{CC5}, REFRESH CURRENT 2 (mA) TA = 25°C = 230 ns 100 t_{RC} 80 60 40 20 5.0 5.5 6 VCC, SUPPLY VOLTAGE (V)

Fig. 20 - TRANSFER MODE CURRENT vs SUPPLY VOLTAGE ICC6, TRANSFER MODE CURRENT (mA) TA = 25°C 100 t_{RC} = 230 ns 80 60 60 40 20 5.0 5.5 V_{CC}, SUPPLY VOLTAGE (V)

vs SUPPLY VOLTAGE ICC8, RAM STANDBY/SAM ACTIVE CURRENT (mA) TA = 25°C 50 t_{SC} = 40 ns 30 20 5.5 VCC, SUPPLY VOLTAGE (V)

Fig. 22 - RAM STANDBY/SAM ACTIVE CURRENT

Fig. 19 - TRANSFER MODE CURRENT vs CYCLE RATE ICC6, TRANSFER MODE CURRENT (mA) TA = 25°C 100 Vcc 80 60 40 20 I/tRC, CYCLE RATE (MHz)






Fig. 23 — RAM STANDBY/SAM ACTIVE CURRENT vs AMBIENT TEMPERATURE I_{CCB}, RAM STANDBY/SAM ACTIVE CURRENT (mA) t_{SC} = 40 ns 50 V_{CC} = 5.5V 40 30 -20 0 20 40 60 80 10 TA, AMBIENT TEMPERATURE (°C)

Fig. 24 - ADDRESS AND DATA (DQ AND SD) INPUT VOLTAGE vs SUPPLY VOLTAGE




Fig. 26 — RAS, CAS, ME/WE, TR/OE, SE, SAS INPUT VOLTAGE vs SUPPLY VOLTAGE




Fig. 28 - ACCESS TIME (RAM) vs LOAD CAPACITANCE




Fig. 25 – ADDRESS AND DATA (DQ AND SD)
INPUT VOLTAGE vs SUPPLY VOLTAGE




Fig. 27 - RAS, CAS, ME/WE, TR/OE, SE, SAS INPU VOLTAGE VS AMBIENT TEMPERATURE




Fig. 29 - ACCESS TIME (SAM)




Fig. 30 — DQ OUTPUT CURRENT vs DQ OUTPUT VOLTAGE




Fig. 32 — DQ OUTPUT CURRENT vs DQ OUTPUT VOLTAGE




Fig. 34 — SUBSTRATE VOLTAGE DURING POWER UP




Fig. 31 - SD OUTPUT CURRENT VS SD OUTPUT VOLTAGE






Fig. 33 — SD OUTPUT CURRENT vs SD OUTPUT VOLTAGE



PACKAGE DIMENSIONS

PLASTIC DIP (Suffix: -P) PLASTIC ZIP (Suffix: -PSZ)



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. diagrams utilizing Fuiltsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



1,048,576 BIT DUAL PORT CMOS DYNAMIC RANDOM ACCESS MEMORY

MB81C4251-10 MB81C4251-12 MB81C4251-15

> July 1988 Edition 1.0

262,144 x 4 BIT DUAL PORT CMOS DYNAMIC RAM

The Fujitsu MB81C4251 is a fully decoded dual port CMOS dynamic random access memory organized as 262,144 words by 4 bits dynamic RAM port and 512 words by 4 bits serial access memory (SAM) port. The MB81C4251 is ideally suited for mainframes, video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design.

Multiplexed row and column address inputs permit the MB81C4251 to be housed in a 400mil wide 28 pin DIP, SOJ and ZIP. Pin outs conformed to the JEDEC approved pinout.

The MB81C4251 features a Bit Masked Write operation whereby the user can inhibit writing to particular bits.

The MB81C4251 is fabricated using silicon gate CMOS and Fujitsu's advanced triple-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time between memory refreshes.

- Dual port organization
 262,144 words x 4 bits
 512 words x 4 bits
 (SAM port)
 - Silicon gate CMOS.1 transistor cell
- DRAM Port

Access Time (tRAC), 100ns max. (MB81C4251-10) 120ns max. (MB81C4251-12) 150ns max. (MB81C4251-15)

Cycle Time (tRC)
180ns min. (MB81C4251-10)
210ns min. (MB81C4251-12)
260ns min. (MB81C4251-15)

SAM Port

Access Time (tSAC),
30ns max. (MB81C4251-10)
40ns max. (MB81C4251-12)
60ns max. (MB81C4251-15)
Cycle Time (tSC)
30ns min. (MB81C4251-10)
40ns min. (MB81C4251-10)

- TTL-compatible all inputs and outputs
- 512 refresh cycles every 8.2ms

60ns min.

- Bi-directional data transfer capability
- Fast serial access asynchronous to DRAM except transfer operation
- Addressable start location (TAP) on serial shift register

(MB81C4251-15)

- Realtime Read Transfer capability
- Bit Masked Write Mode capability
- I/O switch by transfer cycle
- Fast Page Mode. Read-Modify-Write capability
- Single +5V power supply, ±10% tolerance
- Power Dissipation

22mW max.

DRAM;Act/SAM;Stby DRAM;Stby/SAM;Act 450mW max. (MB81C4251-10) 400mW max. (MB81C4251-12) 280mW max. (MB81C4251-12) 250mW max. (MB81C4251-15) DRAM;Sty/SAM;Stby

- ADVANCE INFORMATION

PLASTIC DIP 28-PIN DIP-28P-MXX

> PLASTIC ZIP 28-PIN ZIP-28P-MXX

PLASTIC SOJ 28-PIN LCC-28P-MXX

PIN ASSIGNMENT

28-PIN ZIP (TOP VIEW) MD2/ DQ2 SE SD3 SAS SD1 DQ0 WE RAS AS A4 A7 A2 A0 CAS (2 114 116 118 110 110 112 114 116 118 1120 122 124 126 128 11 11 13 16 17 16 117 119 119 117 119 127 123 128 127 17 N.C. MD3/SD2 VSS SD0 TR/MD1/N.C. A8 A5 VCCA3 A1 N.C. DQ3

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MOS RAM Modules

Page	Device	Maximum Access Time(ns)	Capacity	Packag Option	•	
4-3	MB85225-12 MB85225-15	120 150	2097152 bits (262144w x 8b)	30-pin	Plastic S	IP .
4–17	MB85227-10 MB85227-12 MB85227-15	100 120 150	2359296 bits (262144w x 9b)	30-pin	Plastic	SIP
4–31	MB85230-10 MB85230-12	100 120	8388608 bits (1048576w x 8b)	30-pin	Plastic	SIP
4-49	MB85235-10 MB85235-12	100 120	9437184 bits (1048576w x 9b)	30-pin	Plastic	SIP
4-65	MB85240-10 MB85240-12	100 120	2359296 bits (262144w x 9b)	30-pin	Plastic	SIP
4-81	MB85402-30 MB85402-40	30 40	262144 bits (16384w x 16b)	36-pin	Ceramic	DIP/SIP
4-89	MB85403A-40 MB85403A-50	40 50	2097152 bits (262144w x 8b)	44-pin	Ceramic	TSIP
4-97	MB85410-30 MB85410-40	30 40	524288 bits (65536w x 8b)	60-pin	Plastic	ZIP
4–105	MB85414-30 MB85414-40	30 40	524288 bits (16384w x 32b)	64-pin	Plastic	ZIP
4–113	MB85420-40 MB85420-50	40 50	2097152 bits (262144w x 8b)	60-pin	Plastic	ZIP



MOS 262144 \times 8 BIT DYNAMIC RANDOM ACCESS MEMORY MODULE

MB 85225-12 MB 85225-15

> April 1986 Edition 1.0

262,144 x 8-BIT DYNAMIC RANDOM ACCESS MEMORY SIP MODULE

The Fujitsu MB 85225 is a fully decoded, 262,144 words x 8-bits NMOS-dynamic random access memory composed of eight 256K DRAM chips (MB 81256 x 8). Assembling eight PLCC chips on a 30 pin plastic Single-In Line Package (SIP), this RAM module is optimized for the application where high-density and large capacity of storage memory is needed.

The electrical characteristics of the MB 85225 are quite same as the original MB 81256; each timing requirements are noncritical, and power supply tolerance is very wide. All inputs and outputs are TTL compatible.


- 262,144 x 8 DRAM 30-pin Plastic SIP (MB 81256 x 8)
- Row access time (t_{RAC}), 120 ns max. (MB 85225-12)
- 150 ns max. (MB 85225-15)
 Cycle time (t_{CAC}),
 - 230 ns min. (MB 85225-12)
- 260 ns min. (MB 85225-15)

 Page Cycle Time (t_{PC}),
 120 ns min. (MB 85225-12)
- 150 ns min. (MB 85225-15)
- Single +5 V supply, ±10% tolerance
- Low power (active),
 - 2860 mW max. (MB 85225-12) 2508 mW max. (MB 85225-15) 198 mW max. (Standby)
- 4 ms/256 refresh cycles capability
- RAS-only, CAS-before-RAS and Hidden refresh capability
- Page Mode Capability
- On-chip latches for Addresses and Data-in
- Standard 30-pad Plastic Leaded SIP (Suffix: PDPS)
- Standard 30-pin Plastic Leadless SIP (Suffix: PDPB)


ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V _{IN} , V _{OUT}	–1 to +7	٧
Voltage on V _{CC} supply relative to V _{SS}	V _{cc}	-1 to +7	V
Storage temperature	T _{STG}	-55 to +125	°C
Power dissipation	P _D	8.0	W
Short circuit output current	-	50	mA.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (TA = 25°C)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance A ₀ to A ₈	C _{IN1}		TBD	pF
Input Capacitance RAS, CAS, WE	C _{IN2}		TBD	pF
Input/Output Capacitance, DQ ₀ to DQ ₇	C _{IO}	-	TBD	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	V _{cc} V _{ss}	4.5 0	5.0 0	5.5 0	V V	
Input High Voltage	V _{IH}	2.4	_	6.5	٧	0°C to +70°C*
Input Low Voltage	VIL	-1.0	_	0.8	٧	

Note *: Maximum ambient temperature is permissible under certain conditions.

See the derating curve Fig. 3 for normal cycle, and Fig. 4 for page mode cycle.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Unit
OPERATING CURRENT*	MB 85225-12			520	
Average Power Supply Current (RAS, CAS cycling; t _{RC} = Min.)	MB 85225-15	cc1		456	mA
STANDBY CURRENT Standby Power Supply Current ($\overline{RAS} = \overline{CA}$	4 5 = V _{IH})	I _{CC2}		36	mA
REFRESH CURRENT 1*	MB 85225-12			440	^
Average Power Supply Current $(\overline{RAS} \text{ cycling}, \overline{CAS} = V_{IH}; t_{RC} = \text{Min.})$	MB 85225-15	l _{CC3}	- 10.41 - 10.41	400	mA
PAGE MODE CURRENT* Average Power Supply Current	MB 85225-12	I _{CC4}		240	mA
(RAS = V _{IL} , CAS cycling; t _{PC} = Min.)	MB 85225-15			200	liiA
REFRESH CURRENT 2* Average Power Supply Current	MB 85225-12			480	mA
(CAS-before-RAS; t _{RC} = Min.)	MB 85225-15	l _{CC5}		440	mA
INPUT LEAKAGE CURRENT (Except for Input leakage current, any input ($0 \le V_{IN}$), $V_{CC} = 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$, all other pins not	≦ 5.5 V,	I _{I(L)}	-80	80	μΑ
OUTPUT LEAKAGE CURRENT (DQ pin (Data out is disabled, $0 \text{ V} \leq V_{\text{OUT}} \leq 5.5 \text{ V}$ DQ pins are high impedance state.	-	I _{O(L)}	-10	10	μΑ
OUTPUT LEVELS Output high voltage (I _{OH} = -5 mA) Output low voltage (I _{OL} = 4.2 mA)		V _{OH} V _{OL}	2.4	0.4	V

Note 1): I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

AC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted.)

Parameter 1	Sumbal	MB 85225-12		MB 85225-15		Unit	
Parameter NOTES	Symbol	Min	Max	Min	Max	Unit	
Time between Refresh	t _{REF}		4		4	ms	
Random Read/Write Cycle Time 4	t _{RC}	230		260	1	ns	
Access Time from RAS 5 6	t _{RAC}		120		150	ns	
Access Time from CAS 6 7	tcac		60		75	ns	
Output Buffer Turn off Delay	t _{OFF}	0	25	0	30	ns	
Transition Time	t _T	3	50	3	50	ns	
RAS Precharge Time	t _{RP}	100		100		ns	
RAS Pulse Width	tRAS	120	100000	150	100000	ns	
RAS Hold Time	t _{RSH}	60	1 1 1 1	75	the second	ns	
CAS Pulse Width	t _{CAS}	60	100000	75	100000	ns	
CAS Hold Time	t _{CSH}	120		150		ns	
RAS to CAS Delay Time 8 9	t _{RCD}	22	60	25	75	ns	
CAS to RAS Set Up Time	t _{CRS}	20		20	Land 1	ns	
Row Address Set Up Time	t _{ASR}	0		0	4	ns	
Row Address Hold Time	t _{RAH}	12		15		ns	
Column Address Set Up Time	t _{ASC}	0		0		ns	
Column Address Hold Time	tcah	20		25		ns	
Read Command Set Up Time	t _{RCS}	0		0		ns	
Read Command Hold Time Referenced to CAS	t _{RCH}	0	- 1943 - 1944 - 1944	0		ns	
Read Command Hold Time Referenced to RAS	t _{RRH}	20		20		ns	
Write Command Set Up Time	t _{wcs}	0		0 ,		ns	
Write Command Pulse Width	t _{WP}	20		25		ns	
Write Command Hold Time	t _{WCH}	20		25	1 - 1 - 3 - 3 -	ns	
Data In Set Up Time	t _{DS}	0		0		ns	
Data In Hold Time	t _{DH}	20		25		ns	
Refresh Set Up Time for CAS Referenced to RAS (CAS-before-RAS-cycle)	t _{FCS}	25		30		ns	
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS-cycle)	t _{FCH}	25		30		ns	

MB 85225-12 MB 85225-15

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

	Symbol	MB-85225-12		MB-85		
Parameter NOTES		Min	Max	Min	Max	Unit
RAS Precharge to CAS Active Time (Refresh cycle)	^t RPC	20		20		ns
Page Mode Read/Write Cycle Time	t _{PC}	120		150		ns
Page Mode CAS Precharge Time	t _{CP}	50		65		ns
CAS Precharge Time (CAS-before-RAS cycle)	t _{CPR}	25		30	-	ns

Notes:


- An initial pause of 200 µs is required after power-up. And then several cycle (to which any 8 cycle to perform refresh are adequate) are required before proper device operation is achieved.
 - If internal refresh counter is to be effective, a minimum of 8 CAS-before-RAS refresh cycles are required.
- 2 AC characteristics assume $t_T = 5$ ns.
- V_{IH} (min) and V_{IL} (max) are refrence levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max.).
- The minimum cycle time is dependent on the ambient temperature and cooling conditions.


 See Fig. 3 for durating curve.
- Assumes that t_{RCD} ≤ t_{RCD} (max.). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.


- Measured with a load equivalent to 2 TTL loads and 100 pF.
- 7 Assumes that $t_{RCD} \ge t_{RCD}$ (max.).
- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 9 t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ (t_{T} = 5 ns) + t_{ASC} (min).
- Either t_{BBH} or t_{BCH} must be satisfied for a read cycle.
- The minimum cycle time is dependent on the ambient temperature and cooling conditions.


 See Fig. 4 for derating curve.

FUJITSU MB 85225-12 MB 85225-15












FUJITSU MB 85225-12 MB 85225-15







FUNCTIONAL TRUTH TABLE

RAS	CAS	WE	DQ ₀ to DQ ₇	Function
Н	Н	Don't Care	High-Z	Standby
L	L	Н	Valid Data Out ¹⁾	Read cycle
· L ·	L	L	Valid Data In ²⁾	Write cycle
L .	L'3)	Don't Care	High-Z	CAS-before-RAS Refresh cycle
L	н	Don't Care	High-Z	RAS-only Refresh cycle

Notes 1): DQ Pins are output mode.

2): DQ pins are input mode.

3): $t_{FCS} \ge t_{FCS}$ (min).

DESCRIPTION

Simple Timing Requirement:

The MB 85225 has imporved circuitry that eases timing requirements for high speed access operations. The MB 85225 can operate under the condition of t_{RCD} (max) = t_{CAC} thus providing optimal timing for address multiplexing. In addition, the MB 85225 has the minimal hold times of address (t_{CAH}), WE (t_{WCH}) and D_{IN} (t_{DH}) . The provides higher throughput in inter-leaved memory system applications. Fujitsu has made timing requirement that are referenced to RAS non-restrictive and deleted them from the data sheet. These include tAR, tWCR, and tDHR. As a result, the hold times of the column address, DQ (input) and WE are not restricted by tRCD.

Address Inputs:

A total of eighteen binary input address bits are required to decode parallel 8 bits data of 2,097,152 storage cells within the MB 85225.

Nine row address bits are established on the input pins $(A_0 \text{ through } A_8)$ and latched with \overline{RAS} .

Nine column address bits are established on the input pins and latched with \overline{CAS} . All input addresses must be stable on or before the falling edge of \overline{RAS} . \overline{CAS} is internally inhibited by \overline{RAS} to permit triggering of \overline{CAS} as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row addresses to column addresses.

Write Enable:

The read mode or write mode is selected with the \overline{WE} input. A high on the \overline{WE} selects read mode, low selects write mode. Data inputs are disabled when read mode is selected.

Data Pins:

The input and output terminal of each LCC is directly connected on the mother board to save the number of I/O pins. The write cycle should be early write cycle in order to avoid data conflict between output data and input data.

Data Input:

The 8-bit data are written into the MB 85225 through the DQ pins (DQ $_{\rm Q}$ \sim

 DQ_7) during a write (early write) cycle. The falling edge of $\overline{\mathsf{CAS}}$ is strobe for the data input register.

The set up and hold times are referenced to CAS.

Data Output:

The output buffer of each chips are three state TTL compatible with a fan out of two standard TTL loads.

The output are in high impedance state until \overline{CAS} is brought low. In a read cycle, the output is valid after t_{RAC} from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied, or after t_{CAC} from the falling edge of \overline{CAS} when the transistion occurs after t_{RCD} (max). Data remain valid until \overline{CAS} is returned to a high level.

Page-Mode:

Page-mode operation permits strobing the row-address into the MB 85225 while maintaining RAS at low throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the falling edge of RAS is saved. Access and cycle times are decreased because the time normally required to strobe a new row address is eliminated.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each 256 row address (A0 through A7 of the at least every 4 ms. During refresh, either V_{1L} or V_{1H} is permitted for A_8 .

The MB 85225 offers the following three types of refresh.

1) RAS-Only Refresh:

RAS Only refresh avoids any output during refresh because the output buffer is in high impedance state unless CAS is brought low. Strobing each of 256 row addresses with RAS will cause all bits in each row to be refreshed.

2) CAS-before-RAS Refresh;

CAS-before-RAS refresh available on the MB 85225 offers an alternate refresh method. If CAS is held low for the specified period (t_{FCS}) before RAS goes to low, on chip refresh control clock generators and the refresh address counter for each chip are enabled, and an internal refresh

operation takes place. After the refresh operation has been executed the refresh address counter is automatically incremented for the next CAS-before-RAS refresh operation. So, by performing 256 cycles for CAS-before-RAS refresh, all bits in a module are refreshed.

3) Hidden Refresh;

Hidden refresh may take place while maintaining latest valid data at the output by extending CAS active time. In MB 85225 hidden refresh means CAS-before-RAS refresh and the internal refresh address are used, that is no external refresh address is needed.


Notice for using


The MB 85225 is a SIP (Single-In-Line-Package) module which is composed of eight MB 81256 DRAMs housed in plastic LCC, and assembled on the multilayer epoxy printed circuit board. Furthermore, as the MB 85225 is a very high-speed memory, the timing windows to strobe address WE and D_{IN} signals are very short (Approx. 5 ns). Therefore, it is very sensitive even to very sharp noise.

From above reasons, special care should be taken for using the MB 85225.

The following notices are recommended;


- 1. Provide a capacitor of approx. a few μF for each module, though the MB 85225 has eight decoupling capacitors of 0.22 μF on the each modules.
- Remove noise, riging, overshoot and undershoot from the address, control and DQ lines, so that the MB 85225 won't latch wrong signals due to the noise induction between signal lines and between signal and power supply lines.
- Keep enough timing margin and remove critical timing in the board design, to avoid the problem mentioned in the above item 2.
- Provide an appropriate dumping if necessary, to avoid excessive overshoot or undershoot on the TTL input waveforms.








PACKAGE DIMENSIONS



MB 85225-12 FUJITSU MB 85225-15



PACKAGE DIMENSIONS



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.



262144×9 BIT DYNAMIC RANDOM ACCESS MEMORY MODULE

MB85227-10 MB85227-12 MB85227-15

> December 1987 Edition 2.0

262,144 x 9-BIT DYNAMIC RANDOM ACCESS MEMORY SIP MODULE

This Fujitsu MB85227 is a fully decoded, 262,144 words x 9 bits NMOS dynamic random access memory composed of nine 256K DRAM chips (MB81256 x 9). Assembling nine PLCC chips on a 30 pin PCB, this RAM module is optimized for the applications where high-density and large capacity of storage memory with parity bit is needed.

The electrical characteristics of the MB85227 are the same as the original MB81256; each timing requirements are noncritical, and power supply tolerance is very wide. All inputs and outputs are TTL compatible.

- 262,144 x 9 DRAM, 30-pin SIP (MB81256 x 9)
- Row access time (t_{RAC}),

100 ns max. (MB85227-10) 120 ns max. (MB85227-12) 150 ns max. (MB85227-15)

Cycle time (t_{BC}),

200 ns min. (MB85227-10) 220 ns min. (MB85227-12) 260 ns min. (MB85227-15)

Page Cycle Time (t_{PC}),

100 ns min (MB85227-10) 120 ns min (MB85227-12) 150 ns min. (MB85227-15)

- Single +5V supply, ±10% tolerance
- Low power (active)


3465 mW max. (MB85227-10) 3213 mW max. (MB85227-12) 2822 mW max. (MB85227-15) 226 mW max. (Standby)


- 4 ms/256 refresh cycles capability
- RAS-only, CAS-before-RAS and Hidden refresh capability
- Page Mode Capability
- On-chip latches for Addresses and Data-in
- Leaded and Leadless types are available
- Compatible with TM4256EL9/TM4256EU9 and MH25609J
- Standard Leaded Epoxy SIP (Suffix: PDPS)
- Standard Leadless Epoxy SIM (Suffix: PDPB)

ABSOLUTE MAXIMUM RATINGS (See Note)


Rating	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _{IN} ,V _{OUT}	-1 to +7	V
Voltage on V _{CC} supply relative to V _{SS}	V _{cc}	-1 to +7	٧
Storage temperature	T _{STG}	-55 to 125	°C
Power dissipation	P _D	4.5	W
Short circuit output current	_	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A ₀ to A ₈	C _{IN1}		75	pF
Input Capacitance, RAS	C _{IN2}		80	pF
Input Capacitance, CAS	C _{IN3}		70	pF
Input Capacitance, WE	C _{IN4}	1	55	pF
Input Capacitance, CAS8	C _{IN5}		10	pF
Input Capacitance, D ₈	C _{IN6}		7	pF
I/O Capacitance, DQ ₀ to DQ ₇	73. 27 C _D 3		17	pF
Output Capacitance, Q ₈	C _o		12	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	Vcc	4.5	5.0	5.5	٧	
Supply voltage	Vss	0	0	0	V	
Input High Voltage	V _{ін}	2.4		6.5	V	0°C to +70°C*
Input Low Voltage	VIL	-2.0	-	0.8	V	

Note *: Maximum ambient temperature is permissible under certain conditions.

See the derating curve Fig. 3 for normal cycle, and Fig. 4 for page mode cycle.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Unit
OPERATING CURRENT*	MB85227-10			630	
Average Power Supply Current	MB85227-12	lcc1		585	mA
(RAS, CAS, CAS8 cycling; t _{RC} = Min.)	MB85227-15			513	
STANDBY CURRENT Standby Power Supply Current (RAS = CAS	= CAS8 = V _{IH})	I _{CC2}		41	mA
REFRESH CURRENT 1*	MB85227-10			540	
Average Power Supply Current	MB85227-12	l _{cc3}		495	mA
$(\overline{RAS} \text{ cycling}, \overline{CAS}, \overline{CAS8} = V_{IH}; t_{RC} = Min.)$	MB85227-15			450 315 270	
PAGE MODE CURRENT* Average Power Supply Current	MB85227-10	I _{CC4}		315	
	MB85227-12			270	mA
(RAS=V _{IL} , CAS, CAS8 cycling; t _{PC} =Min.)	MB85227-15				
REFRESH CURRENT 2*	MB85227-10			585	
Average Power Supply Current	MB85227-12	I _{CC5}		540	mA
(CAS -before- RAS ; t _{RC} = Min.)	MB85227-15			495	
INPUT LEAKAGE CURRENT (Except for	•	I _{I(L)1} (CAS8, D8)	-10	10	
Input Leakage Current, Any Input $(0 \le V_{IN} \le V_{CC} = 5.5V, V_{SS} = 0V$, all other pins not und		I _{I(L)2} (Others)	-90	90	μΑ
DQ and Q8 LEAKAGE CURRENT (Data out is disabled, $0V \le V_{OUT} \le 5.5V$) Each DQ is high impedance		I _{O(L)}	-10	10	μΑ
OUTPUT LEVELS Output High Voltage (I _{OH} = -5 mA) Output Low Voltage (I _{OL} = -4.2 mA)	•	V _{OH} V _{OL}	2.4	0.4	v

Note 1): I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

AC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted.) NOTES 1,2,3

	Symbol t _{REF}	MB85227-10		MB85227-12		MB85227-15		11-1-
Parameter NOTES		Min	Max 4	Min	Max 4	Min	Max 4	Unit
Time between Refresh								
Random Read/Write Cycle Time 4	t _{RC}	200		220		260		ns
Access Time from RAS 5 6	tRAC		100		120		150	ns
Access Time from CAS 6 7	t _{CAC}	1	50		60		75	ns
Output Buffer Turn off Delay	toff	0	25	0	25	0	30	ns
Transition Time	t⊤	3	50	3	50	3	50	ns
RAS Precharge Time	t _{RP}	85		90		100		ns
RAS Pulse Width	tRAS	105	100000	120	100000	150	100000	ns
RAS Hold Time	t _{RSH}	55		60		75		ns
CAS Pulse Width	t _{CAS}	55	100000	60	100000	75	100000	ns
CAS Hold Time	t _{CSH}	105		120		150		ns
RAS to CAS Delat Time	t _{RCD}	20	50	22	60	25	75	ns
CAS to RAS Set Up Time	t _{CRS}	10		10		10		ns
Row Address Set Up Time	t _{ASR}	0		0		0		ns
Row Address Hold Time	tRAH	10		12		15		ns
Column Address Set Up Time	t _{ASC}	0		0		0		ns
Column Address Hold Time	t _{CAH}	15		20		25		ns
Read Command Set Up Time	t _{RCS}	0		0		0		ns
Read Command Hold Time Referenced to CAS	t _{RCH}	0		0		0		ns
Read Command Hold Time Referenced to RAS	t _{RRH}	20		20		20		ns
Write Command Set Up Time	twcs	0		0	12.8	0		ns
Write Command Pulse Width	t _{WP}	15		20		25		ns
Write Command Hold Time	twch	15		20		25		ns
Data In Set Up Time	tos	0		0		0		ns
Data In Hold Time	t _{DH}	15		20		25		ns
Refresh Set Up Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCS}	20		20		20		ns
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCH}	20		25		30		ns

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter NOTES	Symbol	MB85227-10		MB85227-12		MB85227-15		l l i a
Parameter NOTES		Min	Max	Min	Max	Min	Max	Unit
RAS Precharge to CAS Active Time (Refresh cycles)	t _{RPC}	20		20		20		ns
Page Mode Read/Write Cycle Time	t _{PC}	100		120		150		ns
Page Mode CAS Precharge Time	t _{CP}	40		50		65		ns
CAS Precharge Time (CAS-before-RAS cycle)	t _{CPR}	20		25		30		ns
Write Command to RAS Lead Time	t _{RWL}	40		50		60		ns
Write Command to CAS Lead Time	t _{CWL}	40		50		60		ns
CAS to WE Delay Time	tcwp	15		20		25		ns
Read-Write Cycle Time 12	t _{RWC}	200		220		260		ns

Notes:


- An initial pause of 200 µs is required after power-up. And then several cycle (to which any 8 cycle to perform refresh are adequate) are required before proper device operation is achieved.
 - If internal refresh counter is to be effective, a minimum of 8 CAS-before-RAS refresh cycles are required.
- AC characteristics assume t_T = 5 ns.
 V_{IH} (min) and V_{IL} (max) are refrence levels for measuring timing of input signals. Also, transition
- times are measured between V_{IH} (min) and V_{IL} (max).


 The minimum cycle time is dependent on the ambient temperature and cooling conditions.


 See Fig. 3 for durating curve.
- Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.


- 6 Measured with a load equivalent to 2 TTL loads and 100 pF.
- 7 Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- g t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ (t_{T} = 5 ns) + t_{ASC} (min).
- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 11 The minimum cycle time is dependent on the ambient temperature and cooling conditions.


 See Fig. 4 for derating curve.
- 12 Only for parity bit.




















^{*;} Only for parity bit.

FUNCTIONAL TRUTH TABLE

RAS	CAS and CAS ₈	WE	DQ_0 to DQ_7 , D_8 and Q_8	Function		
H	Н	Don't Care	High-Z	Standby		
L	L	Н	Valid Data Out ¹⁾	Ready cycle		
	L		Valid Data In ²⁾	Write cycle		
. L	L ₃₎	Don't Care	High-Z	CAS-before RAS Refresh cycle		
L	Н	Don't Care	High-Z	RAS-only Refresh cycle		
L	H (CAS) L (CAS 8)	H → L ⁴⁾	High-Z (DQ ₀ to DQ ₇) Valid Data In (D ₈) Valid Data Out (Q ₈)	RAS-only Refresh cycle (Except for Pairyt bit) Read-Write/Read-Modify-Write (Parity bit)		

Notes: 1): DQ Pins are output mode.

2): DQ pins are input mode.

3): $t_{FCS} \ge t_{FCS}$ (min)

4): $t_{CWD} \ge t_{CWD}$ (min)

DESCRIPTION

Simple Timing Requirement:

The MB 85227 has improved circuitry that eases timing requirements for high speed access operations. The MB 85227 can operate under the condition of t_{RCD} (max) = t_{CAC} thus providing optimal timing for address multiplexing. In addition, the MB 85227 has the minimal hold times of address (t_{CAH}), WE (t_{WCH}) and D_{IN} (t_{DH}). MB 85227 provides higher throughput in interleaved memory system applications. Fujitsu has made timing requirement that are referenced to RAS non-restrictive and deleted them from the data sheet. These include t_{AB} , twcn, and tohn. As a result, the hold times of the column address, DIN and WE are not restricted by tech.

Address Inputs:

A total of eighteen binary input address bits are required to decode any 9 bits data of 2359296 storage cells within the MB 85227.

Nine row address bits are established on the input pin (Ao through AB) and latched with RAS.

Nine columns address bits are established on the input pins and latched with CAS and CAS8. All input addresses must be stable on or before the falling edge of RAS. CAS and CAS8 are internally inhibited by RAS to permit triggering of CAS and CAS8 as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from row addresses to column addresses.

Write Enable:

The read mode or write mode is selected with the WE input. A high on the WE selects read mode, low selects write mode. Data inputs are disabled when read mode is selected.

Data Pins:

The input and output pins of each PLCC except for parity bit are directly connected on the mother board to minimized the number of I/O pins. The write cycle should be early write cycle in order to avoid data conflict between output data and input data. However, it is possible to execute read-

modify-write cycle on the parity bit because the input & output of parity bit are separated.

Data Input:

The 9 bits data are written through the DQ pins (DQ₀ to DQ₇ and D₈) during write (early write) cycle.

The falling edge of CAS and CAS8 are triggered for the data input register. The set up and hold times are referenced to CAS and CAS8.

Data Output:

The output buffer of each chips are three state TTL compatible with a fan out of two standard TTL loads.

The outputs are in high impedance state until CAS and CAS8 are brought low. In a read cycle, the output is valid after tRAC from the falling edge of RAS when t_{RCD} (max) is satisfied, or after t_{CAC} from the falling edge of CAS and CAS8 when the transition occurs after t_{RCD} (max). Data remain valid until CAS and CAS8 are returned to a high level.

Page-Mode:

Page-mode operation permits strobing the row-address into the MB 85227 while maintaining RAS at low throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the falling edge of RAS is saved. Access and cycle times are decreased because the time normally required to strobe a new row address is eliminated.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each 256 row address (Ao through A7 of the at least every 4 ms. During refresh, either V_{IL} or V_{IH} is permitted for A₈.

The MB 85227 offers the following three types of refresh.

1) RAS-only Refresh;

RAS Only refresh avoids any output during refresh because the output buffer is in high impedance state unless CAS and CAS8 are brought low. Strobing each of 256 row addresses with RAS will cause all bits in each row to be refreshed.

2) CAS-before-RAS Refresh:

CAS-before-RAS refresh available on the MB 85227 offers an alternate refresh method, If CAS and CAS8 are held low for the specified period (t_{ECS}) before RAS goes to low, on chip refresh control clock generators and the refresh address counter on each chip are enabled, and an internal refresh operation takes place. After the refresh operation has been executed the refresh address counter is automatically incremented for the next CAS-before-RAS refresh operation. So, by performing 256 cycles for CAS-before-RAS refresh, all bits in a module are refreshed.

3) Hidden Refresh:

Hidden refresh may take place while maintaining latest valid data at the output by extending CAS and CAS8 active time. In MB 85227, hidden refresh means CAS-before-RAS refresh and the internal refresh address and used, that is no external refresh address is needed.

Notice for using MB 85227


The MB 85227 is a SIP (Single-In-Line-Package) module which is composed of nine MB 81256 DRAMs housed in plastic LCC, and assembled on the epoxy printed circuit board. Generally the multilayer PCB board has large wiring capacitance. This disadvantage causes relatively noise induction between signal lines and power supply lines (V_{SS} or V_{CC}).


Furthermore, as the MB 85227 is a very high-speed memory, the timing windows to strobe address WE and DIN signals are very short (Approx. 5 ns). Therefore, it is very sensitive even to very sharp noise.

From the above reasons, special care should be taken for use the MB 85227. The following notices are recommended;


DESCRIPTION

- Provide a externally capacitor of approx. a few μF each module, the MB 85227 has the nine decoupling capacitors (0.22 μF on each module 0.22 μF x 9).
- 2. Remove noise, riging, overshoot and undershoot from the address, clocks
- and DQ lines, so that the MB 85227 won't latch wrong signals due to the noise induction between signal lines and between signal and power supply lines.
- 3. Keep enough timing margin and remove critical timing in the board
- design, to avoid the problem mentioned in the above item 2.
- Provide an appropriate dumping if necessary, to avoid excessive overshoot or undershoot on the TTL input waveforms.





PACKAGE DIMENSIONS




The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



PACKAGE DIMENSIONS





1,048,576 × 8 BIT DYNAMIC RANDOM ACCESS MEMORY

MB85230-10 MB85230-12

> May 1988 Edition 1.0

1M x 8 BIT DYNAMIC RANDOM ACCESS MEMORY SIP MODULE

The Fulltsu MB85230 Is a fully decoded, dynamic CMOS random access memory modulew with eight MB81C1000, in 26-pin SOJ packages, and eight .22µF decoupling capacitor under the each memory, mounted on a 30-pin SIP or a 30-pad SIMM module. Organized as 1,048,576 x 8-bit words, the MB85230 PCB module is optimized for those applications requiring high density and large memory storage capability. The operation and electrical characteristics of the MB85230 are the same as the MB81C1000 devices which feature a Fast Page mode operation.

- 1,048,576 x 8 DRAM, 30-pin SIP and SIMM
- Row access time (trac):

100 ns max. 120 ns max. (MB85230-10) (MB85230-12)

Cycle time (tRc):

180 ns min

(MB85230-10)

210 ns max.

Column access time (tcac):

(MB85230-12)

30 ns max.

35 ns max.

(MB85230-10) (MB85230-12)

Fast Page mode cycle time (tpc):

60 ns max.

(MB85230-10)

70 ns max. (MB85230-12) Dual +5V supply, ±10% tolerance

Low power:

Active = 2640 mW max. (MB85230-10) 2200 mW max. (MB85230-12)


Standby = 44 mW max. (CMOS level)


- Refresh:
 - 8<u>.2 m</u>s / 512 refresh cycle
 - "RAS-only", "CAS-before-RAS" and "Hidden" refresh capabilities
- TTL compatible inputs and outputs
- Leaded and Leadless type are available.
- JEDEC standard (30-pin SIP) pin assignment

ABSOLUTE	BALL VIDALINA	DATINGS	(con Nota)
ABSULUIE	IVIAXIIVIUIVI	RATINGS	isee Note:

Rating	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1 to +7	V
Voltage on V _{CC} supply relative to V _{SS}	V _{cc}	-1 to +7	٧
Storage temperature	T _{STG}	-55 to 125	°C
Power dissipation	PD	8.0	w
Short circuit output current	_	50	mA


NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.






This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance







MB85230-10 MB85230-12



CAPACITANCE (TA=25°C, f=1MHz)

8		Va		
Parameter	Symbol	Тур	Max	Unit
Address Input Capacitance	CIN1		56	pF
RAS pin Capacitance	CIN2		47	pF
CAS pin Capacitance	CIN3		49	pF
WE pin Capacitance	CIN4		46	pF
DQ pin Capacitance	CDQ		14	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

Parameter	Symbol	Symbol			Unit	
	Symbol	Min	Тур	Max		
Supply Voltage	Vcc Vss	4.5 0	5.0 0	5.5 0	V V	
Input High Level	VIH	2.4		6.5	V	
input Low Level, all inputs all DQs	VIL1 VIL2	-2.0 -1.0 *1		0.8 0.8	V	
Operating Temperature	TA	0	25	70 *2	V	

Note:

The device will withstand undershoots to the -2.0V level with a maximum pulse width of 20ns at the -1.5V level. Maximum ambient temperature is permissible under certain conditions.



DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol		Value	Unit		
	``	Symbol	Min Typ		Max	Onk	
OPERATING CURRENT*	-10				480		
Average Power Supply Current (RAS, CAS cycling; tRc=min.)	-12	ICC1			400	mA*	
STANDBY CURRENT	TTL				16		
Power Supply Current (RAS = CAS = VIH)	CMOS	loc2			8	mA	
REFRESH CURRENT 1 Average Power Supply Current (CAS=ViH; RAS=min cycling)	-10		. P. C.		440		
	-12	lcc3			360	mA.	
FAST PAGE CURRENT	-10				320		
Average Power Supply Current (RAS=VIL, CAS=min cycling)	-12	loc4			264	mA	
REFRESH CURRENT 2 Average Power Supply Current	-10	lccs			440	mA	
(CAS-before-RAS; trc=min)	-12	1008	a Species		360		
INPUT LEAKAGE CURRENT		liL.	-30		30	μА	
OUTPUT LEAKAGE CURRENT		loL	-10		10	μА	
OUTPUT HIGH LEVEL (IOH=-5MA	()	Vон	2.4			Y	
OUTPUT LOW LEVEL (IOL=4.2m/	A)	Vol			0.4	V	

Note: * Icc is dependent on output loading and cycle rates. Specified values are obtained with the output open.

AC CHARACTERISTICS

(At recommended operating conditions otherwise noted.) Notes 1, 2, 3

Parameter		Symbol	MB85	230-10	MB85230-12		Unit
· · · · · · · · · · · · · · · · · · ·	NOTES		Min.	Max.	Min.	Max.	
Time Between Refresh		tref		8.2		8.2	ms
Random Read/Write Cycle Time	4	trc	180	i	210		ns
Access Time from RAS	5,8	trac	,	100		120	ns
Access Time from CAS	6,8	toac		30		35	ns
Access Time from Column Address	7,8	taa		50		60	ns
Output Data Hold Time		tон	7		7		ns
Output Buffer Turn On Delay Time		ton	5		5		ns
Output Buffer Turn Off Delay Time	9	toff		25		25	ns
Input Transition Time		tτ	3	50	3	50	ns
RAS Precharge Time		trp	70		80		ns
RAS Pulse Width		tras	100	100000	120	100000	ns
RAS Hold Time		trsh	30		35		ns
CAS to RAS Precharge Time		tcrp	0	t	0		ns
RAS to CAS Delay Time	10,11	trcp	25	70	25	85	ns
CAS Pulse Width		tcas	30		35	1.0	ns
CAS Hold Time		tcsH	100		120		ns
Row Address Setup Time		tasa	0		. 0		ns
Row Address Hold Time		trah	15		15		ns
Column Address Setup Time		tasc	0		0		ns
Column Address Setup Time		tcah	15		20		ns
RAS to Column Address Delay Time	12	trad	20	50	20	60	ns
Column Address to RAS Lead Time		TRAL	50		60		ns
Read Command Setup Time	4 1 21	trcs	0		0		ns
Read Command Hold Time Referenced to RAS	13	tarh	0		0		ns
Read Command Hold Time Referenced to CAS	13	trich	0		0		ns
Write Command Setup Time	14.	twcs	0	1.7.5 4 4	0		ns
Write Command Hold Time		twch	15	an and a second	20		ns
WE Pulse Width		twp	15		20		ns
Write Command to RAS Lead Time		trwL	25		30		ns
Write Command to CAS Lead Time		tcw∟	20		25		ns
DIN Setup Time		tos	0		0		ns
DIN Hold Time		t DH	15		20		ns
Fast Page Mode Read/Write Cycle Tir	ne	tPC	60		70		ns
Access Time from CAS Precharge	8,15	tcpa	the first	60		70	ns
Fast Page Mode CAS Precharge Time		tcp	15	100 9000	15		ns



AC CHARACTERISTICS (Continued)

(At recommended operating conditions otherwise noted.) Notes 1, 2, 3

Parameter	Symbol	MB85230-10		MB85230-12		Unit	
NOTES		Min.	Max.	Min.	Max.		
CAS Precharge Time	tcpn	15		15		ns	
RAS Precharge Time to CAS Active Time (Refresh Cycles)	trpc	0		0		ns	
CAS Setup Time for CAS-before- RAS Refresh	tcsn	0		0		ns	
CAS Hold Time for CAS-before- RAS Refresh	tchr	15		20		ns	

NOTES:


- An initial pause (RAS=CAS=VIH) of 200 µs is required after power-up followed by any 8 RAS-only cycles before proper device operation is <u>achieved</u>. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2. AC characteristics assume tT=5ns
- 3. Vi⊩ (min) and Vi∟ (max) are reference levels for measuring timing of input signals. Also, transition times are measured between Vi⊢ (min) and Vi∟ (max).
- 4. The minimum cycle time depends upon the ambient temperature and cooling condition. See Fig. 3 and 4.
- Assumes that tRcD ≤ tRcD (max). If tRcD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRcD exceeds the value shown. Refer to Fig. 5 and 6.
- 6. If tRCD ≥ tRCD (max), tRAD ≥ tRAD (max), and tASC ≥ tAA-tCAS-tT, access time is tCAC.
- 7. If tRAD ≥ tRAD (max), tasc ≥ taa-tcas-tr, access time is taa.
- 8. Measured with a load equivalent to two TTL loads and 100 pF.
- 9. toff is specified that output buffer changes to high impedance state.
- 10. Operation within the tRCD (max) limit insures that tRAC (max) can be met, tRAC (max) is specifies as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAS or tAA.
- 11. tRCD (min) = tRAH (min) +2tT + tASC (min).
- 12. Operation within the trad (max) limit insures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by toac or taa.
- 13. Either tRRH or tRCH must be satisfied for a read cycle.
- 14. twos is specified as a reference point only and must be satisfied for a write cycle.
- 15. tcpa is access time from the selection of a new column address (that is caused by changing CAS from Vil to Vih.). Therefore, if tcp is short, tcac is longer than tcac (max).


Fig. 3 - MB85230 DERATING CURVE (Normal Cycle)


T.B.D.


Fig. 4 - MB85230 DERATING CURVE (Fast Page Mode Cycle)


T.B.D.
























MB85230-10 MB85230-12

DESCRIPTION

Block Analysis:

As shown in Fig. 1 and Fig. 2, the MB85230 is composed of eight MB81C1000, and the memory selection of the each MB81C1000 consists of a 1024-by-1024 cell matrix.

Operational modes of the device are shown in the FUNCTIONAL TRUTH TABLE below.

Address Inputs:

A total of twenty binary input address bits are required to decde any 8-bit of the 8,388,608 storage cells within the MB85230. Ten row address bits are established on the address input pins (Ao to A9) and latched with the Row Address Strobe, RAS. The ten column address bits are established on the address input pins (Ao to A9) and latched with the Column Address Strobe, CAS. All row and column addresses must be stable on or before the falling edge of RAS and CAS, respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after tRAH (min)+ Tr. If tRAD (max), access time is tCAC or tAA whichever occurs later.

Write Enable:

Read or Write mode is selected with the WE inputs. A high on WE selects read cycle and low selects write mode.

Data Input/Output:

1. Data Input:

In write cycle, the 8-bit data is written into the MB85230 during write cycle through each DQ pins. Each input data is strobed and latched by falling edge of CAS, and WE must be brought to V_{IL} before falling edge of CAS, data input strobed by CAS, and setup and hold times are referenced to CAS.

2. Data Output:

The output buffers on each chip are three state TTL compatible with a fan out of 2 TTL loads. Output data has the same porality as input data. The outputs are in high impedance state until \overline{CAS} is brought low. In a read cycle, the output becomes valid within toac or taa whichever occurs later after falling edge of \overline{CAS} . The data output remans valid until \overline{CAS} returns to high.

Read Cycle:

The read cycle is executed by keeping both RAS and CAS=VIL and keeping WE=VIH throughout the cycle. The row and column addresses are latched with RAS and CAS, respectively. The output data is remain valid with CAS=VIL, i.e., if CAS goes VIH, the data becomes invalid with toH. The access time is determined by RAS (tRAC), CAS(tCAC), or Column address input (tAA). If tRCD(RAS to CAS delay time) is greater than the specification, the access time is tCAC. If tRAD is greater than the specification, the access time is tCAC.

Write Cycle:

The write cycle is executed is executed by the same manner as read cycle except for the state of $\overline{\text{WE}}$. The 8-bit data on DQ pins are latched with the falling edge of $\overline{\text{CAS}}$ and written into memory. In addition, during write cycle, tRWL, tcWL, and tRAL must be satisfied the specifications.

Fast Page Mode Read Cycle:

The fast page mode read cycle is executed after normal cycle with holding $\overline{RAS}=VIL$, applying column address and \overline{CAS} , and keeping $\overline{WE}=VIH$. Since the row address during fast page mode cycle is latched by normal cycle, the cycle time is reduced. During this mode, the access time is toac, taa, or topa, whichever occur later. Any of the 1024 bits belonging to each internal row address can be accessed.

Fast Page Mode Write Cycle:

The fast page mode write cycle is executed by the same manner as fast page mode read cycle except for the state of WE. The data on each DQ is latched with the falling edge of CAS and written into the memory. During this write cycle, tcwL must be satisfied. Any of 1024 bits belonging to each internal row address can be accessed.

DESCRIPTION (Continued)

Refresh:

The refresh of DRAM is executed by normal read and write cycle, i.e., the cells on each one row line, A0 through As except for A9, are refreshed by one of two cycles. Each 512 row address must be refreshed every 8.2ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB85230 also has three types of refresh modes, \overline{RAS} -only, \overline{CAS} -before- \overline{RAS} , and Hidden refresh.

1. RAS-only Refresh;

The RAS-only refresh is executed by keeping RAS-VIL and keeping CAS-VIH through the cycle. The row address to be refreshed is latched with the falling edge of RAS. During this refresh, the DQ pins are kept high impedance state.

2. CAS-before-RAS Refresh;

The CAS-before-RAS refresh is executed by bringing CAS=ViL before RAS. By this combination, the MB85230 executes CAS-before-RAS refresh. The row address input is not necessary because it is generated internally.

3. Hidden Refresh;

The hidden refresh is execute dby keeping $\overline{CAS} = V_{\parallel}$ to next cycle during read mode, i.e., the output data at previous cycle is kept during next refresh cycle. Since the \overline{CAS} is kept V_{\parallel} continuously from previous cycle, followed refresh cycle should be \overline{CAS} -before- \overline{RAS} refresh.

FUNCTIONAL TRUTH TABLE

Operation	С	lock Inpu	t	Addres	s Input	Data	Note
Mode	RAS	CAS	WE	Row	Column	I/O	
Standby	VIH	ViH	х	×	×	High-Z	Cells are not refreshed.
Read (Normal)	VIL	VIL	VIH	Valid	Valid	Output Valid	trics ≥ trics (min)
Read (Fast Page)	VIL	VIL	Vн	Valid	Valid	Output Valid	trics ≥ trics (min) Cells are not refreshed.
Write (Normal)	VIL	VIL	VIL	Valid	Valid	Input Valid	twcs ≥ twcs (min)
Write (Fast Page)	VIL	VIL	VIL	Valid	Valid	Input Valid	twcs ≥ twcs (min) Cells are not refreshed.
RAS-only Refresh	VIL	Vн	×	Valid	×	High-Z	
CAS-before- RAS Refresh	VIL	VIL	х	х	×	High-Z	tors ≥ tors (min)
Hidden Refresh	VIL *	VIL	VIH	х	х	Output Valid	Previous data is kept.


Note: X:

Don't Car


*: RAS puts VIH at once.



PACKAGE DIMENSIONS



PACKAGE DIMENSIONS (Continued)



The information contained in this document does not convey any license under the copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily given. The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies, Fujitsu reserves the right to change products or specifications without notice.



1M x 9 DRAM MODULE

MB85235-10 MB85235-12

TS028-B87Z

Dec. 1987

1,048,576 x 9 BIT DYNAMIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85235 is a fully decoded, dynamic CMOS random access memory module with eight MB81C1000, in 26-pin SOJ packages, and nine .22 μ F decoupling capacitors under the each memory, mounted on a 30-pin SIP or a 30-pad SIMM module. Organized as 1,048,576 x 9-bit words, the MB85235 PCB module is optimized for those applications requiring high density and large memory storage capability. The operation and electrical characteristics of the MB85235 are the same as the MB81C1000 devices which feature a Fast Page mode operation.

- 1,048,576 x 9 DRAM, 30-pin SIP and SIMM
- RAS access time (t_{RAC}):

100 ns max. (MB85235-10)

120 ns max. (MB85235-12)

• Cycle time (tRC):

180 ns min. (MB85235-10)

210 ns max. (MB85235-12)

• Column access time (t_{CAC}): 30 ns max. (MB85235-10)

35 ns max. (MB85235-12)

- Fast Page mode cycle time (tpc): 60 ns max. (MB85235-10)
 - 70 ns max. (MB85235-12)
- Dual +5V supply, ±10% tolerance
- · Low power:

Active = 2970 mW max. (MB85235-10) 2475 mW max. (MB85235-12)


Standby = 49.5 mW max. (CMOS level)

- Refresh:
 - 8.2 ms / 512 refresh cycle
 - "RAS-only", "CAS-before-RAS" and "Hidden" refresh capability
- Fast Page Mode Read and Write capability
- · Leaded and Leadless type are available.
- JEDEC standard (30 pin SIP) pin assignment

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V _{IN} ,V _{OUT}	-1 to +7	V
Voltage on V_{CC} supply relative to V_{SS}	V _{cc}	-1 to +7	V
Storage temperature	T _{STG}	-55 to 125	°C
Power dissipation	PD	9.0	W
Short circuit output current		50	mA


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



PIN	ASSIGNMENT	
RAS 2 CAS ₈ 2 Q ₈ 2	0	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





CAPACITANCE ($T_A=25$ °C, f=1MHz)

Parameter	Symbol Symbol	Тур	Max	Unit
Input Capacitance, A ₀ to A ₉	c _{IN1}	-	60	pF
Input Capacitance, RAS	C _{IN2}	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	49	pF
Input Capacitance, CAS	C _{IN3}	-	49	pF
Input Capacitance, WE	C _{IN4}	-	48	pF
Input Capacitance, CAS ₈	c _{IN5}		9	pF
Input Capacitance, D ₈	c _D		7	pF
I/O Capacitance, DQ ₀ to DQ ₇	C _{DQ}		14	pF
Output Capacitance, Q ₈	c _o	- A.	10	pF



RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	C-1-1		Unit		
rarameter	Symbol Symbol	Min	Тур	Max	Unit
Supply Voltage	v _{cc} v _{ss}	4.5 0	5.0 0	5.5 0	V V
Input High Level, all inputs	V _{IH}	2.4		6.5	V
Input Low Level, all inputs all DQs	$v_{\mathtt{IL1}} \\ v_{\mathtt{IL2}}$	-2.0 -1.0*1		0.8	v v
Operating Temperature Range	TA	0	25	70*²	°C

Note: * 1 The device will withstand undershoots to the -2.0V level with a maximum pulse width of 20ns at the -1.5V level.

*2 Maximum ambient temperature is permissible under certain conditions.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter (conditions)		Symbol	Value			Unit	
Tarameter (conditions)	1	Dymbol	Min	Тур	Max	OHIL	
OPERATING CURRENT* Average Power Supply Current	MB85235-10	T		54	540	mA.	
(RAS, CAS cycling; t _{RC} =min.)	MB85235-12	I _{CC1}			450	""	
STANDBY CURRENT Power Supply Current	TTL level	Tana			18	mA	
$(RAS = CAS = V_{IH})$	CMOS level	I _{CC2}			9	ılır.	
REFRESH CURRENT 1	MB85235-10	•			495	mA	
Average Power Supply Current (CAS=V _{IH} , RAS=min cycling)	MB85235-12	I _{CC3}			405		
FAST PAGE MODE CURRENT	MB85235-10	т			360		
Average Power Supply Current (RAS=V _{IL} , CAS=min cycling)	MB85235-12	I _{CC4}			297	mA.	
REFRESH CURRENT 2	MB85235-10	-			495	mA	
Average Power Supply Current (CAS-before-RAS; t _{RC} =min)	MB85235-12	I _{CC5}			405	ша	
INPUT LEAKAGE CURRENT, all inp	I _{IL1}	-30		30	μА		
INPUT LEAKAGE CURRENT, CAS ar	I _{IL2}	-10		10	μА		
OUTPUT LEAKAGE CURRENT	IOL	-10		10	μА		
OUTPUT HIGH LEVEL (IOH=-5mA)	v _{OH}	2.4			V		
OUTPUT LOW LEVEL (I _{OL} =4.2mA)		v _{OL}			0.4	v	

Note: * $I_{\rm CC}$ is dependent on output loading and cycle rates. Specified values are obtained with the output open.



AC CHARACTERISTICS
(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

Parameter	Symbol -	MB85235-10		MB85235-12		Unit
NOTES		Min	Max	Min	Max	OHIL
Time Between Refresh	tREF		8.2		8.2	ms
Random Read/Write Cycle Time	^t RC	180		210		ns
Access Time from RAS 5,8	tRAC	4	100		120	ns
Access Time from CAS 6,8	tCAC		30		35	ns
Access Time from Column	tAA		50		60	ns
Address 7,8						
Output Data Hold Time	tOH	10		10	. H. W. San	ns
Output Buffer Turn On Delay Fime	t _{ON}	5		5		ns
Output Buffer Turn Off Delay Fime 9	tOFF		25		25	ns
Input Transition Time	tT	3	50	3	50	ns
RAS Precharge Time	t _{RP}	70	1	80		ns
RAS Pulse Width	tRAS	100	100000	120	100000	ns
RAS Hold Time	tRSH	30	10000	35	10000	ns
CAS to RAS Precharge Time	tCRP	0		0		ns
RAS to CAS Delay Time 10,11	tRCD	20	70	20	85	ns
CAS Pulse Width	tCAS	30	1 '	35	05	ns
CAS Hold Time	tCSH	100		120		ns
Row Address Setup Time	tASR	0		0	· 247 (e)	ns
Row Address Hold Time	tRAH	15		15	200	ns
Column Address Setup Time	tASC	0		0	Carrie Carlo de S	ns
Column Address Setup Time	tCAH	15		20		ns
RAS to Column Address Delay Time 12	tRAD	20	50	20	60	ns
Column Address to RAS Lead Time	tRAL	50		60		ns
Read Command Setup Time	tRCS	0		0		ns
Read Command Hold Time	tRRH	0		0		ns
Referenced to RAS 13						
Read Command Hold Time Referenced to CAS 13	tRCH	0		0		ns
Write Command Setup Time 14	twcs	0		0	Langua di Langua	ns
Write Command Hold Time	tWCH	15		20		ns
WE Pulse Width	twp	15		20		ns
Write Command to RAS Lead Time	tRWL	25		30		ns
Write Command to CAS Lead Time	tCWL	20		25	K 0 2 1 88	ns
DIN Setup Time	tDS	0		0	No.	ns
DIN Hold Time	tDH	15		20	124	ns
Fast Page Mode Read/Write Cycle Time	tPC	60		70		ns
Access Time from CAS Precharge 8,15	tCPA		60		70	ns
Fast Page Mode CAS Precharge	t _{CP}	15		. 15		ns
CAS Precharge Time	tCPN	15	1 1 7 3 5 80	15	1000000	ns
RAS Precharge Time to CAS	tRPC	0		0		ns
Active Time (Refresh Cycles)		Ť	1			
CAS Setup Time for CAS-before- RAS Refresh	t _{CSR}	0		0		ns
CAS Hold Time for CAS-before- RAS Refresh	tCHR	15		20		ns



AC CHARACTERISTICS (Cont'd)

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

Parameter		Symbol	MB85235-10		MB85235-12		Unit
rarameter	NOTES	Symbol	Min	Max	Min	Max	1 onit
Read-Modify-Write Cycle	Time 16	tRWC	210		245		ns
Fast Page Mode Read-Mod Cycle Time	lify-Write 16	tPRWC	85		100		ns
RAS to WE Delay Time	14,16	tRWD	100		120		ns
CAS to WE Delay Time	14,16	tCWD	30		35		ns
Column Address to WE de	elay Time 14,16	tAWD	50		60		ns

NOTES;

- 1. An initial pause (RAS=CAS/CAS₈=V_{IH}) of 200 µs is required after power-up followed by any 8 RAS-only cycle before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2. AC characteristics assume t_T=5ns
- 3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{II} (max).
- 4. The minimum cycle time depends upon the ambient temperature and cooling condition. See Fig.4.
- 5. Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
- 6. If $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max), and $t_{ASC} \ge t_{AA} t_{CAC} t_T$, access time is t_{CAC} .
- 7. If $t_{RAD} \ge t_{RAD}$ (max), $t_{ASC} \ge t_{AA} t_{CAC} t_{T}$, access time is t_{AA} .
- 8. Measured with a load equivalent to two TTL loads and 100 pF.
- 9. t_{OFF} is specified that output buffer changes to high impedance state.
- 10. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- 11. t_{RCD} (min) = t_{RAH} (min) + $2t_T$ + t_{ASC} (min).
- 12. Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 14. t_{WCS} , t_{RWD} , t_{CWD} , and t_{AWD} are specified as a reference point only. If $t_{WCS} \geq t_{WCS}$ (min), the cycle is early write cycle and the output pins will maintain high impedance(High-Z) state throughout the entire cycle. If $t_{RWD} \geq t_{RWD}$ (min), $t_{CWD} \geq t_{CWD}$ (min), and $t_{AWD} \geq t_{AWD}$ (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the output pins. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear at the output pins, and write operation can be executed by satisfing t_{RWL} , t_{CWL} , and t_{RAL} specifications.
- 15. t_{CPA} is access time from the selection of a new column address (that is caused by changing $\overline{CAS}/\overline{CAS}_8$ from v_{IL} to v_{IH} .). Therefore, if t_{CP} is short, t_{CAC} is longer than t_{CAC} (max).
- 16. For parify bit only.




Fig.3 - DERATING CURVE (Normal Cycle)


T.B.D.


Fig.4 - DERATING CURVE (Fast Page Mode Cycle)

T.B.D.








































DESCRIPTION

Block Analysis:

As shown in Fig. 1 and Fig. 2, the MB85235 is composed of nine MB81C1000, and the memory selection of the each MB81C1000 consists of a 1024-by-1024 cell matrix. Operational modes of the device are shown in the FUNCTIONAL TRUTH TABLE below.

Address Inputs:

A total of twenty binary input address bits are required to decode any 9-bit of the 9,437,184 storage cells within the MB85235. Ten row address bits are established on the address input pins (A0 to A9) and latched with the Row Address Strobe, RAS. The ten column address bits are established on the address input $pins(A_0)$ to A_9) and latched with the Column Address Strobe, CAS/CAS8. All row and column addresses must be stable on or before the falling edge of RAS and CAS/CAS8, respectively. Since the flow through type address latches are used, address information at address pins are automatically latched as column address after t_{RAH} (min)+ t_{T} . If $t_{RAD} \ge t_{RAD}$ (max), access time is tCAC or tAA whichever occurs later.

Write Enable:

Read or Write mode is selected with the WE inputs. A high on WE selects read cycle and low selects write mode.

Data Input/Output:

1. Data Input;

In write cycle, the 9-bit data is written into the MB85235 during write cycle through each DQ and D pin. Each input data is strobed and latched by falling edge of CAS/CAS₈ and WE must be brought to VIL before falling edge of CAS/CAS₈, data input is strobed by CAS/CAS8, and setup and hold times are referenced to CAS/CAS8.

2. Data Output;

The output buffers on each chip are three state TTL compatible with a fan out of 2 TTL loads. Output data has the same porality as input data. The outputs are in high impedance state until $\overline{\text{CAS}}$ and $\overline{\text{CAS}}_8$ are brought low. In a read cycle, the output becomes valid within tRAC from the falling edge of RAS when tRCD(max) is satisfied. In the meanwhile when either t_{RCD} or t_{RAD} , or both, are equal or greater than their maximum value, the output data becomes valid within tcac or tan whichever occurs later after falling edge of CAS/CASg. The data output remains valid until CAS and CAS, return to high.

Read Cycle:

The read cycle is executed by the falling edge of both \overline{RAS} and $\overline{CAS}/\overline{CAS}_8$, and keeping $\overline{ ext{WE}}$ to high throughout the cycle. The row and column addresses are latched with $\overline{ ext{RAS}}$ and CAS/CAS, respectively. The valid data will appear at the DQ and Q pins after determined by $\overline{RAS}(t_{RAC})$, $\overline{CAS}(t_{CAC})$, or Column address input(t_{AA}). If $t_{RCD}(\overline{RAS}$ to \overline{CAS} delay time) is greater than the specification, the access time is t_{CAC} . If t_{RAD} is greater than the specification, the access time is tAA. The output data becomes invalid after $\overline{CAS}/\overline{CAS}_8$ is brought high, with a delay time of t_{OH} , and the DQ and Q pins return to the high impedance with tow.

Write Cycle:

The write cycle is executed by the same manner as read cycle except for the state of $\overline{\text{WE}}$. The 9-bit data on DQ and D pins are latched with the falling edge of $\overline{\text{CAS}}/\overline{\text{CAS}}_8$ and written into memory. In addition, during write cycle, tRWL, tCWL, and tRAL must be satisfied the specifications.



DESCRIPTION (Continued)

Fast Page Mode Read Cycle:

The fast page mode read cycle is executed after normal cycle with holding \overline{RAS} low, applying column address and $\overline{CAS}/\overline{CAS}_8$, and keeping \overline{WE} high. Since the row address during fast page mode cycle is latched by normal cycle, the cycle time is reduced. During this mode, the access time is t_{CAC} , t_{AA} , or t_{CPA} , whichever occur later. Any of the 1024 bits belonging to each internal row address can be accessed.

Fast Page Mode Write Cycle:

The fast page mode write cycle is executed by the same manner as fast page mode read cycle except for the state of $\overline{\text{WE}}$. The data on each DQ and D are latched with the falling edge of $\overline{\text{CAS}/\text{CAS}}_8$ and written into the memory. During this write cycle, t_{CWL} must be satisfied. Any of 1024 bits belonging to each internal row address can be accessed.

Refresh:

The refresh of DRAM is executed by normal read and write cycle, i.e., the cells on each one row line, A_0 through A_8 except for A_9 , are refreshed by one of two cycles. Each 512 row address must be refreshed every 8.2ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-write to the cell. The MB85231 also has three types of refresh modes below.

1. RAS-only Refresh;

The \overline{RAS} -only refresh is executed by keeping \overline{RAS} low, and $\overline{CAS}/\overline{CAS}_8$ remains high through the cycle. The row address to be refreshed is latched with the falling edge of \overline{RAS} . During this refresh, the data pins are kept high impedance state.

2. CAS-before-RAS Refresh;

The CAS-before-RAS refresh is executed by bringing CAS/CAS₈ low before RAS brought low. By this combination, the MB85235 executes CAS-before-RAS refresh. The row address input is not necessary because it is generated internally.

3. Hidden Refresh:

The hidden refresh is executed by keeping $\overline{\text{CAS}}/\overline{\text{CAS}}_8$ low to next cycle during read mode, i.e., the output data at previous cycle is kept during next refresh cycle. Since the $\overline{\text{CAS}}$ and $\overline{\text{CAS}}_8$ are kept low continuously from previous cycle, followed refresh cycle should be $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh.



FUNCTIONAL TRUTH TABLE


Operation	C1	ock Inp	ck Input Address Inp		s Input	Data	Note	
Mode	RAS	CAS(8)	WE	Row	Column	1/0		
Standby	VIH	VIH	X	X	Х	High-Z	Cells are not refreshed.	
Read (Normal)	v_{IL}	VIL	VIH	Valid	Valid	Output Valid	t _{RCS} ≥ t _{RCS} (min)	
Read (Fast Page)	V _{IL}	v _{IL}	VIH	Valid	Valid	Output Valid	$t_{RCS} \ge t_{RCS}$ (min) Cells are not refreshed.	
Write (Normal)	v_{IL}	V _{IL}	V _{IL}	Valid	Valid	Input Valid	t _{WCS} ≥ t _{WCS} (min)	
Write (Fast Page)	VIL	v _{IL}	v _{IL}	Valid	Valid	Input Valid	$t_{WCS} \ge t_{WCS}$ (min) Cells are not refreshed.	
RAS-only Refresh	VIL	VIH	X	Valid	X	High-Z		
CAS-before- RAS Refresh	VIL	v _{IL}	Х	x	X	High-Z	t _{CSR} ≥ t _{CSR} (min)	
Hidden Refresh	v _{IL}	VIL	v _{IH}	х	Х	Output Valid	Previous data is kept.	

Note: X; Either V_{IH} or V_{IL} . *; RAS puts V_{IH} at once.



PACKAGE DIMENSIONS

(Suffix: PJPS)






MB85235-10 MB85235-12

PACKAGE DIMENSIONS

(Suffix: PJPB)





262144×9 BIT DYNAMIC RANDOM ACCESS MEMORY MODULE

MB85240-10 MB85240-12

December 1987

262,144 x 9 BIT CMOS STATIC COLUMN RANDOM ACCESS MEMORY

This Fujitsu MB85240 is a fully decoded, 262,144 words x 9 bits CMOS static column random access memory composed of nine 256k SCRAM chips (MB81C258x9). This module is designed for high speed, high performance applications such as main frame memory, buffer memory, and video memory, and for applications to battery backed-up systems where very low power dissipation and compact layout is required. The electrical characteristics of the MB85240 are quite same as the original MB81C258; each timing requirements are noncritical, and power supply tolerance is very wide. All inputs and outputs are TTL compatible.

- 262,144 x 9 SCRAM MODULE, 30-pin SIP and socket type
- Row Access Time (t_{RAC})

100 ns max. (MB85240-10)

120 ns max. (MB85240-12)

- Random Cycle Time (t_{RC})
 - 200 ns min. (MB85240-10)
- 230 ns min. (MB85240-12)
- Address Access Time (t_{AA})
 - 45 ns max. (MB85240-10)
- 55 ns max. (MB85240-12)

Static Mode Cycle Time (t_{SC})

50 ns min. (MB85240-10) 60 ns min. (MB85240-12)

Low Power Dissipation

2970 mW max. (MB85240-10)

2475 mW max. (MB85240-12)

99 mW max. standby with TTL level input


15 mW max, standby with CMOS level input


- +5V supply, ±10% tolerance
- 32ms/256 refresh cycles capability
- RAS-only, CAS-before-RAS and Hidden refresh capability

ABSOLUTE MAXIMUM RATINGS (See Note)


Rating	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1.0 to +7.0	V
Voltage on V_{CC} supply relative to V_{SS}	V _{cc}	-1.0 to +7.0	٧
Storage temperature	T _{STG}	-55 to 125	°c
Power dissipation	P _D	9.0	w
Short circuit output current	_	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A ₀ to A ₈	C _{IN1}		80	pF
Input Capacitance, RAS	C _{IN2}		88	pF
Input Capacitance, CAS	C _{IN3}		70	pF
Input Capacitance, WE	C _{IN4}		49	pF
Input Capacitance, CAS ₈	C _{IN5}		11	pF
Input Capacitance, D ₈	C _{IN6}		7	pF
I/O Capacitance, DQ ₀ to DQ ₇	C _D α	e e e	15	pF
Output Capacitance, Q ₈	Co		11	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	Vcc	4.5	5.0	5.5	٧.	
Supply Voltage	Vss	0	0	0	٧	
Input High Voltage	V _{IH}	2.4	-	6.5	V	0°C to +70°C*
Input Low Voltage	VIL	-1.0	_	0.8	٧	

Note *: Ambient temperature is dependent on cycle time and cooling conditions.

See the derating curve Fig. 3 for normal cycle, and Fig. 4 for static mode cycle.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Unit
OPERATING/REFRESH CURRENT* Average Power Supply Current	MB85240-10		-	540	mA
(RAS, CAS cycling; t _{RC} = min)	MB85240-12	l _{CC1}		450	, IIIA
STANDBY CURRENT Standby Power Supply Current	TTL Level			18	mA
(RAS, CAS = V _{IH})	CMOS Level	l _{CC2}		2.7	IIIA
STATIC MODE OPERATING CURRENT* Average Power Supply Current	MB85240-10			360	mA
$(\overline{RAS} = \overline{CAS} = V_{IL}, \overline{WE} \text{ or Address} = \text{cycling};$ $t_{SC} = \text{min})$	MB85240-12	l _{CC3}		315	mA
CAS-BEFORE-RAS REFRESH CURRENT* Average Power Supply Current	MB85240-10			495	mA
(RAS cycling, CAS-before-RAS refresh; t _{RC} = min)	MB85240-12		-	405	
INPUT LEAKAGE CURRENT, ALL INPUTS $(V_{IN} = 0V \text{ to } 5.5V, V_{CC} = 5V, V_{SS} = 0V, \text{ all other}$	innuts not under	I _{I(L)1} (CAS ₈ , D ₈)	-10	10	μΑ
test = 0V)	mpa to riot and a	I _{I(L)2} (Others)	-30	30	, ,
OUTPUT LEAKAGE CURRENT Each output is high impedance (Data is disable, V _{OUT} = 0V to 5.5V)		I _{O(L)}	-10	10	μΑ
OUTPUT LEVELS Output High Voltage (I _{OH} = -5 mA) Output Low Voltage (I _{OL} = 4.2 mA)		V _{OH} V _{OL}	2.4	0.4	V

Note 1): I_{CC} is dependent on the output loading and cycle time. Output pins are open.

AC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted.) Note 1,2

Parameter NOTE	Symbol	MB85240-10		MB85240-12		Unit	
Parameter NOTE	Symbol	Min	Max	Min	Max		
Time between Refresh	t _{REF}	_	32	-	32	ms	
Random Read/Write Cycle Time	t _{RC}	200	-	230		ns	
Read-Modify-Write Cycle Time	t _{RWC}	245	. ,	285	_	ns	
Access Time from RAS 3 5	tRAC	-	100	-	120	ns	
Access Time from CAS	t _{CAC}		25		30	ns	
Output Buffer Turn Off Delay Time	t _{OFF}	0	25	0	25	ns	
Transition Time	tτ	3	50	3	50	ns	
Column Address Access Time 4 5	t _{AA}	_	45		55	ns	
Output Hold Time from Column Address Change	t _{AOH}	5	_	5		ns	
Access Time from WE Precharge	t _{WPA}		25	-	30	ns	
Access Time Relative to Last Write 6 15	t _{ALW}	- 1	90		110	ns	
Write latched Output Hold Time 15	t _{wo} н	0	7 1 -	0	-37	ns	
RAS Precharge Time	t _{RP}	90	_	100		ns	
RAS Pulse Width	t _{RAS}	65	100000	75	100000	ns	
RAS Hold Time	t _{RSH}	25	- -	30		ns	
CAS Pulse Width (Read)	t _{CAS}	25	100000	30	100000	ns	
CAS Pulse Width (Write)	t _{CAS}	15	100000	20	100000	ns	
CAS Hold Time (Read)	t _{CSH}	100	<u>-</u>	120		ns	
CAS Hold Time (Write)	t _{CSH}	80	_	95	<u> </u>	ns	
RAS to CAS Delay Time	t _{RCD}	25	75	25	90	ns	
CAS to RAS Set Up Time	t _{CRS}	20		25		ns	
Row Address Set Up Time	t _{ASR}	0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	15	-	15		ns	
Column Address Set Up Time	t _{ASC}	0		0		ns	
Column Address Hold Time	t _{CAH}	20		25	7 3 3 4 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ns	
RAS to Column Address Delay Time 8 9	t _{RAD}	20	55	20	65	ns	
Column Address Hold Time Reference to RAS	t _{AR}	100		120		ns	
Write Address Hold Time Referenced to RAS	t _{AWR}	80		90	_	ns	

AC CHARACTERISTICS (Cont'd) (Recommended operating conditions unless otherwise noted.) Note 1, 2

D	0	МВ85	240-10	мв85	240-12	Unit	
Parameter NOTE	Symbol	Min	Max	Min	Max	Unit	
Read Address to RAS Lead Time	t _{RAL}	45	_	55	_	ns	
Column Address Hold Time Referenced to RAS Rising Time	t _{AHR}	15	-	15	_	ns	
Last Write to Column Address Delay Time 11 12 15	t _{LWAD}	25	45	30	55	ns	
Column Address Hold Time Referenced to Last Write	t _{AHLW}	90	_	110	_	ns	
Read Command Set Up Time Referenced to CAS	t _{RCS}	0	. –	0	_	ns	
Read Command Hold Time Referenced to RAS	t _{RRH}	10	_	10	-	ns	
Read Command Hold Time Referenced to CAS	t _{RCH}	0	_	0	-	ns	
WE Pulse Width	t _{WP}	15	_	20	_	ns	
WE Inactive Time	t _{WI}	15	_	20	_	ns	
Write Command Hold Time	twcH	15	_	20	-	ns	
Write Command to RAS Lead Time 15	t _{RWL}	25	_	30	_	ns	
Write Command to CAS Lead Time 15	t _{CWL}	25	_	30		ns	
RAS to WE Delay Time 14 15	t _{RWD}	100	_	120	_	ns	
CAS to WE Delay Time 15	tcwp	25		30	_	ns	
Column Address to WE Delay Time	t _{AWD}	45	_	55	_	ns	
RAS to Second Write Delay Time	t _{RSWD}	105	_	125	_	ns	
Write Command Hold Time Referenced to RAS	twcn	80	_	95	_	ns	
Write Set Up Time for Output Disable 14	t _{ws}	0	_	0	-	ns	
Write Hold Time for Output Disable	twH	0	-	0		ns	
D _{IN} Set Up Time	t _{DS}	0	-	0	-	ns	
D _{IN} Hold Time	t _{DH}	20	_	25	-	ns	
D _{IN} Hold Time Reference to RAS	t _{DHR}	80	_	90	_	ns	
Refresh Set Up Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCS}	20	_	25	_	ns	

AC CHARACTERISTICS (Cont'd)


(Recommended operating conditions unless otherwise noted.) Note 1, 2

	0	мв85	MB85240-10		MB85240-12	
Parameter NOTES	Symbol	Min	Max	Min	Max	Unit
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)	^t FCH	20		25		ns
CAS Precharge Time (CAS-before-RAS cycle)	t _{CPR}	20		25	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	ns
RAS Precharge Time to CAS Active Time (Refresh cycles)	t _{RPC}	20		20	- - -	ns
Static Mode Read/Write Cycle Time	t _{sc}	50	_	60		ns
Static Mode Read-Modify-Write Cycle Time 15	t _{SRWC}	95	_	115	_	ns
Static Mode CAS Precharge Time	t _{CP}	15		20	-	ns


NOTES:

- An Initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2 AC characteristics assume $t_T = 5$ ns, $V_{IN} = 0$ V to 3V, $V_{IH} = 2.4$ V, $V_{IL} = 0.8$ V, $V_{OH} = 2.4$ V, and $V_{OL} = 0.4$ V.
- Assumes that $t_{RAD} \le t_{RAD}$ (max). If t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RAD} exceeds the value shown.
- 4 Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- Measured with a load equivalent to 2 TTL loads and
- Assumes that t_{LWAD} ≤ t_{LWAD} (max). If t_{LWAD} is greater than the maximum recommended value shown in this table, t_{ALW} will be increased by the amount that t_{LWAD} exceeds the value shown.
- 7 Write Cycle Only.


- Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled by
- $9 t_{RAS} (min) = t_{RAH} (min) + t_{T} (t_{T} = 5ns)$
- 10 t_{AHR} is specified to latch column address by the rising edge of RAS.
- Operation within the t_{LWAD} (max) limit insures that t_{ALW} (max) can be met. t_{LWAD} (max) is specified as a reference point only; if t_{LWAD} is greater than the specified t_{LWAD} (max) limit, then access time is controlled by t_{AA}.
- $\mathbf{12} t_{LWAD} (min) = t_{AHW} (min) + t_T (t_T = 5ns)$
- Either tare or tach must be satisfied for a read cycle.
- 12 t_{WS} , t_{WH} , and t_{RWD} are specified as a reference point only. If $t_{WS} \geq t_{WS}$ (min) and $t_{WH} \geq t_{WH}$ (min), the data output pin will remain High-Z state throughout entire cycle. It $t_{RWD} \geq t_{RWD}$ (min). The data output will contain data read from the selected cell.
- 15 Parity bit only.




*; If $t_{RAD} \ge t_{RAD}$ (max), access time is t_{AA}




^{*;} If $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min), D_{OUT} is high-Z.




*; Invalid Data




*; Invalid Data.





*; If $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min), D_{OUT} is high-Z.






*; Only for parity bit.







FUNCTIONAL TRUTH TABLE

RAS	CAS and CAS ₈	WE	DQ_0 to DQ_7 , D_8 and Q_8	Function
H	H	Don't Care	High-Z	Standby
L	L	H	Valid Data Out ¹⁾	Ready cycle
	L	L	Valid Data In ²⁾	Write cycle
	<u>L</u> 3)	Don't Care	High-Z	CAS-before RAS Refresh cycle
L	H	Don't Care	High-Z	RAS-only Refresh cycle
L	H (CAS) L (CAS 8)	H → L ⁴⁾	High-Z (DQ ₀ to DQ ₇) Valid Data In (D ₈) Valid Data Out (Q ₈)	RAS-only Refresh cycle (Except for Pairyt bit) Read-Write/Read-Modify-Write (Parity bit)

Notes: 1): DQ Pins are output mode.

2): DQ pins are input mode.

3): $t_{FCS} \ge t_{FCS}$ (min)

4): $t_{CWD} \ge t_{CWD}$ (min)



DESCRIPTION

Address Inputs:

A total of eighteen binary input address bits are required to decode any one of the 262,144 storage cells within each MB81C258. Nine row address bits are established on the address input pins (Ao to As) and latched with the Row Address Strobe (RAS). The nine column address bits are established on the address input pins $(A_0 \text{ to } A_8)$ after the Row Address Hold Time (tRAH) has been satisfied. In read cycle, the column address are not latched by the Column Address Strobe (CAS), so the column address must be stable until the output becomes valid. In write cycle, the column address are latched by the later falling edge of CAS or WE.

Write Enable:

Read or Write cycle is selected with the \overline{WE} inputs. A high on \overline{WE} selects read cycle and low selects write cycle. The write operation is asserted on the later falling edge of \overline{CAS} or \overline{WE} (Both \overline{CAS} and \overline{WE} are low). The time period of the write operation is determined by internal circuit, thus next write operation will be inhibited during the write operation.

Data Input:

Data is written into the MB85240 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of \overline{CAS} or \overline{WE} .

Data Output:

Each output buffer is three state TTL compatible with a fan out of two standard TTL loads. Data out has the same porality as data in. Each output is in high impedance state until CAS is brought low. In a read cycle, the access time is determined by the following conditions:

- t_{RAC} from the falling edge of RAS.
 t_{AA} from the column address inputs.
- 3. t_{CAC} from the falling edge of \overline{CAS} . When both t_{RCD} and t_{RAD} satisfy their maximum limits, $t_{RAC} = t_{RCD} + t_{CAC}$ or $t_{RAC} = t_{RAD} + t_{AA}$.

Data outputs remain valid while the column address inputs are kept constant. However, when CAS goes high, the output returns to high impedance state.

Static Mode:

The static mode operation allows continuous read, write, or read-modify-write cycle within a row by applying new column address. In the static mode, CAS can be kept low throughout static mode operation. The following four cycles are allowed in the static mode.

- 1. Static mode read cycle;
 - In a static mode read cycle, the access time is $t_{\rm RAC}$ from the falling edge of $\overline{\rm RAS}$ or $t_{\rm AA}$ from the column address input. The data remains valid for a time $t_{\rm AOH}$ after the column address is changed.
- 2. Static mode write cycle;
 - In a static mode write cycle, the data is written into the cell triggered by the later falling edge of CAS or WE. If both t_{WS} and t_{WH} are greater than their minimum limits, the data output pin is kept high impedance state through the static mode write cycle.
- Static mode read-modify-write cycle; In the static mode read-modify-write cycle, WE goes low after t_{AWD} from the column address inputs and t_{CWD} from the falling edge of CAS. The data and column address inputs are strobed and latched by the falling edge a of WE.
- 4. Static mode mixed cycle;

In the static mode, read, write, and read-modify-write cycles can be mixed in any order.

In the next read cycle of static mode write cycle or read-modify-write cycle, the access time is determined by the following conditions.

- t_{ALW} from the later falling edge of CAS or WE at previous write cycle.
- t_{AA} from the column address inputs.
 t_{WPA} from the rising edge of WE at the read cycle.
- t_{CAC} from the falling edge of CAS.

Refresh:

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row addresses (A₀ to A₇) at least every 32ms.

The MB85240 offers the following three types of refresh.

RAS-only refresh;

The RAS-only refresh avoids any output during refresh because each output buffer is high impedance state

- due to $\overline{\text{CAS}}$ high. Strobing of each 256 row address (A₀ to A₇) with $\overline{\text{RAS}}$ will cause all bits in each row to be refreshed. During $\overline{\text{RAS}}$ -only refresh cycle, either V_{IH} or V_{IL} is permitted to A₈.
- 2. CAS-before-RAS refresh:

CAS-before-RAS refreshing available on the MB85240 offers an alternate refresh method. If CAS is held low for the specified period (t_{FCS}) before RAS goes low, on chip refresh control clock generator and the internal refresh address counter are enabled, and an internal refresh operation, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh.

3. Hidden refresh:

A hidden refresh cycle will be executed while maintaining latest valid output datas at the DQ pins by extending the CAS low time. For the MB85240, a hidden refresh cycle is CAS-before-RAS refresh. The internal refresh address counter provides the refresh address, as in a normal CAS-before-RAS refresh cycle.

Notice for using MB8520


The MB85240 is a SIP (Single-In-Line-Package) module which is composed of nine MB81C258 DRAMs housed in plastic LCC, and assembled on the epoxy printed circuit board. Generally the multilayer PCB board has large wiring capacitance. This disadvantage causes relatively noise induction between signal lines and power supply lines (V_{SS} or V_{CC}).


Furthermore, as the MB85240 is a very high-speed memory, the timing windows to strobe address WE and D_{IN} signals are very short (Approx. 10ns). Therefore, it is very sensitive even to very sharp noise.


From the above reasons, special care should be taken for use the MB85240. The following notices are recommended;

DESCRIPTION

- Provide a externally capacitor of approx. a few μF each module, the MB85240 has the nine decoupling capacitors (0.22 μF on each SCRAM 0.22 μF x 9).
- 2. Remove noise, riging, overshoot and undershoot from the address, clocks
- and DQ lines, so that the MB85240 won't latch wrong signals due to the noise induction between signal lines and between signal and power supply lines.
- 3. Keep enough timing margin and remove critical timing in the board
- design, to avoid the problem mentioned in the above item 2.
- Provide an appropriate dumping if necessary, to avoid excessive overshoot or undershoot on the TTL input waveforms.











PACKAGE DIMENSIONS





PACKAGE DIMENSIONS



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefullychecked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



16K x 16 CMOS SRAM MODULE

MB85402-30 MB85402-40

> TS255-B88Y Nov. 1988

CMOS 16,384 Words x 16-Bit STATIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85402 is a fully decoded, CMOS Static random access memory module comprised of four MB81C75 devices mounted on a 36-pin ceramic board. Organized as four 16K x 4 devices, the MB85402 is optimized for those applications requiring high speed, high performance, low power and high density. A separate output enable function provides maximum control for those systems where bus contention may be a problem.

• Organized as 16,384 x 16-bit Words

• Memory : MB81C75, 4 pcs

• Access Time : 30 ns max (MB85402-30) 40 ns max (MB85402-40)

• Low Power Dissipation

Standby: 220 mW max (CMOS level) 440 mW max (TTL level)


Active: 1760 mW max


- Single +5V Power Supply, ±10% Tolerance
- · Automatic Power Down
- TTL Compatible Input/Output Pins
- 3-State Output
- 36-Pin 100 MIL Ceramic DIP/SIP

ABSOLUTE MAXIMUM RATING (See NOTE.)

Rating	Symbol	Value	Unit
Supply Voltage	v _{CC}	-0.5 to +7.0	v
Input Voltage	v _{IN}	-3.5 to +7.0	v
Output Voltage	v _{out}	-0.5 to +7.0	v
Short Circuit Output Current	IOUT	±20	mA
Power Dissipation	PD	4.0	W
Temperature under Bias	TBIAS	-10 to +85	°C
Storage Temperature	TSTG	-65 to +150	°C


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.







CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Тур	Max	Unit
Input1Capacitance (V _{IN} =0V)	CIN		50	pF
I/O Capacitance (V _{I/O} =OV)	c _{I/0}		15	pF

FUNCTIONAL TRUTH TABLE

MODE	ADDRESS	<u>CS</u>	WE	ŌĒ	1/0	POWER
STANDBY	DON'T CARE	v _{IH}	DON'T CARE	DON'T CARE	HIGH-Z	STANDBY
READ	VALID	v_{IL}	v _{IH}	VIL	D _{OUT}	ACTIVE
OUTPUT DESABLE	VALID	VIL	v _{IH}	v _{IH}	HIGH-Z	ACTIVE
WRITE	VALID	$v_{ ext{IL}}$	VIL	DON'T CARE	D _{IN}	ACTIVE

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	C		Value			
rarameter	Symbol	Min	Тур	Max	Unit	
Supply Voltage	v _{cc}	4.5	5.0	5.5	v	
Supply Voltage	GND		0		v	
Operating Temperature Range	TA	0	25	70	°C	



DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter (conditions)		C1		Unit		
		Symbol	Min	Тур	Max	Unit
INPUT LEAKAGE CURRENT ($v_{\rm IN}$ =0V to $v_{\rm CC}$)		$\mathbf{I_{LI}}$	-40		40	μΑ
OUTPUT LEAKAGE CURRENT (CS=V _{IH} , V _{OUT} =0V to V _{CC})		ILO	-10		10	μΑ
STANDBY POWER SUPPLY CURRENT	CMOS level	I _{SB1}			40	mA
STANDBI FOWER SOFFET CORRENT	TTL level	I _{SB2}			80	mA
ACTIVE POWER SUPPLY CURRENT ($\overline{\text{CS}} = \text{V}_{\text{IL}}$, $\text{I}_{\text{OUT}} = \text{OmA}$, $\text{V}_{\text{IN}} = \text{OV}$ or V	⁷ cc)	I _{CC1}			240	mA
OPERATING POWER SUPPLY CURRENT (IOUT=OmA, tcYCLE=Min.)		I _{CC2}			320	mA
INPUT HIGH LEVEL		VIH	2.2		6.0	v
INPUT LOW LEVEL*1		VIL	-0.5		0.8	v
OUTPUT HIGH LEVEL (IOH=-4mA)		v _{OH}	2.4			v
OUTPUT LOW LEVEL (IOL=8mA)		v _{ol}			0.4	V

Note: *1 -2.0V level with a maximum pulse width of 20ns.

Fig. 2 - AC TEST CONDITIONS

• Input Pulse Levels

: 0V to 3.0V


• Input Rise and Fall Times

: 5ns (Transient between 0.8V and 2.2V)

• Timing Reference Levels

: 1.5V (Input and Output)

• Output Load :



	R1		$\mathtt{C}_{\mathbf{L}}$
Load I	480Ω	255Ω	30pF
Load II	480Ω	255Ω	5pF




AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) READ CYCLE ${\bf *^1}$

Parameter	Symbol 1	Symbol MB85402-30		MB85402-40		Unit
rarameter	Symbol	Min	Max	Min	Max	Onit
Read Cycle Time	tRC	30		40		ns
Address Access Time *2	tAA		30	1.5	40	ns
CS Access Time *3	t _{ACS}		30		40	ns
OE Access Time *3	^t OE		13		15	ns
Output Hold from Address Change	t _{OH}	5		- 5		ns
Output Hold from CS	tOHC	3		3		ns
CS to Output Low-Z *4*5	tCLS	5		5		ns
OE to Output Low-Z *4*5	tOLZ	0		0		ns
CS to Output High-Z *4*5	tCHZ		13		15	ns
OE to Output High-Z *4*5	tOHZ		13		15	ns
Power Up from CS	tPU	0		0		ns
Power Down from CS	$t_{ m PD}$		25		30	ns

READ CYCLE TIMING DIAGRAM *1



- Note: *1 WE is high for Read cycle.
 - *2 Device is continuously selected, $\overline{CS}=V_{IL}$, $\overline{OE}=V_{IL}$.
 - *3 Address valid prior to or coincident with CS transition low.
 - *4 Transition is measured at the point of ±500mV from steady state voltage.
 - *5 This parameter is specified with Load II in Fig. 2.




AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) WRITE CYCLE \star^1

Parameter	Combal	MB85402-30		MB85402-40		Unit
rarameter	Symbol	Min	Max	Min	Max	OHIL
Write Cycle Time *2	twc	30		40		ns
Address Valid to End of Write	tAW	25		35		ns
CS to End of Write	tcw	25		35		ns
Data Valid to End of Write	tDW	13		17		ns
Data Hold Time	tDH	2		2		ns
Write Pulse Width	tWP	25		35		ns
Address Setup Time	tAS	0		0	2 T 4 L	ns
Write Recovery Time	twR	2	i kanasi	2		ns
Output High-Z from WE *3*4	tWHZ		13		15	ns
Output Low-Z from WE *3*4	tWLZ		25		35	ns

WRITE CYCLE TIMING DIAGRAM




- Note: *1 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - *2 All write cycle are determined from last address transition to the first address transition of the next address.
 - ${\rm *3}$ Transition is measured at the point of ${\rm \pm500mV}$ from steady state voltage.
 - *4 This parameter is specified with Load II in Fig. 2.



AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.)

WRITE CYCLE TIMING DIAGRAM




- Note: *1 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - *2 All write cycle are determined from last address transition to the first address transition of the next address.



PACKAGE DIMENSIONS

(Suffix: CVCT)





256K x 8 CMOS SRAM MODULE

MB85403A-40 MB85403A-50

> TS261-A88Y Nov. 1988

CMOS 262,144 Words x 8-Bit STATIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85403A is a fully decoded, CMOS static random access memory module consists of eight MB81C81A devices mounted on a 44-pin ceramic board. Organized as eight 256K x 1 devices, the MB85403 is optimized for those applications requiring high speed, high performance, large memory storage, and high density.

• Organized as 262,144 x 8-bit Words

• Memory : MB81C81A, 8 pcs

• Access Time: 40 ns max (MB85403A-40) 50 ns max (MB85403A-50)

• Low Power Dissipation

Standby: 660 mW max (CMOS level)

1320 mW max (TTL level)

Active : 5280 mW max

• Single +5V Power Supply, ±10% Tolerance

• Automatic Power Down

• Dual Chip Select (x8 or x4 organization)

• TTL Compatible Input/Output Pins

• 3-State Output

• 44-Pin 100 MIL Ceramic Twin SIP (TSIP)

ABSOLUTE MAXIMUM RATING (See NOTE.)

Rating	Symbol	Value	Unit
Supply Voltage	v _{cc}	-0.5 to +7.0	V.
Input Voltage	V _{IN}	-3.5 to +7.0	v
Output Voltage	v _{out}	-0.5 to +7.0	v
Short Circuit Output Current	I _{OUT}	±20	mA
Power Dissipation	PD	8.0	W
Temperature under Bias	TBIAS	-10 to +85	°C
Storage Temperature	TSTG	-65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PRELIDATARY


CERAMIC PACKAGE MTP-44C-C02

PIN ASSIGNMENT TOP VIEW

GND	1 [144	VCC
DOUT0	2 [43	DOUT7
DINO	3 [42	DIN7
A16	4 [41	AO
A17	5 🛚	40	A1
A13	6 🗆	39	A2 -
GND	7 [38	A3
DOUT1	8 🖺	37	DOUT6
DIN1	9 🛚	36	DIN6
A12	10 🗆	35	A4
A11	110	34	A7
NC	12	33	/WE
NC /CSA	12 C	33	/WE
	1	1 1	•
/CSA	13 🗆	32	/CSB
/CSA DOUT2	13 🗆 14 🗆	32 31	/CSB DOUT5
/CSA DOUT2 DIN2	13 C 14 C 15 C	32 31 30	/CSB DOUTS DINS
/CSA DOUT2 DIN2 A14	13 [14 [15 [16 [32 31 30 29	/CSB DOUTS DINS GND
/CSA DOUT2 DIN2 A14 A15	13 [14 [15 [16 [17 [32 31 30 29 28	/CSB DOUTS DINS GND A6
/CSA DOUT2 DIN2 A14 A15 A10	13 [14 [15 [16 [17 [18 [32 31 30 29 28 27	/CSB DOUTS DINS GND A6 A5
/CSA DOUT2 DIN2 A14 A15 A10	13 [14 [15 [16 [17 [18 [19 [32 31 30 29 28 27 26	/CSB DOUTS DINS GND A6 A5 A8
/CSA DOUT2 DIN2 A14 A15 A10 A9	13 14 15 16 17 18 19 20 20 1	32 31 30 29 28 27 26 25	/CSB DOUTS DINS GND A6 A5 A8 DOUT4

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.







CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (except $\overline{\text{CS}}_{A}$, $\overline{\text{CS}}_{B}$)	c _{IN}		100	pF
Input Capacitance $(\overline{CS}_A + \overline{CS}_B)$	CCS		120	pF
Output Capacitance	c _{our}		20	pF

FUNCTIONAL TRUTH TABLE

MODE	ADDRESS	<u>cs</u> ₄	<u>cs</u> B	WE	INPUT	OUTPUT	POWER
STANDBY	DON'T CARE	v _{IH}	VIH	DON'T CARE	HIGH-Z	HIGH-Z	STANDBY
WRITE	VALID	VIL	VIL	VIL	D _{IN}	HIGH-Z	ACTIVE
READ	VALID	VIL	VIL	v _{IH}	HIGH-Z	D _{OUT}	ACTIVE

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	C1 - 1		Unit			
rarameter	Symbol	Min	Тур	Max	Unit	
Supply Voltage	v _{CC}	4.5	5.0	5.5	V	
Supply Voltage	GND		0		V	
Operating Temperature Range	TA	0	25	70	°C	



DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter (conditions)		G1 - 1		Unit		
		Symbol	Min Typ		Max	Unit
INPUT LEAKAGE CURRENT (v_{IN} =0 v to v_{CC})		ILI	-80		80	μΑ
OUTPUT LEAKAGE CURRENT (CS=V _{IH} , V _{OUT} =0V to V _{CC})		I _{LO}	-50		50	μΑ
CTANDDY DOUGD CURRY CURRENT	CMOS level	I _{SB1}			120	mA
STANDBY POWER SUPPLY CURRENT	TTL level	I _{SB2}			240	mA
ACTIVE POWER SUPPLY CURRENT	MB85403A-40	ICC			960	mA
(CS=V _{IL} , I _{OUT} =OmA)	MB85403A-50				800) WA
PEAK POWER ON SUPPLY CURRENT ($\overline{\text{CS}}$ =Lower of V_{CC} , or V_{IH})		I _{PO}			240	mA
Input High Level		v _{IH}	2.2		6.0	V
Input Low Level *1		VIL	-0.5	V	0.8	v
OUTPUT HIGH LEVEL (IOH=-4mA)		v _{OH}	2.4			v
OUTPUT LOW LEVEL (I _{OL} =16mA)		V _{OL}			0.4	v

Note: $*^1$ -3.0V min. for pulse width less than 20ns.

Fig. 3 - AC TEST CONDITIONS

• Input Pulse Levels

: 0.6V to 2.4V


• Input Rise and Fall Times

: 5ns

• Timing Reference Levels

: V_{IL}/V_{OL}=0.8V, V_{IH}/V_{OH}=2.2V

• Output Load :



	$\mathtt{R}_{\mathbf{L}}$	$\mathtt{c_L}$
Load I	100Ω	30pF
Load II	100Ω	5pF




AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) READ CYCLE \ast^1

Parameter	Symbol	MB85403A-40		MB85403A-50		Unit
rarameter	Symbol	Min	Max	Min	Max	Onit
Read Cycle Time *2	tRC	40	-	50		ns
Address Access Time	tAA		40		50	ns
CS Access Time *3	tACS		40		50	ns
Output Hold from Address Change	tOH	5		5		ns
CS to Output Low-Z *4*5	t_{LZ}	5		5		ns
CS to Output High-Z *4*5	t _{HZ}	0	25	0	30	ns
Power Up from CS	tPU	0		0		ns
Power Down from CS	t _{PD}		40		50	ns

READ CYCLE TIMING DIAGRAM *1



Note: *1 WE is high during Read cycle.

*2 Device is continuously selected, CS=VIL.

- *3 Address valid prior to or coincident with CS transition low.
- *4 Transition is measured at the point of ±500mV from steady state voltage.

*5 This parameter is specified with Load II in Fig. 3.




AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) WRITE CYCLE \ast^1

Parameter	Symbol	MB85403A-40		MB85403A-50		TI 4 +
		Min	Max	Min	Max	Unit
Write Cycle Time *2	twc	40		50	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ns
Address Valid to End of Write	tAW	35		45		ns
CS to End of Write	tCW	35		45		ns
Data Valid to End of Write	t _{DW}	25		30		ns
Data Hold Time	tDH	0	· · · · · · · · · · · · · · · · · · ·	0		ns
Write Pulse Width	tWP	25		30		ns
Address Setup Time	tAS1	5		5		ns
	tAS2	0	1 1 1 1	0		ns
Write Recovery Time	twR	5		5		ns
Output High-Z from WE *3*4	twz	0	25	0	30	ns
Output Low-Z from WE *3*4	toz	0		0		ns

WRITE CYCLE TIMING DIAGRAM




- Note: *1 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - *2 All write cycle are determined from last address transition to the first address transition of the next address.
 - *3 Transition is measured at the point of $\pm 500 \text{mV}$ from steady state voltage.
 - *4 This parameter is specified with Load II in Fig. 3.



AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.)

WRITE CYCLE TIMING DIAGRAM




Note: *1 $\overline{\text{CS}}$ or $\overline{\text{WE}}$ must be high during address transitions.

*2 All write cycle are determined from last address transition to the first address transition of the next address.



PACKAGE DIMENSIONS

(Suffix: CVCT)





64K x 8 CMOS SRAM MODULE

MB85410-30 MB85410-40

> TS250-B88Y Nov. 1988

CMOS 65,536 Words x 8-Bit HIGH SPEED STATIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85410 is a fully decoded, CMOS static random access memory module consists of eight MB81C71A devices mounted on a 60-pin plastic board. Organized as eight 64K x 1 devices, the MB85410 is optimized for those applications requiring high speed, high performance, large memory storage, and high density.

• Organized as 65,536 x 8-bit Words

• Memory : MB81C71A, 8 pcs

• Access Time : 30 ns max (MB85410-30) 40 ns max (MB85410-40)

• Low Power Dissipation

Standby: 440 mW max (CMOS level) 880 mW max (TTL level)


Active: 3200 mW max

- Single +5V Power Supply, ±10% Tolerance
- Automatic Power Down
- Dual Chip Select (x8 or x4 organization)
- TTL Compatible Input/Output Pins
- 3-State Output
- Decoupling Capacitor : .22µF, 8 pcs
- 60-Pin Plastic(FR-4) ZIP

ABSOLUTE MAXIMUM RATING (See NOTE.)

Rating	Symbol	Value	Unit
Supply Voltage	v _{CC}	-0.5 to +7.0	v
Input Voltage	v _{IN}	-3.5 to +7.0	v
Output Voltage	v _{out}	-0.5 to +7.0	v
Short Circuit Output Current	IOUT	±50	mA
Power Dissipation	PD	8.0	W
Temperature under Bias	TBIAS	-10 to +85	°c
Storage Temperature	TSTG	-45 to +125	°c


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



PIN ASSIGNMENT TOP VIEW								
PDO (GND) NC VCC DO QO AO A2 A4 A6 VSS D2 Q2 WE NC CS1	2 4 6 0 0 0 0 0 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0	D1 D3 D5 D7 D9 D11 D13 D15 D17 D19 D21 D21 D25 D27	VSS PD1(OPEN) NC D1 Q1 NC A1 A3 A5 A7 D3 Q3 VCC NC					
NC VCC D4 Q4 A8 A10 A12 A14 NC D6 Q6 NC VSS	3240 360 380 420 440 460 480 5540 5560 560	0 31 0 33 0 35 0 37 0 39 0 49 0 43 0 45 0 47 0 49 0 55 0 57 0 59	CS2 NC NC D5 Q5 VSS A9 A11 A13 A15 D7 VCC NC					

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.







MB85410-30 MB85410-40

CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, ADDRESS and $\overline{\mathtt{WE}}$	c _{IN1}		80	pF
Input Capacitance, $\overline{ ext{CS}}_1$ and $\overline{ ext{CS}}_2$	c _{IN2}		40	pF
Input Capacitance, D _{IN}	c _{IN3}		10	pF
Output Capacitance, D _{OUT}	C _{OUT}		10	pF

FUNCTIONAL TRUTH TABLE

MODE	ADDRESS	₹S ₁	CS ₂	WE	INPUT	OUTPUT	POWER
STANDBY	DON'T CARE	VIH	v _{IH}	DON'T CARE	HIGH-Z	HIGH-Z	STANDBY
WRITE	VALID	VIL	VIL	$v_{ ext{IL}}$	D _{IN}	HIGH-Z	ACTIVE
READ	VALID	VIL	VIL	v _{IH}	HIGH-Z	D _{OUT}	ACTIVE

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol		Unit		
rarameter	Symbol	Min	Тур	Max	OHIL
Supply Voltage	v _{CC}	4.5	5.0	5.5	V
Supply Voltage	GND		0		v
Operating Temperature Range	TA	О	25	70	°C



DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

D				Value		77
Parameter (conditions)		Symbol	Min	Тур	Max	Unit
INPUT LEAKAGE CURRENT ($v_{\rm IN}$ =0V to $v_{\rm CC}$)		ILI	-80		80	μΑ
OUTPUT LEAKAGE CURRENT (CS=V _{IH} , V _{OUT} =0V to V _{CC})		I _{LO}	-10		10	μΑ
STANDBY POWER SUPPLY CURRENT	CMOS level	I _{SB1}			80 10 80 160 640 240 6.0 0.8	mA
STANDER FOWER SOFFEE CORRENT	TTL level	I _{SB2}				mA
ACTIVE POWER SUPPLY CURRENT (CS=V _{IL} , I _{OUT} =0mA)		I _{CC}			640	mA
$\begin{array}{c} \text{PEAK POWER ON SUPPLY CURRENT} \\ (\overline{\text{CS}}\text{=Lower of V}_{\text{CC}}, \text{ or V}_{\text{IH}}) \end{array}$		I _{PO}			240	mA
Input High Level		v _{IH}	2.2		6.0	v
Input Low Level *1		v_{IL}	-0.5		0.8	v
OUTPUT HIGH LEVEL (IOH=-4mA)		v _{OH}	2.4			v
OUTPUT LOW LEVEL (I _{OL} =16mA)		v _{OL}	William I		0.4	v

Note: *1 -2.0V min. for pulse width less than 20ns.

Fig. 3 - AC TEST CONDITIONS

• Input Pulse Levels


: 0.6V to 2.4V

• Input Rise and Fall Times

: 5ns (Transient between 0.8V and 2.2V)

• Timing Reference Levels : 1.5V (Input and Output)

• Output Load :



 CL

 Load I
 30pF

 Load II
 5pF

(Including Scope and Jig Capacitance)




AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) $\ensuremath{\mathsf{READ}}$ CYCLE

Parameter	Symbol -	MB854	10-30	MB854	10-40	Unit
Tatameter	J Symbo i	Min	Max	Min	Max	
Read Cycle Time *1	tRC	30		40		ns
Address Access Time	tAA		30		40	ns
CS Access Time *2	tACS		30		40	ns
Output Hold from Address Change	^t OH ∣	5		5		ns
CS to Output Low-Z *3*4	tLZ	5		5		ns
CS to Output High-Z *3*4	tHZ	0	10	0	15	ns
Power Up from CS	tpu	0		0		ns
Power Down from CS	tpD		20		30	ns

READ CYCLE TIMING DIAGRAM



- Note: *1 Device is continuously selected, $\overline{\text{CS}} = \text{V}_{\text{IL}}$.
 - *2 Address valid prior to or coincident with CS transition low.
 - *3 Transition is measured at the point of ±500mV from steady state voltage.
 - *4 This parameter is specified with Load II in Fig. 3.




AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) WRITE CYCLE \ast^1

Parameter	C1	MB85410-30		MB85410-40		Unit
rarameter	Symbol	Min	Max	Min	Max	OHIL
Write Cycle Time *2	twc	30		40		ns
Address Valid to End of Write	tAW	25		35	1 1 1 1 1 1 1 1 1	ns
CS to End of Write	tcw	25		35		ns
Data Hold Time	tDH	2		2	.,	ns
Write Pulse Width	t _{WP}	20		30		ns
Data Valid to End of Write	t _{DW}	15		20		ns
Address Cotus Time	t _{AS1}	0		0	2004/4000	ns
Address Setup Time	t _{AS2}	0		0	Max	ns
Write Recovery Time	twR	2		2		ns
Output High-Z from WE *3*4	twz	0	10	0	15	ns
Output Low-Z from WE *3*4	tow	0	100	0		ns

WRITE CYCLE TIMING DIAGRAM




- Note: *1 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - *2 All write cycle are determined from last address transition to the first address transition of the next address.
 - *3 Transition is measured at the point of ±500mV from steady state voltage.
 - *4 This parameter is specified with Load II in Fig. 3.



AC CHARACTERISTICS (Continued)


(At recommended operating conditions unless otherwise noted.)

WRITE CYCLE TIMING DIAGRAM





(Suffix: PJPZ)





16K x 32 CMOS SRAM MODULE

MB85414-30 MB85414-40

> TS260-A88Y Nov. 1988

CMOS 16,384 Words x 32-Bit HIGH SPEED STATIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85414 is a fully decoded, CMOS static random access memory module consists of nine MB81C75A devices mounted on a 64-pin plastic board. Organized as eight 16K x 4 devices, the MB85414 is optimized for those applications requiring high speed, high performance, wide word width, and high density.

• Organized as 16,384 x 32-bit Words

• Optional organization as 32,768 x 16-bit

• Memory: MB81C75A, 8 pcs

• Access Time : 30 ns max (MB85414-30)

40 ns max (MB85414-40)

• Low Power Dissipation

Standby: 440 mW max (CMOS level) 880 mW max (TTL level) Active : 3520 mW max

- Single +5V Power Supply, ±10% Tolerance
- · Automatic Power Down
- TTL Compatible Input/Output Pins
- 3-State Output
- Decoupling Capacitor : .22µF, 8 pcs
- 64-Pin Plastic(FR-4) ZIP

ABSOLUTE MAXIMUM RATING (See NOTE.)

Rating	Symbol	Value	Unit
Supply Voltage	v _{cc}	-0.5 to +7.0	v
Input Voltage	v _{IN}	-3.5 to +7.0	V
Output Voltage	v _{OUT}	-0.5 to +7.0	V
Short Circuit Output Current	I _{OUT}	±50	mA
Power Dissipation	PD	8.0	W
Temperature under Bias	TBIAS	-10 to +85	°C
Storage Temperature	TSTG	-45 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


PRELIMINARY

PLASTIC PACKAGE MZP-64P-P01

PIN	PIN ASSIGNMENT TOP VIEW									
PDO (GND) DQ0 DQ1 DQ2 DQ3 VCC A6 A10 A3 DQ8 DQ9 DQ10 DQ11 WE NC CS1	2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D 1 D 3 D 7 D 9 D 11 D 13 D 15 D 17 D 19 D 21 D 23 D 25 D 27 D 27	VSS PD1 (OPEN) DQ4 DQ5 DQ6 DQ7 A7 A5 A11 DQ12 DQ13 DQ14 DQ15 VSS NC CS2							
CS3 NC VSS DQ16 DQ17 DQ18 A1 A9 A0 A12 DQ24 DQ25 DQ26 DQ27 VSS	34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	9 33 9 35 9 37 9 39 9 44 9 45 9 47 9 51 9 55 9 55 9 61 9 63	CS4 NC OE DQ20 DQ21 DQ21 DQ22 DQ23 A2 A4 A13 VCC A8 DQ28 DQ28 DQ29 DQ30 DQ31							

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.







CAPACITANCE (T_A=25°C, f=1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, ADDRESS	C _{IN1}		80	pF
Input Capacitance, $\overline{\text{CS}}$	C _{IN2}	·	30	pF
Input Capacitance, $\overline{ ext{WE}}$ and $\overline{ ext{OE}}$	C _{IN3}		80	pF
Input Capacitance, I/O	c _{I/O}		12	pF

FUNCTIONAL TRUTH TABLE

MODE	ADDRESS	CS	WE	ŌĒ	I/0	POWER
STANDBY	X	v _{IH}	х	X	нісн-z	STANDBY
OUTPUT DISABLE	VALID	v_{IL}	v _{IH}	v_{IH}	HIGH-Z	ACTIVE
WRITE	VALID	v_{IL}	v_{IL}	х	HIGH-Z	ACTIVE
READ	VALID	VIL	VIH	v _{IL}	D _{OUT}	ACTIVE

X can be either V_{IH} or V_{IL} .

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	G1		Value			
rarameter	Symbol Symbol	Min	Тур	Max	Unit	
Supply Voltage	v _{CC}	4.5	5.0	5.5	v	
Supply Voltage	GND		0		v	
Operating Temperature Range	TA	0	25	70	°C	



DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

D		C1-1		Unit		
Parameter (conditions)		Symbol	Min	Тур	Max	Unit
INPUT LEAKAGE CURRENT (v_{IN} =0V to v_{CC})		ILI	-80		80	μА
OUTPUT LEAKAGE CURRENT (CS=V _{IH} , V _{OUT} =0V to V _{CC})		ILO	-10		10	μΑ
STANDBY POWER SUPPLY CURRENT	CMOS level	I _{SB1}			80	mA
STANDET FOWER SUFFET CORRENT	TTL level	I _{SB2}			80 160 480	mA
ACTIVE POWER SUPPLY CURRENT (CS=V _{IL} , I _{OUT} =0mA)		I _{CC1}			480	mA
OPERATING SUPPLY CURRENT (Cycle=Min., I _{OUT} =OmA)		I _{CC2}			640	mA
Input High Level		VIH	2.2		6.0	v
Input Low Level *1		VIL	-0.5		0.8	v
OUTPUT HIGH LEVEL (IOH=-4mA)		v _{OH}	2.4			v
OUTPUT LOW LEVEL (I _{OL} =8mA)		v _{OL}			0.4	v

Note: *1 -2.0V min. for pulse width less than 20ns.

Fig. 3 - AC TEST CONDITIONS


• Input Pulse Levels

: 0V to 3V

• Input Rise and Fall Times • Timing Reference Levels : 5ns (Transient between 0.8V and 2.2V)

: 1.5V (Input and Output)

• Output Load :



(Including Scope and Jig Capacitance)

	$c_{\mathbf{L}}$
Load I	30pF
Load II	5pF




AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) READ CYCLE $\,$

Parameter	Symbo1	MB854	14-30	MB854	14-40 Max 40 40 20	Unit
rarameter	Syllibor	Min	Max	Min	Max	7 01116
Read Cycle Time *1	tRC	30		40		ns
Address Access Time	^t AA		30		40	ns
CS Access Time *2	^t ACS		30		40	ns
OE Access Time *2	₹0E		15		20	ns
Output Hold from Address Change	LOH	5		5		ns.
Output Hold from Output Disable	tOHC	3		3		ns
CS to Output Low-Z *3*4	tCLZ	5		5		ns.
OE to Output Low-Z *3*4	tOLZ.	0		0		ns
CS to Output High-Z *3*4	^t CHZ		10		15	ns
OE to Output High-Z *3*4	COHZ		10		15	ns
Power Up from CS	tpu	0	1.	0		ns
Power Down from CS	tPD		20		30	ns

READ CYCLE TIMING DIAGRAM



- Note: *1 Device is continuously selected, $\overline{\text{CS}}=\text{V}_{\text{IL}}$.
 - *2 Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.
 - *3 Transition is measured at the point of ±500mV from steady state voltage.
 - *4 This parameter is specified with Load II in Fig. 3.




AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) WRITE CYCLE *1

		MB85414-30		MB85414-40		
Parameter	Symbol	Min	Max	Min	Max	Unit
Write Cycle Time *2	twc	30		40		ns
Address Valid to End of Write	tAW	25		35		ns
CS to End of Write	tcw	25		35	3 2 N 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2	ns
Data Hold Time	t _{DH}	2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2	Rose de la	ns
Write Pulse Width	tWP	20		30	No.	ns
Data Valid to End of Write	t _{DW}	15		20	100000000000000000000000000000000000000	ns
Address Setup Time	tAS	0		0	A Jan juri san	ns
Write Recovery Time	twR	2	1 7 2 7 7	2		ns
Output High-Z from WE *3*4	tWHZ		10		15	ns
Output Low-Z from WE *3*4	tWLZ	0	20	0	30	ns

WRITE CYCLE TIMING DIAGRAM




- If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high Note: *1 impedance state.
 - All write cycle are determined from last address transition to the first address transition of the next address.
 - Transition is measured at the point of ±500mV from steady state voltage.
 - *4 This parameter is specified with Load II in Fig. 3.



AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.)


WRITE CYCLE TIMING DIAGRAM





PACKAGE DIMENSIONS

(Suffix: PJPZ)





256K x 8 CMOS SRAM MODULE

MB85420-40 MB85420-50

> TS251-B88Y Nov. 1988

CMOS 262,144 Words x 8-Bit HIGH SPEED STATIC RANDOM ACCESS MEMORY MODULE

The Fujitsu MB85420 is a fully decoded, CMOS static random access memory module consists of eight MB81C81A devices mounted on a 60-pin plastic board.

Organized as eight 256K x 1 devices, the MB85420 is optimized for those applications requiring high speed, high performance, large memory storage, and high density.

• Organized as 262,144 x 8-bit Words

• Memory: MB81C81A, 8 pcs

• Access Time : 40 ns max (MB85420-40) 50 ns max (MB85420-50)

• Low Power Dissipation

Standby: 660 mW max (CMOS level)

1320 mW max (TTL level)

Active: 5280 mW max (MB85420-40)

4400 mW max (MB85420-50)

• Single +5V Power Supply, ±10% Tolerance

• Automatic Power Down

• Dual Chip Select (x8 or x4 organization)

• TTL Compatible Input/Output Pins

• 3-State Output

• Decoupling Capacitor : .22µF, 8pcs


• 60-Pin Plastic(FR-4) ZIP

• Upgrade version of MB85410

ABSOLUTE MAXIMUM RATING (See NOTE.)

Rating	Symbol	Value	Unit
Supply Voltage	v _{cc}	-0.5 to +7.0	V
Input Voltage	v _{IN}	-3.5 to +7.0	v
Output Voltage	v _{out}	-0.5 to +7.0	V
Short Circuit Output Current	IOUT	±20	mA
Power Dissipation	PD	8.0	W
Temperature under Bias	TBIAS	-10 to +85	°C
Storage Temperature	T _{STG}	-45 to +125	°C


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



PIN ASSIGNMENT TOP VIEW									
PDO (OPEN) NC VCC DO QO A A A VS S D2 Q2 WE A CS1	20 40 80 100 120 140 160 220 240 260 280	01 03 05 07 09 011 013 017 017 019 021 023 027	VSS PD1(GND) NC D1 Q1 NC A A A C C C C C C C C C C C C C C C						
NC NC VCC D4 Q4 A A A A NC D6 Q6 NC NC VSS	3200000 340000000 44000000 44600000 5560000000000	D 31 D 33 D 35 D 37 D 39 D 41 D 43 D 47 D 49 D 51 D 53 D 55 D 57	CS2 NC NC D5 Q5 VSS A A A D7 Q7 VCC NC						

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.







CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, ADDRESS and $\overline{\mathtt{WE}}$	c _{IN1}		70	pF
Input Capacitance, $\overline{\text{CS}}_1$ and $\overline{\text{CS}}_2$	c _{IN2}		45	pF
Input Capacitance, D _{IN}	C _{IN3}		9	pF
Output Capacitance, DOUT	COUT		12	pF

FUNCTIONAL TRUTH TABLE

MODE	ADDRESS	₹S ₁	₹S ₂	WE	INPUT	OUTPUT	POWER
STANDBY	DON'T CARE	v _{IH}	VIH	DON'T CARE	HIGH-Z	HIGH-Z	STANDBY
WRITE	VALID	V _{IL}	VIL	v_{IL}	D _{IN}	HIGH-Z	ACTIVE
READ	VALID	VIL	VIL	v _{IH}	HIGH-Z	D _{OUT}	ACTIVE

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	C1	-		Unit	
ralameter	Symbol Symbol	Min	Тур	Max	Onit
Supply Voltage	v _{CC}	4.5	5.0	5.5	v
Supply Voltage	GND		0		v
Operating Temperature Range	TA	0	25	70	°C



DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter (conditions) INPUT LEAKAGE CURRENT (VIN=0V to VCC)			Unit			
		Min	Тур	Max	Unit	
		-80		80	μΑ	
	I _{LO}	-50		50	μΑ	
CMOS level	I _{SB1}			120	mA	
TTL level	I _{SB2}			240	mA	
MB85420-40	T			960	mA	
MB85420-50	+CC			800	mA	
	I _{PO}			240	mA	
	v _{IH}	2.2		6.0	v	
	VIL	-0.5		0.8	v	
	v _{OH}	2.4			v	
	v _{OL}			0.4	v	
	TTL level MB85420-40	CMOS 1evel I _{SB1} TTL 1evel I _{SB2} MB85420-40 MB85420-50 IPO VIH VIL VOH	I _{LI} -80 I _{LO} -50 CMOS level I _{SB1} TTL level I _{SB2} MB85420-40 MB85420-50 I _{PO} V _{IH} 2.2 V _{IL} -0.5 V _{OH} 2.4	I _{LI} -80 I _{LO} -50 CMOS level I _{SB1} TTL level I _{SB2} MB85420-40 MB85420-50 I _{PO} V _{IH} 2.2 V _{IL} -0.5 V _{OH} 2.4	Symbol Min Typ Max I _{LI} -80 80 80 I _{LO} -50 50 CMOS level I _{SB1} 120 120 TTL level I _{SB2} 240 960 MB85420-40 I _{CC} 800 I _{PO} 240 V _{IH} 2.2 6.0 0.8 V _{OH} 2.4	

Note: $*^1$ -3.0V min. for pulse width less than 20ns.

Fig. 3 - AC TEST CONDITIONS

• Input Pulse Levels

: 0.6V to 2.4V


• Input Rise and Fall Times

: 5ns

• Timing Reference Levels

: $V_{IL}/V_{OL}=0.8V$, $V_{IH}/V_{OH}=2.2V$

• Output Load :



	$\mathtt{R}_{\mathbf{L}}$	$c_{\mathtt{L}}$
Load I	100Ω	30pF
Load II	100Ω	5pF




AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) READ CYCLE

Parameter	Symbo1	MB85420-40		MB85420-50		Unit
	J Symbol F	Min	Max	Min	Max	7 01110
Read Cycle Time *1	· t _{RC}	40		50		ns
Address Access Time	t _{AA}		40		50	ns
CS Access Time *2	TACS		40		50	ns
Output Hold from Address Change	[₹] OH	5		5		ns
CS to Output Low-Z *3*4	LZ	5		5		ns
CS to Output High-Z *3*4	^t HZ	0	20	0	25	ns
Power Up from CS	EPU	0	1	0		ns
Power Down from CS	tpD		40		50	ns

READ CYCLE TIMING DIAGRAM



- Note: *1 Device is continuously selected, $\overline{\text{CS}}=V_{\text{IL}}$.
 - Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.
 - Transition is measured at the point of ±500mV from steady state voltage.
 - This parameter is specified with Load II in Fig. 3.




AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) WRITE CYCLE $\mathbf{*}^1$

Parameter		MB85420-40		MB85420-50			
rarameter	Symbo1	Min	Max	Min	Max	Unit	
Write Cycle Time *2	twc	40		50		ns	
Address Valid to End of Write	tAW	35		45		ns	
CS to End of Write	tcw	35	Again Lead	45		ns	
Data Valid to End of Write	tDW	20		25		ns	
Data Hold Time	tDH	0		0		ns	
Write Pulse Width	tWP	30		35		ns	
Address Cotus Time	tAS1	5		5		ns	
Address Setup Time	t _{AS2}	. 0		0		ns	
Write Recovery Time	twR	5		5		ns	
Output High-Z from WE *3*4	twz	0	20	0	25	ns	
Output Low-Z from WE *3*4	tow	0		0	1	ns	

WRITE CYCLE TIMING DIAGRAM




- Note: *1 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - *2 All write cycle are determined from last address transition to the first address transition of the next address.
 - ${\tt *3}$ Transition is measured at the point of ${\tt \pm500mV}$ from steady state voltage.
 - *4 This parameter is specified with Load II in Fig. 3.



AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.)


WRITE CYCLE TIMING DIAGRAM





PACKAGE DIMENSIONS

(Suffix: PJPZ)



High-Speed CMOS SRAMs

- /				· · · · · · · · · · · · · · · · · · ·	
Page	Device	Maximum Access Time(ns)	Capacity	Package Options	Sealing Method
5-3	MB81C67-35 MB81C67-45 MB81C67-55	35 45 55	16384 bits (16384w x 1b)	20-pin Ceramic DIP 20-pad Ceramic LCC 20-pin Plastic DIP	CERDIP Frit Glass Plastic
5–15	MB81C68A-25 MB81C68A-30 MB81C68A-35	25 30 35	16384 bits (4096w x 4b)	20-pin Ceramic DIP 20-pin Plastic DIP 20-pin Plastic ZIP	CERDIP Plastic Plastic
5–27	MB81C69A-25 MB81C69A-30 MB81C69A-35	35 45 55	16384 bits (4096w x 4b)	20-pin Ceramic DIP 20-pin Plastic DIP	CERDIP Plastic
5–39	MB81C71-45 MB81C71-55	45 55	65536 bits (65536w x 1b)	22-pin Ceramic DIP 22-pad Ceramic LCC 22-pin Plastic DIP	Metal Metal Plastic
5-49	MB81C71A-25 MB81C71A-35	25 35	65536 blts (65536w x 1b)	22-pin Plastic DIP 24-pad Plastic LCC	Plastic Plastic
5-61	MB81C74-25 MB81C74-35	25 35	65536 bits (16384w x 4b)	22-pin Plastic DIP 22-pad Ceramic LCC	Plastic Metal
5–71	MB81C75-25 MB81C75-35	25 35	65536 bits (16384w x 4b)	24-pin Plastic DIP 24-pad Plastic LCC	Plastic Plastic
5-83	MB81C78A-35 MB81C78A-45	35 45	65536 bits (8192w x 8b)	28-pin Plastic DIP 28-pin Plastic FPT 32-pad Ceramic LCC	Plastic Plastic Metal
5-97	MB81C79A-35 MB81C79A-45	35 45	73728 bits (8192w x 9b)	28-pin Plastic DIP 28-pin Plastic FPT 32-pad Ceramic LCC	Plastic Plastic Metal
5–111	MB82B79-15 MB82B79-20	15 20	73728 bits (8192w x 9b)	32-pin Plastic DIP 32-pin Plastic FPT	Plastic Plastic
5–121	MB81C81A-35 MB81C81A-45	35 45	262144 bits (262144w x 1b)	24-pin Plastic DIP 24-pin Ceramic DIP 24-pad Ceramic LCC 24-pad Plastic LCC	Plastic Metal Metal Plastic
5-133	MB81C84A-35 MB81C84A-45	35 45	262144 bits (65536w x 4b)	24-pin Plastic DIP 24-pad Plastic LCC	Plastic Plastic
5–141	MB81C86-55 MB81C86-70	55 70	262144 bits (65536w x 4b)	28-pin Ceramic DIP 32-pad Ceramic LCC	Metal Metal
5–149	MB8289-25 MB8289-35	25 35	262144 bits (32768w x 9b)	32-pin Plastic DIP 32-pin Plastic FPT	Plastic Plastic



CMOS 16384-BIT STATIC RANDOM ACCESS MEMORY

MB 81C67-35 MB 81C67-45 MB 81C67-55

> March 1986 Edition 2.0

16,384 WORDS x1 BIT HIGH SPEED CMOS STATIC RANDOM ACCESS MEMORY

The Fujitsu MB 81C67 is 16,384 words x 1 bit static random access memory fabricated with a CMOS silicon gate process. All pins are TTL compatible and a single 5 volts power supply is required.

For ease of use, chip select (\overline{CS}) permits the selection of an individual package when outputs are OR-tied, and automatically power down the MB 81C67. All devices offer the advantages of low power dissipation, low cost, and high performance.

• Organization: 16,384 words x 1 bit

Static operation: No clocks or refresh required

• Fast access time: 35 ns max. (MB 81C67-35)

45 ns max. (MB 81C67-45)


55 ns max. (MB 81C67-55)


- Single +5 V supply, ±10% tolerance
- Separate data input and output
- TTL compatible inputs and output
 Three-state output with OR-tie capability
- Chip select for simplified memory expansion, automatic power down
- All inputs and output have protection against static charge
- Standard 20-pin DIP package (Suffix: CZ, Suffix: P)
- Standard 20-pad Leadless Chip Carrier (Suffix: TV)
- Pin compatible with Fujitsu MB 8167A

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating		Symbol	Value	Unit
Supply Voltage		V _{cc}	-0.5 to +7.0	V
Input Voltage on any pin with respect to GND		V _{IN} -3.5 to +7.0		V
Output Voltage on any pin with respect to GND		V _{out}	-0.5 to +7.0	V
Output Current		l _{out}	±50	mA
Power Dissipation		P_D	1.2	W
Temperature under Bias		T _{BIAS}	-10 to +85	°C :
Storage	Ceramic	T _{STG}	-65 to +150	°C
Temperature	Plastic	STG	-45 to +125	, C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (V _{IN} = 0 V)	C _{IN}		5	pF
CS Capacitance (V _{CS} = 0 V)	C ∑ s		7	pF
Output Capacitance (V _{OUT} = 0 V)	C _{OUT}		8	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Input Low Voltage	V _{IL}	-3.0*		0.8	V
Input High Voltage	V _{IH}	2.2		6.0	٧
Ambient Temperature	TA	0		70	°C


^{*-3.0}V Min. for pulse width less than 20ns. (V_{IL} Min = -1.0 V at DC level)

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
Input Leakage Current	V _{IN} = 0 V to V _{CC}	ILI	-2.0		2.0	μΑ
Output Leakage Current	$\overline{CS} = V_{IH},$ $V_{OUT} = 0 \text{ V to } V_{CC}$	I _{LO}	-2.0		2.0	μΑ
Active Supply Current	$\overline{CS} = V_{IL}, I_{OUT} = 0 \text{ mA}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$	I _{CC1}		25	40	mA
Operating Supply Current	$\overline{CS} = V_{1L}$, $I_{OUT} = 0$ mA Cycle = Min, $C_L = 0$ pF	I _{CC2}		35	60	mA
Standby Supply Current	$ \overline{\text{CS}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V} $ $ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or } $ $ \text{V}_{\text{IN}} \leq 0.2 \text{ V} $	I _{SB1}		2	15	mA
Standby Supply Current	CS = V _{IH}	I _{SB2}		15	25	mA
Output Low Voltage	I _{OL} = 16 mA	V _{OL}			0.4	V
Output High Voltage	I _{OH} = -4 mA	V _{OH}	2.4			V






AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	MB 81C67-35		MB 81C67-45		MB 81C67-55		11
		Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time *2	t _{RC}	35		45		55		ns
Address Access Time*3	t _{AA}		35		45		55	ns
Chip Select Access Time *4	t _{ACS}		35		45		55	ns
Output Hold from Address Change	t _{OH}	5		5.	100	5		ns
Chip Selection to Output in Low-Z*5	t _{LZ}	5		5		5		ns
Chip Deselection to Output in High-Z*5	t _{HZ}	0	25	0	25	0	30	ns
Chip Selection to Power Up	t _{PU}	0		0		0		ns
Chip Deselection to Power Down	t _{PD}		30		40		50	ns

Note: *1 WE is high for Read cycle.

- *2 All Read cycle are determined from the last address transition to the first address transition of the next address.
- *3 Device is continuously selected, \$\overline{CS}\$ = V_{IL}.
 *4 Address valid prior to or coincident with \$\overline{CS}\$ transition low.
- *5 Transition is measured at the point of ±500mV from steady state voltage.




Note: *1 WE is high for Read cycle.

- *2 All Read cycle are determined from the last address transition to the first address transition of the next address.
- *3 Device is continuously selected, $\overline{CS} = V_{IL}$.
- *4 Address valid prior to or coincident with CS transition low.
- *5 Transition is measured at the point of ±500mV from steady state voltage.



WRITE CYCLE*1*2

Parameter	Symbol	MB 81C67-35		MB 81C67-45		MB 81C67-55		
		Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time*3	t _{WC}	35	4	45		55		ns
Chip Selection to End of Write	t _{CW}	30		35		50		ns
Address Valid to End of Write	t _{AW}	30	and the second	35		50		ns
Address Setup Time	t _{AS}	0	Sand Jarry Kar	0	,/{}t!	0		ns
Write Pulse Width	t _{WP}	20	Page 1	25		30		ns
Data Valid to End of Write	t _{DW}	20		20		25		ns
Write Recovery Time	t _{WR}	0		0		0		ns
Data Hold Time	t _{DH}	0	and discountings	0		0		ns
Write Enable to Output in High-Z*4	t _{wz}	0	25	0	25	0	30	ns
Output Active from End of Write*4	tow	0	25	0	25	0	30	ns




Note: *1 \overline{CS} or \overline{WE} must be high during address transition.

*2 If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in high impedance state.

*3 All Write cycle are determined from the last address transition to the first address transition of next address.

*4 Transition is measured at the point of ±500mV from steady state voltage.



Note: *1 \overline{CS} or \overline{WE} must be high during address transistion.
*2 If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in high impedance state.

*3 All Write cycle are determined from the last address transistion to the first address transition of next address.


*4 Transition is measured at the point of ±500mV from steady state voltage.


MB 81C67-35 **FUJITSU MB 81C67-45** MB 81C67-55

TYPICAL CHARACTERISTICS CURVES

Fig. 3 - NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE tAA, NORMALIZED ACCESS TIME T_A = 25°C 1.1 1.0 0.9

0.8 5.0 5.5 VCC, SUPPLY VOLTAGE (V)








Fig. 7 - NORMALIZED POWER SUPPLY CURRENT vs. SUPPLY VOLTAGE





Fig. 8 - NORMALIZED POWER SUPPLY CURRENT vs. SUPPLY VOLTAGE



LAA, NORMALIZED ACCESS TIME

1.1

0.9

8.0

Fig. 9 - NORMALIZED POWER SUPPLY CURRENT




Fig. 11 — NORMALIZED POWER SUPPLY CURRENT vs. AMBIENT TEMPERATURE




Fig. 13 — OUTPUT VOLTAGE vs. OUTPUT CURRENT




Fig. 10-NORMALIZED POWER SUPPLY CURRENT vs. AMBIENT TEMPERATURE




Fig. 12 — OUTPUT VOLTAGE vs. OUTPUT CURRENT




Fig. 14 - NORMALIZED POWER SUPPLY CURRENT vs. FREQUENCY




Fig. 16 - NORMALIZED ACCESS TIME
vs. LOAD CAPACITANCE

SSENTIAL


TA = 25°C


VCC = 4.5V

TO TA = 25°C


VCC = 4.5V

TO TA = 25°C









Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.



CMOS 16384-BIT STATIC RANDOM ACCESS MEMORY

MB81C68A-25 MB81C68A-30 MB81C68A-35

> January 1988 Edition 2.0

4K x 4 (16,384-BIT) STATIC RANDOM ACCESS MEMORY WITH SUPER HIGH SPEED AND AUTOMATIC POWER DOWN

The Fujitsu MB 81C68A is 4096 words x 4 bits static random access memory fabricated with a CMOS silicon gate process. The memory utilizes asynchronous circuitry and all pins are TTL compatible and a single 5 volts power supply is required.

A separate chip select (\overline{CS}) pin simplifies multipackage systems design. It permits the selection of an individual package when outputs are OR-tied, and furthermore on selecting a single package by \overline{CS} , the other deselected packages automatically power down.

All devices offer the advantages of low power dissipation, low cost, and high performance.

- Organization: 4096 words x 4 bits
- Static operation: No clocks or timing strobe required
- Fast access time: t_{AA} = t_{ACS} = 25 ns max. (MB 81C68A-25)

 $t_{AA} = t_{ACS} = 30 \text{ ns max.} (MB 81C68A-30)$

 $t_{AA} = t_{ACS} = 35 \text{ ns max.}$ (MB 81C68A-35)

Low power consumption: 385 mW max. (Active)


138 mW max. (Standby, TTL level)


- 83 mW max. (Standby, CMOS level)
- Single +5V supply ±10% tolerance
 TTL compatible inputs and outputs
- There exists and outputs
- Three-state outputs with OR-tie capability
- Chip select for simplified memory expansion, automatic power down
- All inputs and outputs have protection against static charge
- Standard 20-pin DIP (Suffix -P(plastic)/Suffix: -Z(cerdip))
- Standard 20-pad LCC (Suffix: -TV)
- Standard 20-pin ZIP (Suffix: -PSZ)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating		Symbol	Value	Unit
Supply Voltage		V _{cc}	-0.5 to +7	V
Input Voltage on Any Pin with respect to GND		V _{IN}	-3.5 to +7	V
Output Voltage on Any I/O Pin with respect to GND		V _{OUT}	-0.5 to +7	V
Output current		I _{OUT}	±20	mA
Power dissipation		PD	1.0	w
Temperature under Bias		T _{BIAS}	-10 to +85	°C
Storage Temperature	CERAMIC	т	-65 to +150	°c
	PLASTIC	T _{STG}	-45 to +125	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (V _{IN} = 0 V)	C _{IN}		5	pF
CS Capacitance (V _{CS} = 0 V)	C _{CS}		6	pF
I/O Capacitance (V _{I/O} = 0 V)	C _{I/O}		7	pF

MB81C68A-25 MB81C68A-35

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)


Parameter	Symbol	Min	Тур	Max	[.] Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	٧
Input Low Voltage	VIL	-2.0*		0.8	V
Input High Voltage	V _{IH}	2.2		6.0	٧
Ambient Temperature	TA	0		70	°c

Note: * -2.0V Min. for pulse width less than 20 ns. (V_{IL} Min = -0.5V at DC level)

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
Input Leakage Current	V _{IN} = 0 V to V _{CC}	l _{Ll}	-10		10	μΑ
Output Leakage Current	$\overline{CS} = V_{IH},$ $V_{I/O} = 0 \text{ V to } V_{CC}$	I _{LO}	-10		10	μΑ
Active (DC) Supply Current	$I_{OUT} = 0 \text{ mA } \overline{CS} = V_{IL},$ $V_{IN} = V_{IL} \text{ or } V_{IH}$	I _{CC1}		25	50	mA
Operating Supply Current	CS = V _{iL} I _{OUT} = 0 mA, Cycle = Min	lcc2		40	70	mA
Standby Supply Current	$\overline{\text{CS}} = \text{V}_{\text{CC}} - 0.2\text{V}, \text{V}_{\text{IN}} \leq 0.2\text{V}$ or $\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2\text{V}$	I _{SB1}		0.5	15	mA
Standby Supply Current	CS = V _{IH}	I _{SB2}		10	25	mA
Output Low Voltage	I _{OL} = 8 mA	V _{OL}			0.4	٧
Output High Voltage	I _{OH} = -4 mA	V _{OH}	2.4			٧






AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.) **READ CYCLE*1**

		MB 81C68A-25		MB 81C68A-30		MB 81C68A-35		Linit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	t _{RC}	25		30		35		ns
Address Access Time*2	t _{AA}	1 1	25		30		35	ns
Chip Select Access Time*3	t _{ACS}	en e	25		30		35	ns
Output Hold from Address Change	t _{OH}	3		3		3		ns
Output Hold from CS	t _{OHC}	0		0		0	i dayani Salah	ns
Chip Selection to Output in Low-Z*4	t _{LZ}	5		5		5		ns
Chip Deselection to Output in High-Z*4	t _{HZ}		10		13		15	ns
Power Up from CS	t _{PU}	0		0		0		ns
Power Down from CS	t _{PD}		20		25		30	ns

Note: *1 WE is high for Read cycle.

*2 Device is continuously selected, $\overline{CS} = V_{1L}$ *3 Address valid prior to or coincident with \overline{CS} transition low.

*4 Transition is specified at the point of ±500 mV from steady state voltage.



Note:


*1 WE is high for Read cycle.
*2 Device is continuously selected, CS = V_{IL}
*3 Address valid prior to or coincident with CS transition low.

*4 Transition is specified at the point of ±500 mV from steady state voltage.




WRITE CYCLE*1*2

	0	MB 810	68A-25	MB 810	MB 81C68A-30		MB 81C68A-35	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	25		30		35		ns
Chip Selection to End of Write	t _{cw}	20		25		30		ns
Address Valid to End of Write	t _{AW}	20	er reggi kin	25		30		ns
Address Setup Time	t _{AS}	0		0		0		ns
Write Pulse Width	t _{WP}	20		25		30		ns
Data Setup Time	t _{DW}	13		15		15		ns
Write Recovery Time	twR	2		2		2		ns
Data Hold Time	t _{DH}	0	10 m	0		0		ns
Output High-Z from WE*3	twz		10	14 a 14 1 a 14 a 14	13		15	ns
Output Low-Z from WE*3	tow	5	Bread St. A.	5	a grandani. S	5		ns



- Note: *1 CS or WE must be high during address transitions.
 *2 If CS goes high simultaneously with WE high, the output remains in a high impedance state.
 - *3 Transition is specified at the point of ±500 mV from steady state voltage.



Note: *1 $\overline{\text{CS}}$ or $\overline{\text{WE}}$ must be high during address transitions.

*2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in a high impedance state.

*3 Transition is specified at the point of ±500 mV from steady state voltage.

TYPICAL CHARACTERISTICS CURVES

Fig. 3 OPERATING SUPPLY CURRENT vs. SUPPLY VOLTAGE




Fig. 4 OPERATING SUPPLY CURRENT vs. AMBIENT TEMPERATURE




Fig. 5 STANDBY SUPPLY CURRENT vs. SUPPLY VOLTAGE




Fig. 6 STANDBY SUPPLY CURRENT vs. AMBIENT TEMPERATURE




Fig. 7 STANDBY SUPPLY CURRENT vs. AMBIENT TEMPERATURE





Fig. 8 OPERATING SUPPLY CURRENT vs. FREQUENCY



TYPICAL CHARACTERISTICS CURVES (Cont'd)

Fig. 9 "H" LEVEL OUTPUT VOLTAGE
vs. "H" LEVEL OUTPUT CURRENT

TA = 25° C
V_{CC} = 5.0V

3.0

3.0

3.0

2.5


0.2.5


5.0


7.5

10


10H, "H" LEVEL OUTPUT CURRENT (mA)








(Suffix: -Z)







MB81C68A-25 MB81C68A-30 MB81C68A-35




PACKAGE DIMENSIONS









The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 16384-BIT STATIC RANDOM ACCESS MEMORY

MB81C69A-25 MB81C69A-30 MB81C69A-35

> January 1988 Edition 2.0

4K x 4 (16,384-BIT) STATIC RANDOM ACCESS MEMORY WITH SUPPER HIGH SPEED

The Fujitsu MB 81C69A is 4096 words x 4 bits static random access memory fabricated with a CMOS silicon gate process. The memory utilizes asynchronous circuitry and all pins are TTL compatible and a single 5 volts power supply is required.

A separate chip select ($\overline{\text{CS}}$) pin simplifies multipackage systems design. It permits the selection of an individual package when outputs are OR-tied.

All devices offer the advantages of low power dissipation, low cost, and high performance.

Organization: 4096 words x 4 bits

• Static operation: No clocks or timing strobe required

Fast access time: t_{AA} = 25 ns max, t_{ACS} = 15 ns max (MB 81C69A-25)

 $t_{AA} = 30 \text{ ns max}, t_{ACS} = 18 \text{ ns max} (MB 81C69A-30)$

 $t_{AA} = 35 \text{ ns max}, t_{ACS} = 20 \text{ ns max} (MB 81C69A-35)$

• Low power consumption: 385 mW max. (Active)

Single +5V supply ±10% tolerance

• TTL compatible inputs and outputs


• Three-state outputs with OR-tie capability


- Chip select for simplified memory expansion
- All inputs and outputs have protection against static charge
- Standard 20-pin DIP (Suffix: -P(plastic)/Suffix: -Z(cerdip))
- Standard 20-pad LCC (Suffix: -TV)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating		Symbol	Value	Unit	
Supply Voltage	Supply Voltage		-0.5 to +7	٧	
Input Voltage on Any P with respect to GND	in .	V _{IN}	-3.5 to +7	٧	
Output Volage on Any I with respect to GND			V _{OUT} -0.5 to +7		
Output current		I _{OUT}	±20	mA	
Power dissipation		P _D	1.0	W	
Temperature under Bias		TBIAS	T _{B1AS} -10 to +85		
Storage Tomperature	CERAMIC	т	-65 to +150	°c	
Storage Temperature	PLASTIC	T _{STG}	-45 to +125		

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter		Symbol	Тур	Max	Unit
Input Capacitance (V _{IN} = 0 V)	81 M	C _{IN}			pF
CS Capacitance (V _{CS} = 0 V)		C cs		6	pF
I/O Capacitance (V _{I/O} = 0 V)		C _{I/O}		7	pF

MB81C69A-35

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)


Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	v
Input Low Voltage	V _{IL}	~2.0°		0.8	V
Input High Voltage	V _{IH}	2.2		6.0	v
Ambient Temperature	T _A	0		70	°c

Note: * -2.0 V Min. for pulse width less than 20 ns. (V_{IL} Min. = -0.5 V at DC level)

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
Input Leakage Current	V _{IN} = 0V to V _{CC}	lu	-10		10	μΑ
Output Leakage Current	$\overline{CS} = V_{1H}, V_{I/O} = 0V \text{ to } V_{CC}$	I _{LO}	-10		10	μΑ
Active Supply Current	$\overline{CS} = V_{IL},$ $I_{OUT} = 0 \text{ mA}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$	I _{CC1}		25	50	mA
Operating Supply Current	CS = V _{IL} I _{OUT} = 0 mA, Cycle = Min	I _{CC2}		40	70	mA
Output Low Voltage	I _{OL} = 8 mA	V _{OL}			0.4	V
Output High Voltage	I _{OH} = -4 mA	V _{он}	2.4			V





AC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted.) READ CYCLE*1


				the state of the s				- 4 T
Parameter	Symbol	MB 81C69A-25		MB 81C69A-30		MB 81C69A-35		Unit
rai ailletei	Symbol	Min	Max	Min	Max	Min	Max	Oiiit
Read Cycle Time*2	t _{RC}	25		30	garniği Ngar	35	Mariji Jasa Mariji	ns
Address Access Time*3	t _{AA}	mum Visit is	25		30		35	ns
Chip Select Access Time*4	t _{ACS}	7 J	15		18		20	ns
Output Hold from Address Change	t _{OH}	3		3		3		ns
Output Hold from CS	t _{oнc}	0		Ö	19 (a)	0		ns
Chip Selection to Output in Low-Z*5	t _{LZ}	0		0		0		ns
Chip Deselection to Output in High-Z*5	t _{HZ}		10		13		15	ns

*1 WE is high for Raed cycle. Note:

*2 All read cycles are determined from the last address transition to the first address transition of next cycle.

*3 Device is continuously selected, $\overline{CS} = V_{1L}$.
*4 Address valid prior to or coincident with \overline{CS} transition low.

*5 Transition is specified at the point of ±500mV from steady state Voltage with Load II in Fig. 2.




*1 WE is high for Read cycle. Note:

- *2 All read cycles are determined from the last address transition to the first address transition of next cycle.
- *3 Device is continuously selected, $\overline{CS} = V_{IL}$.
 *4 Address valid prior to or coincident with \overline{CS} transition low.
- *5 Transition is specified at the point of ±500 mV from steady state voltage with Lead II in Fig. 2.

MB81C69A-25 FUJITSU MB81C69A-30 MB81C69A-35

WRITE CYCLE *1*2

Paramatar		MB 81	C69A-25	MB 81	C69A-30	MB 81	MB 81C69A-35	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time*3	twc	25		30	1	35		ns
Chip Selection to End of Write	t _{cw}	20		25		30		ns
Address Valid to End of Write	t _{AW}	20		25		30		ns
Address Setup Time	t _{AS}	0		0		0		ns
Write Pulse Width	t _{WP}	20		25		30		ns
Data Setup Time	t _{DW}	13		15		15		ns
Write Recovery Time *4	t _{WR}	2		2		2		ns
Data Hold Time	t _{DH}	0		0	taran ere	0		ns
Output High-Z from WE*5	twz		10		13		15	ns
Output Low-Z from WE*5	tow	5		5		5		ns




Note: *1 If CS are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

*2 If $\overline{\text{CS}}$ goes high simulatneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.

*3 All write cycle are determined from last address transition to the first address transition of the next address.

*4 t_{WR} is defined from the end point of WRITE Mode.

*5 Transition is specified at the point of ±500mV from steady state voltage, with Load II in Fig. 2.



Note: *1 If CS are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.


- *2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
- *3 All write cycle are determined from last address transition to the first address transition of the next address.
- *4 twR is defined from the end point of WRITE Mode.
- *5 Transition is specified at the point of ±500mV from steady state voltage with Load II in Fig. 2.


TYPICAL CHARACTERISTICS CURVES


Fig. 3 OPERATING SUPPLY CURRENT vs. SUPPLY VOLTAGE


ONLY


ON


















MB81C69A-25 MB81C69A-30 MB81C69A-35




PACKAGE DIMENSIONS

CERAMIC DIP (Suffix: -Z)







PLASTIC DIP (Suffix: -P)



CERAMIC LCC (Suffix: -TV)







The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 65536-BIT STATIC RANDOM ACCESS MEMORY

MB 81C71-45 MB 81C71-55

August 1986 Edition 2.0

65,536 WORDS X 1 BIT HIGH SPEED CMOS STATIC RANDOM ACCESS MEMORY

The Fujitsu MB 81C71 is 65,536 words \times 1 bit static random access memory fabricated with a CMOS technology.

It uses fully static circuitry throughout and therefore requires no clocks or refreshing to operate.

The MB 81C71 is designed for memory applications where high performance, low cost, large bit storage and simple interfacing are required.

MB 81C71 is compatible with TTL logic families in all respects; input, output and a single +5 V supply.

Organization: 65,536 words x 1 bit

• Static operation: No clocks or refresh required

• Fast access time: 45 ns max. (MB 81C71-45)


55 ns max. (MB 81C71-55)


- Single +5 V supply ±10% tolerance
- Separate data input and output
- TTL compatible inputs and output
- Three-state output with OR-tie capability
- Chip select for simplified memory expansion, automatic power down
- All inputs and output have protection against static charge
- Standard 300 mil width 22-pin Dual In-Line package (Suffix:C) (Suffix:P)
- Standard 22-pad LCC (Suffix:CV)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating		Symbol	Value	Unit						
Supply Voltage	upply Voltage		Supply Voltage		Supply Voltage		Supply Voltage		-0.5 to +7	V
Input Voltage on any pin with respect to GND		V _{IN}	-3.5 to +7	٧						
Output Voltage on any pin with respect to GND		V _{OUT}	-0.5 to +7	V						
Output Current	,	I _{OUT}	±50	mA						
Power Dissipation	1	P _D	1.0	W						
Temperature und	er Bias	TBIAS	-10 to +85	°C						
Storage Tem-	Ceramic	T	-65 to +150	°c						
perature	Plastic	T _{STG}	-45 to +125							

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMAM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}		5	pF
CS Capacitance (V _{CS} = 0V)	Ccs		8	pF
Output Capacitance (V _{OUT} = 0V)	C _{OUT}		8	pF

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)


Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	v
Input Low Voltage	V _{IL}	-0.5*		0.8	v
Input High Voltage	V _{IH}	2.2		6.0	v
Ambient Temperature	TA	0		70	°C

^{* -3.0}V Min, for pulse width less than 20ns. (V_{1L} Min = -0.5V at DC Level)

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
Input Leakage Current	V _{IN} = 0V to V _{CC} V _{CC} = Max.	l _{Li}	-10	0.01	10	μΑ
Output Leakage Current	irrent $\overline{CS} = V_{1H}$, $V_{OUT} = 0V \text{ to } 4.5V$ $V_{CC} = \text{Max}$.		-50	0.1	50	μΑ
Operating Supply Current	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{V}_{\text{CC}} = \text{Max}.$ $\text{I}_{\text{OUT}} = 0 \text{ mA Cycle} = \text{Min}.$	Icc		50	80	mA
Standby Current	$\begin{aligned} & V_{CC} = \text{Min. to Max.} \\ & \overline{CS} = V_{CC} - 0.2V \\ & V_{IN} \leq 0.2V \text{ or} \\ & V_{IN} \geq V_{CC} - 0.2V \end{aligned}$	I _{SB1}		2	15	mA
Standby Current	$\frac{V_{CC}}{\overline{CS}} = Min. \text{ to Max.}$	I _{SB2}		12	25	mA
Output Low Voltage	I _{OL} = 16 mA	V _{OL}			0.45	V
Output High Voltage	I _{OH} = -4 mA	V _{OH}	2.4			٧
Peak Power on Current	V_{CC} = 0V to V_{CC} Min. \overline{CS} = Lower of V_{CC} or V_{IH} Min.	I _{PO}			30	mA



AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)
READ CYCLE*1


		MB 81C71-45		MB 81C71-55		Control of the second
Parameter	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time *2	t _{RC}	45		55	i i i i i i i julia	ns
Address Access Time*3	t _{AA}		45		55	ns
Chip Select Access Time *4*5	tACS		45		55	ns
Output Hold from Address Change	t _{он}	5		5		ns
Chip Selection to Output in Low-Z*6*7	t _{LZ}	5		5		ns
Chip Deselection to Output in High-Z*6*7	t _{HZ}	0	25	0	30	ns
Chip Selection to Power Up Time	t _{PU}	0	*	0		ns
Chip Deselection to Power Down Time	t _{PD}		35		40	ns

Note: *1 WE is high for Read cycle.

*2 All Read cycles are determined from the last address transition to the first address transition of next cycle.

*3 Device is continuously selected, $\overline{CS} = V_{1L}$.

- *4 Address valid prior to or coincident with CS transition low.
- *5 Chip deselection for a finite time is less than $t_{\mbox{\scriptsize RC}}$ prior to selection.
- *6 Transition is measured at the point of ±500mV from steady state voltage.
- *7 This parameter is measured with specified loading Load II in Fig. 2.




Note: *1 WE is high for Read cycle.

- *2 All Read cycles are determined from the last address transition to the first address transition of next cycle.
- *3 Device is continuously selected, $\overline{CS} = V_{1L}$.
- *4 Address valid prior to or coincident with CS transition low.
- *5 Chip deselection for a finite time is less than t_{RC} prior to selection.
- *6 Transition is measured at the point of ±500mV from steady state voltage.
- *7 This paramater is measured with specified loading Load II in Fig. 2.


WRITE CYCLE *1*2

	langi dayada	MB 81C71-45		MB 81C71-55		
Parameter	Symbol	Min	Max	Min	Max	Unit
Write Cycle Time*3	t _{WC}	45		55		ns
Chip Selection to End of Write	t _{cw}	40		50		ns
Address Valid to End of Write	t _{AW}	40	4.1	50		ns
Address Setup Time	t _{AS1}	5	1 50	5		ns
Address Setup Time	t _{AS2}	0		0		ns
Write Pulse Width	t _{WP}	30		35		ns
Data Valid to End of Write	t _{DW}	25		30		ns
Write Recovery Time	t _{WR}	5		¥ 5		ns
Data Hold Time	t _{DH}	0		0		ns
Write Enable to Output in High-Z*4*5	t _{WZ}	0	25	0	30	ns
Output Active from End of Write *4*5	t _{OW}	0		0		ns



Note: *1 $\overline{\text{CS}}$ or $\overline{\text{WE}}$ must be high during address transitions.

- *2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
- *3 All Write cycles are determined from the last address transition to the first address transition of next cycle.
- *4 Transition is measured at the point of ±500mV from steady state voltage.
- *5 This parameter is measured with specified loading II in Fig. 2.




Note: *1 $\overline{\text{CS}}$ or $\overline{\text{WE}}$ must be high during address transitions.


*2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.

*3 All Write cycles are determined from the last address transition to the first address transition of next cycle.

*4 Transition is measured at the point of ± 500 mV from steady state voltage.


*5 This parameter is measured with specified loading II in Fig. 2.







(Suffix: -P)



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.



CMOS 65,536-BIT STATIC RANDOM ACCESS MEMORY

MB81C71A-25 MB81C71A-35

February 1988 Edition 2.0

65,536 WORDS X 1 BIT HIGH SPEED CMOS STATIC RANDOM ACCESS MEMORY

The Fujitsu MB 81C71A is 65,536 words x 1 bit static random access memory fabricated with a CMOS technology.

It uses fully static circuitry throughout and therefore requires no clocks or refreshing to operate.

The MB 81C71A is designed for memory applications where high performance, low cost, large bit storage and simple interfacing are required.

MB 81C71A is compatible with TTL logic families in all respects; input, output and a single +5 V supply.

• Organization: 65,536 words x 1 bit

Static operation: No clocks or refresh required

Fast access time: t_{AA} = t_{ACS} = 25 ns (MB 81C71A-25)
 t_{AA} = t_{ACS} = 35 ns (MB 81C71A-35)

Single +5 V supply ±10% tolerance

Separate data input and output

TTL compatible inputs and output

• Three-state output with OR-tie capability

• Chip select for simplified memory expansion, automatic power down

• All inputs and output have protection against static charge

• Standard 22-pin DIP (300 mil) (Suffix: P)


Standard 22-pad LCC (Suffix: CV)


Standard 24-pin SOJ (300 mil): (Suffix: PJ)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Ratin	g	Symbol	Value	Unit
Supply Voltage	Supply Voltage		-0.5 to +7	V
Input Voltage on any pin with respect to GND		V _{IN}	-3.5 to +7	V
Output Voltage on any pin with respect to GND		Vout	-0.5 to +7	V
Output Current	Output Current		±50	mA
Power Dissipation		P _D	1.0	· w
Temperature Unde	er Bias	TBIAS	-10 to +85	°C
Storage Ceramic		_	-65 to +150	°c
Temperature	Plastic	Т _{STG}	-45 to +125	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1 MHz)

			Va Va	2.	
Parameter		Symbol	Тур	Max	Unit
Input Capacitance (V _{IN} = 0 V)	.94	C _{IN}		7	pF
CS Capacitance (V _{CS} = 0 V)		Ccs		77	pF
Output Capacitance (V _{OUT} = 0 V)	- 3	Соит	30 3 1 T 3 T 1 T 1 T 1 T 1 T 1 T 1 T 1 T 1	7	pF





RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	Symbol		Unit		
		Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Input Low Voltage	V _{IL}	-2.0*		0.8	V
Input High Voltage	V _{IH}	2.2		6.0	٧
Ambient Temperature	T _A	0		70	°c

^{* -2.0} V Min, for pulse width less than 20 ns. (V_{IL} Min = -0.5 V at DC Level)

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

D	Test Condition	0				
Parameter	lest Condition	Symbol	Min	Тур	Max	Unit
Input Leakage Current	V _{IN} = 0 V to V _{CC} V _{CC} = Max.	ILI	-10		10	μΑ
Output Leakage Current	$\overline{\text{CS}}$ = V _{IH} , V _{OUT} = 0 V to 4.5 V V _{CC} = Max.	I _{LO}	-10		10	μΑ
Operating Supply Current	y Current $\overline{CS} = V_{IL}, V_{CC} = Max.$ $D_{OUT} = Open,$ $Cycle = Min.$				80	mA
Standby Current	dby Current $ \begin{array}{c} V_{CC} = \text{Min. to Max.} \\ \overline{CS} \geq V_{CC} - 0.2 \text{ V} \\ V_{IN} \leq 0.2 \text{ V or} \\ V_{IN} \geq V_{CC} - 0.2 \text{ V} \\ \end{array} $				10	mA
Standby Current	V _{CC} = Min. to Max. CS = V _{IH}	I _{SB2}			20	mA
Output Low Voltage	I _{OL} = 16 mA	VoL			0.45	V
Output High Voltage	I _{OH} = -4 mA	V _{OH}	2.4			V
Peak Power on Current	V _{CC} = 0 V to V _{CC} Min. CS = Lower of V _{CC} or V _{IH} Min.	I _{PO}			30	mA

Fig. 2 - AC TEST CONDITIONS

• Input Pulse Levels:

0.6 V to 2.4 V

• Input Pulse Rise And Fall Times:


5 ns

• Timing Measurement Reference Levels:

Input : 1.5 V

Output: 1.5 V

Output Load:



AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

READ CYCLE*1

		MB 81C71A-25		MB 81C71A-35			
Parameter	Symbol	Min	Max	Min	Max	Unit	
Read Cycle Time *2	t _{RC}	25		35		ns	
Address Access Time *3	t _{AA}		25		35	ns	
Chip Select Access Time*4*5	t _{ACS}		25		35	ns	
Output Hold from Address Change	t _{OH}	5		5		ns	
Chip Selection to Output in Low-Z*6*7	t _{LZ}	5		5		ns	
Chip Deselection to Output in High-Z*6*7	t _{HZ}	0	10	0	15	ns	
Chip Selection to Power Up Time	t _{PU}	0		o		ns	
Chip Deselction to Power Down time	t _{PD}		20		30	ns	

Note: *1 WE is high for Read cycle.

*2 All Read cycles are determined from the last address transition to the first address transition of next cycle.


*3 Device is continuously selected, $\overline{CS} = V_{1L}$.

*4 Address valid prior to or coincident with CS transition low.

*5 Chip deselection for a finite time is less than $t_{\mbox{\scriptsize RC}}$ prior to selection.

*6 Transition is measured at the point of ±500mV from steady state voltage.

*7 This parameter is measured with specified loading Load II in Fig. 2.



- Note: *1 WE is high for Read cycle.
 - *2 All Read cycles are determined from the last address transition to the first address transition of next cycle.


 - *3 Device is continuously selected, $\overline{CS} = V_{1L}$.

 *4 Address valid prior to or coincident with \overline{CS} transition low.

 - *5 Chip deselection for a finite time is less than t_{RC} prior to selection.
 *6 Transition is measured at the point of ±500mV from steady state voltage.
 - *7 This parameter is measured with specified loading Load II in Fig. 2.

WRITE CYCLE*1*2


1 (m)		MB 810	MB 81C71A-25		71A-35		
Parameter	Symbol	Min	Max	Min	Max	Unit	
Write Cycle Time*3	twc	25		35		ns	
Chip Selection to End of Write	t _{CW}	20		30		ns	
Address Valid to End of Write	t _{AW}	20		30		ns	
Address Setup Time	t _{AS1}	0		0		ns	
Address Setup Time	t _{AS2}	0		0		ns	
Write Pulse Width	t _{WP}	20	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	30		ns	
Data Valid to End of Write	t _{DW}	15	The second second	20		ns	
Write Recovery Time	t _{WR}	2		2		ns	
Data Hold Time	t _{DH}	2	the Control of the Co	2		ns	
Write Enable to Output in High-Z*4*5	twz	0	10	0	15	ns	
Output Active from End of Write*4*5	tow	0		0	The Special Sec	ns	



- Note: *1 $\overline{\text{CS}}$ or $\overline{\text{WE}}$ must be high during address transitions.

 - 2 If CS goes high simultaneously with WE high, the output remains in high impedance state.
 3 All Write cycles are determined from the last address transition to the first address transition of next cycle.
 - *4 Transition is measured at the point of ±500mV from steady state voltage.
 - *5 This parameter is measured with specified Load II in Fig. 2.

MB81C71A-35



Note: *1 $\overline{\text{CS}}$ or $\overline{\text{WE}}$ must be high during address transitions.

*2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.

*3 All Write cycles are determined from the last address transition to the first address transition of next cycle.

*4 Transition is measured at the point of ±500mV from steady state voltage.

*5 This parameter is measured with specified Load II in Fig. 2.

TYPICAL CHARACTERISTICS CURVES

Fig. 3 — OPERATING SUPPLY CURRENT vs. SUPPLY VOLTAGE




Fig. 4 — OPERATING SUPPLY CURRENT vs. AMBIENT TEMPERATURE




Fig. 5 — STANDBY SUPPLY CURRENT vs. SUPPLY VOLTAGE




Fig. 6 — STANDBY SUPPLY CURRENT vs. AMBIENT TEMPERATURE





Fig. 7 — OPERATING SUPPLY CURRENT vs. FREQUENCY



TYPICAL CHARACTERISTICS CURVES (Cont'd)

Fig. 8 - "H" LEVEL OUTPUT VOLTAGE vs. "H" LEVEL OUTPUT CURRENT





Fig. 9 - "L" LEVEL OUTPUT VOLTAGE vs. "L" LEVEL OUTPUT CURRENT



IOL, "L" LEVEL OUTPUT CURRENT (mA)

Fig. 10 — ACCESS TIME vs. SUPPLY VOLTAGE




Fig. 11 — ACCESS TIME vs. AMBIENT TEMPERATURE






Fig. 12 - ACCESS TIME vs. LOAD CAPACITANCE



PACKAGE DIMENSIONS



MB81C71A-25 MB81C71A-35




PACKAGE DIMENSIONS


© FUJITSU LIMITED 1987 C24051S-1C


(Suffix: -PJ) 24-LEAD PLASTIC SOJ PACKAGE (CASE No.: LCC-24P-M01) .340±.005 (8.64±0.13) .300(7.62) NOM .273±.020 (6.93±0.51) .050±.005 .025(0.64) (1.27±0.13) MIN .091(2.31) .550(13.97)REF NOM .144(3.66) MAX .032(0.81)MAX .615(15.62) View "A" NOM .102(2.60) .017±.004 (0.43±0.10) Dimensions in inches (millimeters)



PACKAGE DIMENSIONS (Suffix: -CV)







The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefullychecked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 65,536-BIT STATIC RANDOM ACCESS MEMORY

MB81C74-25 MB81C74-35

> December 1987 Edition 2.0

16K x 4 BIT (65,536-BIT) HIGH SPEED STATIC RANDOM ACCESS MEMORY WITH AUTOMATIC POWER DOWN

The Fujitsu MB 81C74 is a 16,384-words by 4-bits static random access memory fabricated with a CMOS silicongate process. The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible, and a single 5 volts power supply is required.

The MB 81C74 is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required. All devices offer the advantages of low power dissipation, low cost and high performance.

• Organization: 16,384 words x 4 bits

Fast access time: t_{AA} = t_{ACS} = 25 ns max. (MB 81C74-25)
 t_{AA} = t_{ACS} = 35 ns max. (MB 81C74-35)

• Completely static operation: No clock required

• TTL compatible inputs/outputs

Three-state output

Common data input/output

• Single +5V power supply ±10% tolerance

• Low power standby: 440 mW max. (Active)


55 mW max. (Standby, CMOS level) 110 mW max. (Standby, TTL level)

Standard 22-pin DIP (300 mil): Suffix: P
 Standard 22-pad LCC : Suffix: CV
 ABSOLUTE MAXIMUM RATINGS (see NOTE)


Rating	Rating		Value	Unit
Supply Voltage		V _{cc}	-0.5 to +7.0	٧
Input Voltage		V _{IN}	-3.5 to +7.0	٧
Output Voltage		V _{out}	-0.5 to +7.0	٧
Output Current	Output Current		±20	mA
Power Dissipation		PD	1.0	w
Temperature Under B	Temperature Under Bias		-10 to +85	°C
Storage	Ceramic	T	-65 to +150	°c
Temperature Range	Plastic	T _{STG}	-45 to +125	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit
I/O Capacitance (V _{I/O} = 0V)	C _{1/O}	and the second s		7	pF
Input Capacitance (V _{IN} = 0V)	C _{IN}			7. 1 7. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	pF

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Input Low Voltage	V _{IL}	-2.0 ^{*1}		0.8	٧
Input High Voltage	V _{IH}	2.2	1	6.0	٧
Ambient Temperature	TA	0		70	°c

^{*1 -2.0} V Min. for pulse width less than 20 ns. (V_{JL} min. = -0.5 V at DC level)

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit	Test Conditions
Standby Supply Current	I _{SB1}		10	mA	$\overline{CS} \ge V_{CC} - 0.2V, V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$
1. (a) • (b) • (c) • (c	I _{SB2}		20	mA	CS = V _{IH}
Active Supply Current	I _{CC1}		60	mA	$I_{OUT} = 0 \text{ mA}, \overline{CS} = V_{IL}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$
Operating Supply Current	I _{CC2}		80	mA	Cycle = Min., I _{OUT} = 0 mA
Input Leakage Current	lu	-10	10	μΑ	V _{IN} = 0V to V _{CC}
Output Leakage Current	I _{LI/O}	-10	10	μΑ	$\overline{\text{CS}} = V_{\text{IH}}, V_{\text{I/O}} = 0V \text{ to } V_{\text{CC}}$
Output High Voltage	V _{OH}	2.4		V	1 _{OH} = -4 mA
Output Low Voltage	V _{OL}		0.4	V	I _{OL} = 8 mA

Note: All voltages are referenced to GND

Output Load +5V ≸ R1

Fig. 2 - AC TEST CONDITIONS

Input Pulse Levels:

0 V to 3.0 V

• Input Pulse Rise & Fall Times:

5 ns (Transient between 0.8 V and 2.2 V)

• Timing Reference Levels:

Input: 1.5 V Output: 1.5 V


* Including Scope and Jig Capacitance

	R1	R2	CL	Parameters Measured
Load I	480Ω	255Ω	30 pF	except t _{CLZ} , t _{CHZ} , t _{WLZ} , and t _{WHZ}
Load II	480Ω	255Ω	5 pF	tCLZ, tCHZ, tWLZ, tWHZ

AC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted.) READ CYCLE*1

		MB 81C74-25		MB 81C74-35		
Parameter	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time	t _{RC}	25		35		ns
Address Access Time*2	t _{AA}		25		35	ns
CS Access Time*3	t _{ACS}		25	11.5	35	ns
Output Hold from Address Change	t _{OH}	5		5		ns
Output Hold from CS	tonc	3		3		ns
Chip Selection to Output Low-Z*4*5	t _{CLZ}	5		5		ns
Chip Deselection to Output High-Z*4*5	t _{CHZ}		10	en zakilik was	15	ns
Power Up from CS	t _{PU}	0		0		ns
Power Down from CS	t _{PD}		20		30	ns

READ CYCLE TIMING DIAGRAM*1




Note:

- *1 WE is high for Read cycle.
- Device is continuously selected, \$\overline{CS}\$ = V_{1L}.
 Address valid prior to or coincident with \$\overline{CS}\$ transition low.
- *4 Transition is measured at the point of ±500 mV from steady state voltage.
- *5 This parameter is specified with Load II in Fig. 2.

WRITE CYCLE*1


D.	0	MB 8	MB 81C74-25		MB 81C74-35	
Parameter	Symbol	Min	Max	Min	Max	Unit
Write Cycle Time*2	t _{wc}	25		35		ns
Address Valid to End of Write	t _{AW}	20		30		ns
Chip Select to End of Write	t _{cw}	20		30		ns
Data Valid to End of Write	t _{DW}	13		17		ns
Data Hold Time	t _{DH}	2		2		ns
Write Pulse Width	t _{WP}	20		30		ns
Address Setup Time	t _{AS}	0		0		ns
Write Recovery Time	t _{WR}	2		2		ns
Output High-Z from WE*3*4	t _{WHZ}		10		15	ns
Output Low-Z from WE*3*4	t _{WLZ}	0	10	0	15	ns

WRITE CYCLE TIMING DIAGRAM



Note:

- *1 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
- *2 All write cycle are determined from last address transition to the first address transition of the next address.
- *3 Transition is measured at the point of ±500 mV from steady state voltage.
- *4 This parameter is specified with Load II in Fig. 2.



Note:

- *1 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
- *2 All write cycle are determined from last address transition to the first address transition of the next address.

TYPICAL CHARACTERISTICS CURVES

Fig. 4 – OPERATING SUPPLY CURRENT
vs. AMBIENT TEMPERATURE


VCC = 5.5V

VCC = 5.5V

I.0

O 25 50 75 100

TA, AMBIENT TEMPERATURE (°C)







Fig. 7 — OPERATING SUPPLY CURRENT vs. FREQUENCY



TYPICAL CHARACTERISTICS CURVES (Cont'd)

Fig. 8 — "H" LEVEL OUTPUT VOLTAGE vs. "H" LEVEL OUTPUT CURRENT




Fig. 9 — "L" LEVEL OUTPUT VOLTAGE vs. "L" LEVEL OUTPUT CURRENT




Fig. 10 — ACCESS TIME vs. SUPPLY VOLTAGE




Fig. 11 — ACCESS TIME vs. AMBIENT TEMPERATURE






Fig. 12 - ACCESS TIME vs. LOAD CAPACITANCE








PACKAGE DIMENSIONS



PACKAGE DIMENSIONS

(Suffice: -CV)



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefullychecked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 65,536-BIT STATIC RANDOM **ACCESS MEMORY**

MB81C75-25 MB81C75-35

February 1988 Edition 2.0

16K x 4 BIT (65,536-BIT) HIGH SPEED STATIC RANDOM ACCESS MEMORY WITH AUTOMATIC POWER DOWN

The Fujitsu MB 81C75 is a 16,384-words by 4-bits static random access memory fabricated with a CMOS silicongate process. The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible, and a single 5 volts power supply is required.

The MB 81C75 is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required. All devices offer the advantages of low power dissipation, low cost and high performance.

Organization: 16.384 words x 4 bits

Fast access time : $t_{AA} = t_{ACS} = 25$ ns max. (MB 81C75-25)

 $t_{OE} = 10 \text{ ns max.}$

 $t_{AA} = t_{ACS} = 35 \text{ ns max.}$ (MB 81C75-35) $t_{OE} = 15 \text{ ns max.}$

Completely static operation: No clock required

TTL compatible inputs/outputs

Three-state output

Common data input/output

Single +5 V power supply ±10% tolerance

Low power standby: 440 mW max. (Active)

55 mW max. (Standby, CMOS level) 110 mW max. (Standby, TTL level)


Standard 24-pin DIP (300 mil): Suffix: P Standard 28-pad LCC : Suffix: CV Standard 24-pin SOJ (300 mil): Suffix: PJ

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Ratin	g	Symbol	Value	Unit				
Şupply Voltage	Supply Voltage		upply Voltage		upply Voltage		-0.5 to +7.0	V
Input Voltage		V _{IN}	-3.5 to +7.0	٧				
Output Voltage		Vout	-0.5 to +7.0	V				
Output Current	Output Current		Output Current		±20	mA		
Power Dissipation		PD	1.0	w				
Temperature Und	er Bias	TBIAS	-10 to +85	°C				
Storage	Ceramic	_	-65 to +150	°c				
Temperature Range	Plastic	Т _{STG}	-45 to +125	, ,				

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit:



CAPACITANCE (T_A = 25°C, f = 1 MHz)

			Value		
Parameter	Symbol	Min	Тур	Max	Unit
I/O Capacitance (V _{I/O} = 0 V)	C _{1/O}			7	pF
Input Capacitance (V _{IN} = 0 V)	C _{IN}			7	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Combal				
	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Input Low Voltage	V _{IL}	-2.0*		0.8	V
Input High Voltage	V _{IH}	2.2		6.0	V
Ambient Temperature	TA	0		70	°c


^{* -2.0} V Min, for pulse width less than 20 ns. (V_{IL} Min = -0.5 V at DC Level)


DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Test Conditions	Symbol	Va	lue	Unit	
raiailletei	rest Conditions	Symbol	Min	Max	Oille	
Standby Supply Current	$ \overline{CS} \geqq V_{CC} - 0.2 \text{ V, } V_{IN} \leqq 0.2 \text{ V} $ or $V_{IN} \geqq V_{CC} - 0.2 \text{ V} $	ISB1		10	mA	
$\overline{CS} = V_{IH}$	CS = V _{IH}	I _{SB2}		20		
Active Supply Current	$\overline{CS} = V_{IL}, V_{IN} = V_{IL} \text{ or } V_{IH}, I_{OUT} = 0 \text{ mA}$	I _{CC1}		60	mA	
Operating Supply Current	Cycle = Min., I _{OUT} = 0 mA	I _{CC2}		80		
Input Leakage Current	V _{IN} = 0 V to V _{CC}	l _{Lt}	-10	10	μΑ	
Output Leakage Current	$\overline{CS} = V_{IH}, V_{I/O} = 0 \text{ V to } V_{CC}$	I _{LI/0}	- 10	10	μΑ	
Output High Voltage	I _{OH} = -4 mA	VoH	2.4		V	
Output Low Voltage	I _{OL} = 8 mA	VoL		0.4	٧	

Note: All voltages are referenced to GND





* Including Scope and Jig Capacitance

	R1	R2	CL	Parameters Measured
Load I	480Ω	255Ω	30 pF	except t _{CLZ} , t _{CHZ} , t _{WLZ} , t _{WHZ} ,
Load II	480Ω	255Ω	5 pF	t CLZ, t CHZ, t WLZ, t WHZ, t OLZ and t OHZ

: 0 V to 3,0 V

: Output : 1,5 V


AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

READ CYCLE*1

		MB 8	IC75-25	MB 81		
Parameter	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time	t _{RC}	25		35	year h	ns
Address Access Time*2	t _{AA}		25		35	ns
CS Access Time*3	t _{ACS}		25		35	ns
OE Access Time *3	t _{OE}		10		15	ns
Output Hold fromAddress Change	t _{OH}	5		5		ns
Output Hold from CS	tонс	3	1 3.36	3		ns
CS to output Low-Z*4*5	t _{CLZ}	5	7 255	5	with the	ns
OE to Output in Low-Z*4*5	toLZ	0		0		ns
CS to Output High-Z*4*5	t _{CHZ}		10		15	ns
OE to Output High-Z*4 * 5	t _{OHZ}		10		15	ns
Power Up from CS	t _{PU}	0		0	· Jugarije	ns
Power Dwown from CS	t _{PD}		20		30	ns

READ CYCLE TIMING DIAGRAM*1




- Note: *1 WE is high for Read cycle.

 - *2 Device is continuously selected, $\overline{CS} = V_{1L}$, $\overline{OE} = V_{1L}$.
 *3 Address valid prior to or coincident with \overline{CS} transition low.
 - *4 Transition is measured at the point of ±500mV from steady state voltage.
 - *5 This parameter is specified with Load II in Fig. 2.


WRITE CYCLE*1

Down market	Cumbal	MB 81	C75-25	75-25 MB 81C75-35		Unit	
Parameter	Symbol	Min	Max	Min	Max	J Sint	
Write Cycle Time*2	twc	25		35		ns	
Address Valid to End of Write	t _{AW}	20		30		ns	
Chip Select to End of Write End of Write	t _{cw}	20		30		ns	
Data Valid to End of Write	t _{DW}	13		17		ns	
Data Hold Time	t _{DH}	2		2		ns	
Write Pulse Width	t _{WP}	20		30		ns	
Address Setup Time	t _{AS}	0		. 0		ns	
Write Recovery Time	t _{WR}	2		2		ns	
Output High-Z from WE*3*4	t _{WHZ}		10		15	ns	
Output Low-Z from WE*3*4	t _{WLZ}	0	20	0	30	ns	

WRITE CYCLE TIMING DIAGRAM



- Note: *1 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - *2 All write cycle are determined from last address transition to the first address transition of the next address.
 - *3 Transition is measured at the point of ±500mV from steady state voltage.
 - *4 This parameter is specified with Load II in Fig. 2.



Note: *1 If CS goes high simultaneously with WE high, the output remains in high impedance state.

*2 All write cycle are determined from last address transition to the first address transition of the next address.

TYPICAL CHARACTERISTICS CURVES

Fig. 3 — OPERATING SUPPLY CURRENT vs. SUPPLY VOLTAGE




Fig. 4 — OPERATING SUPPLY CURRENT vs. AMBIENT TEMPERATURE




Fig. 5 — STANDBY SUPPLY CURRENT vs. SUPPLY VOLTAGE




Fig. 6 — STANDBY SUPPLY CURRENT vs. AMBIENT TEMPERATURE





Fig. 7 - OPERATING SUPPLY CURRENT vs. FREQUENCY



TYPICAL CHARACTERISTICS CURVES (Cont'd)

Fig. 8 — "H" LEVEL OUTPUT VOLTAGE vs. "H" LEVEL OUTPUT CURRENT




Fig. 9 — "L" LEVEL OUTPUT VOLTAGE vs. "L" LEVEL OUTPUT CURRENT




Fig. 10 — ACCESS TIME vs. SUPPLY VOLTAGE




Fig. 11 — ACCESS TIME vs. AMBIENT TEMPERATURE






Fig. 12 — ACCESS TIME vs. LOAD CAPACITANCE



MB81C75-25 MB81C75-35




PACKAGE DIMENSIONS






PACKAGE DIMENSIONS


(Suffix: -PJ)



PACKAGE DIMENSIONS







The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 65536-BIT STATIC RANDOM ACCESS MEMORY

MB81C78A-35 MB81C78A-45

November 1987 Edition 2.0

64K-BIT (8192x8) HIGH SPEED CMOS STATIC RANDOM ACCESS MEMORY WITH AUTOMATIC POWER DOWN

The Fujitsu MB 81C78A is 8192 words x 8 bits static random access memory fabricated with a CMOS process. The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible and a single 5 volts power supply is required.

A separate chip select ($\overline{\text{CS}}_1$) pin simplifies multipackage systems design. It permits the selection of an individual package when outputs are OR-tied, and furthermore on selecting a single package by $\overline{\text{CS}}_1$, the other deselected packages automatically power down.

All devices offer the advantages of low power dissipation, low cost, and high performance.

• Organization: 8192 words x 8 bits

Static operation: No clock or timing strobe required

Fast access time: t_{AA} = t_{ACS1} = 35 ns max. (MB 81C78A-35)

t_{AA} = t_{ACS1} = 45 ns max. (MB 81C78A-45)

Low power consumption: 495 mW max. (Operating)


138 mW max. (Standby, TTL level) 83 mW max. (Standby, CMOS level)


- Single +5V supply, ±10% tolerance
- TTL compatible inputs and outputs
- Three-state outputs with OR-tie capability
- Chip select for simplified memory expansion, automatic power down
- All inputs and outputs have protection against static charge
- Standard 28-pin Plastic DIP package (Suffix: -P-SK)
- Standard 28-pin Bend type Plastic Flat package (Suffix: -PF)
- Standard 32-pad Leadless Chip Carrier (Suffix: -CV)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Ratio	ng	Symbol	Value	Unit
Supply Voltage		Vcc	-0.5 to +7	٧
Input Voltage on any pin with respect to GND		VIN	-3.5 to +7	٧
Output Voltage on any I/O with respect to GND		V _{OUT}	-0.5 to +7	٧
Output Current		lout	±20	mA
Power Dissipation	on	P _D	1.0	W
Temperature Under Bias		TBIAS	-10 to +85	°C
Storage	PLASTIC	_	-40 to +125	°C
Temperature	CERAMIC	T _{STG}	-65 to +150	C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (TA = 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V) ($\overline{\text{CS}}_1$, CS_2 , $\overline{\text{OE}}$, $\overline{\text{WE}}$)	C _{i1}		7	pF
Input Capacitance (V _{IN} = 0V) (Other Inputs)	C _{I2}		6	pF
I/O Capacitance (V _{I/O} = 0V)	C _{I/O}		8	pF

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	٧
Input Low Voltage	VIL	-2.0*	:	0.8	٧
Input High Voltage	V _{IH}	2.2		6.0	٧
Ambient Temperature	TA	0		70	°c

^{*} -2.0V Min. for pulse width less than 20 ns. (V_{IL} Min = -0.5V at DC level)

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit	Test Condition
Input Leakage Current	ILI	-10	10	μΑ	V _{IN} = 0V to V _{CC}
Output Leakage Current	l _{LO}	-10	10	μΑ	$\overline{\text{CS}}_1 = \text{V}_{\text{IH}} \text{ or } \text{CS}_2 = \text{V}_{\text{IL}} \text{ or } \overline{\text{WE}} = \text{V}_{\text{IL}} \text{ or } \overline{\text{DE}} = \text{V}_{\text{IH}}, \text{V}_{\text{OUT}} = \text{OV to V}_{\text{CC}}$
Operating Supply Current	Icc		90	mA	CS ₁ = V _{IL} I/O = Open, Cycle = Min
Standby Supply	I _{SB1}		15	mA	V_{CC} = Min to Max. \overline{CS}_1 = V_{CC} -0.2V $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC}$ -0.2V
Current	I _{SB2}		25	mA	CS₁ = V _{IH}
Output Low Voltage	V _{OL}		0.4	V	I _{OL} = 8mA
Output High Voltage	V _{OH}	2.4		V	I _{OH} = -4mA
Peak Power-on Current	I _{PO}		50	mA	$\frac{V_{CC}}{\overline{CS}_1} = 0V \text{ to } V_{CC} \text{ Min.}$ $\overline{CS}_1 = \text{Lower of } V_{CC} \text{ or } V_{IH} \text{ Min.}$

AC TEST CONDITIONS

Input Pulse Levels:

0.6V to 2.4V

Input Pulse Rise And Fall Times:

5ns (Transient time between 0.8V and 2.2V)

Timing Measurement Reference Levels:

Input: 1.5V

Output: 1.5V

Fig. 2


Output Load I.


Output Load II.

For all except t_{LZ}, t_{HZ}, t_{WZ}, t_{OW},

 t_{OLZ} , and t_{OHZ} .

For t_{LZ} , t_{HZ} , t_{WZ} , t_{OW} , t_{OLZ} , and t_{OHZ} .





MB81C78A-35 MB81C78A-45



AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)


READ CYCLE*1

	6	MB 810	78A-35	MB81C	11-:4	
Parameter	Symbol Min Max		Min Max		Unit	
Read Cycle Time	t _{RC}	35		45		ns
Address Access Time*2	t _{AA}		35		45	ns
CS ₁ Access Time *3	t _{ACS1}		35		45	ns
CS ₂ Access Time *3	t _{ACS2}		15		20	ns
Output Hold from Address Change	t _{OH}	3		3		ns
OE Access Time	t _{OE}		15		20	ns
Output Active from $\overline{\text{CS}_1}^{*4*5}$	t _{LZ1}	5		5		ns
Output Active from CS ₂ *4*5	t _{LZ2}	3		3 3		ns
Output Active from OE*4*5	t _{OLZ}	3		3		ns
Output Disable from $\overline{\text{CS}}_1^{*4*5}$	t _{HZ1}		20		25	ns
Output Disable from CS ₂ *4*5	t _{HZ2}		20		25	ns
Output Disable from OE*4*5	t _{OHZ}		20		25	ns

Note: *1 $\overline{\text{WE}}$ is high for Read cycle. *2 Device is continuously selected, $\overline{\text{CS}}_1 = \text{V}_{\text{IL}}$, $\text{CS}_2 = \text{V}_{\text{IH}}$ and $\overline{\text{OE}} = \text{V}_{\text{IL}}$. *3 Address valid prior to or coincident with $\overline{\text{CS}}_1$ transition low, CS_2 transition high.

*4 Transition is specified at the point of ±500mV from steady state voltage.

*5 This parameter is specified with Load II in Fig. 2.



Note: *1 WE is high for Read cycle.

*2 Device is continuously selected, $\overline{CS}_1 = V_{1L}$, $CS_2 = V_{1H}$ and $\overline{OE} = V_{1L}$.
*3 Address valid prior to or coincident with \overline{CS}_1 transition low, CS_2 transition high.

*4 Transition is specified at the point of ±500mV from steady state voltage.

*5 This parameter is specified with Load II in Fig. 2.

MB81C78A-45




WRITE CYCLE*1

•	Sumbal	MB 810	MB 81C78A-35		MB81C78A-45	
Parameter	Symbol	Min	Max	Min	Max	Unit
Write Cycle Time*2	twc	35		45		ns
CS ₁ to End of Write	t _{CW1}	30		40		ns
CS ₂ to End of Write	t cw2	20		25		ns
Address Valid to End of Write	t _{AW}	30		40		ns
Address Setup Time	t _{AS}	0		0		ns
Write Pulse Width	t _{WP}	20		25		ns
Data Setup Time	t _{DW}	17		20		ns
Write Recovery Time*3	t _{WR}	3		3		ns
Data Hold Time	t _{DH}	0	year e	0		ns
Output High-Z from WE*4*5	t _{wz}		15		20	ns
Output Low-Z from WE*4*5	tow	0		0		ns

Note: *1 If \overline{CS}_1 goes high simultaneously with \overline{WE} high, the output remains in high impedance state.
*2 All write cycles are determined from the last address transition to the first address transition of next address.
*3 two is defined from the end point of Write Mode.

*4 Transition is specified at the point of ±500mV from steady state voltage.

*5 This parameter is specified with Load II in Fig. 2.




Note: *1 If \overline{OE} , \overline{CS}_1 , and \overline{CS}_2 are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

^{*2} All write cycle are determined from the last address transition to the first address transition of next address.

^{*3} t_{WR} is defined from the end point of WRITE Mode.

^{*4} Transition is specified at the point of ±500mV from steady state voltage.

^{*5} This parameter is specified with Load II in Fig. 2.



Note: *1 If \overline{OE} , \overline{CS}_1 , and \overline{CS}_2 are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

- *2 All write cycles are determined from the last address transition to the first address transition of next address.
- *3 twR is defined from the end point of WRITE Mode.
- *4 Transition is specified at the point of ±500mV from steady state voltage.
- *5 This parameter is specified with Load II in Fig. 2.

Fig. 3 — NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE




Fig. 4 — NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE




Fig. 5 — NORMALIZED POWER SUPPLY CURRENT vs. AMBIENT TEMPERATURE




Fig. 6 — NORMALIZED POWER SUPPLY CURRENT vs. AMBIENT TEMPERATURE




Fig. 7 — NORMALIZED POWER SUPPLY CURRENT vs. SUPPLY VOLTAGE




Fig. 8 — NORMALIZED POWER SUPPLY CURRENT vs. SUPPLY VOLTAGE




Fig. 10 — NORMALIZED ACCESS TIME vs. LOAD CAPACITANCE




Fig. 9 — NORMALIZED ACCESS TIME vs. LOAD CAPACITANCE




Fig. 11 - NORMALIZED ACCESS TIME vs. LOAD CAPACITANCE






Fig. 12 — NORMALIZED POWER SUPPLY CURRENT vs. FREQUENCY





PACKAGE DIMENSIONS


PLASTIC DIP (Suffix: P-SK)



MB81C78A-35 FUJITSU MB81C78A-45


PACKAGE DIMENSIONS

PLASTIC FPT (Suffix: -PF)



PACKAGE DIMENSIONS

CERAMIC LCC (Suffix: -CV)



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 73728-BIT STATIC RANDOM ACCESS MEMORY

MB81C79A-35 MB81C79A-45

Novenber 1987 Edition 2.0

72K-BIT (8192x9) HIGH SPEED CMOS STATIC RANDOM ACCESS MEMORY WITH AUTOMATIC POWER DOWN

The Fujitsu MB 81C79A is 8192 words x 9 bits static random access memory fabricated with a CMOS process. The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible and a single 5 volts power supply is required.

A separate chip select (\overline{CS}_1) pin simplifies multipackage systems design. It permits the selection of an individual package when outputs are OR-tied, and furthermore on selecting a single package by \overline{CS}_1 , the other deselected packages automatically power down.

All devices offer the advantages of low power dissipation, low cost, and high performance.

• Organization: 8192 words x 9 bits

Static operation: No clock or timing strobe required

Fast access time: t_{AA} = t_{ACS1} = 35 ns max. (MB 81C79A-35)
 t_{AA} = t_{ACS1} = 45 ns max. (MB 81C79A-45)

Low power consumption: 495 mW max. (Operating)


138 mW max. (Standby, TTL level) 83 mW max. (Standby, CMOS level)


- Single +5V supply, ±10% tolerance
- TTL compatible inputs and outputs
- Three-state outputs with OR-tie capability
- Chip select for simplified memory expansion, automatic power down
- All inputs and outputs have protection against static charge
- Standard 28-pin Plastic DIP package (Suffix: -P-SK)
- Standard 28-pin Bend type Plastic Flat package (Suffix: -PF)
- Standard 32-pad Leadless Chip Carrier (Suffix: -CV)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Ratir	Rating		Value	Unit
Supply Voltage		V _{cc}	-0.5 to +7	٧
Input Voltage of with respect to 0		Vin	-3.5 to +7	٧
	Output Voltage on any I/O with respect to GND		-0.5 to +7	V
Output Current		Іоит	±20	mA
Power Dissipation	on	PD	1.0	W
Temperature Un	Temperature Under Bias		-10 to +85	°C
Storage	PLASTIC	-	-40 to +125	°c
Temperature	CERAMIC	T _{STG}	-65 to +150	C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to-high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance $(V_{IN} = 0V)$ $(\overline{CS}_1, CS_2, \overline{OE}, \overline{WE})$	C _{I1}		7	pF
Input Capacitance (V _{IN} = 0V) (Other Inputs)	C ₁₂		6	ρF
I/O Capacitance (V _{I/O} = 0V)	C _{I/O}	erivi e jekster kir	8	pF

MB81C79A-35 MB81C79A-45



RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Input Low Voltage	V _{IL}	-2.0*		0.8	٧
Input High Voltage	V _{IH}	2.2		6.0	٧
Ambient Temperature	T _A	0		70	°c

^{*} -2.0V Min. for pulse width less than 20 ns. (V_{IL} Min = -0.5V at DC level)

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit	Test Condition
Input Leakage Current	I _{L1}	-10	10	μΑ	V _{IN} = 0V to V _{CC}
Output Leakage Current	I _{LO}	-10	10	μΑ	$\frac{\overline{CS}_1 = V_{IH} \text{ or } CS_2 = V_{IL} \text{ or } \overline{WE} = V_{IL} \text{ or } \overline{OE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$
Operating Supply Current	lcc		90	mA	CS 1/O = Open, Cycle = Min
Standby Supply	I _{SB1}		15	mA	V_{CC} = Min to Max. \overline{CS}_1 = V_{CC} -0.2V $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC}$ -0.2V
Current	I _{SB2}		25	mA	$\overline{\text{CS}}_1 = V_{1H}$
Output Low Voltage	V _{OL}		0.4	V	I _{OL} = 8mA
Output High Voltage	V _{OH}	2.4		V	I _{OH} = -4mA
Peak Power-on Current	I _{PO}		50	mA	$\frac{V_{CC}}{\overline{CS}_1}$ = 0V to V_{CC} Min. \overline{CS}_1 = Lower of V_{CC} or V_{IH} Min.

AC TEST CONDITIONS

Input Pulse Levels:

0.6V to 2.4V

Input Pulse Rise And Fall Times:

5ns (Transient time between 0.8V and 2.2V)

Timing Measurement Reference Levels:

Input: 1.5V

Output: 1.5V

Fig. 2


Output Load I.


For all except t_{LZ} , t_{HZ} , t_{WZ} , t_{OW} ,

toLz, and toHz.

Output Load II.

For t_{LZ} , t_{HZ} , t_{WZ} , t_{OW} , t_{OLZ} , and t_{OHZ} .





MB81C79A-35 MB81C79A-45

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

READ CYCLE*1

		MB 81C79A-35		MB 81C		
Parameter	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time	t _{RC}	35		45		ns
Address Access Time*2	t _{AA}		35		45	ns
CS₁ Access Time *3	t _{ACS1}		35		45	ns
CS ₂ Access Time *3	t _{ACS2}		15		20	ns
Output Hold from Address Change	t _{он}	3		3		ns
OE Access Time	^t oe		15		20	ns
Output Active from $\overline{\text{CS}}_1^{*4*5}$	t _{LZ1}	5		5		ns
Output Active from CS ₂ *4*5	t _{LZ2}	3		3		ns
Output Active from OE*4*5	t _{OLZ}	3		3		ns
Output Disable from $\overline{\text{CS}}_1^{*4*5}$	t _{HZ1}		20		25	ns
Output Disable from CS ₂ *4*5	t _{HZ2}		20		25	ns
Output Disable from OE*4*5	t _{OHZ}		20		25	ns


Note: *1 WE is high for Read cycle.

*2 Device is continuously selected, $\overline{CS}_1 = V_{IL}$, $CS_2 = V_{IH}$ and $\overline{OE} = V_{IL}$.

*3 Address valid prior to or coincident with \overline{CS}_1 transition low, CS_2 transition high.

*4 Transition is specified at the point of ±500mV from steady state voltage.

*5 This parameter is specified with Load II in Fig. 2.



Note: *1 WE is high for Read cycle.
*2 Device is continuously selected, $\overline{CS}_1 = V_{1L}$, $CS_2 = V_{1H}$ and $\overline{OE} = V_{1L}$.
*3 Address valid prior to or coincident with \overline{CS}_1 transition low, CS_2 transition high.

*4 Transition is specified at the point of ±500mV from steady state voltage.

*5 This parameter is specified with Load II in Fig. 2.


WRITE CYCLE*1

Dava	Shad	MB 81C79A-35		MB 810	11-:-	
Parameter	Symbol	Min	Max	Min	Max	Unit
Write Cycle Time*2	t _{wc}	35		45		ns
CS ₁ to End of Write	t _{CW1}	30		40	*	ns
CS ₂ to End of Write	t cw2	20		25		ns
Address Valid to End of Write	t _{AW}	30		40		ns
Address Setup Time	t _{AS}	0		0		ns
Write Pulse Width	t _{WP}	20		25		ns
Data Setup Time	t _{DW}	17		20		ns
Write Recovery Time*3	twn	3		3		ns
Data Hold Time	t _{DH}	0		0		ns
Output High-Z from WE*4*5	t _{wz}	10 10 10 10 10 10 10 10 10 10 10 10 10 1	15		20	ns
Output Low-Z from WE*4*5	t _{ow}	0		0		ns

Note: *1 If $\overline{\text{CS}}_1$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
*2 All write cycles are determined from the last address transition to the first address transition of next address.


 ^{*3} t_{WR} is defined from the end point of Write Mode.
 *4 Transition is specified at the point of ±500mV from steady state voltage.

^{*5} This parameter is specified with Load II in Fig. 2.



Note: *1 If \overline{OE} , \overline{CS}_1 , and \overline{CS}_2 are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

- *2 All write cycle are determined from the last address transition to the first address transition of next address.
- *3 t_{WB} is defined from the end point of WRITE Mode.
- *4 Transition is specified at the point of ±500mV from steady state voltage.
- *5 This parameter is specified with Load II in Fig. 2.



Note: *1 If \overline{OE} , \overline{CS}_1 , and \overline{CS}_2 are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

^{*2} All write cycles are determined from the last address transition to the first address transition of next address.

^{*3} t_{WR} is defined from the end point of WRITE Mode.

^{*4} Transition is specified at the point of ±500mV from steady state voltage.

^{*5} This parameter is specified with Load II in Fig. 2.

Fig. 3 — NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE




Fig. 5 - NORMALIZED POWER SUPPLY CURRENT vs. AMBIENT TEMPERATURE




Fig. 4 — NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE




Fig. 6 — NORMALIZED POWER SUPPLY CURRENT vs. AMBIENT TEMPERATURE




Fig. 7 — NORMALIZED POWER SUPPLY CURRENT vs. SUPPLY VOLTAGE




Fig. 8 — NORMALIZED POWER SUPPLY CURRENT vs. SUPPLY VOLTAGE




Fig. 10 — NORMALIZED ACCESS TIME vs. LOAD CAPACITANCE




Fig. 9 — NORMALIZED ACCESS TIME vs. LOAD CAPACITANCE




Fig. 11 — NORMALIZED ACCESS TIME vs. LOAD CAPACITANCE






Fig. 12 — NORMALIZED POWER SUPPLY CURRENT vs. FREQUENCY



PACKAGE DIMENSIONS PLASTIC DIP (Suffix: P-SK)




MB81C79A-35 MB81C79A-45



PACKAGE DIMENSIONS


PLASTIC FPT (Suffix: -PF)





PACKAGE DIMENSIONS

CERAMIC LCC (Suffix: -CV)



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 73,728-BIT BI-CMOS STATIC RANDOM ACCESS MEMORY

MB82B79-15 MB82B79-20

72K-BIT(8192 x 9) Bi-CMOS HIGH SPEED STATIC RANDOM ACCESS MEMORY WITH AUTOMATIC POWER DOWN

TS248-C88X October 1988

The Fujitsu MB82B79 is a 8,192-words by 9-bits static random access memory fabricated with a CMOS silicon gate process. To make power dissipation lower and high speed, peripheral circuits consist of Bi-CMOS technology, and to obtain smaller chip size, cells consist of NMOS transistors and resistors.

MB82B79 has 300mil plastic DIP and plastic flat (SOIC) as package option. The memory utilizes asychronous circuitly and requires +5V power supply. All pins are TTL compatible.

The MB82B79 is ideally suited for use in large computer and other applications where fast access time, large -apacity and ease of use are required. All devices offer the advantages of low power dissipa-

• 8,192 words x 9 bits organization

• Fast access time: tAA=tACS1=15ns max./tACS2=tOE= 8ns max.(MB82B79-15) tAA=tACS1=20ns max./tACS2=tOE=10ns max.(MB82B79-20)

• Bi-CMOS peripheral

• TTL compatible inputs/outputs

tion, low cost high performance.

- Completely static operation: No clock required
- Three-state output
- Common data input/output
- Single=5V(±10%) power supply with low current drain Active operation = 120mA max. Standby operation = 15 mA max.(CMOS level)

Standby operation = 25 mA max.(TTL level)

- Standard 32-pin plastic DIP package : Suffix -P-SK
- Standard 32-pin plastic flat package: Suffix -PF

ARSOLLITE MAXIMUM RATINGS (See Note)

(=-		
Symbol []	Values .	Unit
VCC	-0.5 to +7.0	V
VIN	-3.5 to +7.0	V
VI/O	-0.5 to +7.0	V
IOUT	±20	mA
PD	1.0	W
TBIAS	-10 to +85	°C
TSTG	-40 to +125	°C
	Symbol VCC VIN VI/O IOUT PD TBIAS	VCC -0.5 to +7.0 VIN -3.5 to +7.0 VI/O -0.5 to +7.0 IOUT ±20 PD 1.0 TBIAS -10 to +85

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ADVANCE INFO.

PLASTIC PACKAGE DIP-32P-M02


PLASTIC PACKAGE FPT-32P-M02

PIN ASSIGNMENT

(TOP VIEW)

	- 1			
A3		1 .	32	□ vcc
A2		2	31	□ A4
A1		3	30	□ A5
Α0		4	29	□ A6
A12		5	28	□ A7
A11		6	27	□ A8
A10		7	26	□ A9
NC		8	25	□ NC
NC:		9	24	□ CS1
ŌE		10	23	□ WE
CS2		11	22	□ I/09
I/01		12	21	□ I/08
1/02		13	20	□ I/07
I/03		14	19	□ I/06
1/04		15	18	□ I/05
GND		16	17	GNDQ

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance



CAPACITANCE (Ta=25°C, f=1MHz)

Parameter	Symbol	Min	Тур	Max	Unit
I/O Capacitance (VI/O=OV)	CI/O			8	pF
Input Capacitance(VIN=OV) (/CS1, CS2, /WE, /OE)	CI1			7	pF
Input Capacitance(VIN=0V) (Other inputs)	CI2			6	pF

PIN DISCRIPTION

Symbol	Pin name Symbol		Pin name
A0 to A12	Address input.	WE	Write Enable.
I/01 to I/09	Data input/output.	VCC	Power Supply(+5V±10%)
CS1	Chip Select 1.	GND	Ground.
CS2	Chip Select 2.	GNDQ	Ground for output.
ŌĒ	Output Enable.	NC	No Connection.

TRUTH TABLE

WE	CS1	CS2	ŌĒ	Mode	I/O pin	Power Supply Current
х	Н	x	х	Standby	High-Z	Standby
x	L	L	X	Not selected	High-Z	Active
Н	L	Н	Н	'Dout disable	High-Z	Active
Н	L	Н	L	Read	Data out	Active
L	L	н	х	Write	Data in	Active

Legend: H=High level, L=Low level, X=Don't care

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
Ambient Temperature	TA	0		70	°C

(Recommended operating conditions otherwise noted.)

Parameter	Test Conditions	Symbol	Min	Max	Unit
Input Leakage Current	VIN=GND to VCC VCC=max.	ILI	-10	10	μΑ
Output Leakage Current	VI/O=GND to VCC CS1=VIH or CS2=VIL or WE=VIL or OE=VIH	ILI/O	-10	10	μΑ
Operating Supply Current	CS1=VIL, I/O=Open Cycle=min.	ICC		120	mА
Standby Supply Current	VCC=min. to max. CS1=VCC-0.2V, VIN≤0.2V or VIN≥VCC-0.2V	ISB1		15	mA
Standby Supply Current	CS1=VIH	ISB2		25	mA
Input High Voltage		VIH	2.2	6.0	V
Input Low Voltage		VIL	*1 -0.5	0.8	V
Output High Voltage	IOH=-4mA	VOH	2.4		V
Output Low Voltage	IOL=8mA	VOL		0.4	٧
Peak Power-on Current *2	VCC=GND to 4.5V CS1=Lower of VCC or VIH min.	IPO		50	mA

Note: *1 -2.0V min. for pulse width less than 20ns.

*2 The CS1 input should be connected to VCC to keep the device deselected.

Fig. 2 - AC TEST CONDITIONS


• Input Pulse Levels:

0.6V to 2.4V

• Input Pulse Rise & Fall Time: 3ns(Transient between 0.8V and 2.2V)

• Timing Reference Levels:

Input: VIL=0.8V, VIH=2.2V
Output: VOL=0.8V, VOH=2.2V



* Including Scope and jig capacitance


	CL	Parameters measured
Load I	30pF	except tLZ, tHZ, tOW, tOLZ and tOHZ
Load II	5pF	tLZ, tHZ, tOW, tOLZ and tOHZ


AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

RF.	AD	CY	CLE	*1

Parameter	Symbol	MB82B	79-15	MB82B79-20		Unit
rarameter	ЗУШООТ	Min	Max	Min	Max	OHIC
Read Cycle Time	tRC	15		20		ns
Address Access Time *2	tAA		15		20	ns
/CS1 Access Time *3	tACS1		15		20	. ns
CS2 Access Time	tACS2		8		10	ns
/OE Access Time	t0E		8		10	ns
Output Hold from Address Change	tOH	3		3		ns
Output Low-Z from /CS1 *4*5	tLZ1	3		3		ns
Output Low-Z from CS2 *4*5	tLZ2	2		2		ns
Output Low-Z from /OE *4*5	tOLZ	2		2		ns
Output High-Z from /CS1 *4*5	tHZ1		8		10	ns
Output High-Z from CS2 *4*5	tHZ2		8		10	ns
Output High-Z from /OE *4*5	tOHZ		8		10	ns





Note: *1 /WE is high for Read cycle.

*2 Device is continuously selected, CS=OE=VIL.

*3 Address valid prior to or coincident with CS transition low.


*4 Transition is measured at the point of ±500mV from steady state voltage.


*5 This parameter is specified with Load II in Fig. 2.

5-115

WRITE CYCLE *1

B		C1-1	MB82B79-15		MB82B79-20		Unit	
Parameter		Symbol	Min Max		Min Max		Unit	
Write Cycle Time		tWC	15		20		ns	
Address Valid to End o	f Write	tAW	10		15		ns	
/CS1 to End of Write		tCW1	10		15		ns	
CS2 to End of Write		tCW2	- 6		8	17. 1 1 A	ns	
Data Setup Time		tDW	. 7		10	3 7 7 -0	ns	
Data Hold Time		tDH	3		3	7.50	ns	
Write Pulse Width		tWP	- 8	21.	10	A 71.	ns	
Write Recovery Time *2	/CS1,/WE	tWR1	3		3		ns	
write Recovery Time	CS2	tWR2	5	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1	5		ns	
Addaga Cotum Timo	/CS1,/WE	tAS1	0		0		ns	
Address Setup Time	CS2	tAS2	2	4,	2		ns	
Output Low-Z from /WE *3*4		tOW	0		0		ns	
Output High-Z from /WE	*3*4	tWZ		8	1.45	10	ns	







Note: *1 If CS1, OE and CS2 are in the READ Mode during this period, I/O pins are in the out put state so that the input signals of opposite phase to the outputs must not be applied.


*2 tWR is defined from the end point of WRITE Mode.

*3 Transition is measured at the point of ±500mV from steady state voltage.


*4 This parameter is specified with Load II in Fig. 2.







FUJITSU LIMITED







CMOS 262,144 BIT STATIC RANDOM ACCESS MEMORY

MB81C81A-35 MB81C81A-45

May 1988 Edition 1.0



PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

262,144 WORDS x 1 BIT HIGH SPEED CMOS STATIC RANDOM ACCESS MEMORY

The Fujitsu MB81C81A is 262,144 words x 1 bit static random access memory fabricated with a CMOS technology.

Since MB81C81A consists of NMOS cells and CMOS peripherals, it is packaged in 300 mil DIP and reached low power dissipation such as 550 mW.

It uses fully static circultry and therefore requires no clocks or refreshing to operate.

The MB81C81A is designed for memory applications where high performance, low cost, large bit storage and simple interfacing are required.

MB81C81A is compatible with TTL logic families in all respects; input, output and a single +5 V supply.

• Organization: 262,144 words x 1 bit

Static operation: No clocks or refresh required

Fast access time: 35 ns max. (MB81C81A-35)
 45 ns max. (MB81C81A-45)

Single +5V supply ±10% tolerance

· Separate data input and output

TTL compatible inputs and output

The compatible inputs and output

- Three-state output with OR-tie capability
- · Chip select for simplified memory expansion, automatic power down
- All inputs and output have protection against static charge

• 300 mil width 24-pin Dual in-Line Package

(Suffix: Plastic DIP; P-SK, Ceramic DIP; C-SK)

24 pad LCC (Suffix: CV)

24 pad SOJ (Suffix: PJ)

ABSOLUTE MAXIMUM RATINGS (see NOTE)


Rating		Symbol	Value	Unit
Supply Voltage		Vcc	-0.5 to +7	٧
Input Voltage on any pin	with to GND	VIN	-3.5* to +7	V
Output Voltage on any p	in with to GND	Vout	-0.5 to +7	٧
Output Current		lout	±20	mA
Power Dissipation		Po	1.0	w
Temperature under Bias		TBIAS	-10 to +85	°C
Storogo Tomonoroturo	CERAMIC	Тѕтс	-65 to +150	°C
Storage Temperature	PLASTIC	isid	-45 to +125	, ,

^{*} DC: min. = -0.5 V

NOTE:

Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





CAPACITANCE (TA = 25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (VIN = 0 V)	CIN		6	pF
CS Capacitance (VCS = 0 V)	CCS		8	pF
Output Capacitance (Vout = 0 V)	Соит		8	pF

MB81C81A-35 MB81C81A-45

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Input Low Voltage	VIL	-0.5*		0.8	٧
Input High Voltage	VIH	2.2		6.0	٧
Ambient Temperature	TA	0		70	°C

^{* -3.0} V Min. for pulse width less than 20 ns.


DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Test Con	dition	Symbol	Min	Тур	Max	Unit
Input Leakage Current	VIN = 0 V to Vcc Vcc = Max.		lu	-10		10	μА
Output Leakage Current	CS = VIH, VOUT = 0 V to 4.5 V VCC = Max.		lLO	-50		50	μΑ
Power Supply Current	CS = VIL, MB81C81A-45		lcc			100	mA :
rower Supply Current	1	MB81C81A-35		7 N.		120	IIIA I
Standby Current	$\overline{\text{Vcc}} = \text{Min. to}$ $CS \ge \text{Vcc} - 0.2$ $V_{\text{IN}} \le 0.2 \text{ V or}$ $V_{\text{IN}} \ge \text{Vcc} - 0.2$. V	ISB1			15	mA
	VCC = Min. to CS = VIH	Max.	ISB2			30	
Output Low Voltage	IOL = 16 mA		VoL			0.4	V
Output High Voltage	Iон = -4 mA		Vон	2.4			٧
Peak Power on Current ^{*1}	Vcc = 0 to Vc CS = Lower of VIH Min.		lPO		1 22	30	mA

^{*1} A pull-up resistor to Vcc on the $\overline{C}S$ input is required to keep the device deselected; otherwise, power-on current approaches lcc active.





AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Or make at	MB81C81A-35		MB81C81A-45		Unit	
	Symbol	Min.	Max.	Min.	Max.	Unit	
READ CYCLE							
Read Cycle Time *1	tRC	35		45		ns	
Address Access Time	taa	AND THE RESERVE OF	35		45	ns	
Chip Select Access Time *2	tACS1	100 mm (100 mm)	35	and the second	45	ns	
Output Hold from Address Change	toн	5		5		ns	
Chip Selection to Output in Low-Z *3	tLZ	5		5		ns	
Chip Deselection to Output in High-Z *3	tHZ	0	20	0	25	ns	
Chip Selection to Power Up time	tPU	0		0		ns	
Chip Deselection to Power Down	tPD		35		45	ns	


^{*1} All Read cycles are determined from the last valid address transitioning to the first address transitioning of next cycle.

^{*2} Addesses valid prior to or coincident with $\overline{\text{CS}}$ transition low.


^{*3} Transition is measured at the point of ±500 mV from steady state voltage with specified load in Figure 2.

READ CYCLE TIMING DIAGRAM

READ CYCLE: ADDRESS CONTROLLED *1 *2



READ CYCLE: CS CONTROLLED *2



: Undefined

: Don't Care

 $\overline{\text{CS}}$ is Low. WE is high for Read cycles. transition is measured at $\pm 500 \text{mV}$ from steady state voltage with specified load in Fig. II. Addresses valid prior to or coincident with $\overline{\text{CS}}$ transition low.




MB81C81A-35 MB81C81A-45

AC CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted.)

Parameter	Ou made al	MB81C	81A-35	MB81C	Unit	
raiametei	Symbol	Min.	Max.	Min.	Max.	Onit
WRITE CYCLE						
Write Cycle Time	twc	35		45		ns
Chip Selection to End of Write	tcw	30		40		ns
Address Valid to End of Write	taw	30		40		ns
Address Setup Time	tAS1	5	No.	5		ns
Address Setup Time	tAS2	0		0		ns
Write Pulse Width	twp	25		30		ns
Data Valid to End of Write	tow	20		25		ns
Write Recovery Time	twn	5		5		ns
Data Hold Time	tDH	0		0		ns
Write Enable to Output in High-Z *1	twz	0	20	0	25	ns
Output Active from End of Write *1	tow	· · · · · · · · · · · · · · · · · · ·		0	21 42	ns






- $\frac{Transition}{CS} \text{ or } \overline{WE} \text{ must be high during address transition.}$












PACKAGE DIMENSIONS



PACKAGE DIMENSIONS (Continued)




PACKAGE DIMENSIONS (Continued)







PACKAGE DIMENSIONS (Continued)





CMOS 262144-BIT STATIC RANDOM **ACCESS MEMORY**

MB81C84A-35 MB81C84A-45

April 1988 Edition 20

64K x 4 BIT(262, 144-BIT) HIGH SPEED STATIC RANDOM

rnemory fabricated with a CMOS silicon-gate process. To make power dissipation lower, peripheral circuits consist of CMOS technology, and to obtain smaller chip size, cells consist of NMOS transistors and resistors. MB81C84A has 300mil plastic DIP and 300mil plastic small outline J-lead (SOJ) as package option. The memory utilizes asynchronous circuits supply. All pine are TT. supply. All pins are TTL compatible.

The MB81C84A is ideally suited for use in large computer systems and other applications where fast access time, large capacity and ease of use are required. All devices offer the advantages of low power dissipation, low cost and high performance.

Organization: 65,536 words x 4 bits

Fast access time: $t_{AA} = t_{ACS} = 35 \text{ ns max.}$ (MB81C84A-35) $t_{AA} = t_{ACS} = 45 \text{ ns max.} \text{ (MB81C84A-45)}$

Completely static operation: No clock required

TTL compatible inputs/outputs

Three-state output

Common data input/output

Single +5V power supply, ±10% tolerance

Low power standby: 660 mW max. (Active)

165 mW max. (Standby, TTL level) 83 mW max. (Standby, CMOS level)

Standard 24-pin PLASTIC DIP package (300mil): Suffix -P-SK


Standard 24-pin PLASTIC SOJ package (300mil): Suffix -PJ

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.5 to +7.0	V
Input Voltage	VIN	-3.0 to +7.0	· V
Output Voltage	V _{out}	-0.5 to +7.0	V
Output Current	I _{OUT}	±20	mĄ
Power Dissipation	PD	1.0	w
Temperature Under Bias	TBIAS	-10 to +85	°C
Storage Temperature Range	T _{STG}	-45 to + 125	°c

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Output Capacitance (V _{I/O} = 0V)	C _{OUT}			8	pF
Input Capacitance (V _{CS} = 0V)	C _{CS}			8	pF
Input Capacitance (V _{IN} = 0V)	C _{IN}			6	pF

RECOMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Input Low Voltage	V _{IL} · ·	-2.0*1		0.8	V
Input High Voltage	V _{IH}	2.2		6.0	V
Ambient Temperature	TA	0		70	°C

^{*1} -2.0 V Min. for pulse width less than 20 ns. (V_{IL} min. = -0.5 V at DC level)

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit	Test Conditions
Standby Supply Current	I _{SB1}		30	mA	$\overline{\text{CS}} = V_{\text{IH}}, V_{\text{IN}} = \text{GND or } V_{\text{CC}}$
Standby Supply Current	I _{SB2}		15	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}}$ -0.2V, V_{IN} = GND or V_{CC}
Operating Supply Current	Icc		120	mA	Cycle = Min., I _{OUT} = 0mA, $\overline{\text{CS}}$ = V _{IL}
Input Leakage Current	I _{LI}	-10	10	μΑ	V _{IN} = 0V to V _{CC}
Output Leakage Current	I _{L1/0}	-50	50	μΑ	$\overline{CS} = V_{IH}, V_{OUT} = 0 \text{ to } V_{CC}$
Output High Voltage	V _{OH}	2.4		V	I _{OH} = -4 mA
Output Low Voltage	V _{OL}		0.4	V	I _{OL} = 8 mA

Note: All voltages are referenced to GND

Fig. 2 - AC TEST CONDITIONS

Output Load

Input Pulse Levels:


0.6V to 2.4V

Input Pulse Rise & Fall Times: 5 ns (Transient between 0.8V and 2.2V)

Timing Reference Levels:

Input: $V_{IL} = 0.8V$, $V_{IH} = 2.2V$

Output: $V_{OL} = 0.8V, V_{OH} = 2.2V$




* Including Scope and Jig Capacitance

	R1	R2	CL	Parameters Measured
Load I	480Ω	255Ω	30 pF	except t _{LZ} , t _{HZ} , t _{WZ} , and t _{OW}
Load II	480Ω	255Ω	5 pF	tLZ, tHZ, tWZ, tOW

AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.) READ CYCLE

Parameter		MB81C84A-35		MB810		
	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time	t _{RC}	35		45		ns
Address Access Time	t _{AA}	35	35		45	ns
Chip Selection Access Time	t _{ACS}		35		45	ns
Output Hold from Address Change	t _{он}	0		. 0		ns
Output Hold from Chip Selection	tonc	0		0		ns
Chip Selection to Output Low-Z	t _{LZ}	5		5		ns
Chip Deselection to Output High-Z	t _{HZ}	0	20	0	25	ns
Power Up from Chip Selection	t _{PU}	0		0		ns
Power Down from Chip Selection	t _{PD}		35		35	ns

READ CYCLE TIMING DIAGRAM*1




- Note: *1 WE is high for Read cycle.
 - *2 All Read cycle timings are referenced from the last valid address to the first transitioning address.
 - *3 Device is continously selected, $\overline{CS} = V_{IL}$.
 - *4 Address valid prior to or coincident with CS transition low.
 - *5 Transition is measured at ±500mV from steady state voltage with specified load in Fig. 2.


WRITE CYCLE

Parameter	0	MB810	C84A-35	MB810	84A-45	11.3.
Parameter	Symbol	Min	Max	Min	Max	Unit
Write Cycle Time	t _{wc}	35		45		ns
Address Valid to End of Write	.t _{AW}	30		40		ns
Chip Select to End of Write	t _{cw}	30		40		ns
Data Valid to End of Write	t _{DW}	20		25		ns
Data Hold Time	t _{DH}	5		5		ns
Write Pulse Width	t _{WP}	25		35		ns
Address Setup Time from WE	t _{AS1}	5		5		ns
Address Setup Time from CS	t _{AS2}	0		0		ns
Write Recovery Time	twn	5		5		ns
Output High-Z from Write Enable	twz	0	20	0	25	ns
Output Low-Z from Write Enable	tow	5		5	172	ns

WRITE CYCLE TIMING DIAGRAM *1*2*5



- $\overline{\text{CS}}$ or $\overline{\text{WE}}$ must be high during address transitions. Note: *1
 - *2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - *3 All Read cycle timings are referenced from the last valid address to the first transitioning address.
 - *4 Transition measured at ±500mV from steady state voltage with specified load in Fig. 2.
 - *5 If CS is in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.




- Note: *1 CS or WE must be high during address transitions.
 *2 If CS goes high simultaneously with WE high, the output remains in high impedance state. *3 All Write cycle timings are referenced from the last valid address to the first transitioning address.
 - *4 If CS is in the READ mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.






PACKAGE DIMENSIONS



PACKAGE DIMENSIONS (continued)



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefullychecked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 262,144-BIT STATIC RANDOM **ACCESS MEMORY**

MB 81C86-55 MB 81C86-70

> September 1986 Edition 1.0

64K x 4 BIT(262,144-BIT) HIGH SPEED STATIC RANDOM ACCESS MEMORY WITH AUTOMATIC POWER DOWN

The Fujitsu MB 81C86 is a 65,536-words by 4-bits static random access memory fabricated with a CMOS silicon gate process. To make power dissipation lower, peripheral circuits consist of CMOS technology, and to obtain smaller chip size, cells consist of NMOS transistors and resistors. The memory utilizes asynchronous and requires single +5V power supply. All pins are TTL compatible.

The MB 81C86 is ideally suited for use in large computer systems and other applications where fast access time, large capacity and ease of use are required. All devices offer the advantages of low power dissipation, low cost and high performance.

Organization: 65,536 words x 4 bits

Fast access time: $t_{AA} = t_{ACS} = 55$ ns max. (MB 81C86-55) $t_{AA} = t_{ACS} = 70$ ns max. (MB 81C86-70) Completely static operation: No clock required

TTL compatible inputs/outputs

Three-state output

Separate data input/output

Single +5V power supply, ±10% tolerance

Low power standby: 550 mW max. (Active)

55 mW max. (Standby)


 Standard 28-pin DIP: (Suffix: -C) Standard 32-pad LCC: (Suffix: -CV)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.5 to +7.0	٧
Input Voltage	VIN	-3.0 to +7.0	V
Output Voltage	Vout	-0.5 to +7.0	V
Output Current	lout	±20	mA
Power Dissipation	P _D	1.0	w
Temperature Under Bias	TBIAS	–10 to +85	°C
Storage Temperature Range	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Output Capacitance (V _{OUT} = 0V)	Соит			8	pF
Input Capacitance (V _{CS} = 0V)	C _{CS}			7	pF
Input Capacitance (V _{IN} = 0V)	C _{IN}	de la compa		6	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	٧
Input Low Voltage	V _{IL}	-3.0 ^{*1}		0.8	V.
Input High Voltage	V _{IH}	2.2		6.0	٧
Ambient Temperature	TA	0		70	°C


^{*1 -3.0} V Min. for pulse width less than 20 ns. (V_{IL} min. = -0.5 V at DC level)

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit	Test Conditions
Standby Supply Current	I _{SB}		10	mA	$\overline{CS} = V_{1H}$ $V_{1N} = 0 \text{ V to } V_{CC}$
Operating Supply Current	Icc		100	mA	Cycle = Min., I _{OUT} = 0 mA CS = V _{IL}
Input Leakage Current	ILI	-5	5	μΑ	V _{IN} = 0 V to V _{CC}
Output Leakage Current	ILO	-5	5	μΑ	$\overline{\text{CS}} = \text{V}_{\text{IH}}$ $\text{V}_{\text{OUT}} = \text{0 V to V}_{\text{CC}}$
Output High Voltage	V _{OH}	2.4	2- 2	V	I _{OH} = -4 mA
Output Low Voltage	VoL		0.4	V	I _{OL} = 8 mA
Peak Power-on Current	IPO		40	mA	V _{CC} = 0V to V _{CC} MAX. CS = Lower of V _{CC} or V _{IH} Min

Note: All voltages are referenced to GND




AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

READ CYCLE'1

Parameter		MB 81C86-55		MB 81C86-70		
	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time*2	t _{RC}	55		70	200	ns
Address Access Time*3	t _{AA}		55	***	70	ns
CS Access Time*4	t _{ACS}		55		70	ns
Output Hold from Address Change	t _{он}	5		5		ns
Output Hold from CS	t _{ohc}	5		5		ns
Chip Selection to Output Low-Z *5	t _{LZ}	10		10		ns
Chip Deselection to Output High-Z*5	t _{HZ}	5	25	5	25	ns
Power Up from CS	t _{PU}	0		0		ns
Power Down from CS	t _{PD}		40		40	ns

READ CYCLE TIMING DIAGRAM*1



Note: *1 WE is high for Read cycle.

*2 All Read cycle timings are referenced from the last valid address to the first transitioning address.


*3 Device is continuously selected, $\overline{CS} = V_{1L}$.
*4 Address valid prior to or coincident with \overline{CS} transition low.

*5 Transition is specified $\pm 500 \text{mV}$ from steady state voltage with specified load II in Fig. 2.


WRITE CYCLE*1*2

D	Ch =1	MB 81	C86-55	MB 81C86-70		Unia
Parameter	Symbol	Min	Max	Min	Max	Unit
Write Cycle Time*3	twc	55		70		ns
Address Valid to End of Write	t _{AW}	45		50		ns
Chip Select to End of Write	t _{cw}	45		50		ns
Data Valid to End of Write	t _{DW}	25		30		ns
Data Hold Time	t _{DH}	5		5		ns
Write Pulse Width	t _{WP}	30		35		ns
Address Setup Time	t _{AS}	5		5		ns
Write Recovery Time*4	twR	5		5		ns
Output High-Z from WE*5	twz	0	25	0	25	ns
Output Low-Z from WE*5	tow	5	30	5	35	ns

WRITE CYCLE TIMING DIAGRAM*1*2



- Note: *1 \overline{CS} or \overline{WE} must be high during address transitions.
 - *2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - *3 All Read cycle timings are referenced from the last valid address to the first transitioning address.
 - *4 t_{WR} is defined from the end point of WRITE Mode.
 - *5 Transition is specified ±500mV from steady state voltage with specified load II in Fig. 2.




Note: *1 \overline{CS} or \overline{WE} must be high during address transitions.

- *2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
- *3 All Write cycle timings are referenced from the last valid address to the first transitioning address.
- *4 twn is defined from the end point of WRITE Mode.
- *5 Transition is specified ±500mV from steady state voltage with specified Load II in Fig.2.

MB 81C86-55 MB 81C86-70




PACKAGE DIMENSIONS





PACKAGE DIMENSIONS



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.



CMOS 262144-BIT STATIC RANDOM ACCESS MEMORY

MB8289-25

32K x 9-BIT STATIC RANDOM ACCESS MEMORY WITH AUTO MATIC POWER DOWN

The Fujitsu MB8289 is 32768 words x 9 bits high speed static random access memory fabricated with CMOS technology. To obtain smaller chip, cell consists of NMOS transistors and resistors therefore this device is assembled in 300 mil DIP and has such small power dissipation as 550mW max. All pins are TTL compatible and single 5 volt power supply is required.

A separate chip select $(\overline{\text{CS}}_1)$ pin simplifies multipackage systems design. It permits the selection of an individual package when outputs are $\overline{\text{CR}}$ -tied, and furthermore on selecting a single package by $\overline{\text{CS}}_1$ the other deselected packages automatically power down.

All devices offer the advantages of low power dissipation, low cost, and high performance.

• Organization : 32768 words x 9 bits

· Static operation : no clocks or timing strobe required

• Fast access time: tAA=tACS1=25nsmax, tACS2=14nsmax(MB8289-25)

t_{AA}=t_{ACS1}=35nsmax, t_{ACS2}=15nsmax(MB8289-35)

Low power consumption: 660mW max. (Operating) for 25ns
 550mW max. (Operating) for 35ns

138mW max. (TTL Standby)

83mW max. (CMOS Standby)

• Single +5V supply ±10% tolerance

• TTL compatible inputs and outputs

- Three-state outputs with OR-tie capability
- Chip select for simplified memory expansion, automatic power down
- All inputs and outputs have protection against static charge
- Standard 32-pin DIP package(300 mil) : (Suffix: P-SK)
- Standard 32-pin FPT package (450mil) : (Suffix: PF)

ARSOLUTE MAXIMUM PATINGS (See NOTE)

ABSOLUTE MAXIMUM RATINGS (See	e NOTE)		
Rating	Symbol Symbol	Value	Unit
Supply Voltage	VCC	-0.5 to +7	V
Input Voltage on any pin with respect to GND	VIN	-3.5 to +7	V
Output Voltage on any I/O pin with respect to GND	VOUT	-0.5 to +7	V
Output Current	IOUT	±20	mA
Power dissipation	PD	1.0	W
Temperature Under Bias	TBIAS	-10 to +85	°C
Storage Temperature	TSTG	-45 to 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: This is not a final special to the some parametre in the some parametre in the sound of th


TS253-A888

August 1988

PLASTIC PACKAGE (DIP-32P-M02)

PLASTIC PACKAGE (FPT-32P-M02)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (TA= 25°C, f= 1MHz)

Parameter	Condition	Symbol	Min.	Typ.	Max.	Unit
Input Capacitance (CS1,CS2,OE,WE)	VIN=0V	CI1	10000	and the second	8	pF
Input Capacitance (Other Input)	VIN=0V	CI2			7	pF
I/O Capacitance	VI/0=0V	CI/O			8	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
Ambient Temperature	TA	0		70	°C

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

kecommended operating con					
Parameter	Symbol	Min	Max	Unit	Test Conditions
	<u> </u> -				CS1≥VCC-0.2V
Standby Supply Current	ISB1		15	mA	VIN≥VCC-0.2V or VIN≤0.2V
					VIN≤0.2V
<u> </u>	ISB2		25	mA	/CS1=VIH
Operating Supply 25ns			120		IOUT=0mA, CS1=VIL
Current 35ns	ICC		100	mA	Cycle=Min.
and the second s					
Input Leakage Current	ILI	- 5	5	μΑ	VIN=0V to VCC
All the second of the second					CS1=VIH or CS2=VIL or
Output Leakage Current	ILI/O	- 5	- 5	μΑ	WE=VIL or OE=VIH,
	l				VI/O=0 V to VCC
Input Low Voltage *1	VIL	-2.0	0.8	V	
Input High Voltage	VIH	2.2	6.0	V	
Output High Voltage	VOH	2.4		V	IOH=-4 mA
Output Low Voltage	VOL		0.4	V	IOL=8mA

*1 -2.0 V Min. for pulse width less than 20 ns.(VIL min. =-0.5 V at DC level) Note: All voltages are referenced to GND.

Fig. 2 - AC TEST CONDITIONS

• Input Pulse Levels:

0.6 V to 2.4 V


• Input Pulse Rise & Fall Times:

3ns(Transient between 0.8V and 2.2V)

• Timing Reference Levels:

Input : VIL=0.8V, VIH=2.2V
Output: VOL=0.8V, VOH=2.2V

• Output Load



*1 Including Scope and Jig Capacitance

		R1	R2	CL	Parameters Measured
1	Load I	480Ω	255Ω	30 pF	except tLZ, tHZ, tWZ, tOW, tOLZ and tOHZ
	Load II	480Ω	255Ω	5 pF	tLZ, tHZ, tWZ, tOW, tOLZ, and tOHZ

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

READ CYCLE *1

Parameter	Symbol	bol MB8289-25		MB8289-35		Unit
		Min	Max	Min	Max	
Read Cycle Time	tRC	25		35		ns
Address Access Time *2	tAA		25		35	ns
CS1 Access Time *3	tACS1	frankrige egin	25	1	35	ns
CS2 Access Time *3	tACS2		14		15	ns
OE Access Time	t0E		12	78 \$ 1	14	ns
Output Hold from Address Change	tOH	3		3		ns
Output Active from CS1 *4*5	tLZ1	5		8		ns
Output Active from CS2 *4*5	tLZ2	2	s e ver e di del	3	किसी के अंग	ns
Output Active from OE *4*5	tOLZ	2		3		ns
Output Disable from CS1*4*5	tHZ1	1	15	11	15	ns
Output Disable from CS2*4*5	tHZ2	1	15	1	15	ns
Output Disable from OE *4*5	tOHZ	1	15	1	15	ns

Note *1 WE is high for Read Cycle.

*2 Device is continuously selected, CS1=VIL, CS2=VIH and OE=VIL.

*3 Address valid prior to or coincident with CS1 transition low, CS2 transition high.


*4 Transition is specified at the point of +500mV from steady state voltage.

*5 This parameter is specified with Load II in Fig. 2.


WRITE CYCLE #1

Parameter	Symbol	MB8289-25		MB8289-35		Unit
	100	Min	Max	Min	Max	
Write Cycle Time #2	tWC	25		35		ns
Address Valid to End of Write	tAW	18	7.00	28	i dalawi , e s	ns
CS1 to End of Write	tCW1	16		26		ns
CS2 to End of Write	tCW2	13		20		ns
Data Setup Time	tDW	8		12		ns
Data Hold Time	tDH	0	1 (A)	0		ns
Write Pulse Width	tWP	15		20		ns
Write Recovery Time #3	tWR	0		0		ns
Address Setup Time	tAS	0		0	100	ns
Output Low-Z from WE #4#5	tOW	0		0	1 1 1 1 1 1 1 1 1 1	ns
Output High-Z from WE #4#5	tWZ	0	8	0	14	ns


- Note #1 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - #2 All Write Cycles are determined from the last address transition to the first address transition of next address.
 - #3 tWR is defined from the end point of Write Mode.
 - #4 Transition is specified at the point of +500mV from steady state voltage.
 - #5 This parameter is specified with Load II in Fig. 2.




- Note *1 WE is high for Read Cycle.
 - *2 Device is continuously selected, $\overline{CS}1=VIL$, $\underline{CS}2=VIH$ and $\overline{OE}=VIL$.
 - *3 Address valid prior to or coincident with $\overline{\text{CS}}1$ tarnsition low, CS2 transition high.
 - *4 Transition is specified at the point of +500mV from stead state voltage.
 - *5 This parameter is specified with Load II in Fig. 2.



- Note #1 If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in high impedance state.
 - #2 All Write Cycles are determined from the last address transition to the first address transition of next address.
 - #3 tWR is defined from the end point of Write Mode.
 - #4 Transition is specified at the point of +500mV from steady state voltage.
 - #5 This parameter is specified with Load II in Fig. 2.




- Note #1 If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in high impedance state.
 - #2 All Write Cycles are determined from the last address transition to the first address transition of next address.
 - #3 tWR is defined from the end point of Write Mode.
 - #4 Transition is specified at the point of +500mV from steady state voltage.
 #5 This parameter is specified with Load II in Fig. 2.



- Note #1 If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in high impedance state.
 - #2 All Write Cycles are determined from the last address transition to the first address transition of next address.
 - #3 tWR is defined from the end point of Write Mode.
 - #4 Transition is specified at the point of +500mV from steady state voltage.
 - #5 This parameter is specified with Load II in Fig. 2.

32 LEAD PLASTIC DUAL-IN-LINE PACKAGE.

(CASE No DIP-32P-MO2)
Dimensions in inches(millimeters).



(CASE No FF -32P-MO2 32 PINS PLASTIC FLAT PACKAGE. Dimensions in inches(millimeters 5-158 +.010 (20.30-0.25).006±.002 (0.15±0.05) (32) 0(0) MIN $.465\pm.012$ (11.80±0.30) 402±.012 008 INDEX .050 TYP (1.27) .018±.004 .004(0.10) 0.45±0.10) .098 MAX (2.50) ⊕ Ø.005(0.13) (A) 0006 .012 750 REF (19,05) 085±.006 .008 MAX (0.18) 027 MAX (0.68)VIEW [B] F32004S-1C(W) FUJITSU LIMITED

Section 6 -

Low-Power CMOS SRAMs

Page	Device	Maximum Access Time(ns)	Capacity	Package Options	Sealing Method
6–3	MB8464A-80 MB8464A-80L MB8464A-80L MB8464A-10 MB8464A-10L MB8464A-10LL MB8464A-15 MB8464A-15L	80 80 100 100 100 150 150	65536 bits (8192w x 8b)	28-pin Plastic DIP 28-pin Plastic FPT 32-pad Ceramic LCC	Plastic Plastic Metal
6-15	MB84256-10L MB84256-10L MB84256-10L MB84256-12L MB84256-12L MB84256-12L MB84256-15L MB84256-15L	100 100 100 120 120 120 150 150	262144 bits (32768w x 8b)	28-pin Plastic DIP 28-pin Plastic FPT 32-pad Ceramic LCC	Plastic Plastic Metal
6–25	MB84256A-70 MB84256A-70L MB84256A-10L MB84256A-10L MB84256A-10L MB84256A-12L MB84256A-12L MB84256A-15 MB84256A-15 MB84256A-15 MB84256A-15L	70 70 70 100 100 120 120 120 120 150 150	262144 bits (32768w x 8b)	28-pin Plastic DIP 28-pin Plastic FPT	Plastic Plastic
6-35	MB841000-80 MB841000-80L MB841000-10 MB841000-10L	80 80 100 100	1048576 bits (131072w x 8b)	32-pin Plastic DIP 32-pin Plastic FPT	Plastic Plastic
6–37	MB84F256-25	250	262144 bits (32768w x 8b)	28-pin Plastic DIP 28-pin Plastic FPT	Plastic Plastic



CMOS 65536-BIT STATIC RANDOM ACCESS MEMORY

MB 8464A-80/80L/80LL MB 8464A-10/10L/10LL MB 8464A-15/15L/15LL

> March 1987 Edition 2.0

8,192 WORDS x 8 BIT CMOS STATIC RAM WITH

The Fujitsu MB 8464A is a 8192-word by 8-bit static random access memory fabricated with a CMOS sillicon gate process. The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible, and a single 5 volts power supply is required.

The MB 8464A is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required. All devices offer the advantages of low power dissipation, low cost, and high performance.

Organization: 8192 words x 8 bits

Fast access time: 80 ns max. (MB 8464A-80/80L/80LL)

100 ns max. (MB 8464A-10/10L/10LL) 150 ns max. (MB 8464A-15/15L/15LL)

· Completely static operation: No clock required

• TTL compatible inputs/outputs

Three-state output

Common data input/output

Single +5V power supply, ±10% tolerance

Low power standby: 11mW max. (MB 8464A-80/10/15)

0.55mW max. (MB 8464A-80L/10L/15L) 0.55mW max. (MB 8464A-80LL/10LL/15LL)

Data retention current: 1mA max. (MB 8464A-80/10/15)

25µA max. (MB 8464A-80L/10L/15L)

2μA max. at 0°C to 40°C

(MB 8464A-80LL/10LL/15LL)

• Data retention: 2.0V min.

Standard 28-pin DIP (300mil width) (Suffix: P-SK)

(600mil width) (Suffix: P)

Standard 28-pin bend-type Flat package (450mil width) (Suffix: PF)


Standard 32-pad LCC (Suffix: CV)


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Rating		Value	Unit
Supply Voltage		V _{cc}	-0.5 to +7.0	V
Input Voltage		V _{IN}	-0.5* to V _{CC} +0.5	V
Output Voltage		Vout	-0.5 to V _{CC} +0.5	V
Temperature Under Bia	is	TBIAS	-10 to +85	°C
Storage Temperature CERAMIC			-65 to +150	°c
Range	PLASTIC	T _{STG}	-45 to +125] [


^{*-2.0}V for pulse width less than 20ns.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Min	Тур	Max	Unit
I/O Capacitance (V _{I/O} = 0V)	C _{I/O}			8	pF
Input Capacitance (V _{IN} = 0V)	C _{IN}		ng sa til spation og Det Standard og	6	pF

E

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Input Low Voltage	V _{IL}	-2.0*		0.8	٧
Input High Voltage	V _{IH}	2.2		V _{CC} +0.3	V
Ambient Temperature	TA	. 0		70	°c

^{*-2.0} V Min for pulse width less than 20 ns. (V_{IL} Min. = -0.3 V at DC level)

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol		464A- 0/15		64 A-80 DLL/15 L	L/80LL _/15LL	Unit	Test Condition
en de la companya de La companya de la companya de		Min	Max	Min	Тур	Max		
Standby Supply Current	I _{SB1}	-	2		1μΑ	0.1	mA	$CS_2 \le 0.2V$, $\overline{CS}_1 \ge V_{CC} - 0.2V$ $(CS_2 \le 0.2V \text{ or } CS_2 \ge V_{CC} - 0.2V)$
	I _{SB2}		3			3	mA	$\overline{\text{CS}}_1 = \text{V}_{\text{IH}} \text{ or } \text{CS}_2 = \text{V}_{\text{IL}}$
Active Supply Current	I _{CC1}		50			50	mA	$\overline{CS}_{1} = V_{IL}, CS_{2} = V_{IH}$ $V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OUT} = 0\text{mA}$
Operating Supply Current	I _{CC2}		60			60	mA	Cycle = Min., Duty = 100% I _{OUT} = 0mA
Input Leakage Current	I _{LI}	-1 ,	1	-1		-1	μΑ	V _{IN} = 0V to V _{CC}
Output Leakage Current	I _{LI/O}	-2	2	-2		2	μΑ	$V_{I/O} = 0V$ to V_{CC} $\overline{CS}_1 = V_{IH}$ or $\overline{CS}_2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$
Output High Voltage	V _{OH}	2.4		2.4			٧	I _{OH} = -1.0mA
Output Low Voltage	V _{OL}		0.4			0.4	V	I _{OL} = 2.1mA

Note: All voltages are referenced to GND

Fig. 2 - AC TEST CONDITIONS

• Input Pulse Levels:

0.6V to 2.4V


• Input Pulse Rise and Fall Times:

5ns (Transient Time between 0.8V and 2.2V)

Timing Reference Levels:

Input: $V_{IL} = 0.8V, V_{IH} = 2.2V$ Output: $V_{OL} = 0.8V, V_{OH} = 2.0V$


Output Load:



AC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted) READ CYCLE

Parameter	Symbol	MB 8464A- 80/80L/80LL		MB 8464A- 10/10L/10LL		MB 8464A- 15/15L/15LL		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	80		100		150		ns
Address Access Time	t _{AA}		80		100		150	ns
CS₁ Access Time	t _{AC1}	i e ga i jer	80		100		150	ns
CS ₂ Access Time	t _{AC2}		80	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	100		150	ns
Output Enable to Output Valid	toE		35		45		55	ns
Output Hold from Address Change	t _{OH}	10	3 - 1 - 1 - 1 3 - 3 - 4 - 4 - 4	10		10		ns
Chip Select to Output Low-Z*1	t _{CLZ}	10		10		10		ns
Output Enable to Output Low-Z*1	toLZ	5	MAG 184	5	[44] H47]	5		ns
Chip Select to Output High-Z*1	t _{CHZ}		35		35		40	ns
Output Enable to Output High-Z*1	toHz		30		35		40	ns

READ CYCLE TIMING DIAGRAM*2




- Note: *1 Transition is measured at the point of ±500mV from steady state voltage.
 - *2 WE is high for Read Cycle.
 - *3 Device is continuously selected, $\overline{CS}_1 = \overline{OE} = V_{IL}$, $CS_2 = V_{IH}$.
 - $^{*}4\,$ Address vaild prior to or coincident with $\overline{\text{CS}}_{1}$ transition low, CS_{2} transition high.

WRITE CYCLE


Parameter	Symbol	MB 8464A- 80/80L/80LL		MB 8464A- 10/10L/10LL		MB 8464A- 15/15L/15LL		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	twc	80		100		150		ns
Address Valid to End of Write	t _{AW}	60		80		100		ns
Chip Select to End of Write	t _{cw}	60		80		100		ns
Data Valid to End of Write	t _{DW}	30		35		40		ns
Data Hold Time	t _{DH}	5		5		5		ns
Write Pulse Width	t _{WP}	60		70		90		ns
Address Setup Time	tAS	0		0		0		ns
Write Recovery Time	t _{WR}	10		10		10		ns
Write Enable to Output Low-Z*1	t _{WLZ}	5		5		5		ns
Write Enable to Output High-Z*1	t _{WHZ}		30		35		40	ns


WRITE CYCLE TIMING DIAGRAM *2



Note: *1 Transition is measured at the point of ±500mV from steady state voltage.

^{*2} If \overline{OE} , \overline{CS}_1 and \overline{CS}_2 are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.





Note: *1 If $\overline{\text{OE}}$, CS_2 and $\overline{\text{WE}}$ are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

^{*2} If \overline{OE} , \overline{CS}_1 and \overline{WE} are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

^{*3} Transition is measured at the point of ± 500mV from steady state voltage.

DATA RETENTION CHARACTERISTICS


(Recommended operating conditions unless otherwise noted)


Parame	Parameter Data Retention Supply Voltage		Min	Тур	Max	Unit
Data Retention Supp			2.0		5.5	٧
	Standard				1.0	mA
Data Retention Supply Current*2	L-Version	I _{DR}		1.0	25	μΑ
	LL-Version*3			1.0	2.0	μΑ
Data Retention Setup	Time	t _{DRS}	0			ns
Operation Recovery	Γime	t _R	t _{RC}			ns

Note: *2 $\frac{\text{CS}_2}{\text{CS}_1}$ controlled: V_{DR} = 3.0V, $\frac{\text{CS}_2}{\text{CS}_1} \leq 0.2$ V $\frac{\text{CS}_2}{\text{CS}_1} \leq 0.2$ V (CS₂ ≤ 0.2 V or CS₂ $\geq \text{V}_{\text{DR}}$ -0.2V)

*3 $V_{DR} = 3.0V$, $T_A = 0^{\circ}C$ to $40^{\circ}C$

DATA RETENTION TIMING






MB 8464A-80/80L/80LL MB 8464A-10/10L/10LL MB 8464A-15/15L/15LL




PACKAGE DIMENSIONS








(Suffix: PF)





Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.



CMOS 262144-BIT STATIC RANDOM ACCESS MEMORY

MB 84256-10/10L/10LL MB 84256-12/12L/12LL MB 84256-15/15L/15LL

> August 1986 Edition 2.0

256K-BIT (32,768 x 8) CMOS STATIC RANDOM ACCESS MEMORY WITH DATA RETENTION AND LOW POWER

The Fujitsu MB 84256 is a 32.768-word by 8-bit static random access memory fabricated with a CMOS silicon gate process. The memory utilizes asynchronouse circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible, and a single +5 volts power supply is required.

The MB 84256 is ideally suited for use in microprocesser systems and other applications where fast access time and ease of use are required. All devices offer the advantages of low power dissipation, low cost and high performance.

Organization:

32.768 x 8 bits

Fast access time: 100 ns max. (MB 84256-10/10L/10LL)

120 ns max. (MB 84256-12/12L/12LL) 150 ns max. (MB 84256-15/15L/15LL)

Completely static operation: No clock required

TTL compatible inputs/outputs

Three-state outputs

Single +5V power supply, ±10% tolerance

Low power standby:

CMOS level: 5.5 mW max. (MB 84256-10/12/15)

0.55 mW max. (MB 84256-10L/10LL/12L/12LL/

15L/15LL)

(MB 84256-10/10L/10LL/12/12L/12LL/ TTL level: 16.5 mW max.

15/15L/15LL)

Data retention: 2.0V

Standard 28-pin DIP (600 mil) (Suffix: -P)


Standard 28-pin Bend-type Plastic Flat Package (450 mil) (Suffix: -PF)


Standard 32-pad LCC (Suffix: -CV)

ABSOLUTE MAXIMUM RATINGS (see NOTE)


Rating		Symbol	Value	Unit								
Supply Voltage	oply Voltage		y Voltage		pply Voltage		pply Voltage		pply Voltage		-0.5 to +7.0	V ,
Input Voltage		V _{IN}	٧									
Output Voltage		V _{OUT}	-0.5 to V _{CC} +0.5	٧								
Temperature Under B	ias	TBIAS	-10 to +85	°C								
Storage CERAMIC		_	-65 to +150	°C								
Temperature Range	PLASTIC	T _{STG}	-40 to +125									

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (TA = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit
I/O Capacitance (V _{I/O} = 0V)	C _{1/O}			8	pF
Input Capacitance (V _{IN} = 0V)	C _{IN}			7	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	٧
Input Low Voltage	VIL	-2.0 *		0.8	V
Input High Voltage	V _{IH}	2.2		V _{cc} +0.3	٧
Ambient Temperature	TA	0		70	°C


^{* -2.0} V Min. for pulse width less than 20 ns. (V_{IL} Min = -0.3 V at DC level)

DC CHARACTERISTICS

(Recommended operating conditions otherwise noted.)

Parameter	Symbol				10L/10LL/ /15L/15LL	Unit	Test Conditions	
	•	Min	Max	Min	Max		eren i diagnita e	
Standby Supply	I _{SB1}		1		0.1	mA	$\overline{CS} \ge V_{CC} - 0.2V$	
Current	I _{SB2}		3		3	mA.	CS = V _{IH}	
Active Supply Current	l _{CC1}		45		45	A	$\overline{CS} = V_{IL}, V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OUT} = 0 \text{ mA}$	
Operating Supply Current	I _{CC2}	a	70		70	mA	Cycle = Min., Duty = 100%, I _{OUT} = 0 mA	
Input Leakage Current	ել	-1	1	-1	1	μΑ	V _{IN} = 0V to V _{CC}	
Output Leakage Current	I _{LI/O}	-1	1	-1	1	μΑ	$V_{I/O} = 0V \text{ to } V_{CC}, \overline{CS} = V_{IH},$ $\overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$	
Output High Voltage	V _{OH}	2.4		2.4		>	I _{OH} = -1.0 mA	
Output Low Voltage	V _{OL}		0.4	:.	0.4	٧	I _{OL} = 2.1 mA	

Note: All voltages are referenced to GND




AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)


READ CYCLE*1

Parameter	Symbol	MB 84256-10/ 10L/10LL		MB 84256-12/ 12L/12LL		MB 84256-15/ 15L/15LL		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	100		120		150		ns
Address Access Time*2	t _{AA}		100		120		150	ns
CS Access Time*3	tACS		100		120		150	ns
Output Enable to Output Valid	toE		40		50		60	ns
Output Hold from Address Change	t _{OH}	20		20	The state of	20	The second	ns
Chip Select to Output Low-Z*4*5	t _{CLZ}	10	1.3	10	1 x X 110s	10		ns
Output Enable to Output Low-Z*4*5	toLZ	5		5		5		ns
Chip Select to Output High-Z*4*5	t _{CHZ}		40		40	100	50	ns
Output Enable to Output High-Z*4*5	tonz		40		40		50	ns

READ CYCLE TIMING DIAGRAM *1








- Note: *1 WE is high for Read cycle.
 - *2 Device is continuously selected, $\overline{CS} = \overline{OE} = V_{IL}$.
 - *3 Address valid prior to or coincident with CS transition low.
 - *4 Transition is measured at the point of ±500mV from steady state voltage.
 - *5 This parameter is specified with Load II in Fig. 2.

WRITE CYCLE*1*2


Parameter	Symbol	MB 84256-10/ 10L/10LL		MB 84256-12/ 12L/12LL		MB 84256-15/ 15L/15LL		Unit
		Min	Max	Min	Max	Min	Max	1
Write Cycle Time*3	twc	100		120		150		ns
Address Valid to End of Write	t _{AW}	80		85		100		ns
Chip Select to End of Write	t _{CW}	80		85		100		ns
Data Valid to End of Write	t _{DW}	40		45		50		ns
Data Hold Time	t _{DH}	0		0		0		ns
Write Pulse Width	t _{WP}	60		70		90		ns
Address Setup Time	t _{AS}	0		0		0		ns
Write Recovery Time*4	twn	5		5		5		ns
WE to Output Low-Z*5*6	twLz	5		5		5		ns
WE to Output High-Z*5*6	twnz		40		40		50	ns

WRITE CYCLE TIMING DIAGRAM*1*2



- Note: *1 If \overline{OE} , \overline{CS} are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - *3 All write cycle are determined form last address transition to the first address transition of the next address.
 - *4 twn is defined from the end point of WRITE Mode.
 - *5 Transition is measured at the point of ±500mV from steady state voltage.
 - *6 This parameter is specified with Load II in Fig. 2.





- Note: *1 If \overline{OE} , \overline{CS} are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - *3 All write cycle are determined from last address transition to the first address transition of the next address.
 - *4 twR is defined from the end point of WRITE Mode.
 - *5 Transition is measured at the point of ±500mV from steady state voltage.
 - *6 This parameter is specified with Load II in Fig. 2.


DATA RETENTION CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Data Retention Supply	Voltage*1	V _{DR}	2.0	5,5	٧
Data Retention*2	Standard			1	mA
Supply Current	L-Version	DR IDR		50	
	LL-Version*3			5	μΑ
Data Retention Setup Time		t _{DRS}	0		ns
Operation Recovery Time		t _R	^t RC		ns

Note: *1 $\overline{CS} \ge V_{DR} - 0.2V$ *2 $V_{DR} = 3.0V, \overline{CS} \ge V_{DR} - 0.2V$ *3 $V_{DR} = 3.0V, T_A = 40^{\circ}C$

DATA RETENTION TIMING







MB 84256-10/10L/10LL MB 84256-12/12L/12LL MB 84256-15/15L/15LL

PACKAGE DIMENSIONS

(Suffix: P)





MB 84256-10/10L/10LL FUJITSU MB 84256-12/12L/12LL MB 84256-15/15L/15LL

PACKAGE DIMENSIONS

(Suffix: CV) 32-PAD CERAMIC (METAL SEAL) LEADLESS CHIP CARRIER (CASE No .: LCC-32C-A02) *PIN 1 INDEX .040(1.02)TYP .360(9.14)TYP C.015(0.38)TYP (3PLCS) ט ט ט . 100(2.54)TYI *PIN 1 INDEX .460(11.68) TYP R.008(0.20) TYP(32PLCS .545 (13.84) .560 (14.22) .400 (10.16) TYP .025(0.64) TYP .050 (1.27) TYP .050 (1.27) .045(1.14) TYP .445 (11.30) TYP .460(11.68) .085(2.16)MAX .300 (7.62) TYP Dimensions in inches (millimeters) *Shape of Pin 1 index : Subject to change without notice ©1985 FUJITSU LIMITED C32011S

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.



CMOS 262,144-BIT STATIC RANDOM ACCESS MEMORY

MB84256A-70/70L/70LL MB84256A-10/10L/10LL MB84256A-12/12L/12LL MB84256A-15/15L/15LL

> TS256-B889 Sept. 1988

256K-BIT (32,768x8) CMOS STATIC RANDOM ACCESS MEMORY WITH DATA RETENTION AND LOW POWER

The Fujitsu MB84256A is a 32,768-word by 8-bit static random access memory fabricated with a CMOS sillicon gate process. The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible, and a single +5V power supply is required.

The MB84256A is ideally suited for use in microprocesser systems and other applications where fast access time and ease of use are required. All devices offer the advantages of low power dissipation, low cost and high performance.

• Organization: 32,768 x 8 bits

• Fast access time: 70 ns max. (MB84256A-70/70L/70LL)

100 ns max. (MB84256A-10/10L/10LL)

120 ns max. (MB84256A-12/12L/12LL) 150 ns max. (MB84256A-15/15L/15LL)

· Completely static operation: No clock required

• TTL compatible inputs/outputs

· Three state outputs

• Single +5V power supply, ±10% tolerance

· Low power standby :

CMOS level: 5.5 mW max. (MB84256A-70/10/12/15)

0.55 mW max. (MB84256A-70L/70LL/10L/10LL/

12L/12LL/15L/15LL)

TTL level: 16.5 mW max. (MB84256A-70/70L/70LL/10/10L/ 10LL/12/12L/12LL/15/15L/15LL)

• Data retention: 2.0V min.

• Standard 28-pin DIP (600mil) (Suffix: P)


• Standard 28-pin DIP (300mil) (Suffix: P-SK)

• Standard 28-pin Bend-type FPT (450mil) (Suffix: PF)

ABSOLUTEMAXIMUM RATINGS (see NOTE)


Rating	Symbol	Value	Unit
Supply Voltage	VCC	-0.5 to +7.0	V
Input Voltage	VIN	-0.5 to VCC+0.5	V
Output Voltage	VI/O	-0.5 to VCC+0.5	V
Temperature under Bias	TBIAS	-10 to +85	°C
Storage Temperature	TSTG	-40 to +125	°C


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



A14 1 28 Vcc A12 2 27 WE A7 3 26 A13 A6 4 25 A8 A5 5 24 A9 A4 6 23 A11 A3 7 TOP VIEW 21 A10 A1 9 20 55 A0 10 19 1/08 1/01 11 18 1/07 1/02 12 17 1/06	PIN	ASSIGN	IMENT
GNO□14 15□1/04	A12 2 A7 3 A6 4 A5 5 A3 7 A2 8 A1 9 A0 10 11 1/02 12 1/03 13	TOP VIEW	27 WE 26 A 13 25 A 8 24 A 9 23 A 11 22 O O E 21 A 10 20 C S 19 1/08 18 1/07 17 1/06 16 1/05


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Min	Тур	Max	Unit
I/O Capacitance (VI/O=OV)	CI/O			8	pF
Input Capacitance (VIN=0V)	CIN			7	pF



RECOMMENDED OPERATING CONDITION

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
Ambient Temperature	TA	0		70	°C


DC CHARACTERISTICS

(Recommended operating conditions otherwise noted.)

Parameter	Symbol	MB8425 70/10	6A- /12/15	MB84256A-70L/70LL /10L/10LL/12L /12LL/15L/15LL		Unit	Test Condition
		Min	Max	Min Max			
Standby Supply	ISB1		1		0.1	mA	CS≥VCC-0.2V
Current	ISB2		3		3	mA	CS=VIH
Active Supply Current	ICC1		55		55	mA	VIN=VIH or VIL CS=VIL, IOUT=OmA
Operating -70			80		80		Cycle=Min.
Supply -10/12/15	ICC2		70		70	mA	Duty=100% IOUT=0mA
Input Leakage Current	ILI	-1	1	-1	1	μΑ	VIN=0V to VCC
Output Leakage Current	ILI/O	-1	1		1	μА	VI/0=0V to VCC CS=VIH OE=VIH or WE=VIL
Input High Voltage	VIH	2.2	VCC +0.3	2.2	VCC +0.3	v	
Input Low Voltage	VIL	-3.0 *	0.8	-3.0 *	0.8	. V	
Output High Voltage	VOH	2.4		2.4		V	IOH=-1.0mA
Output Low Voltage	VOL		0.4	-	0.4	V	IOL=2.1mA

Note: All voltages are referenced to GND.

^{*: -3.0}V min. for pulse width less than 20 ns. (VIL min. = -0.3V at DC level.)




MB84256A-70/70L/70LL FUJITSU MB84256A-10/10L/10LL MB84256A-12/12L/12LL MB84256A-15/15L/15LL

AC CHARACTERISTICS

(Recommended operating conditions otherwise noted.)
READ CYCLE *1

KEAD CICIES "I										
		MB842	56A-	MB842	56A-	MB842	56A-	MB842	56A-	
Parameter	Symbol	70/70	L/70LL	10/10	L/10LL	12/12	L/12LL	15/15	L/15LL	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	70		100		120		150		ns
Address Access Time *2	tAA		70		100		120		150	ns
CS Access Time *3	tACS		70	No. 2 c d	100		120		150	ns
Output Enable to Output Valid	tOE		35		40		50	:	60	ns
Output Hold from Address Change	tOH	20		20		20		20		ns
Chip Select to Output Low-Z *4*5	tCLZ	10		10		10	at.	10	27. 41. 1	ns
Output Enable to Output Low-Z *4*5	tOLZ	5		5		5		5		ns
Chip Select to Output High-Z *4*5	tCHZ		25		40		40		50	ns
Output Enable to Output High-Z *4*5	tOHZ		25		40		40		50	ns



Note: *1 WE is high for Read cycle.

*2 Device is continuously selected, CS=OE=VIL.

*3 Address valid prior to or coincident with CS transition low.

*4 Transition is measured at the point of ±500mV from steady state voltage.


*5 This parameter is specified with Load 2 in Fig. 2.

MB84256A-70/70L/70LL
FUJITSU MB84256A-10/10L/10LL
MB84256A-12/12L/12LL
MB84256A-15/15L/15LL


WRITE CYCLE *1*2

		MB842	56A-	MB842	56A-	MB842	56A-	MB842	56A-	
Parameter	Symbol	70/70	L/70LL	10/10	L/10LL	12/12	L/12LL	15/15	L/15LL	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time *3	tWC	70		100		120		150		ns
Address Valid to	tAW	50		80		85		100		ns
End of Write	CAW	30		00		05		100		113
Chip Select to	tCW	50		80		85		100		ns
End of Write	CON	٥٠		- 00		0.5		100		115
Data Valid to	tDW	25		40		45		50		ns
End of Write	CDW	23		40		43		30		113
Data Hold Time	tDH	0		0		0		0		ns
Write Pulse Width	tWP	50		60		70		90		ns
Address Setup Time	tAS	0		0		0		0		ns
Write Recovery Time	tWR	5		5		5		5		ns
WE to Output Low-Z *5*6	tWLZ	5		5		5		5		ns
WE to Output High-Z *5*6	tWHZ		25		40		40		50	ns


WRITE CYCLE TIMING DIAGRAM *1*2



- Note: *1 If $\overline{\text{OE}}$, $\overline{\text{CS}}$ are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - *3 All write cycle are determined from last address transition to the first address transition of the next address.
 - *4 tWR is defined from the end point of WRITE Mode.
 - *5 Transition is measured at the point of ±500mV from steady state voltage.
 - *6 This parameter is specified with Load 2 in Fig. 2.



WRITE CYCLE TIMING DIAGRAM *1*2



- Note: *1 If $\overline{\text{OE}}$, $\overline{\text{CS}}$ are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - *3 All write cycle are determined from last address transition to the first address transition of the next address.
 - *4 tWR is defined from the end point of WRITE Mode.
 - *5 Transition is measured at the point of ±500mV from steady state voltage.
 - *6 This parameter is specified with Load 2 in Fig. 2.

MB84256A-70/70L/70LL MB84256A-10/10L/10LL MB84256A-12/12L/12LL MB84256A-15/15L/15LL


DATA RETENTION CHARACTERISTICS


(Recommended operating conditions otherwise noted.)


	Parameter	Symbol	Min	Тур	Max	Unit
Data Retention	Supply Voltage *1	VDR	2.0		5.5	V
Data Retention	MB84256A-70/10/12/15				1.0	mA
Supply	MB84256A-70L/10L/12L/15L	IDR		1.0	50	
Current *2	MB84256A-70LL/10LL/12LL/15LL	1 1		1.0	5.0 *3	μA
Data Retention	Setup Time	tDRS	0			ns
Operation Recov	ery Time	tR	tRC			ns


Note: *1 CS≥VDR-0.2V


*2 VDR=3.0V, CS≥VDR-0.2V *3 VDR=3.0V, TA=40°C



















1M BIT CMOS STATIC RANDOM ACCESS MEMORY WITH DATA RETENTION AND LOWER POWER

MB841000-80/80L MB841000-10/10L

August 1988 Edition 1.0

1M BIT (131,072 x 8) CMOS STATIC RANDOM ACCESS MEMORY WITH DATA RETENTION AND LOW LOWER

The Fujitsu MB841000 is a 131,072-words x 8-bits static random access memory fabricated with a CMOS silicon-gate process. To make power dissipation lower, peripheral circuits consist of CMOS technology, and to obtain smaller chip size, cells consist of NMOS transistors and resistors. The memory utilizes asynchronous circuitry. All pins are TTL compatible, and a single +5V power supply is required.

The MB841000 has 32-pin 600mil plastic DIP and 32-pin 525 mil plastic FPT as package option.

The MB841000 is ideally suited for use in microprocessor systems and other applications where fast access time, and ease of use are required. For example, since data retention voltege(VDR) is 2.0V min., MB841000 can be used as non volatile memory by battery back-up. All devices offer the advantages of low power dissipation. low cost and high performance.

- Organization: 131.072 x 8 bits
- Fast access time: taa=tac1=tac2=80ns max. / toE=35ns max.

(MB841000-80/80L)

tAA=tAC1=tAC2=100ns max. / toE=40ns max.

(MB841000-10/10L)

- TTL compatible inputs/outputs
- Three-state outputs
- Single +5V power supply, ±10% tolerance

Low power dissipation :

Standard

Low-power version (MB841000-80/10) (MB841000-80L/10L)

Active : 440 mA max. 440 mA max.

Standby (TTL Level) 16.5 mW max. 16.5 mW max.


Standby (CMOS Level) : 11 mW max. 1.1 mW max.


• Data retention voltage : 2.0V min.

Standard 32-pin PLASTIC DIP(600mil): Suffix -P

Standard 32-pin PLASTIC SOJ(525mil): Suffix -PF

· JEDEC Standard Pin assignment





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than naximum rated voltages to this high impedance

The constant of the constant of the second



CMOS 262,144-BIT STATIC RANDOM ACCESS MEMORY

MB84F256-25

TS258-B88Y Nov. 1988

256K-BIT (32,768x8) FULL CMOS STATIC RANDOM ACCESS MEMORY WITH DATA RETENTION

The Fujitsu MB84F256 is a 32,768-word by 8-bit static random access memory. Fabricated with full CMOS circuit, MB84F256 realizes extremely low data retention current compared with that of MB84256, which can allows MB84F256 to use non volatile memory using a back up battery.

The MB84F256 features minimum voltage of 1.1V operation to utilize single lithium battery.

The device suits for application where, low and wide supply voltage and low power comsumption are required.

• Organization: 32,768 x 8 bits

• Fast access time : 250 ns max. (VCC=4.0V to 5.5V)

2000 ns max. (VCC=2.2V to 3.6V) 5000 ns max. (VCC=1.1V to 1.8V)

· Completely static operation: No clock required

• TTL compatible inputs/outputs (at +5V power supply)

· Three state outputs

• Single power supply (+1.5V, +3.0V, +5.0V)

· Low power dissipation

Standby: 0.18 mW max. (VCC=1.1V to 1.8V)

1.8 mW max. (VCC=2.2V to 3.6V)

11.0 mW max. (VCC=4.0V to 5.5V)

Active: 9.0 mW max. (VCC=1.1V to 1.8V) 72.0 mW max. (VCC=2.2V to 3.6V)

220 mW max. (VCC=4.0V to 5.5V)

• Data retention: 1.1V min.

• Standard 28-pin DIP (600mil) (Suffix: P)


• Standard 28-pin Bend-type FPT (450mil) (Suffix: PF)

ABSOLUTEMAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Supply Voltage	VCC	-0.5 to +7.0	V
Input Voltage	VIN	-0.5 to VCC+0.5	V
Output Voltage	VI/O	-0.5 to VCC+0.5	V
Temperature under Bias	TBIAS	-10 to +85	°C
Storage Temperature	TSTG	-40 to +125	°C


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbo1	Min	Тур	Max	Unit
I/O Capacitance (VI/O=OV)	CI/O			8	pF
Input Capacitance (VIN=0V)	CIN			7	pF



RECOMMENDED OPERATING CONDITION

(Referenced to GND)

(20202000 00 0100)					
Parameter	Symbol	Min	Тур	Max	Unit
		1.1	1.5	1.8	
Supply Voltage	VCC	2.2	3.0	3.6	٧
7		4.0	5.0	5.5	
Ambient Temperature	TA	0		70	°C

DC CHARACTERISTICS

(Recommended operating conditions otherwise noted.) *1*2

Parameter	Symbol	Supply Voltage	Min	Max	Unit	Condition
		VCC (V)				
		1.1V to 1.8V		1.0		
	ISB1	2.2V to 3.6V		5.0	μΑ	CS≥VCCx0.9
Standby Supply	**	4.0V to 5.5V		10.0		
Current		1.1V to 1.8V		0.1		
	ISB2	2.2V to 3.6V		0.5	mA	CS=VIH
		4.0₹ to 5.5V		2.0		
Active Supply		1.1V to 1.8V		2.0		VIN=VIH or VIL
Current	ICC1	2.2V to 3.6V		5.0	mA	CS=VIL
Current		4.0V to 5.5V		10.0		IOUT=0mA
Operating Supply		1.1V to 1.8V		5.0		Cycle=Min
Current	ICC2	2.2V to 3.6V		20.0	mA	Duty=100%
Current		4.0V to 5.5V		40.0		IOUT=0mA
Tanana Tanahara		1.1V to 1.8V		0.1		
Input Leakage Current	ILI	2.2V to 3.6V		0.5	μΑ	VIN=0V to VCC
Current	l	4.0V to 5.5V		1.0		
Outrost Tasks		1.1V to 1.8V		0.1		VI/O=0V to VCC
Output Leakage Current	ILI/O	2.2V to 3.6V		0.5	μA	CS=VIH
Current		4.0V to 5.5V		1.0		OE=VIH or WE=VIL
Tourse Wash		1.1V to 1.8V	VCCx0.8	VCC+0.3		
Input High	VIH	2.2V to 3.6V	VCCx0.8	VCC+0.3	. V	
Voltage		4.0V to 5.5V	2.2	VCC+0.3		
T		1.1V to 1.8V	-0.3	0.2		
Input Low	VIL	2.2V to 3.6V	-0.3	0.3	v	
Voltage		4.0V to 5.5V	-0.3	0.6 *3		
0-4		1.1V to 1.8V	0.8		V	IOH=-0.1mA
Output High	VOH	2.2V to 3.6V	2.0			IOH=-0.5mA
Voltage	1	4.0V to 5.5V	2.4			IOH=-1.0mA
		1.1V to 1.8V		0.2		IOL= 0.2mA
Output Low	VOL	2.2V to 3.6V		0.3	v	IOL= 1.0mA
Voltage		4.0V to 5.5V		0.4	1	IOL= 2.1mA


^{3.6}V to 4.0V.

^{*3} VIL max.=0.8V at VCC=4.5V to 5.5V.



AC CHARACTERISTICS TEST CONDITIONS

Parameter	Supply Voltage VCC (V)	Conditions
	1.1V to 1.8V	VIH=VCC, VIL=OV
Input Pulse Level	2.2V to 3.6V	VIH=VCC, VIL=OV
	4.0V to 5.5V	VIH=2.4V, VIL=0.5V
Input Pulse	1.1V to 1.8V	5 ns (Transient between 0.2V and VCCx0.8)
Rise & Fall Times	2.2V to 3.6V	5 ns (Transient between 0.3V and VCCx0.8)
Kise & Fall limes	4.0V to 5.5V	5 ns (Transient between 0.7V and 2.2V)
	1 177 +- 1 077	Input: VIH=VCCx0.8, VIL=0.2V
	1.1V to 1.8V	Output: VOH=VCCx0.7, VOL=0.3V
Timing Reference	2.2V to 3.6V	Input: VIH=VCCx0.8, VIL=0.3V
Level	2.20 10 3.00	Output: VOH=VCCx0.7, VOL=0.4V
	/ 0V +- F FV	Input: VIH=2.2V, VIL=0.7V
	4.0V to 5.5V	Output: VOH=2.2V, VOL=0.8V
	1.1V to 1.8V	VL=1.5V
Output Load	2.2V to 3.6V	VL=3.0V
	4.0V to 5.5V	VL=5.0V





(Recommended operating conditions otherwise noted.)

READ CYCLE *1*6

READ CICIE "1"6		VCC=		VCC=		VCC=		
Parameter	Symbol		o 1.8V		o 3.6V	4.0V t	o 5.5V	Unit
1	_	Min	Max	Min	Max	Min	Max	х
Read Cycle Time	tRC	5000		2000		250	1	ns
Address Access Time *2	tAA		5000		2000		250	ns
CS Access Time *3	tACS		5000		2000		250	ns
Output Enable to Output Valid	t0E		1000		500		100	ns
Output Hold from Addresss Change	tOH	200		100		50		ns
CS to Output Low-Z *4*5	tCLZ	150		70		30		ns
Output Enable to Output Low-Z *4*5	tOLZ	120		50		20		ns
CS to Output High-Z *4*5	tCHZ	80	200	40	100	5	50	ns
Output Enable to Output High-Z *4*5	tOHZ		200		100		50	ns

Note: *1 WE is high for Read cycle.

*2 Device is continuously selected, CS=OE=VIL.

*3 Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.


*4 Transition is measured at the following points from steady state voltage.

- VCC=1.1V to 1.8V : ±100mV VCC=2.2V to 3.6V : ±200mV VCC=4.0V to 5.5V : ±500mV

*5 This parameter is specified with Load 2 in Fig. 2.
*6 Please refer to "TYPICAL CHARACTERISTICS CURVES" when VCC=1.8V to 2.2V and 3.6V to 4.0V.







Note: *1 WE is high for Read cycle.

*2 Device is continuously selected, $\overline{\text{CS}}=\overline{\text{OE}}=\text{VIL}$.
*3 Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.

*4 Transition is measured at the following points from steady state voltage.

- VCC=1.1V to 1.8V : ±100mV VCC=2.2V to 3.6V : ±200mV
- VCC=4.0V to 5.5V : ±500mV

*5 This parameter is specified with Load 2 in Fig. 2.
*6 Please refer to "TYPICAL CHARACTERISTICS CURVES" when VCC=1.8V to 2.2V and 3.6V to 4.0V.



(Recommended operating conditions otherwise noted.)

WRITE CYCLE *1*2*7


Parameter	Symbol	VCC=	o 1.8V	VCC=	o 3.6V	VCC=	o 5.5V	Unit
Tarameter	Бушьот	Min	Max	Min	Max	Min	Max	
Write Cycle Time *3	tWC	5000		2000		250		ns
Address Valid to End of Write	tAC	4500		1500		200		ns
Chip Select to End of Write	tCW	4500		1500		200		ns
Data Valid to End of Write	tDW	2000		800		100		ns
Data Hold Time	tDH	0		0		0		ns
Write Pulse Width	tWP	3000	100	1000		150		ns
Address Setup Time	tAS	0		0		0		ns
Write recovery Time	tWR	0		0		0		ns
WE to Output Low-Z	tWLZ	50		30		10		ns
WE to Output High-Z *5*6	tWHZ		200		100		50	ns

- Note: *1 If $\overline{\text{OE}}$, $\overline{\text{CS}}$ are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - *3 All write cycle are determined from last address transition to the first address transition of the next address.
 - *4 tWR is defined from the end point of WRITE Mode.
 - *5 Transition is measured at the following points from steady state voltage.
 - VCC=1.1V to 1.8V : $\pm 100 \text{mV}$
 - VCC=2.2V to 3.6V : ±200mV
 - VCC=4.0V to 5.5V : ±500mV
 - *6 This parameter is specified with Load 2 in Fig. 2.
 - *7 Please refer to "TYPICAL CHARACTERISTICS CURVES" when VCC=1.8V to 2.2V and 3.6V to 4.0V.



(Recommended operating conditions otherwise noted.)

WRITE CYCLE TIMING DIAGRAM *1*2




- Note: *1 If $\overline{\text{OE}}$, $\overline{\text{CS}}$ are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - If CS goes high simultaneously with WE high, the output remains in high impedance state.
 - All write cycle are determined from last address transition to the first address transition of the next address.
 - *4 tWR is defined from the end point of WRITE Mode.
 - *5 Transition is measured at the following points from steady state voltage.
 - VCC=1.1V to 1.8V : ±100mV
 - VCC=2.2V to 3.6V: ±200mV
 - VCC=4.0V to 5.5V : ±500mV

 - This parameter is specified with Load 2 in Fig. 2. Please refer to "TYPICAL CHARACTERISTICS CURVES" when VCC=1.8V to 2.2V and 3.6V to 4.0V.



(Recommended operating conditions otherwise noted.)

WRITE CYCLE TIMING DIAGRAM *1*2



- Note: *1 If $\overline{\text{OE}}$, $\overline{\text{CS}}$ are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - *3 All write cycle are determined from last address transition to the first address transition of the next address.
 - *4 tWR is defined from the end point of WRITE Mode.
 - *5 Transition is measured at the following points from steady state voltage.
 - VCC=1.1V to 1.8V : ±100mV
 - VCC=2.2V to 3.6V : ±200mV
 - VCC=4.0V to 5.5V : ±500mV
 - *6 This parameter is specified with Load 2 in Fig. 2.
 - *7 Please refer to "TYPICAL CHARACTERISTICS CURVES" when VCC=1.8V to 2.2V and 3.6V to 4.0V.



DATA RETENTION CHARACTERISTICS


(Recommended operating conditions otherwise noted.)

Parameter	Symbol	Min	Max	Unit
Data Retention Supply Voltage *1	VDR	1.1	5.5	V
Data Retention Supply Current *2	IDR		1.0	μΑ
Data Retention Setup Time	tDRS	0		ns
Operation Recovery Time	tR	tRC *3		ns

Note: *1 VDR+0.3V≥CS≥VDRx0.9


*2 VDR=1.8V, VDR≥CS≥VDRx0.9 *3 tRC: Read Cycle

DATA RETENTION TIMING






PACKAGE DIMENSIONS





PACKAGE DIMENSIONS



Section 7

Application-Specific Static Memories

Page	Device	Maximum Access Time(ns)	Capacity	Packag Option			Sealing Method
7–3	MB81C79B-35 MB81C79B-45	35 45	73728 bits (8192w x 9b)	28-pin 28-pin		DIP FPT	Plastic Plastic
7–15	MB8287-25 MB8287-35	25 35	262144 bits (32768w x 8b)	32-pin 32-pin		DIP FPT	Plastic Plastic
7–27	MB82T790-20 MB82T790-25	20 25	73728 bits (8192w x 9b)	32-pin 32-pin		DIP FPT	Plastic Plastic
7–39	MB81C51-25 MB81C51-30	25 35	2048 bits 512 x 4-way or 1024 x 2-way	68-pad 64-pin	Plastic Ceramic	LCC PGA	Plastic Metal
7-55	MB8421-90 L MB8421-12 L MB8421-12 L MB8422-90 L MB8422-90 L MB8422-12 L MB8422-12 L	90 90 120 120 90 90 120	16384-bits (2048w x 8b)	64-pin 52-pin 48-pin	Plastic	FPT DIP DIP	Plastic Plastic Plastic
7–73	MB8431-90 MB8431-90L MB8431-12 MB8431-12L MB8432-90 MB8432-90L MB8432-12 MB8432-12L	90 90 120 120 90 90 120	16384-bits (2048w x 8b)	52-pin 64-pin 48-pin	Plastic	DIP FPT DIP	Plastic Plastic Plastic



CMOS 73728-BIT STATIC RANDOM ACCESS MEMORY

MB81C79B-35 MB81C79B-45

> TS244-B888 August 1988

72K-BIT (8192x9) HIGH SPEED CMOS STATIC RANDOM ACCESS MEMORY WITH AUTOMATIC POWER DOWN

The Fujitsu MB81C79B is 8192 words x 9 bits static random access memory fabricated with a CMOS process. Because of 9 bit organization, this device is convenient to be used for parity check function and also this device has two fast column addresses, therefore MB81C79B is very suitable to used as cache buffers. To make power dissipation lower, peripheral circuits consist of CMOS technology, and to obtain smaller chip size, cells consist of NMOS transistors and resistors. All pins are TTL compatible and a single 5 volts power supply is required.

All devices offer the advantages of low power dissipation. low cost and high performance.

- Organization: 8192 words x 9 bits
- · Static operation: No clock or timing strobe required
- Fast access time: tAA=tACS1=35ns max, tOE=10ns max.

A11, A12 access time=12ns max. (MB81C79B-35) tAA=tACS1=45ns max, tOE=15ns max.

A11, A12 access time=15ns max. (MB81C79B-45)


- Low power consumption: 550mW (Operation)
 - 138mW (TTL Standby) 83mW (CMOS Standby)
- Single +5V supply, +10% tolerance
 TTL compatible inputs and outputs
- · Three-state inputs and outputs
- · Chip selects for simplified memory expansion, automatic power down
- All inputs and outputs have protection against static charge Standard 28-pin Plastic DIP package (Suffix: -P-SK)
- Standard 28-pin Gull wing flat package (Suffix: -PF)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.5 to +7	٧
Input Voltage on any pin with respect to GND	Vin	-3.5 to +7	٧
Output Voltage on any I/O with respect to GND	V _{OUT}	-0.5 to +7	V
Output Current	lout	±20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	TBIAS	-10 to +85	°c
Storage Temperature	T _{STG}	-40 to +125	°c

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maxi-mum rated voltages to this high impedance



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance ($V_{IN} = 0V$) (\overline{CS}_1 , CS_2 , \overline{OE} , \overline{WE})	C _{I1}		7	pF
Input Capacitance (V _{IN} = 0V) (Other Inputs)	C ₁₂		6	pF
I/O Capacitance (V _{I/O} = 0V)	C _{I/O}		8	pF



RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Input Low Voltage	ViL	-2.0*	·	0.8	v
Input High Voltage	V _{IH}	2.2	t.	6.0	V
Ambient Temperature	TA	0		70	°c

^{*} -2.0V Min. for pulse width less than 20 ns. (V_{IL} Min = -0.5V at DC level)

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit	Test Condition
Input Leakage Current	I _{LI}	-10	10	μΑ	V _{IN} = 0V to V _{CC}
Output Leakage Current	ILO	-10	10	μΑ	$\overline{CS}_1 = V_{IH}$ or $CS_2 = V_{IL}$ or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$, $V_{OUT} = 0V$ to V_{CC}
Operating Supply Current	lcc		130	mA	CS₁ = V _{IL} I/O = Open, Cycle = Min
Standby Supply	I _{SB1}	·	15	mA	V_{CC} = Min to Max. $\overline{CS}_1 = V_{CC} - 0.2V$ $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$
Current	I _{SB2}		25	mA	CS₁ = V _{IH}
Output Low Voltage	V _{OL}		0.4	v	I _{OL} = 8mA
Output High Voltage	V _{OH}	2.4		٧	I _{OH} = -4mA
Peak Power-on Current	I _{PO}		50	mA	V _{CC} = 0V to V _{CC} Min. CS ₁ = Lower of V _{CC} or V _{IH} Min.

AC TEST CONDITIONS

Input Pulse Levels:

0.6V to 2.4V

Input Pulse Rise And Fall Times:

5ns (Transient time between 0.8V and 2.2V)

Timing Measurement Reference Levels:

Input: 1.5V

Output: 1.5V


Fig. 2


Output Load I.

For all except t_{LZ} , t_{HZ} , t_{WZ} , t_{OW} , t_{OLZ} , and t_{OHZ} .

Output Load II.

For t_{LZ} , t_{HZ} , t_{WZ} , t_{OW} , t_{OLZ} , and t_{OHZ} .





(Recommended operating conditions unless otherwise noted.)


READ CYCLE'1

	0	MB81C7	9B- 3 5	MB81C7	11.1.	
Parameter	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time	t _{RC}	35		45		ns
Address Access Time*2	t _{AA}		35 #1		45 #2	ns
CS₁ Access Time*3	t _{ACS1}		35		45	ns
CS ₂ Access Time*3	t _{ACS2}		15		20	ns
Output Hold from Address Change	t _{он}	3		3		ns
OE Access Time	toE		10		15	ns
Output Active from CS ₁ *4*5	t _{LZ1}	5		5		ns
Output Active from CS ₂ *4 *5	t _{LZ2}	2		2		ns
Output Active from OE*4*5	t _{OLZ}	2.		2.		ns
Output Disable from $\overline{\text{CS}}_1$ *4*5	t _{HZ1}		20		25	ns
Output Disable from CS ₂ *4*5	t _{HZ2}		20		25	ns
Output Disable from OE*4*5	t _{OHZ}		20		25	ns

Note: *1 \overline{WE} is high for Read cycle. *2 Device is continuously selected, $\overline{CS}_1 = V_{1L}$, $CS_2 = V_{1H}$ and $\overline{OE} = V_{1L}$. *3 Address valid prior to or coincident with \overline{CS}_1 transition low, CS_2 transition high. *4 Transition is specified at the point of ± 500 mV from steady state voltage. *5 This parameter is specified with Load II in Fig. 2.

#1 All, Al2 address access time is 12ns max.

#2 All, Al2 address access time is 15ns max.



Note: *1 WE is high for Read cycle.

*2 Device is continuously selected, $\overline{CS}_1 = V_{1L}$, $\overline{CS}_2 = V_{1H}$ and $\overline{OE} = V_{1L}$.
*3 Address valid prior to or coincident with \overline{CS}_1 transition low, \overline{CS}_2 transition high.

*4 Transition is specified at the point of ±500mV from steady state voltage.

*5 This parameter is specified with Load II in Fig. 2.

WRITE CYCLE'1

•	Combal	MB81C7	98-35	MB81C7		
Parameter	Symbol	Min	Max	Min	Max	Unit
Write Cycle Time*2	twc	35		45		ns
CS₁ to End of Write	t _{CW1}	30		40		ns
CS ₂ to End of Write	t cw2	20		25		ns
Address Valid to End of Write	t _{AW}	30		40		ns
Address Setup Time	t _{AS}	0		0		ns
Write Pulse Width	t _{WP}	20		25		ns
Data Setup Time	t _{DW}	17		20		ns
Write Recovery Time*3	t _{WR}	3		3		ns
Data Hold Time	t _{DH}	0		0		ns
Output High-Z from WE*4*5	t _{wz}		15		20	ns
Output Low-Z from WE*4*5	tow	0		0		ns


Note: *1 If \overline{CS}_1 goes high simultaneously with \overline{WE} high, the output remains in high impedance state.

^{*2} All write cycles are determined from the last address transition to the first address transition of next address.

*3 twn is defined from the end point of Write Mode.

*4 Transition is specified at the point of ±500mV from steady state voltage.


^{*5} This parameter is specified with Load II in Fig. 2.



Note: *1 If \overline{OE} , \overline{CS}_1 , and \overline{CS}_2 are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

- *2 All write cycle are determined from the last address transition to the first address transition of next address.
- *3 t_{WR} is defined from the end point of WRITE Mode.
- *4 Transition is specified at the point of ±500mV from steady state voltage.
- *5 This parameter is specified with Load II in Fig. 2.






Note: *1 If \overline{OE} , \overline{CS}_1 , and \overline{CS}_2 are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

- *2 All write cycles are determined from the last address transition to the first address transition of next address.
- *3 t_{WR} is defined from the end point of WRITE Mode.
- *4 Transition is specified at the point of ±500mV from steady state voltage.
- *5 This parameter is specified with Load II in Fig. 2.




PACKAGE DIMENSIONS PLASTIC DIP (Suffix: P-SK)



PACKAGE DIMENSIONS

PLASTIC FPT (Suffix: -PF)





CMOS 262144-BIT STATIC RANDOM ACCESS MEMORY

MB8287-25 MB8287-35

> September 1988 Edition 1.0

32K x 8-BIT STATIC RANDOM ACCESS MEMORY WITH PARITY GENERATOR AND CHECKER

The Fujitsu MB8287 is 32768 words x 8 bits high speed static random access memory with parity generator and checker, fabricated with CMOS technology. To obtain smaller chip, cell consists of NMOS transistors and resistors therefore this device is assembled in 300 mil DIP and has such small power dissipation as 550mW max.

All pins are TTL compatible and single 5 volt power supply is required.

A separate chip select (\overline{CS}_1) pin simplifies multipackage systems design. It permits the selection of an individual package when outputs are OR-tied, and furthermore on selecting a single package by \overline{CS}_1 the other deselected packages automatically power down.

All devices offer the advantages of low power dissipation, low cost, and high performance.

- Organization: 32768 words x 8 bits
- Static operation: no clocks or timing strobe required
- Fast access time:

 $t_{\rm AA} = t_{\rm ACS1} = 25 {\rm ns} \ {\rm max},$ $t_{\rm ACS2} = 14 {\rm ns} \ {\rm max} \ ({\rm MB8287-25})$ $t_{\rm AA} = t_{\rm ACS1} = 35 {\rm ns} \ {\rm max},$ $t_{\rm ACS2} = 15 {\rm ns} \ {\rm max} \ ({\rm MB8287-35})$


- Low power consumption:
 660mW max. (Operating) for 25ns
 550mW max. (Operating) for 35ns
 138mW max. (TTL Standby)
 83mW max. (CMOS Standby)
- Single +5V supply ±10% tolerance

- TTL compatible inputs and out-
- Three-state outputs with OR-tie capability
- Chip select for simplified memory expansion, automatic power down
- Internal parity generator and checker.
- All inputs and outputs have protection against static charge
- Standard 32-pin DIP package (300 mil): (Suffix: P—SK)
- Standard 32-pin FPT package (450 mil): (Suffix: PF)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.5 to +7	V
Input Voltage on any pin with respect to GND	VIN	-3.5 to +7	٧
Output Voltage on any I/O pin with respect to GND	V _{out}	-0.5 to +7	V
Output Current	lout	±20	mA
Power Dissipation	Po	1.0	W
Temperature Under Bias	TBIAS	~10 to +85	°c
Storage Temperature Range	T _{STG}	-45 to 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



PI	N AS	SIGNM	EN	T	
A ₅ C A ₄ C A ₄ C A ₄ C A ₄ C C A ₁₄ C C C C C C C C C C C C C C C C C C C	3 4 5 6 7 8 TO 10 11 12 13 14 15	P VIEW	31 30 29 28 27 26 25 24 23 22 21 20 19	NCC A6 A7 A8 A9 A10 A11 N.C. CS1 WE 1/06 1/06 1/05 1/04	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (TA = 25°C, f = 1MHz)

Parameter	Condition	Symbol	Min	Тур	Max	Unit
Input Capacitance (CS ₁ , CS ₂ , OE, WE)	V _{IN} = 0V	C _{I1}			8	pF
Input Capacitance (Other Input)	V _{IN} = 0V	C ₁₂			7	pF
I/O Capacitance (with PE)	V _{I/O} = 0V	C _{I/O}	Hos		8	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Ambient Temperature	TA	0		70	°C

DC CHARACTERISTICS

(Recommended operating conditions unless otherside noted.)

Parameter		Symbol	Test Conditions	Min	Max	Unit
Standby Supply Current —		I _{SB1}	$\overline{CS}_1 \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$		15	mA
		$I_{SB2} \qquad \frac{V_{IN} \le 0.2V}{\overline{CS}_1 = V_{IH}}$			25	mA
Operating Supply 25ns Current 35ns			$I_{OUT} = 0 \text{mA}, \overline{CS}_1 = V_{IL}$		120	Δ
		l cc	Cycle = Min.		100	mA
Input Leakage Current		Li	V _{IN} = 0V to V _{CC}	-5	5	μΑ
Output Leakage current		I _{LI/O}	$ \overline{CS}_1 = V_{IH} = \text{or } \overline{CS}_2 = V_{IL} \text{ or} \overline{WE} = V_{IL} \text{ or } OE = V_{IH}, V_{I/O} = 0V \text{ to } V_{CC} $	-5	5	μΑ
Input Low Voltage		VIL		-2.0*1	8.0	V
Input High Voltage		V _{IH}	to the second se	2.2	6.0	٧
Output High Voltage		V _{OH}	I _{OH} = -4mA	2.4		V
Output Low Voltage		VoL	I _{OL} = 8mA		0.4	· V

Note: *1 -2.0V Min. for pulse width less than 20ns. (V_{IL} min. = -0.5V at DC level) All voltages are referenced to GND.

Fig. 2 - AC TEST CONDITIONS

• Input Pulse Levels:

0.6V to 2.4V

• Input Pulse Rise & Fall Times:


3ns (Transient between 0.8V and 2.2V)

• Timing Reference Levels:

Input: $V_{1L} = 0.8V, V_{1H} = 2.2V$

Output: VoL = 0.8V, VOH = 2.2V

Output Load:



*1 PE pin is included.

*2 Including Scope and Jig Capacitance

	R ₁	R ₂	CL	Parameters Measured
Load I	480Ω	255Ω	30pF	except t _{LZ} , t _{HZ} , t _{WZ} , t _{OW} , t _{OLZ} , t _{OHZ} , t _{PHZ} and t _{POHZ}
Load II	480Ω	255Ω	5pF	t _{LZ} , t _{HZ} , t _{WZ} , t _{OW} , t _{OLZ} , t _{OHZ} , t _{PHZ} and t _{POHZ}


AC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted) **READ CYCLE*1**

		MB8287-25		-25 MB82		
Parameter	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time	t _{RC}	25		35		ns
Address Access Time*2	t _{AA}		25		35	ns
CS ₁ Access Time*3	t _{ACS1}		25		35	ns
CS ₂ Acces Time*3	t _{ACS2}		14		15	ns
OE Access Time	t _{OE}		12		14	ns
Output Hold from Address Change	tон	3		3		ns
Output Active from $\overline{\text{CS}}_1^{*4*5}$	t _{LZ1}	5		8		ns
Output Active from CS ₂ *4*5	t _{LZ2}	2		3		ns
Output Active from OE*4*5	toLZ	2		3		ns
Output Disable from $\overline{\text{CS}_1}^{*4*5}$	t _{HZ1}	1	15	1	15	ns
Output Disable from CS ₂ *4*5	t _{HZ2}	1	15	1	15	ns
Output Disable from OE*4*5	t _{OHZ}	1	15	1	15	ns
Parity Error Access from Address*2	t _{APA}		28		40	ns
Parity Error Access from $\overline{\text{CS}}_1^{*3}$	t _{APCS1}		28		40	ns
Parity Error Access from CS ₂ *3	t _{APCS2}		14		15	ns
Parity Error Access from OE	t _{APOE}		12		14	ns
Parity Error Hold from Address Change	t _{POH}	3		3		ns
Parity Error Disable from Address Change *4*5	t _{PHZA}	1	20	1	25	ns
Parity Error Disable from $\overline{\text{CS}}_1^{*4*5}$	t _{PHZ1}	1	15	1	15	ns
Parity Error Disable from CS ₂ *4*5	t _{PHZ2}	1	15	1	15	ns
Parity Error Disable from OE*4*5	t _{POHŹ}	1	15	1	15	ns

Note: *1 WE is high for Read Cycle.
*2 Device is continuously selected, $\overline{CS}_1 = V_{IL}$, $CS_2 = V_{IH}$ and $\overline{OE} = V_{IL}$.
*3 Address valid prior to or coincident with \overline{CS}_1 transition low, CS_2 transition high.

^{*4} Transition is specified at the point of ±500mV from steady state voltage.

^{*5} This parameter is specified with Load II in Fig. 2.




Note: *1 WE is high for Read Cycle.

*2 Device is continuously selected, $\overline{CS}_1 = V_{1L}$, $CS_2 = V_{1H}$ and $\overline{OE} = V_{1L}$.
*3 Address valid prior to or coincident with \overline{CS}_1 transition low, CS_2 transition high.

*4 Transition is specified at the point of ±500mV from steady state voltage.

*5 This parameter is specified with Load II in Fig. 2.




- Note: *1 WE is high for Read Cycle.
 - *2 Device is continuously selected, $\overline{\text{CS}}_1$ = "L", CS_2 = "H" and $\overline{\text{OE}}$ = "L".
 - *3 Address valid prior to or coincident with $\overline{\text{CS}}_1$ transition low, CS₂ transition high.
 - *4 Transition is specified at the point of ±500mV from steady state voltage.
 - *5 This parameter is specified with Load II in Fig. 2.
 - *6 When error occurred, PE pin outputs "L". But when no error, PE pin is in High-Z state.

(Recommended operating conditions unless otherwise noted)

WRITE CYCLE*1,*6,*7

Parameter	0	MB82	287-25	MB8287-35		11-14
Parameter	Symbol	Min	Max	Min	Max	Unit
Write Cycle Time*2	t _{WC}	25		35		ns
Address Valid to End of Write	t _{AW}	18		28		ns
CS₁ to End of Write	t _{CW1}	16		26		ns
CS ₂ to End of Write	t _{CW2}	13		20		ns
Data Setup Time	t _{DW}	8		12		ns
Data Hold Time	t _{DH}	0		0		ns
Write Pulse Width	t _{WP}	15		20		ns
Write Recovery Time*3	t _{WR}	0		0		ns
Address Setup Time	t _{AS}	0		0		ns
Output Low-Z from WE*4*5	tow	0		0		ns
Output High-Z from WE*4*5	t _{WZ}	0	8	0	14	ns

- Note: *1 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.
 - *2 All Write Cycles are determined from the last address transition to the first address transition of next address.
 - *3 twn is defined from the end point of Write Mode.
 - *4 Transition is specified at the point of ±500mV from steady state voltage.
 - *5 This parameter is specified with Load II in Fig. 2.
 - *6 In normal Write Cycle, PE pin must be pulled-up to High.
 - *7 If data "L" is written in PE pin under the same timing as data input on I/O pins, "Error" information is written in the parity bit addressed forcibly.



Note: *1 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.

^{*2} All Write Cycles are determined from the last address transition to the first address transition of next address.


^{*3} twn is defined from the end point of Write Mode.

^{*4} Transition is specified at the point of ±500mV from steady state voltage.

^{*5} This parameter is specified with Load II in Fig. 2.

^{*6} In normal Write Cycle, PE pin must be pulled-up to High.


^{*7} If data "L" is written in PE pin under the same timing as data input on I/O pins, "Error" information is written in the parity bit addressed forcibly.




Note: *1 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.

- *2 All Write Cycles are determined from the last address transition to the first address transition of next address.
- *3 twR is defined from the end point of Write Mode.
- *4 Transition is specified at the point of ±500mV from steady state voltage.
- *5 This parameter is specified with Load II in Fig. 2.
- *6 In normal Write Cycle, PE pin must be pulled-up to High.
- *7 If data "L" is written in PE pin under the same timing as data input on I/O pins, "Error" information is written in the parity bit addressed forcibly.

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS (continued)



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 73728-BIT STATIC RANDOM **ACCESS MEMORY**

MB82T790-20 MB82T790-25

72K-BIT (8192 x 9) SYNCHRONOUS CMOS STATIC RANDOM ACCESS MEMORY WITH AUTOMATIC POWER DOWN

The Fujitsu MB82T790 is a 8,192-words by 9-bits synchronous static random access memory fabricated with a CMOS silicon gate process.

Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK pin therefore external control of write pulse width is not necessary. Compared to the traditional RAM, MB82T790 drastically improves the system level cycle time because signal skews are not necessarily concerned.

The MB82T790 has a 32-pin plastic skinny DIP package and 32-pin plastic flat package as package options.

All pins are TTL compatible, and a single +5V power supply is required.

- 8.192 words x 9 bits organization
- Fast access time:

t_{ACL} = 20ns max. / $t_{ACS2} = t_{PE2} = 10$ ns max. (MB82T790-20)

t_{ACL} = 25ns max. /

 $t_{ACS2} = t_{PE2} = 12$ ns max. (MB82T790-25)

- Registered addresses, CS1, WE and Data inputs
- Write cancel function by asynchronous CS₂ pin
- On-chip write pulse generator
- On-chip parity checker

- CMOS peripheral
- Single = 5V (±10%) power supply

- Three-state data output and open
- Standard 32-pin plastic DIP package: (Suffix P, SK) Standard 32-pin plastic flat package (Suffix PF)

with low current drain

Active operation = 90mA max. Standby operation = 15mA max.

- Common data inputs/outputs
- TTL compatible inputs/outputs
- drain parity error output

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.5 to +7.0	V
Input Voltage	V _{IN}	-3.5 to +7.0	V
Output Voltage	V _{I/O}	-0.5 to +7.0	٧
Output Current	lout	±20	mA
Power Dissipation	PD	1.0	w
Temperature Under Bias	TBIAS	–10 to +85	°C
Storage Temperature Range	T _{STG}	-40 to 125	°c

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

September 1988 Edition 1.0 PRELIMINARY PLASTIC PACKAGE DIP-32P-M02 PLASTIC PACKAGE FPT-32P-M02

(TOP VIEW)								
A ₃ 1	32□V _{CC}							
A4 C 2	31 A ₂							
A ₅ ☐3	30 🗖 A ₁							
A ₆ 口 4	29 🗖 A ₀							
A ₇ 🗖 5	28□CLR							
A ₈ ☐ 6	27 CLK							
A ₉ 🗖 7	26 INH							
A ₁₀ d 8	25 □ CS ₁							
A ₁₁ 口9	24 🗆 WE							
A ₁₂ □ 10	23 CS ₂							
1/01 🗖 11	22 PE							
1/02 🗖 12	21 1/09							
1/03 🗖 13	20 1/08							
1/04 🗖 14	19 1/07							
1/O ₅ 🗖 15	18 1/06							
GND 16	17 GNDQ							

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance



CAPACITANCE (Ta = 25°C, f = 1MHz)

Parameter	Symbol	Min	Тур	Max	Unit
I/O Capacitance (V _{I/O} = 0V)	C _{I/O}			8	pF
Input Capacitance (V _{IN} = 0V)	C _{IN}			6	pF

MB82T790-20 MB82T790-25



PIN DESCRIPTION

	,	r	
Symbol	Pin name	Input/ Output	Function
CLK	Clock	Input	Address, $\overline{\text{CS}}_1$ and $\overline{\text{WE}}$ are fetched at the rising edge of the CLK, and D $_{\text{IN}}$ is fetched at falling edge of the CLK.
INH	Inhibit	Input	While INH = "H", a low level of CLK is disabled.
CLR	Clear	Input	When $\overline{\text{CLR}}$ = "L", the contents of $\overline{\text{CS}}_1$ and $\overline{\text{WE}}$ register are cleared to standby.
A ₀ to A ₁₂	Address Input	Input	Synchronous address inputs.
CS₁	Chip Select 1	Input	Synchronous Chip Select 1 ($\overline{\text{CS}}_1$) input. (This pin can be used as power down.)
CS ₂	Chip Select 2	Input	Asynchronous high-speed Chip Select 2 (CS_2) input. (This pin can be used as write cancel.)
WE	Write Enable	Input	Synchronous Write Enable (WE) input.
I/O ₁ ot I/O ₉	Data Input/Output	Input/ Output	Data inputs/outputs. (Synchronous data inputs/Asynchronous data outputs)
PE	Parity Error	Output	Asynchronous parity error output: PE output remains High-Impedance state through undefined area.
V _{cc}	Power Supply	_	+5V ±10% power supply.
GNDQ	Ground for Output		Ground for output circuits.
GND	Ground for Others		Ground for other circuits.

TRUTH TABLE

CLR	CS₁	CS ₂	WE	MODE	I/O PIN	PE OUTPUT PIN	SUPPLY CURRENT
L	×	×	х	STANDBY	HIGH-Z	HIGH-Z	STANDBY
Н	Н	×	×	STANDBY	HIGH-Z	HIGH-Z	STANDBY
Н	L	Ĺ	, x	CHIP DISABLE	HIGH-Z	HIGH-Z	ACTIVE
Н	L	н	н	READ	D _{out}	PE OUTPUT	ACTIVE
Н	L	н	L	WRITE	D _{IN}	HIGH-Z	ACTIVE

Legend: H = High level, L = Low level, X = Don't care.

Notes: CS₁ and WE are input at the rising edge of the CLK.

PE output remains High-Impedance state through undefined area.

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)


Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Ambient Temperature	T _A	0		70	°C

DC CHARACTERISTICS

(Recommended operating conditions otherwise noted.)

Parameter		Test Conditions	Symbol	Min	Max	Unit
Standby Supply Curren	t	CS₁ = V _{IH}	l _{SB}		15	mΑ
Operating Supply Curre	nt	CS₁ = VIL, I/O = Open Cycle = min.	lcc		90	mA
Input Leakage Current		V _{IN} = GND to V _{CC}	L r	-10	10	μΑ
Output Leakage Current		$\overline{CS}_1 = V_{IH} \text{ or } CS_2 = V_{IL}$ $V_{OUT} = GND \text{ to } V_{CC}$	I _{LI/O}	-10	10	μΑ
Input Low Voltage			V_{1L}	-2.0 ^{*1}	0.8	V
Input High Voltage			V _{IH}	2.2	6.0	٧
Output High Voltage		I _{OH} = -4mA	V _{он}	2.4		٧
	D _{оит}	I _{OL} = 8mA			0.4	
Output Low Voltage	PĒ	I _{OL} = 16mA	Vol		0.4	V
Peak Power-on Current*2		V _{CC} = GND to 4.5V CLR = GND	I _{PO}		90	mA


Note: *1 -2.0V Min. for pulse width less than 20ns. (V_{IL} = -0.3V at DC level)
*2 The CLR input should be connected to GND to keep the device deselected.



AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

READ CYCLE

n		Constant	MB827	MB82T790-20		790-25	11-14	
Parameter		Symbol	Min	Max	Min	Max	Unit	
	When no uses PE	t _{RC}	20		25		ns	
Read Cycle Time	When uses PE	t _{RC}	25		30		ns	
Clock "H" Level Pulse	e Width	t _{CLH}	8		10		ns	
Clock "L" Level Pulse	e Width	t _{CLL}	8		10		ns	
Input Setup Time		t _S	4		4		ns	
Input Hold Time		t _H	2		2		ns	
Clock Access Time	D _{out}	t _{ACL}		20		25	ns	
	PE	tpE		25		30	ns	
CS ₂ Access Time	D _{OUT}	t _{ACS2}		10		12	ns	
Co ₂ Access Time	PE	t _{PE2}		10		12	ns	
CS ₂ to Output Low-Z	, D _{out}	t _{LZ2}	2		2		ns	
Co ₂ to Output Low-2	PE	t _{PLZ2}	2		2		ns	
CS ₂ to Output High-Z	, D _{OUT}	t _{HZ2}	2	8	2	10	ns	
Co2 to Output High-2	PE	t _{PHZ2}	2	8	2	10	ns	
Output Hold from Cla	D _{OUT}	t _{OH}	2		2		ns	
Output Hold from Clock	PE	t _{PH}	2		2		ns	
Output Hold from CS	D _{out}	t _{OH2}	2		2		ns	
Output Hold from Ca	PE PE	t _{PH2}	2		2		ns	



Note 1: PE output remains High-Impedance state through undefined area.

MB82T790-20 MB82T790-25



WRITE CYCLE


Parameter		Cb I	MB82T	790-20	MB82T	790-25	l lada
		Symbol	Min	Max	Min	Max	Unit
Write Cycle Time	ν,	twc	20		25		ns
Clock "H" Level Pulse Width		t _{CLH}	8		10		ns
Clock "L" Level Pulse Width		t _{CLL}	8		10		ns
Input Setup Time		t _S	4		4		ns
Input Hold Time		t _H	2		2		ns
CS ₂ Setup Time		t _{cs}	. 2		2		ns
CS ₂ Hold Time		t _{CH}	8		10		ns
Data Setup Time		t _{DS}	0		0		ns
Data Hold Time		t _{DH}	6		6		ns
CLV to Output High 7	D _{OUT}	t _{HZ}	2	8	2	10	ns
CLK to Output High-Z	PE	t _{PHZ}	2	8	2	10	ns
CLK to Output Low-Z	D _{OUT}	t _{LZ}	2		2		ns
	PE	t _{PLZ}	2		2		ns

CLOCK INHIBIT TIMING


Parameter	Symbol	MB82T790-20		MB82T790-25			
ratatiletet		Min	Max	Min	Max	Unit	
Clock Inhibit Setup Time	t _{CLIS}	2		2		ns	
Clock Inhibit Hold Time	t _{CLIH}	2		2		ns	
Clock Enable Setup Time	t _{CLES}	2		2		ns	
Clock Enable Hold Time	t _{CLEH}	0		0		ns	


REGISTOR CLEAR TIMING


Parameter	Combal	MB82T790-20		MB82T790-25			
	Symbol	Min	Max	Min	Max	Unit	
Clear Pulse Width	tcRW	7		7		ns	
Clear Hold Time	tcan	10		10		ns	
Clear Recovery Time	t _{CRR}	10		10		ns	
Clear to Output High-Z	t _{CRHZ}	2	8	2	10	ns	




Note 1: When $CS_2 = H$ level, write operation is excuted and when $CS_2 = L$ level, write operation is cancelled.








PACKAGE DIMENSIONS



PACKAGE DIMENSIONS (continued)



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefullychecked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS TAG RANDOM ACCESS MEMORY

MB81C51-25 MB81C51-30

> November 1988 Edition 1.0

CMOS TAG RANDOM ACCESS MEMORY

The Fujitsu MB81C51 is 512 entry x 4 way/1024 entry x 2 way TAG Random Access Memory (TAG RAM) fabricated with a CMOS technology.

MB81C51 has been developed aiming to be used in an easily handled cache system with the other DATA RAMS (ex. MB81C79A). Especially this device offers the advantages on designing compact and high performance cache system which will be used in a system adopting 32-bit CPU.

Organization:

512 Entry x 4 Way or

1024 Entry x 2 Way

Fast access time:

25/30 ns max from Address Inputs

18 ns max from Compare Data Inputs

Power Consumption: 1100mW max.

Single +5 V supply ±10% tolerance

TTL compatible inputs and outputs

• LRU (Least Recently Used) Replacement Logic

Purge Function (All-purge & Partial-purge)

• Internal Parity Generator/Checker


• 64 pin Pin-Grid-Array (Suffix: CR)

• 68 pin Plastic LCC (Suffix: PD)


ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating		Symbol	Value	Unit
Supply Voltage		Vcc	-0.5 to +7.0	V
input Voltage on any respect to GND	pin with	VIN	-3.0 to +7.0	v
Output Voltage on any pin with respect to GND		Vout	-0.5 to +7.0	V
Output Current		lout	±20	mA
Power Dissipation		Po	1.5	w.
Temperature under E	Bias	TBIAS	-10 to +85	°C
	Ceramic		-65 to +125	°C
Storage Temperature	Plastic	T _{STG}	-45 to +125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.






CAPACITANCE (TA = 25°C, f = 1 MHZ)

Parameter	Symbol	Тур	Мах	Unit
Input Capacitance (VIN = 0V)	CiN		10	pF

PIN ASSIGNMENT


64 PIN PIN GRID ARRAY(PGA-64C-A02)



BOTTOM VIEW

PIN FUNCTION

Pin No.	Function	Pin No.	Function	Pin No.	Function
1	N.C.	23	A4	45	TD6
2	MHIT	24	A5	46	TD9
3	HITO/REP0	25	A7	47	Vcc
4	HIT2/REP2	26	A9	48	TD13
5	HIT3/REP3	27	N.C.	49	TD15
6	TD0	28	N.C.	50	TD17
7	TD2	29	PINV	51	TD19
8	EXTH	30	SBLK	52	Α0
9	MHENBL	31	SB1	53	A2
10	N.C.	32	INH	54	GND
11	TD7	33	ĪNVL	55	A6
12	TD8	34	SET	56	A8
13	TD10	35	H/R	57	PURGE
14	TD11	36	HIT	58	MODE
15	TD12	37	HC0/RC0	59	VINV
16	TD14	38	HC1/RC1	60	SB0
17	TD16	39	HIT1/REP1	61	Vcc
18	TD18	40	GND	62	WRITE
19	N.C.	41	TD1	63	RLATCH
20	N.C.	42	TD3	64	PERR
21	A1	43	TD4		
22	A3	44	TD5		



PIN FUNCTION (continued)

Pin No.	Function	Pin No.	Function	Pin No.	Function
1	GND	24	TD17	47	PINV
2	TD0	25	TD18	48	SBLK
3	TD1	26	TD19	49	SB0
4	TD2	27	N.C.	50	SB1
5	TD3	28	N.C.	51	ĪNH
6	EXTH	29	N.C.	52	Vcc
7	TD4	30	A0	53	ĪNV
8	N.C.	31	A1	54	WRITE
9	N.C.	32	A2	55	SET
10	MHENBL	33	A3	56	RLATCH
11	TD5	34	A4	57	H/R
12	TD6	35	GND	58	PERR
13	TD7	36	A5	59	HIT
14	TD8	37	A6	60	HC0/RC0
15	TD9	38	A7	61	N.C.
16	TD10	39	A8	62	N.C.
17	TD11	40	A9	63	HC1/RC1
18	Vcc	41	N.C.	64	MHIT
19	TD12	42	N.C.	65	HITO/REPO
20	TD13	43	N.C.	66	HIT1/REP1
21	TD14	44	PURGE	67	HIT2/REP2
22	TD15	45	MODE	68	HIT3/REP3
23	TD16	46	VINV		



MB81C51-25 MB81C51-30

PIN DESCRIPTION

OUTPUTS

HIT	HIT OUTPUT. "NOR" OF HITO TO HIT3	
HCn/RCn	CODED OUTPUTS OF HIT OR REPLACE INFORMATION (n = 0 ~ 1)	
HITn/REPn	UNCODED OUTPUTS OF HIT OR REPLACE INFORMATION (n = 0 ~ 3)	
PERR	PARITY ERROR	
MHIT	HIT OUTPUT MODIFIED BY MHENBL AND EXTH	

INPUTS

MODE	MODE SELECTION MODE = 1 : 512 Entry x 4 Way MODE = 0 : 1024 Entry x 2 Way
A0-A9	ADDRESS INPUTS (A9 is not used for 4 way)
TD0-19	TAG INFORMATION INPUTS
PURGE	ALL-PURGE TIMING PULSE
ĪNVL	PARTIAL-PURGE. V-BIT FORCED TO "0". LRU IS REVERSIVELY UPDATED
SBLK	ENABLE WAY-SELECTION EXTERNALLY AT REPLACEMENT AND INVALIDATION
SB0, SB1	EXTERNAL WAY-ADDRESS INPUTS
WRITE	WRITE CYCLE SIGNAL
SET	TIMING PULSE Write: Registrate TAG, V-bit "H", LRU update Read: LRU updated PARTIAL PURGE: LRU reversively update, V-bit "L"
ĪNH	ALL FUNCTIONS EXCEPT PURGE ARE INHIBITED
H/R	OUTPUT SELECTION H/R = 1 : Hit Information H/R = 0 : Replace Information
RLATCH	LATCH CONTROL FOR REPLACE INFORMATION
PINV	USE FOR "TESTING" ONLY (GENERALLY "H")
VINV	USE FOR "TESTING" ONLY (GENERALLY "H")
MHENBL	ENABLE MHIT OUTPUT
EXTH	FORCE MHIT OUTPUT TO "L"

FUNCTION TABLE

1) BASIC FUNCTION (Any combination except below are inhibited.)

		Input		44	TAG Info.	Contro	ol Info.	LRU	
ĪNH	PURGE	SET	WRITE	INVL	TAG	P bit	V bit	LRU	Function Mode
L	Н	X	Х	X	N-CNG	N-CNG	N-CNG	N-CNG	INHIBIT ³
н	Н	н	Х	Х	N-CNG	N-CNG	N-CNG	N-CNG	TAG READ
н	Н	Ъ	н	н	N-CNG	N-CNG	N-CNG	N-CNG ¹ or UP-D	TAG READ
н	н	ប	L	н	TD0 to TD19	SET	Н	UP-D	TAG WRITE
X	L	н	Х	×	UNDEFINED	UNDEFINED	L (All)	INCLZ	ALL PURGE
н	н	U	Н	L	N-CNG	N-CNG	N-CNG/L ²	N-CNG ¹ or RUP-D	PARTIAL PURGE

X: "H" or "L"

N-CNG: No Change INCLZ: INITIALIZE

UP-D: Up Dated RUP-D: Reversively Updated

1. When SBLK = "L" and no-HIT, then LRU is no change (N-CNG).

2. When SBLK = "L" and no-HIT, then V-Bit is no change (N-CNG).

3. During INHIBIT mode, HIT and PERR outputs are "H" but the other outputs are "L".

2) OUTPUT PIN FUNCTION

Inpu	ut		Intern	al Info.1	2				Outpu	t			
Mode	А9	hit0/ rep0	hit1/ rep1	hit2/ rep2	hit3/ rep3	HITO/ REP0	HIT1/ REP1	HIT2/ REP2	HIT3/ REP3	HC0/ RC0	HC1/ RC1	3/ HIT	Mode
Н	Х	L	L	L	L	L	L	L	L	L	L	н	
Н	Х	н	L	L	L	н	L	L	L	L	L	L	4
Н	х	L.	н	L	L	L	н	L	L	н	L	L	w
Н	х	L	L	н	L	L	L	Н	L	L	н	L	А
Н	Х	L	L	L	н	L	L	L	Н	н	н	L	Y
L	L	L	х	L	×	L	L	L	L	L	L	Н	
L	L	н	х	L	Х	н	L	L	L	L	L	L	2
L	L	L	×	Н	х	L	L	H	L	L	н	L	w
L	I	Х	L	×	L	L	L	L	L	L	L	Н	A
L	Н	Х	Н	×	L	L	н	L	L	Н	L	L	Y
L	I	Х	L	х	н	L	L	L	Н	Н	н	٦	

X: "H" or "L"

3) PARTIAL PURGE (INVL = "L")

		INPUT		y	IN	TERNA	L INF	ο.	P	URGE	BLOC	<	SET	
						н	IT			BLO	ск			
MODE	A9	SBLK	SB0	SB1	0	1	2	3	0	1.	2	3	LRU	MODE
Н	Х	L	X	Х	L	L	L	L	_	_	_	_		
Н	Х	L	X	Х	Н	L	L	L	Q	_	_		RUP-D	4
Н	X	L	×	X	L	Н	L	L		Q	_	_	RUP-D	
н	X	L	X	х	L	L	Н	L			Q	_	RUP-D	w
н	X	L	X	Χ.	L	L	L	н				Q	RUP-D	Α
н	×	н	L	L	Х	x	Х	X	Q	_	_	_	RUP-D	Υ
Н	×	Н	Н	L	Х	×	X	X		œ	_		RUP-D	
Н	X	н	L	Н	Х	Х	Х	Х	_		σ	_	RUP-D	
Н	×	н	Н	Н	Х	х	Х	x		-	_	Q	RUP-D	
L	L	L	×	X	L	х	L	×		-	_			
L	L	L	×	×	Н	х	L	Х	Q	_	_		RUP-D	
L	L	L	X	Х	L	X	Н	Х	_		α	_	RUP-D	2
L	L	н	L	L	Х	Х	X	X	Q	_	_		RUP-D	
L	L	н	L	Н	х	Х	х	х			Q		RUP-D	w
L	Н	L	Х	×	Х	L	Х	L	_	_		_		Α
L	н	L	x	x	х	Н	Х	L		Q			RUP-D	Y
L	Н	L	X	X	Х	L	X	Н		_		Q	RUP-D	
L	Н	Н	Н	L	Х	X	Х	Х		œ	_	_	RUP-D	
L	Н	Н	Н	Н	Х	Х	Х	Х	-	_		a	RUP-D	

Note: Correct operation is not guaranteed if 2 ways or more become HIT at the same time.

Internal information, rep0 to rep3 are determined by on-chip LRU logic when SBLK = "L". When SBLK = "H", the internal information are determined by external signal of SB0 & SB1.

^{2.} Correct operation is not guaranteed if 2 ways or more become HIT at the same time.

^{3.} Output of HIT is valid when H/R = "H".

FUJITSU

MB81C51-25 MB81C51-30

4) PARITY ERROR & V-BIT 1

n:0to3

7) 1.711		11011 4	* DII	(n:0to3)
pen	vn0	vn1	PEn	HIT Info. ²
4, 4, L	L	L	L	
L	L	H	H	HIT
) L ¹ ()	Н	ا ـ	Н	HIT
L	Н	H	L	HIT
Н	L	L	L	
н	L	Н	H	HIT
н	Н	L	Н	HIT
н	Н	Н	н	HIT
Н	Н	н	П	HII

- 1. PERR is "NOR" of PE0 to PE3
- 2. Output information when internal "HIT" is valid.

pen : Internal parity error of way "n"

vn0/vn1 : Duplicate validity bits.
PEn : Determined by the following equation.

PEn = (vn0 + vn1) • pen + (vn0 (+) vn1)

BASIC FUNCTIONS

TAG READ

A comparison between the TAG input data (TD0-19) and the contents of the addressed location is performed. If both data are the same, that is "FOUND". Then HIT will be "LOW" and outputs of HCn, HITn indicate hitted "Associative way". In the case of "NOT-FOUND", the TAG RAM will specify the "way", which should be replaced, by using the LRU logic automatically.

The replacement information will be presented at the outputs of RCn and REPn by forcing the H/R input into "LOW". These signals will be latched and used for the data Memory move-in operation.

TAG WRITE

When "NOT-FOUND" is occurred, the TAG-RAM also should be updated. The write operation is performed by WRITE "LOW" and SET pulse input. The TAG data will be written into the proper "way" by the internal LRU logic.

TAG-WRITE mode, V-bit (Validity bit) and the parity are set, and LRU logic is updated.

On the other hand, it will be able to specify the "way" externally by using SBLK, SB0 and SB1 inputs.

ALL PURGE

By asserting PURGE input "LOW", the V-bit are reset and LRU logic is initialized.

In this operation, the contents of each TAG and its parity will not be identified.

PARTIAL PURGE

 $\overline{\text{The}}$ partial purge operation is performed by $\overline{\text{INVL}}$ "LOW" and $\overline{\text{SET}}$ pulse input.

The V-bit, which is specified by the address inputs, will be reset, and LRU logic will be reversively updated.

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Input Low Voltage	VIL	-0.5*		0.8	V .
Input High Voltage	ViH	2.2		6.0	٧
Ambient Temperature	TA	0		70	°C

Note:

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	Min	Max	Unit
Input Leakage Current	VIN = 0 V to Vcc	lu	-10	10	μΑ
Operating Supply Current	DOUT = Open, Cycle = min.	lcc		200	mA
Output Low Voltage	IOL = 8mA	Vol		0.4	V
Output High Voltage	IOH = -4mA	Vон	2.4		٧

^{*-3.0}V min. for pulse width less than 20ns.



Fig. 3 — AC TEST CONDITION

INPUT PULSE LEVELS : 0.0V to 3.0V

INPUT PULSE RISE AND FALL TIMES: 5ns (Transient time between 0.8V and 2.2V)

TIMING REFERENCE LEVELS

: Input : 1.5V Output : 1.5V

OUTPUT LOAD:

DOUT O $+ 255\Omega$

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

TAG READ CYCLE (MODE = "H" or *L", PURGE = "H", WRITE = "H", INVL = "H", PINV = "H", or *L", VINV = "H" or

		MB810	C51-25	MB81	C51-30		
Parameter	Symbol	Min Max		Min Max		Unit	
Read Cycle Time	tnc	50		50	P. 10.14 (19.54)	ns	
Address Valid to HIT, HCn, HITn	tah		25		30	ns	
Address Valid to MHIT	tамн	ada be	27		32	ns	
TAG Data Valid to HIT, HCn, HITn	tтн		18		18	ns	
TAG Data Valid to MHIT	tтмн		20		20	ns	
HIT, HCn, HITn Hold Time	tнн	0		0		ns	
Address Valid to RCn, REPn	tar		35		40	ns	
Address Valid to PERR	tap		35		40	ns	
Address Setup Time for SET	tas	25		25		ns	
TAG Data Setup Time for SET	tтs	25		25		ns	
SET Pulse Width	tsw	20		20		ns	
SET Recovery Time	tsa	5		5		ns	
RLATCH Setup Time	tRLS	10		10		ns	
RCn, REPn Hold Time for RLATCH	t _{RH}	0		0		ns	
SBLK, SB0, SB1 Setup Time for RCn, REPn	tsbr		25		25	ns	
SBLK, SB0, SB1 Hold Time	tsвн	5		5		ns	
RCn, REPn Hold Time for SBLK, SB0, SB1	tsн	0		0		ns	
SBLK, SB0, SB1 Setup Time for SET	tsas	25		25		ns	
PERR Hold Time	tрн	0		0		ns	
H/R to Multiplex output change	tHR		10		12	ns	
MHENBL, EXTH to MHIT output	t ммн		10		12	ns	


MB81C51-25 MB81C51-30 FUJITSU




TAG WRITE CYCLE (MODE = "H" or "L", P	URGE = "H", W	'RITE = "L'	', INVL = "	H", H/R =	"L", INH =	"H")
		MB81	MB81C51-25		MB81C51-30	
Parameter	Symbol	Min	Max	Min	Max	Unit
Write Cycle Time	twc	50		50		ns
Address Valid to RCn, REPn	tan		35		40	ns
Address Setup Time for SET	tas	25		25		ns
TAG Data Setup Time for SET	tтs	25		25		ns
SET Pulse Width	tsw	20		20		ns
SET Recovery Time	tsa	5		5		ns
RLATCH Setup Time	tals	10		10		ns
SBLK, SB0, SB1 Setup Time for SET	tsas	25		25		ns
SBLK, SB0, SB1 Setup Time for PCn, REPn	tsBR		25	-	25	ns
PCn, REPn Hold Time for SBLK, SB0, SB1	tsн	. 0	1.	0 .		ns
SBLK Hold Time	tsвн	-5		5		ns
PINV, VINV Setup Time for SET	tıs	25		25		ns
PINV, VINV Recovery Time for SET	tin	5		- 5		ns

Page 14			C51-25	MB81C51-30		
Parameter	Symbol	Min	Max	Min	Max	Unit
Pertial Purge Cycle	tppc	50		50		ns
Address Setup Time for SET	tas	25		25		ns
TAG Data Setup Time for SET	tтs	25		25		ns
SET Pulse Width	tsw	20		20		ns
SET Recovery Time	tsa	5		5		ns
SBLK, SB0, SB1 Setup Time for SET	tsas	25		25		ns
SBLK, SB0, SB1 Hold Time	tsвн	- 5		5		ns

		MB810	C51-25	MB81	C51-30	
Parameter	Symbol	Min	Max	Min	Max	Unit
All Purge Cycle Time	tapo	100		100		ns
Purge Pulse Width	tppw	50		50		ns
Purge Recovery Time	ten	50		50		ns




- Notes 1: Valid at H/R = "H".
 - 2: Valid at H/R = "L".
 - 3: LRU is updated at SET = "L".
 - 4: Replace latched at RLATCH = "H".
 - 5: Valid at SBLK = "L".
 - 6: Valid at SBLK = "H".



Notes 1. Registrate TAG, V-bit "H", LRU update.
2. Replace latched at RLATCH = "H".


^{3.} Valid at SBLK = "L".

^{4.} Valid at SBLK = "H".




Notes:

- 1. Valid at SBLK = "L".
- 2. LRU is reversively updated, V-bit "L".
- 3. Valid at SBLK = "H".




PACKAGE DIMENSIONS





PACKAGE DIMENSIONS (continued)



The information contained in this document does not convey any license under the copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 16384-BIT DUAL PORT STATIC RANDOM ACCESS MEMORY

MB8421/22-90/90L MB8421/22-12/12L

TS213-B867 July 1986

2K X 8-BIT CMOS DUAL PORT STATIC RANDOM ACCESS MEMORY

The Fujitsu MB8421/22 are 2K words x 8 bits Dual port high-performance -static Random Access Memories (SRAMs) fabricated in CMOS. The SRAMs use asynchronous circuits; thus no external clockes are required. The MB8421 and MB8422 provide the user with tow separately contorolled I/O ports with independent address, Chip select(\overline{CS}), Write Enable(\overline{WE}), Output Enable (\overline{OE}) and I/O functions.

This arrangement permits independent access to any memory location for either a Read orwWrite operation - a useful feature for shared data processing applications. These devices have an automatic power-down

feature controlled by (\overline{CS}) .

To avoide data contention on the same address, a (BUSY) flag is provided for address arbitration; In addition, MB8421 utilizes (INT) flag which allows communication between systems on either side of

Both devices use a single +5 volte power supply and all pins are TTL-compatible. A simplified block diagram of the SRAM is shown in Figure 1.

Some typical applications for these memory devices are mutiprocessing systems, distributed networks, external register files and peripheral controllers.

Organization: 2048 words x 8 bits

Static operation: No clocks or timing strobe required • Fast access time : t_{AA}=t_{ACS}=90ns max. (MB8421/22-90

MB8421/22-90L)

t_{AA}=t_{ACS}=120ns max.(MB8421/22-12 MB8421/22-12L)

• Low power consumption : 660mW max. (Both ports active)

385mW max. (One port active)

38.5mW max. (Both ports standby, TTL) 11mW max. (Both ports standby, CMOS)

L-version: 495mW max. (Both ports active) 275mW max. (One port active)

27.5mW max. (Both ports standby, TTL) 1.1mA max. (Both ports standby, CMOS)

• Single +5V supply ±10% tolerance

· TTL compatible inputs and outputs

· Three-state outputs with OR-tie capability

· All inputs and outputs have protection against static charge

• Data Retention Voltage: 2V min.

Address Arbitration Function : BUSY flag

• Interrupt Function for Communication between Systems (MB8421 only) : INT flag Marker This is not a free NAMES IN S NOT 8 THE STATE STO SCHOOL TO CHES

> FPT-64P-M01 (MB8421)

DIP-52P-M01 (MB8421)

DIP-48P-M02 (MB8422)

PIN ASSIGNMENT

Refer to the attachment

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit	
	•••			
Supply Voltage	VCC	-0.5 to +7	V	
Input Voltage on any pin with respect to VSS	VIN	-0.5 to +7	V	
Output Voltage on any I/O	VOUT	-0.5 to +7	V	
pin with respect to VSS				
Output Current	IOUT	±20	mA	
		3.1		
Power dissipation	PD	1.0	W	
Temperature Under Bias	TBIAS	-10 to +85	°C	
Storage Temperature	TSTG Ceramic	-65 to +150	°C	
	Plastic	-40 to +125		

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN NAMES

LEFT PORT	RIGHT PORT	NAMES		
CS L	CS R	CHIP SELECT		
		WRITE		
WEL	WER	ENABLE OUTPUT		
ŌEL	ŌĒR	ENABLE		
ĪNTL	ĪNTR	INTERRUPT FLAG		
		BUSY		
BUSYL	BUSYR	FLAG		
AOL to A10L	AOR to A10R	ADDRESS		
I/00L to I/07L	I/00R to I/07R	DATA INPUT/OUTPUT		
v	CC	POWER		
	GND			



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (VIN=0V)	CIN		10	pF
I/O Capacitance (VI/O=OV)	CI/O		10	pF

RECOMMENDED OPERATING CONDITIONS (Referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
Input High Voltage	VIH	2.2		VCC+0.3	V
Input Low Voltage	VIL	-0.3		0.8	V
Operating Temperature	TA	0		70	°C

DC CHARACTERISTICS

(Recommended operating conditions otherwise noted.)

Parameter	Parameter Symbol Condition		MB84 MB84 90/1	22-	MB84 MB84 90L/	22-	Unit
				Max	Min	Max	
Operating Supply Current (Both ports Active)	ICC	Cycle=Min. Duty=100% IOUT=0 mA		120		90	mA
	ISB1	Both ports=Standby CSL & CSR=VIH		7		5	mA
Standby	ISB2	One port=Standby CSL or CSR=VIH, IOUT=0 mA		70		50	mA
Supply Current	ISB3	Both ports=Full standby CSL & CSR≥VCC-0.2V		2		0.2	mA
	ISB4	One port=Full standby CSL or CSR≥VCC-0.2V, IOUT=0 mA		70		50	mA
Input Leakage Current	ILI	VIN=0V to VCC	-10	10	-10	10	μA
Output Leakage Current	ILO	CS=VIH, VOUT=OV to VCC	-10	10	-10	10	μΑ
Output High Voltage	von*	IOUT=-1.0 mA	2.4		2.4		v
Output Low Voltage	VOL	IOUT=3.2 mA		0.4		0.4	v
Output Low Voltage for Open-Drain	VOL	IOUT=8 mA		0.4		0.4	v

^{*} The $\overline{\text{BUSY}}$ and $\overline{\text{INT}}$ pins require pull-up resistors because they are open-drain outputs.


AC TEST CONDITIONS

0V to 3.0V

• Input Pulse Levels :
• Input Pulse Rise & Fall Times :

tR, tF = 5ns 1.5V

• Timing Reference Levels :
• Output Load



*Including Jig and stray capacitance

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

READ CYCLE

Parameter	Symbol	MB8421-90/90L MB8422-90/90L			Unit	
		Min	Max	Min	Max	- S ()
Read Cycle Time	tRC	90		120	Altri	ns
Address Access Time	tAA	1 14 1 m 1	90	10	120	ns
Chip Select Access Time	tACS		90	tgality ilay	120	ns
Output Enable Access Time	tAOE		40		50	ns
Output Hold from Address Change	tOH	10		10		ns
Chip Select to Output Low-Z *1	tCLZ	5		5		ns
Output Enable to Output Low-Z *1	tOLZ	5		5		ns
Chip Select to Output High-Z *1	tCHZ		40	2.1	50	ns
Output Enable to Output High-Z *1	tOHZ		40		50	ns
Power up from Chip Select	tPU	0		0		ns
Power down from Chip Select	tPD		50		60	ns

WRITE CYCLE

Parameter	Symbol		-90/90L -90/90L		Unit	
아마리를 보통하다라면 하는데 이번 사람들은 사람들은		Min	Max	Min	Max	
Write Cycle Time	tWC	90		120		ns
Address Valid to End of Write	tAW	85		100		ns
Chip Select to End of Write	tCW	85		100		ns
Address Setup Time	tAS	0		0		ns
Write Pulse Width	tWP	60	- 1	70		ns
Write Recovery Time	tWR	0		0		ns
Data Valid to End of Write	tDW	40		40		ns
Data Hold Time	tDH	0		0		ns
Write Enable to Output Low-Z *1	tOW	0		0		ns
Write Enable to Output High-Z *1	tWZ		40		50	ns

BUSY TIMING

Parameter	Symbol			MB8421-12/12L MB8422-12/12L		
		Min	Max	Min	Max	
BUSY Access Time from Address	tBAA		45		60	ns
BUSY Output High-Z from Address	tBDA		45		60	ns
BUSY Access Time from CS	tBAC		45		60	ns
BUSY Output High-Z from CS	tBDC		45		60	ns
Arbitration priority Set up Time	tAPS	20		25		ns


INTERRUPT TIMING

INTERROLI TIMING		MR8/21	-00/001	MD9/21	-12/12L	
Parameter	Symbol				-12/12L	
		Min	Max	Min	Max	
INT Set Time *2	tINS		80		100	ns
INT Reset Time *2	tINR		80		100	ns

Note: *1 Transition is measured at the point of $\pm 500 mV$ from steady state voltage with CL=5pF.

*2 This parameter is specified MB8421 only.


READ CYCLE TIMING DIAGRAMS



Note: *1 WE is high for Read Cycle.


*2 Device is continuously selected, CS=OE=VIL.

^{*3} This parameter is specified at the point of ±500mV from steady state voltage with output capacitance 5pF.
7-61



- Note: *1 WE must be high during address transition.
 - *2 If $\overline{\text{OE}}$, $\overline{\text{CS}}$ are in the READ Mode, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *3 If CS goes high prior to or coincident with WE transition high, the output remains in high impedance state.
 - *4 This parameter is specified at the point of ±500mV from steady state voltage with output capacitance 5 pF.


CONTENTION CYCLE TIMING DIAGRAMS *1



Note: *1 In case of dualaccess at the same memory location, the port that access the RAM first sets the BUSY flag high.

- *2 CS must be low before or coincident with transition of address.
- *3 Address is valid prior to cincident with high-to-low transition of CS.

INTERRUPT CYCLE TIMING DIAGRAMS *1



Note: *1 Applies to MB8421 only.

DATA RETENTION CHARACTERISTICS

(Recommended operating conditions	uniess	otnerwis	e notea.)		11.0
		MB8421	-90/12	MB8421-	-90L/12L	
Parameter	Symbol	MB8422	-90/12	MB8422-	Unit	
		Min	Max	Min	Max	
Data Retention Supply Voltage	V DR	2.0	5.5	2.0	5.5	V
Data Retention Supply Current *2	IDR		0.2		0.02	mA
Data Retention Setup Time	tDRS	0		0		ns
Operation Recovery Time	tR	tRC		tRC	1 1 1 1 1 1 1 1 1	ns

*2 VCC=VDR=3V

CSL & CSR≥VCC-0.2V

DATA RETENTION TIMING




TABLE I NON-CONTENTION READ/WRITE CONTROL

LEFT P	ORT INP	UTS *1	RIGHT	PORT IN	PUTS *1	FLAGS		FUNCTION
CSL	WEL	 OE L	C SR	WER	ŌĒR	BUSYL	BUSYR	
Н	х	х	X	X	Х	н	Н	Left Port in Power Down Mode
х	х	X	Н	Х	Х	Н	Н	Right Port in Power Down Mode
L	L	х	х	х	Х	Н	н	Data on Left Port Written Into Memory
L	н	L	х	Х	х	H	Н	Data in Memory Output on Left Port
х	х	х	L	L	Х	Н	Н	Data on Right Port Written Into Memory
·x	х	х	L	н	L	н	Н	Data in Memory Output on Right Port

H = High L = Low X = Don't Care Note: *1 AOL to A10L # AOR to A10R

TABLE II CS ARBITRATION WITH ADDRESS MATCH BEFORE CS

L	LEFT PORT INPUTS RIGHT F			GHT PO	RT INP	UTS	FLAGS		FUNCTION	
CSL	WEL	<u>ŌE</u> L	AOL to	CSR	WER	ŌĒR	AOR to	BUSYL	BUSYR	
LBR	x	x	MATCH	L	Х	x	MATCH	Н	L	Left Operation Permitted Right Operation Not Permitted
L	х	Х	MATCH	LBL	X	х	MATCH	L	H	Left Operation Not Permitted Right Operation Permitted
LST	Х	х	MATCH	LST	х	X	MATCH	Н	L	Arbitration Resolved

H = High L = Low X = Don't Care

LST = Low Same Time LBR = Low Before Right LBL = Low Before Left

TABLE III ADDRESS ARBITRATION WITH CS LOW BEFORE ADDRESS MATCH

L	LEFT PORT INPUTS			RI	GHT PO	RT INP		FLAGS				FUNCTION
CSL	WEL	<u>ŌE</u> L	AOL to A10L	CS R	WER	OE R	AOR to	BUSYL	BUSYR			
L	х	х	VBR	L	x	x	VALID	H	L	Left Operation Permitted Right Operation Not Permitted		
L	x	X	VALID	L	х	X	VBL	L	Н	Left Operation Not Permitted Right Operation Permitted		
L	x	Х	VST	L	X	х	VST	Н	L	Arbitration Resolved		

H = High L = Low X = Don't Care

VST = Valid Same Time VBR = Valid Before Right VBL = Valid Before Left

FUNCTIONAL DESCRIPTION

The Fujitsu MB8421/22 provide two ports with separate control signals, address inputs and input/output data pins that allow asynchronous read and write operation to any memory location. These devices have an automatic power-down feature controlled by $\overline{\text{CS}}$. There is an on-chip power down circuitry that places the respective port into a standby mode when $\overline{\text{CS}}$ is high (chip deselected). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control $(\overline{\text{OE}})$. In the read mode, the $\overline{\text{OE}}$ is active and it turns on the output drivers. Non-contention READ/WRITE conditions are illustrated in table I.

ARBITRATION LOGIC

Functional Description:

The arbitration logic resolves an address match or chip enable $\underline{\text{match}}$ and determines the priority of the access. In both cases, an active $\overline{\text{BUSY}}$ flag will be set for the delayed port.

In a dual-port RAM, both ports are asynchronous, thus there exists a possibity of accessing the same memory location from both sides. This possibity does not pose a problem if both the ports are in read mode. Though it creates a problem when both the ports are in write mode with different data words or else one port is in write mode and the other port is in the read mode. For such situations, \overline{BUSY} flags are provided on the dual-port RAM devices. Hence whenever, both the ports access the same memory location, then the on-chip arbitration logic will determine which port has access. Next it will set the \overline{BUSY} flag of the delayed ports to active low. This prohibits any operation on that port. The delayed port gets the access when the \overline{BUSY} flag becomes inactive.

Two modes of arbitration are present:

- 1) When the addresses match for the left and the right ports are valid before \overline{CS} , on-chip control logic arbitrates between \overline{CSL} and \overline{CSR} for access (refer to Fig. on Data Contention Cycle No. II(\overline{CS} controlled), and Table II).
- 2) When the CSL and CSR are low before an address match, on-chip control logic arbitrates between the left and the right addresses for access (refer to Fig. on Data Contention Cycle No. I(Address controlled), and Table III).

It should be noted that for the case when both $\overline{\text{CSL}}$ and $\overline{\text{CSR}}$ are low at the same time ($\overline{\text{CS}}$ controlled), or when both address left and address right are valid at the same time (address controlled), then arbitration logic sets the $\overline{\text{BUSYR}}$ flag low, providing the priority to left port.

For most microprocessors like the Intel 8086, the asyncronous \overline{BUSY} line can be tied to the READ input, as long it meets the set-up and hold requirements.

INTERRUPT FUNCTION

The interrupt function $(\overline{\text{INT}})$ is provided to allow communication between the systems on either sides of the dual-port RAM. $\overline{\text{INTL}}$ is set to low, when the processor on the right port writes to address 7FE(A0=L and A1 to A10 =H). $\overline{\text{INTL}}$ is then reset to High, when the left port acknowledges by reading the same address 7FE. Thus the address 7FE is like a 8 bit word mail-box transferring information from the right-port to the left-port.


 $\overline{\text{INTR}}$ on the other hand is set to low, when processor on the left port writes to the address 7FF(A0 to A10 =H). $\overline{\text{INTR}}$ is reset to High, when the right port acknowledges by reading this address. Hence, the address 7FF is a second 8 bit word mail-box transferring information from the left port to the right port.


The $\overline{\text{INTL}}$ and $\overline{\text{INTR}}$ are set to High on power-up. If the port is in the standby mode, it can still get interrupted by the processor on the other side.

In <u>case</u> the \overline{BUSY} flag is set to low, then the pertinent port can not set or reset the \overline{INT} flag.

	48 PIN DIP (MB8422)			52 PIN SHRINK DIF (MB8421)	
CSL	1	48 VCC	CSL 1		52 VCC
WEL _		47	WEL 2		51
BUSYL	3 (4) (3) (4) (5) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4	46 WER	BUSYL 3		50 WER
A10L	4	45 BUSYR	INTL 4		49 BUSYR
ŌEL _	5	44 A10R	NC 5		48 <u>INT</u> R
AOL	6	43 OER	A10L [6		47 NC
A1L	7	42 AOR	OEL 7		46 A10R
A2L	8	41 A1R	AOL 8		45 OER
A3L	9	40 A2R	A1L		44 AOR
A4L	10	39 A3R	A2L 10		43 A1R
A5L	11	38 A4R	A3L		42 A2R
A6L	12 TOP VIEW	37 A5R	A4L		41 A3R
A7L	13	36 A6R	A5L		40 A4R
A8L	14	35 A7R	A6L	TOP VIEW	39 A5R
A9L	15	34 A8R	A7L		38 A6R
I/00L	16	33 A9R	A8L		37 A7R
I/01L	17	32 1/07R	A9L		36 A8R
I/02L	18	31 1/06R	I/00L 18		35 A9R
I/03L	19	30 1/05R	I/01L [19		34 I/07R
I/04L	20	29 1/04R	I/02L 20		33 1/06R
I/05L	21	28 1/03R	I/03L 21		32 1/05R
I/06L	22	27 1/02R	I/04L 22		31 1/04R
I/07L	23	26 I/01R	I/05L 23		30 1/03R
vss	24	25 1/00R	I/06L 24		29] I/O2k
			I/07L 25		28] I/01R
			VSS		27 1/00R
			L .		


PIN ASSIGNMENT FOR MB8421 (QFP)






MB8421/22-90 MB8421/22-90L MB8421/22-12 MB8421/22-12L

64-LEAD PLASTIC FLAT PACKAGE (CASE NO: FPT-64P-M01)









CMOS 16384-BIT STATIC RANDOM ACCESS MEMORY

MB8431/32-90 MB8431/32-90L MB8431/32-12 MB8431/32-12L

> TS254-A889 September 1, 1988

2K X 8-BIT CMOS DUAL PORT STATIC RANDOM ACCESS MEMORY

The Fujitsu MB8431/32 are 2K words x 8 bits Dual port high-performance—static Random Access Memories (SRAMs) fabricated in CMOS. The SRAMs use asynchronous circuits; thus no external clockes are required. The MB8431 and MB8432 provide the user with two separately contorolled I/O ports with independent address, Chip select(CS), Write Enable(WE), Output Enable $(\overline{\text{OE}})$ and I/O functions.

This arrangement permits independent access to any memory location for either a Read or Write operation - a useful feature for shared data processing applications. These devices have an automatic power-down

feature controlled by (\overline{CS}) .

To avoide data contention on the same address, a (\overline{BUSY}) input is provided for address arbitration; In addition, MB8431 utilizes (\overline{INT}) flag which allows communication between systems on either side of the RAM.

Both devices use a single +5 volt power supply and all pins are TTL-compatible. A simplified block diagram of the SRAM is shown in Figure 1.

Some typical applications for these memory devices are multiprocessing systems, distributed networks, external register files and peripheral controllers.

• Organization : 2048 words x 8 bits

 \bullet Static operation : No clocks or timing strobe required

• Fast access time: t_{AA}=t_{ACS}=90ns max. (MB8431/32-90 MB8431/32-90L) t_{AA}=t_{ACS}=120ns max. (MB8431/32-12

MB8431/32-12L)
• Low power consumption : 660mW max. (Both ports active)

385mW max. (One port active)

38.5mW max. (Both ports standby, TTL)

11mW max. (Both ports standby, CMOS)

L-version: 495mW max. (Both ports active) 275mW max. (One port active)

27.5mW max. (One port active)
27.5mW max. (Both ports standby, TTL)

1.1mA max. (Both ports standby, CMOS)

• Single +5V supply ±10% tolerance

· TTL compatible inputs and outputs

• Three-state outputs with OR-tie capability

• All inputs and outputs have protection against static charge


• Data Retention Voltage: 2V min.

. • Address Arbitration Function : BUSY input

Interrupt Function for Communication

between Systems (MB8431 only) : INT flag

• Expanding capability using MB8421/22(Master)-MB8431/32(Slave)



PIN ASSIGNMENT

See Page 15

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol Symbol	Value	Unit
Supply Voltage	VCC	-0.5 to +7	v
Input Voltage on any pin with respect to VSS	VIN	-0.5 to VCC +0.5	V
Output Voltage on any I/O pin with respect to VSS	VOUT	-0.5 to VCC +0.5	V
Output Current	IOUT	±20	mA
Power dissipation	PD	1.0	W
Temperature Under Bias	TBIAS	-10 to +85	°C
Storage Temperature	TSTG	-40 to +125	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN NAMES

LEFT PORT	RIGHT PORT	NAMES				
CS L	CS R	CHIP SELECT INPUT				
WEL	WER	WRITE ENABLE INPUT				
OEL.	OE R	OUTPUT ENABLE INPUT				
INTL	INTR	INTERRUPT * FLAG OUTPUT				
BUSYL	BUSYR	BUSY FLAG INPUT				
AOL to A10L	AOR to A10R	ADDRESS INPUT				
	I/00R to I/07R	DATA INPUT/OUTPUT				
	VCC					
G	GND					

^{*:} Applies to MB8431 only.



CAPACITANCE $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (VIN=0V)	CIN		10	pF
I/O Capacitance (VI/O=OV)	CI/O		10	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
Input High Voltage	VIH	2.2	and a second	VCC+0.3	V
Input Low Voltage	VIL	-0.3 *1		0.8	V.
Operating Temperature	TA	0	100000	70	°C

^{*1} Undershoot -3.0V min at less than 20ns pulse width.

DC CHARACTERISTICS

(Recommended operating conditions otherwise noted.)


Parameter	Symbol	Condition	MB84 MB84 90/1	32-	MB8431/ MB8432- 90L/12L		Unit	
			Min	Max	Min	Max		
Operating Supply Current (Both ports Active)	ICC	Cycle=Min. Duty=100% IOUT=0 mA		120		90	mA	
	ISB1	Both ports=Standby CSL & CSR=VIH		7		5	mA	
Standby	ISB2	One port=Standby CSL or CSR=VIH, IOUT=0 mA		70		50	mA	
Supply Current	ISB3	Both ports=Full standby CSL & CSR≥VCC-0.2V	- # ·	2		0.2	mA	
보고 보고 된 전 생기를 19 - 원호 12 - 12 1일 :	ISB4	One port=Full standby CSL or CSR>VCC-0.2V, IOUT=0 mA	****	70		50	mA	
Input Leakage Current	ILI	VIN=0V to VCC	-10	10	-10	10	μΑ	
Output Leakage Current	ILO	CS=VIH, VOUT=0V to VCC	-10	10	-10	10	μΑ	
Output High Voltage	von*	IOUT=-1.0 mA	2.4		2.4		V	
Output Low Voltage	VOL	IOUT=3.2 mA		0.4		0.4	٧	
Output Low Voltage for Open-Drain	VOL	IOUT=8 mA	3: 1 3:	0.4		0.4	v	

^{*} The $\overline{\text{INT}}$ pins require pull-up resistors because they are open-drain outputs.

AC TEST CONDITIONS

- 0V to 3.0V
- Input Pulse Levels :
 Input Pulse Rise & Fall Times :
 Timing Reference Levels :
- tR, tF = 5ns 1.5V

• Output Load



AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

READ CYCLE

				-90/90L			
Parameter		Symbol	MB8432	-90/90L	MB8432	-12/12L	Unit
			Min	Max	Min	Max	<u> </u>
Read Cycle Time		tRC	90		120		ns
Address Access Time		tAA		90		120	ns
Chip Select Access Time		tACS		90		120	ns
Output Enable Access Time		tAOE		40		50	ns
Output Hold from Address Change		tOH	10		10		ns
Chip Select to Output Low-Z	*1	tCLZ	5		5		ns
Output Enable to Output Low-Z	*1	tOLZ	5		5		ns
Chip Select to Output High-Z	*1	tCHZ		40		50	ns
Output Enable to Output High-Z	*1	tOHZ		40		50	ns
Power up from Chip Select	*2	tPU	0		0	31	ns
Power down from Chip Select	*2	tPD		50		60	ns

WRITE CYCLE

Parameter	Symbol	MB8431 MB8432	Unit			
이번화되는 경우를 가지 않는 이 모든 사람이 되었다.		Min	Max	Min	Max	
Write Cycle Time	tWC	90		120		ns
Address Valid to End of Write	tAW	85	1	100		ns
Chip Select to End of Write	tCW	85	11.	100		ns
Address Setup Time	tAS	0		0	38.3	ns
Write Pulse Width	tWP	60		70		ns
Write Recovery Time	tWR	0		0		ns
Data Valid to End of Write	tDW	40		40		ns
Data Hold Time	tDH	0		0		ns
Write Enable to Output Low-Z *1	tOW	0		0		ns
Write Enable to Output High-Z *1	tWZ		40		50	ns

SLAVE BUSY TIMING

Parameter	Symbol				-12/12L -12/12L	
		Min	Max	Min	Max	
Busy Access Time	tBO		0		0	ns
Write Set Up Time To Busy	tWS	-10		-10		ns
Write Hold Time From Busy	tWH	20		25		ns

INTERRUPT TIMING


Parameter	Symbol		-90/90I -90/90I			
		Min	Max	Min	Max	
INT Set Time *3	tINS		80		100	ns
INT Reset Time *3	tINR		80		100	ns

Note : *1 Transition is measured at the point of $\pm 500 \text{mV}$ from steady state voltage with CL=5pF.

*2 This parameter is not tested 100%.


*3 This parameter is specified for MB8431 only.

READ CYCLE TIMING DIAGRAMS (WE=VIH)



Note : *1 Address should be fixed before high-to-low transition of $\overline{\text{CS}}$.

^{*2} This parameter is specified at the point of ±500mV from steady state voltage with output capacitance 5pF.




Note: *1 WE must be high during address transition.

*2 If OE, CS are in the READ Mode, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

*3 If CS goes high prior to or coincident with WE transition to high, the output remains in high impedance state.

*4 This parameter is specified at the point of ±500mV from steady state voltage with output capacitance 5 pF.




Note: *1 In case of dualaccess at the same memory location, the port that access the RAM first sets the BUSY flag high.

*2 CS must be low before or coincident with transition of address.

^{*3} Address is valid prior to cincident with high-to-low transition of $\overline{\text{CS}}$.


^{*4} This parameter is specified at the point of ±500mV from steady state voltage with output capacitance 5pF.



Note: *1 WE must be high during address transition.

- *2 I/O pins are in the output state, so the input signals of opposite phase must not be applied.
 - *3 During BUSY input is low, write operation can not be excuted even if WE is low.

INTERRUPT CYCLE TIMING DIAGRAMS *1



Note: *1 Applies to MB8431 only.

DATA RETENTION CHARACTERISTICS


(Recommended operating conditions unless otherwise noted)

(Recommended operating conditions	unitess	otherwise	e notea.)			
		MB8431	-90/12	MB8431-	90L/12L	
Parameter	Symbol	MB8432	-90/12	MB8432-	-90L/12L	Unit
		Min	Max	Min	Max	
Data Retention Supply Voltage	VDR	2.0	5.5	2.0	5.5	V
Data Retention Supply Current *2	IDR		0.2		0.02	mA
Data Retention Setup Time	tDRS	0		0		ns
Operation Recovery Time	tR	tRC		tRC		ns

*2 VCC=VDR=3V

CSL & CSR≥VCC-0.2V

DATA RETENTION TIMING




POWER ON/RESET CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

				/		
Parameter	Symbol		1-90/12 2-90/12		90L/12L 90L/12L	Unit
	7,	Min	Max	Min	Max	
Power Up Time *1	tVR	0.05	50	0.05	50	ms
Power Off Time *2	tOFF	1		1		S

- *1 This is required to keep normal operation for power on/reset circuit which initialize INT output to "H" automatically when VCC is applied.
- *2 This is required to keep normal operation for power on/reset circuit which VCC is repeatly turn on/off.

POWER ON/RESET TIMING



FUNCTION DISCRIPTION:

1. ORGANIZATION :

MB8431/32 are 2K words x 8 bits Dual port Static Random Access Memory. Each port has independent addresses, chip select $(\overline{\text{CS}})$, write enable $(\overline{\text{WE}})$, output enable $(\overline{\text{OE}})$ and data input/output (I/O) functions.

2. SLAVE BUSY FUNCTION:

In order to do bit expansion using 8 bit width dual port RAM such as MB8421/22, two or more parts should be connected paralel. But such case, there is a possibility, which depends on arbitration timing, of outputting BUSY signal to different ports and put both CPUs in waiting state. This causes a trouble. Using MB8431/32 which have slave busy function (busy input) is one of the solutaion for such trouble.


Bit expansion is easily achievable to pair-use slave type dual port RAM such as

Bit expansion is easily achievable to pair-use slave type dual port RAM such as MB8431/32 and master type dual port RAM such as MB8421/22.

As an example, Fig 1 shows 16 bit dual port memory system. In this system, master type Dual port RAM (MB8421/22) judge arbitration for address contention and output result of the judgement from BUSY pin. This output returned to CPU and make the CPU in waiting state and also the output is applied to slave type dual port RAM (MB8431/32).

Though slave type dual port RAM (MB8431/32) do not judge for arbitration, they have BUSY input pin and inhibit write operation of the correspondent port during "L" signal form BUSY output of master type dual port RAM (MB8421/22) is applied to the BUSY input.

A system consists of one master dual port RAM (MB8421/22) and three slave dual port RAMs (MB8431/32) is harmonized for 32 bit application.




3. INTERRAPT FUNCTION:


The interrupt function $(\overline{\text{INT}})$ is provided to allow communcation between the systems on either sides of the dual-port RAM. $\overline{\text{INTL}}$ is set to low, when the processor on the right port writes to address 7FE (A0=L and A1 to A10=H). $\overline{\text{INTL}}$ is then reset to High, when the left port acknowledges by reading the same address 7FE. Thus the address 7FE is like a 8 bit word mail-box transferring information from the right-port to the left-port.

INTR on the other hand is set to low, when processor on the left port writes to the address 7FF (A=0 to A10=H). INTR is reset to High, when the right port acknowledges by reading this address. Hence, the address 7FF is a second 8 bit word mail-box transferring information form the left port to the right port.


The INTL and INTR are set to High on power-up. If the port is in the standby mode, it can still get interrupted by the processor on the other side.


In case the \overline{BUSY} -flag is set to low, then the pertinent port can not set or reset the \overline{INT} flag.






MB8431







Section 8 -

NMOS Erasable PROMs

Page	Device	Maximum Access Time(ns)	Capacity	Package Options	Sealing Method
8-3	MB2764-20	200	65536 bits	28-pin Ceramic DIP	CERDIP
	MB2764-25	250	(8192w x 8b)	32-pad Ceramic LCC	Metal
	MB2764-30	300			
8-15	MB27128-20	200	131072 bits	28-pin Ceramic DIP	CERDIP
	MB27128-25	250	(16384w x 8b)	32-pad Ceramic LCC	Metal
	MB27128-30	300			
8-27	MB27256-17	170	262144 bits	28-pin Ceramic DIP	CERDIP
	MB27256-20	200	(32768w x8b)	32-pad Ceramic LCC	Metal
	MB27256-25	250			



UV ERASABLE 65536-BIT READ ONLY MEMORY

MBM 2764-20 MBM 2764-25 MBM 2764-30

> January 1984 Edition 4.0

MOS 8192x8BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

The Fujitsu MBM 2764 is a high speed 65,536-bit static N-channel MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for applications where rapid turn-around and/or bit pattern experimentation are important.

A 28-pin Dual-In-Line package and a 32-pad Leadless-Chip-Carrier with a transparent lid are used to package the MBM 2764. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM 2764 is fabricated using N-MOS double polysilicon gate technology with single transistor stacked gate cells. It is organized as 8192 words by 8 bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

- 8192 words x 8 bits organization, fully decoded
- Simple programming requirements
- Single location programming
- Programmable utilizing the Quick ProTM Algorithm
- Programs with one 50ms or 1ms pulse
- Low power requirement

Active : 788mW (550mW) Standby : 184mW (193mW)

(Value in parentheses is for "AB" version.)

• No clocks required (fully static op-

eration)

- TTL compatible inputs / outputs
- Three-state output with OR-tie capability
- Output Enable (OE) pin for simplified memory expansion
- Fast access time:

200ns max. (MBM 2764-20) 250ns max. (MBM 2764-25) 300ns max. (MBM 2764-30)

- Single +5V operation
- Standard 28-pin DIP package and 32-pad LCC
- Interchangeable with Intel 2764


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Temperature under Bias	T _{BIAS}	-25 to +85	°c
Storage Temperature	T _{STG}	-65 to +125	°c
All Inputs/Outputs Voltage with Respect to GND	V _{IN} , V _{OUT}	-0.6 to +7	V
V _{PP} Voltage with Respect to GND	V _{PP}	-0.6 to +22	٧
Supply Voltage with Respect to GND	V _{cc}	-0.6 to +7	V


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restriced to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CERAMIC PACKAGE
DIP-28C-C01

CERAMIC PACKAGE
LCC-32C-A01



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}	=	4	6	pF
Output Capacitance (V _{OUT} = 0V)	Соит		8	12	pF

FUNCTIONS AND PIN CONNECTIONS

Function (Pin No.) Mode	Address Input (2~10, 23~25, 21)	Data I/O (11~13, 15~19)	CE (20)	ŌĒ (22)	PGM (27)	V _{CC} (28)	V _{PP} (1)	GND (14)
Read	A _{IN}	D _{OUT}	V _{IL}	VIL	V _{IH}	V _{cc}	V _{cc}	GND
Output Disable	Don't Care	High-Z	V _{IL}	V _{IH} Don't Care	Don't Care	V _{cc}	V _{cc}	GND
Standby	Don't Care	High-Z	V _{IH}	Don't Care	Don't Care	V _{cc}	V _{cc}	GND
Program	A _{IN}	D _{IN}	V _{IL}	V _{IH}	V _{IL}	V _{cc}	V _{PP}	GND
Program Verify	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	V _{IH}	V _{cc}	V _{PP}	GND
Program Inhibit	Don't Care	High-Z	V _{IH}	Don't Care	Don't Care	V _{cc}	V _{PP}	GND

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} Supply Voltage*1	V _{cc}	4.75 (4.5)* ²	5.0	5.25 (5.5)*2	V
V _{PP} Supply Voltage	V _{PP}	V _{CC} -0.6	_	V _{CC} + 0.6	v
nput High Voltage	V _{IH}	2.0	_	V _{cc} + 1	v
Input Low Voltage	V _{IL}	-0.1	_	0.8	V .
Operating Temperature	T _A	0		70	°C

*1 V_{CC} must be applied either before or coincident with V_{PP} and removed either after or coincident with V_{PP}. Note:

*2 Value in parentheses is for "AB" version.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V _{IN} = 5.25V)*1	ILI		, 117	10	μΑ
Output Leakage Current (V _{OUT} = 5,25V)*1	I _{LO}			10	μΑ
V _{CC} Standby Current ($\overline{\text{CE}} = \text{V}_{\text{IH}}$)	I _{CC1}		i jan	35	mA
V _{CC} Supply Current (CE = V _{IL})	I _{CC2}			150 (100)*2	mA
V _{PP} Supply Current (V _{PP} = V _{CC} ± 0.6V)	l _{PP}			15	mA
Output Low Voltage (I _{OL} = 2.1mA)	V _{OL}			0,45	٧
Output High Voltage (I _{OH} = -400μA)	V _{OH}	2.4			٧

Fig. 2 - AC TEST CONDITIONS (INCLUDING PROGRAMMING)

Input Pulse Levels:

0.8V to 2.2V

Input Rise and Fall Times:


≤ 20ns

Timing Measurement Reference Levels:

1.0V and 2.0V for inputs 0.8V and 2.0V for outputs

Output Load:

1 TTL gate and $C_L = 100pF$



AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted)

Parameter		MBM 2764-20		MBM 2764-25			MBM 2764-30				
rarameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Address Access Time ^{*1}	t _{ACC}	Kara in		200			250			300	ns
CE to Output Delay	t _{CE}			200			250			300	ns
OE to Output Delay*1	t _{OE}	10		70	10		100	10		120	ns
Address to Output Hold	t _{OH}	0			0			0			ns
Output Enable High to Output Float*2	t _{DF}	0		60	0		60	0		105	ns

Notes:

*1 \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
*2 t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Output Float is defined as the point where data is no longer driven.



CHARACTERISTICS CURVES

Fig. 3 – SUPPLY CURRENT (STANDBY)

vs SUPPLY VOLTAGE

1.2

T_A = 25°C

T_A = 25°C

1.1

1.1


0.9


4


5


6


V_{CC}, SUPPLY VOLTAGE (V)
















CHARACTERISTICS CURVES (continued)
















PROGRAMMING/ERASING INFORMATION

MEMORY CELL DESCRIPTION

The MBM 2764 is fabricated using a single-transistor stacked gate cell construction, implemented via doublelayer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate (see Fig. 15). The top gate is connected to the row decorder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 16). In the initial state, the cell has a low threshold (V_{TH1}) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (V_{THO}), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (V_{THS}), as indicated by the dotted line in Fig. 16.





PROGRAMMING

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM 2764 has all 65,536 bits in the "1", or high, state. "0's" are loaded into the MBM 2764 through the procedure of programming.

Normal Programming

The programming mode is entered when +21V is applied to the V_{PP} pin and \overline{CE} and \overline{PGM} are both at V_{IL} . During programming, \overline{CE} is kept at V_{IL} . A $0.1\mu F$ capacitor between V_{PP} and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8 bit patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 50 msec, TTL

low-level pulse is applied to the \overline{PGM} input to accomplish the programming. The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the \overline{PGM} input is prohibited when programming.

Quick Programming

In addition to the standard 50 msec pulse width programming procedure, the MBM 2764 can be programmed with a fast programming algorithm designed by Fujitsu called Quick ProTM. The algorithm (shown Fig. 17) untilizes a sequence of ONE millisecond pulse to program each location.

The programming mode is entered when

+21V and +6V are applied to the VPP pin and V_{CC} pin respectively, and PGM and OE are VIH. During programming, \overline{CE} is kept at V_{IL} . A $0.1\mu F$ capacitor between VPP and GND is needed to prevent excessive voltage transients which could damage the device. The address to be programmed is applied to the proper address pins. The 8 bit pattern are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 1 msec, TTL low-level pulse is applied to the PGM pin and after that additional pulse is applied to the PGM pin to accomplish the programming.

Procedure of Quick ProTM (Refer to Fig. 17.)

- 1) Input the start address (Address=G)
- 2) Set the V_{CC} = 6V and V_{PP} = 21V

8

PROGRAMMING/ERASING INFORMATION (continued)

- 3) Data input.
- 4) Compare the input data. If data are FF, jump to the 11). If data are not FF, proceed the next step.
- 5) Set the number of programming pulse to 0. (X=0)
- Apply ONE programming pulse to PGM pin (t_{PW} =1 ms Typ.).
- 7) Count the programming pulse (X=X+1)
- Compare the number of programming pulse. If X=20, jump to the 10). If X<20, proceed the next step.
- Verify the data. If programmed data are the same as input data, proceed the next step. If programming data are not the same as input data, repeat the 6) thru 8).
- Apply the additional programming pulse to the PGM pin (1 ms x X or X ms x 1).
- 11) Compare the address. If the programmed address is end address,

proceed the next step.

If the programmed address is not end address, proceed from step 3) for next address (G+1).

12) Verify the data. If programmed data are not the same as input data, the part is no good. If programmed data are the same as input data, programming is end.


All that is required is that one 1 msec program pulse be applied at each address to be programmed. It is necessary that one program pulse width does not exceed 1.05 msec. Therefore, applying a DC level to the \overline{PGM} input is prohibited when programming.

ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the MBM 2764 to an ultraviolet light source. A dosage of 15 W-seconds/cm² is required to completely erase an

MBM 2764. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of 12000μW/cm² for 15 to 20 minutes. The MBM 2764 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM 2764 and similar devices, will erase with light sources having wavelengths shorter than 4000Å. Although erasure time will be much longer than with UV source at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MBM 2764, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.



1. Nomal Programming

DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC}^{*1} = 5V\pm5\%, V_{PP}^{*2} = 21\pm0.5V)$

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IN} = 5.25V/0.45V)	I _{LI}		*	10	μΑ
V _{PP} Supply Current During Programming Pulse (CE = PGM = V _{IL})	I _{PP}			30	mA
V _{CC} Supply Current	Icc	1		150 *3 (100) *3	mA
Input Low Level	V _{IL}	-0.1		0.8	V .
Input High Level	V _{IH}	2.0		V _{cc} +1	V
Output Low Voltage During Verify (I _{OL} = 2.1mA)	V _{OL}			0.45	. V
Output High Voltage During Verify (I _{OH} = -400µA)	V _{oH}	2.4			٧

Note:

 *1 V_{CC} must be applied either coincidently or before V_{PP} and removed either coincidently or after V_{PP}.
 *2 V_{PP} must not be greater than 22 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V_{PP} = 21 volts. Also, during CE = PGM = V_{IL}, V_{PP} must not be switched from V_{CC} to 21 volts or vise-versa.

*3 Value in parentheses is for "AB" version.

AC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC} = 5V\pm5\%, V_{PP} = 21\pm0.5V)$

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t _{AS}	2		18.5 M	μs
Chip Enable Setup Time	t _{CES}	2			μs
Output Enable	toes	2			μs
Data Setup Time	t _{DS}	2			μs
Address Hold Time	t _{AH}	0			μs
Data Hold Time	t _{DH}	2			μs
Output Enable to Output Float Delay	t _{DF}	0		130	ns
Data Valid from Output Enable	t _{OE}			150	ns
V _{PP} Setup Time	t _{VS}	2			μs
PGM Pulse Width	t _{PW}	45	50	55	ms.

PROGRAMMING/ERASING INFORMATION (continued)

2. Quick Programming

DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC}^{*1} = 6V\pm0.25V, V_{PP}^{*2} = 21V\pm0.5V$

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IN} = 6.25V/0.45V)	ارا			10	μΑ
V_{PP} Supply Current During Programming Pulse ($\overline{CE} = \overline{PGM} = V_{IL}$)	I _{PP}			30	mA
V _{CC} Supply Current	Icc			150 (100)*3	mA
Input Low Level	V _{IL}	-0.1		0.8	٧
Input High Level	V _{IH}	2.0		V _{CC} +1	V →
Output Low Voltage During Verfify (I _{OL} = 2.1mA)	V _{oL}			0.45	v
Output High Voltage During Verify (I _{OH} = -400μA)	V _{oH}	2.4			٧

Note: *1 V_{CC} must be applied either coincidently or before V_{PP} and removed either concidently or after V_{PP}.

*2 V_{PP} must not be greater than 22 volts including overshoot. Permanent device damage may occurring the device is taken out or put into socket remaining V_{PP} = 21 volts. Also, during CE = PGM = V_{IL}, V_{PP} must not be switched from V_{IL} to V_{PP} volts or vise-versa.


*3 Value in parentheses is for "AB" version.

AC CHARACTERISTICS


 $(T_A = 25\pm5^{\circ}C, V_{CC} = 6V\pm0.25V, V_{PP} = 21V\pm0.5V)$

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t _{AS}	2			μs
Chip Enable Setup Time	t _{CES}	2			μs
Output Enable Setup Time	toes*	2			μs
Data Setup Time	t _{DS}	2			μs
Address Hold Time	t _{AH}	0			μs
Data Hold Time	t _{DH} *	2			μs
Output Enable to Output Float Delay	t _{DF}	0		130	ns
Data Valid from Output Enable	t _{OE}			150	ns
V _{PP} Setup Time	t _{vs}	2			μs
PGM Pulse Width	t _{PW}	0.95	1	1.05	ms

^{*} $t_{DH} + t_{OES} \ge 50 \mu s$



PACKAGE DIMENSIONS



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.



UV ERASABLE 131072-BIT READ ONLY MEMORY

MBM 27128-20 MBM 27128-25 MBM 27128-30

> June 1984 Edition 2.0

MOS 131072 BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

The Fujitsu MBM 27128 is a high speed 131,072-bit static N-channel MOS erasable and electrically reporogrammable read only memory (EPROM). It is especially well suited for applications where rapid turn-around and/or bit pattern experimentation are important.

A 28-pin Dual-In-Line package and a 32-pad Leadless-Chip-Carrier with a transparent lid are used to package the MBM 27128. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM 27128 is fabricated using N-MOS double polysilicon gate technology with single transistor stacked gate cells. It is organized as 16,384 words by 8 bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

- 16,384 words x 8 bits organization, fully decoded
- Simple programming requirements
- Single location programming
- Programmable utilizing the Quick ProTM Algorithm
 Programs with one 50ms or 1ms
- Programs with one 50ms or 1ms pulses
- Low power

Active: 550mW Standby: 193mW

- No clocks required (fully static operation)
- TTL compatible inputs/outputs

• Fast access time:

200ns max. (MBM 27128-20) 250ns max. (MBM 27128-25) 300ns max. (MBM 27128-30)

- Three-state output with OR-tie capability
- Output Enable (OE) pin for
- simplified memory expansion
 Single +5V Supply, ±10%
- tolerance
 Standard 28-pin DIP package and 32-pad LCC
- Interchangeable with Intel 27128type device


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Temperature under Bias	TBIAS	-25 to +85	°c
Strage Temperature	T _{STG}	-65 to +125	°c
All Inputs/Outputs Voltage with Respect to GND	V _{IN,} V _{OUT}	-0.6 to +7	V
Voltage on A ₉ with Respect to GND	V _{A9}	-0.6 to +13.5	V
V _{PP} Voltage with Respect to GND	V _{PP}	-0.6 to +22	V
Supply Voltage with Respect to GND	V _{cc}	-0.6 to +7	V


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restriced to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CERAMIC PACKAGE DIP-28C-C01

CERAMIC PACKAGE LCC-32C-A01



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}		4	6	pF
Output Capacitance (V _{OUT} = 0V)	Соит		8	12	pF

FUNCTIONS AND PIN CONNECTIONS

Function (Pin No.) Mode	Address Input (2~10, 23~26, 21)	Data I/O (11~13, 15~19)	ČE (20)	ŌĒ (22)	PGM (27)	V _{CC} (28)	V _{PP} (1)	GND (14)
Read	A _{IN}	D _{OUT}	VIL	VIL	V _{IH}	V _{cc}	V _{cc}	GND
Output Disable	Ain	High-Z	V _{IL}	V _{IH} Don't Care	Don't Care	V _{cc}	V _{CC}	GND
Standby	Don't Care	High-Z	V _{IH}	Don't Care	Don't Care	. V _{cc}	V _{cc}	GND
Program	A _{IN}	D _{IN}	V _{IL}	V _{IH}	V _{IL}	V _{cc}	V _{PP}	GND
Program Verify	A _{IN}	D _{OUT}	VIL	V _{IL}	V _{IH}	V _{cc}	V _{PP}	GND
Program Inhibit	Don't Care	High-Z	V _{IH}	Don't Care	Don't Care	V _{cc}	V _{PP}	GND

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} Supply Voltage*	V _{cc}	4.5	5.0	5.5	V
V _{PP} Supply Voltage	V _{PP}	V _{CC} -0.6		V _{CC} + 0.6	. v
Input High Voltage	V _{IH}	2.0		V _{CC} + 1	V
Input Low Voltage	V _{IL}	-0.1		0.8	V
Operating Temperature	TA	0		70	°C

* V_{CC} must be applied either before or coincident with V_{PP} and removed either after or coincident with V_{PP}.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V _{IN} = 5.5V)	ILI			10	μΑ
Output Leakage Current (V _{OUT} = 5.5V)	ILO			10	μΑ
V _{CC} Standby Current ($\overline{\overline{CE}}$ = V _{IH})	I _{CC1}			35	mA
V _{CC} Supply Current (CE = V _{IL})	I _{CC2}			100	mA
V _{PP} Supply Current (V _{PP} = V _{CC} ± 0.6V)	I _{PP}	20°		15	mA
Output Low Voltage (I _{OL} = 2.1mA)	V _{OL}	·	7	0.45	٧
Output High Voltage (I _{OH} = -400μA)	V _{OH}	2.4			V

MBM 27128-20 MBM 27128-25 MBM 27128-30

Fig. 2 - AC TEST CONDITIONS (INCLUDING PROGRAMMING)

Input Pulse Levels:

0.8V to 2.2V

Input Rise and Fall Times:


≤ 20ns

Timing Measurement Reference Levels:

1.0V and 2.0V for inputs 0.8V and 2.0V for outputs

Output Load:

1 TTL gate and C_L = 100pF




(Recommended operating conditions unless otherwise noted)

Parameter	0	мв	M 2712	8-20	MBM 27128-25			MBM 27128-30			11
	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Address Access Time*1	t _{ACC}			200			250			300	ns
CE to Output Delay	t _{CE}			200			250			300	ns
OE to Output Delay*1	t _{OE}			70			100			150	ns
Address to Output Hold	t _{OH}	0			0			0			ns
Output Enable High to Output Float*2	t _{DF}	0		60	0		60	0		105	ns

*1 \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
*2 t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first. Notes:

Output Float is defined as the point where data is no longer driven.



CHARACTERISTICS CURVES

Fig. 3 –SUPPLY CURRENT (STANDBY)
vs SUPPLY VOLTAGE

1.2

T_A = 25°C

T_A = 25°C

1.0


0.9


4


5


0.8


V_{CC}, SUPPLY VOLTAGE (V)
















CHARACTERISTICS CURVES (continued)














PROGRAMMING/ERASING INFORMATION

MEMORY CELL DESCRIPTION


The MBM 27128 is fabricated using a single-transistor stacked gate cell construction, implemented via doublelayer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate (see Fig. 15). The top gate is connected to the row decorder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 16). In the initial state. the cell has a low threshold (V_{TH1}) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (V_{THO}), thus preventing the cell transistor from turning on when selected, The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (V_{THS}), as indicated by the dotted line in Fig. 16.


PROGRAMMING

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM 27128 has all 131,072 bits in the "1", or high, state. "0's" are loaded into the MBM 27128 through the procedure of programming.

Standard Programming

The programming mode is entered when +21V is applied to the V_{PP} pin and \overline{CE} and \overline{PGM} are both at V_{IL} . During programming, \overline{CE} is kept at V_{IL} . A $0.1\mu F$ capacitor between V_{PP} and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8 bit patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 50 msec, TTL





low-level pulse is applied to the PGM input to accomplish the programming. The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the PGM input is prohibited when programming.

Quick Programming

In addition to the standard 50 msec pulse width programming procedure, the MBM 27128 can be programmed with a fast programming algorithm designed by Fujitsu called Quick ProTM. The algorithm (shown Fig. 17) utilizes a sequence of a 1ms pulse to program each location.

The programming mode is entered when

+21V and +6V are applied to the V_{PP} pin and V_{CC} pin respectively, and PGM and OE are VIH. During programming, \overline{CE} is kept at V_{1L} . A $0.1\mu F$ capacitor between VPP and GND is needed to prevent excessive voltage transients which could damage the device. The address to be programmed is applied to the proper address pins. The 8 bit pattern are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a sequence of a 1 msec, TTL lowlevel pulse is applied to the PGM pin and after that additional pulse is applied to the PGM pin to accomplish the programming.

Procedure of Quick ProTM (Refer to Fig. 17.)

1) Input the start address (Address=G).

PROGRAMMING/ERASING INFORMATION (continued)

- 2) Set the V_{CC} = 6V and V_{PP} =21V.
- 3) Input data.
- Compare the input data with FF. If data are FF. go to the step 11). If not, proceed the next step.
- 5) Clear the counter. (X ←0).
- 6) Apply ONE programming pulse to PGM pin (tpw = 1 ms Typ.)
- 7) Increment the counter (X-X+1).
- Compare the counter value with 20.
 If X=20, go to the step 10). If X<20, proceed the next step.
- Verify the data. If programmed data are the same as input data, proceed the next step. If not, go back to the step 6).
- Apply the additional programming pulse to the PGM pin (1 ms x X or X ms x 1).
- Compare the address with the end address. If the programmed address is the end address, proceed the next step.

If not, go back to the step 3) for

next address (G←G+1).

12) Verify the data. If the programmed data are not the same as the input data, the part is failed. If the programmed data are the same as the input data, programming is at an end.


All that is required is that initial 1 msec program pulses and additional program pulse (21 ms Max.) be applied at each address to be programmed. It is necessary that one program pulse width does not exceed 21 msec. Therefore, applying a DC level to the \overline{PGM} input is prohibited when programming.

ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the MBM 27128 to an ultraviolet light source. A dosage of 15W-seconds/cm² is required to completely erase an MBM 27128. This dosage can be obtained by exposure to an ultravio-

let lamp (wavelength of 2537 Angstroms (Å)) with intensity of $12000\mu W/cm^2$ for 15 to 20 minutes. The MBM 27128 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM 27128 and similar devices, will erase with light sources having wavelengths shorter than 4000Å. Although erasure time will be much longer than with UV source at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MBM 27128, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.



1. Standard Programming

DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC}^{*1} = 5V\pm5\%, V_{PP}^{*2} = 21\pm0.5V)$

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IN} = 5.25V/0.45V)	I _{L1}			10	μΑ
V _{PP} Supply Current During Programming Pulse (CE = PGM = V _{IL})	I _{PP}			30	mA
V _{CC} Supply Current	Icc			100	mA
Input Low Level	V _{IL}	-0.1		0.8	V
Input High Level	V _{IH}	2.0		V _{cc} +1	V
Output Low Voltage During Verify (I _{OL} = 2.1mA)	V _{OL}	9 15 17 1		0.45	٧
Output High Voltage During Verify (I _{OH} = -400µA)	V _{OH}	2.4			٧

Note:

 *1 V_{CC} must be applied either coincidently or before V_{PP} and removed either coincidently or after V_{PP}.
 *2 V_{PP} must not be greater than 22 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V_{PP} = 21 volts. Also, during CE = PGM = V_{IL}, V_{PP} must not be switched from 5 to 21 volts or vise-versa.

AC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC} = 5V\pm5\%, V_{PP} = 21\pm0.5V)$

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t _{AS}	2			μs
Chip Enable Setup Time	t _{CES}	2			μs
Output Enable Setup Time	toes	4			μs
Data Setup Time	t _{DS}	2			μs
V _{PP} Setup Time	t _{VS}	2			μs
Address Hold Time	t _{AH}	0			μs
Data Hold Time	t _{DH}	2			μs
Output Enable to Output Float Delay	t _{DF}	0		130	ns
Data Valid from Output Enable	toE			150	ns
Programming Pulse Width	t _{PW}	45	50	55	ms

PROGRAMMING/ERASING INFORMATION (continued)

2. Quick Programming

DC CHARACTERISTICS $(T_A = 25\pm5^{\circ}C, V_{CC}^{*1} = 6V\pm0.25V, V_{PP}^{*2} = 21V\pm0.5V$

-	Parameter	Symbol	Min	Тур	Max	Unit
	Input Leakage Current (V _{IN} = 6.25V/0.45V)	lu			10	μΑ
	V_{PP} Supply Current During Programming Pulse ($\overline{CE} = \overline{PGM} = V_{IL}$)	l _{PP}			30	mA
	V _{CC} Supply Current	Icc		. 1 m	100	mA
	Input Low Level	V _{IL}	-0.1		0.8	ν
ſ	Input High Level	V _{IH}	2.0		V _{cc} +1	٧
	Output Low Voltage During Verfify (I _{OL} = 2.1mA)	V _{OL}			0.45	
I	Output High Voltage During Verify (I _{OH} = -400μA)	V _{oH}	2.4			V

Note: *1 V_{CC} must be applied either coincidently or before V_{PP} and removed either concidently or after V_{PP}.


*2 V_{PP} must not be greater than 22 volts including overshoot. Permanent device damage may occurring the device is taken out or put into socket remaining V_{PP} = 21 volts. Also, during CE = PGM = V_{IL}, V_{PP} must not be switched from 6 to 21 volts or vise-versa.

AC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC} = 6V\pm0.25V, V_{PP} = 21V\pm0.5V)$


Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t _{AS}	2			μs
Chip Enable Setup Time	t _{CES}	2			μs
Output Enable Setup Time	toes*	2			μs .
Data Setup Time	t _{DS}	2			μs
V _{PP} Setup Time	t _{VS}	2			μs
Address Hold Time	t _{AH}	0			μs
Data Hold Time	t _{DH} *	2			μs
Output Enable to Output Float Delay	t _{DF}	0		130	ns
Data Valid from Output Enable	t _{OE}			150	ns
Programming Pulse Width	t _{PW}	0.95		1.05	ms

^{*} $t_{DH} + t_{OES} \ge 50 \mu s$





PACKAGE DIMENSIONS



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.



UV ERASABLE 262144-BIT READ ONLY MEMORY

MBM 27256-17 MBM 27256-20 MBM 27256-25

> February 1986 Edition 3.0

MOS 262144 BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

The Fujitsu MBM 27256 is a high speed 262,144-bit static NMOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for applications where rapid turn-around and/or bit pattern experimentation are important.

A 28-pin Dual In-Line package and a 32-pad Leadless Chip Carrier with a transparent lid is used to package the MBM 27256. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM 27256 is fabricated using NMOS double polysilicon gate technology with single transistor stacked gate cells. It is organized as 32,768 words by 8 bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

- 32.768 words x 8 bits organization, fully decoded
- Single location programming
- Programmable utilizing the Quick ProTM algorithm
- Program voltage: 12.5V
- Low power requirement

Active:

525mW Standby: 210mW

- No clocks required (fully static
- Output Enable (OE) pin for simple memory expansion


- Fast access time: 170ns max. (MBM 27256-17)
 - 200ns max. (MBM 27256-20) 250ns max. (MBM 27256-25)
- TTL compatible inputs/outputs
 - Three-state output with OR-tie capability
 - Single +5V supply, ±5% tolerance
- Standard 28-pin Ceramic (Cerdip) DIP: Suffix-Z Standard 32-pad Ceramic LCC: Suffix-CV

ABSOLUTE MAXIMUM RATINGS (see NOTE)


Rating	Symbol	Value	Unit
Supply Voltage with Respect to GND	V _{cc}	-0.6 to +7	٧
V _{PP} Voltage with Respect to GND	V _{PP}	-0.6 to +14	V
Voltage on A ₉ with Respect to GND	V _{A9}	-0.6 to +13.5	٧
All Inputs/Outputs Voltage with Respect to GND	V _{IN} , V _{OUT}	-0.6 to +7	V
Temperature under Bias	TBIAS	-25 to +85	°C
Storage Temperature	T _{STG}	-65 to +125	°c

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CERAMIC PACKAGE **DIP-28C-C01 CERAMIC PACKAGE** LCC-32C-A01



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}		4	6	pF
Output Capacitance (V _{OUT} = 0V)	Соит		8	12	pF

FUNCTIONS AND PIN CONNECTIONS

Function (Pin No.) Mode	Address Input (2 ~ 10, 21, 23, 25 ~ 27)	A ₉ (24)	Data I/O (11 ~ 13, 15 ~ 19)	CE (20)	ŌĒ (22)	V _{CC} (28)	V _{PP} (1)	GND (14)
Read	A _{IN}	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	+5V	+5V	GND
Output Disable	A _{IN}	A _{IN}	High-Z	VIL	V _{IH}	+5V	+5V	GND
Standby	Don't Care	Don't Care	High-Z	V _{IH}	Don't Care	+5V	+5V	GND
Program	A _{IN}	A _{IN}	D _{IN}	V _{IL}	V _{IH}	+6V	+12.5V	GND
Program Verify	A _{IN}	A _{IN}	D _{OUT}	Don't Care	VIL	+6V	+12.5V	GND
Program Inhibit	Dont't Care	Don't Care	High-Z	V _{IH}	V _{IH}	+6V	+12.5V	GND
Electronic Signature	A _{IN}	+12V	Code	VIL	V _{IL}	+5V	+5V	GND

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} Supply Voltate*	V _{cc}	4.75	5.0	5.25	V
V _{PP} Supply Voltage	V _{PP}	V _{CC} -0.6		V _{CC} +0.6	v
Input High Voltage	V _{IH}	2.0		V _{CC} + 1	V
Input Low Voltage	VIL	-0.1		0.8	V
Operating Temperature	TA	0		70	°c

Note:*V_{CC} must be applied either before or coincident with V_{PP} and removed either after or coincident with V_{PP}.

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V _{IN} = 5.25V)	اليا		4 A 4	10	μΑ
Output Leakage Current (V _{OUT} = 5.25V)	IILOI -			10	μΑ
V _{CC} Standby Current (\overline{CE} = V _{IH})	I _{CC1}	**		40	mA
V_{CC} Supply Current ($\overline{CE} = V_{IL}$)	l _{CC2}			100	mA
V_{PP} Supply Current ($V_{PP} = V_{CC} \pm 0.6V$)	l _{PP1}			5	mA
Output Low Voltage (I _{OL} = 2.1mA)	V _{OL}			0.45	V
Output High Voltage (I _{OH} = -400μA)	V _{OH}	2.4			V

MBM 27256-17 MBM 27256-20 MBM 27256-25

Fig. 2 - AC TEST CONDITIONS (INCLUDING PROGRAMMING)

Input Pulse Levels:

0,45V to 2,4V

Input Rise and Fall Times:


≤ 20ns

Timing Measurement Reference Levels:

0.8V and 2.0V for inputs 0.8V and 2.0V for outputs

Output Load:

1 TTL gate and $C_L = 100pF$




AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

		MBM 27256-17		MBM 27256-20			MBM 27256-25			Unit	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Address Access Time*1 (CE = OE = VIL)	tACC			170			200			250	ns
CE to Output Delay (OE = V _{IL})	t _{CE}			170			200			250	ns
OE to Output Delay ^{*1} (CE = V _{IL})	t _{OE}			75			75			100	ns
Address to Output Hold	t _{OH}	0			0			0			ns
Output Enable High to Output Float*2	t _{DF}	0		60	0		60	0		105	ns

Notes: *1 \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
*2 t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Output Float is defined as the point where data is no longer driven.



CHARACTERISTICS CURVES

Fig. 3 – SUPPLY CURRENT (STANDBY)
vs. SUPPLY VOLTAGE

1.2


T_A = 25°C


1.0


0.8


4


V_{CC}, SUPPLY VOLTAGE (V)





























PROGRAMMING/ERASING INFORMATION

PROGRAMMING

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM 27256 has all 262,144 bits in the "1", or high state. "0's" are loaded into the MBM 27256 through the procedure of programming.

The MBM 27256 is programmed with a fast programming algorithm designed by Fuiitsu called Quick ProTM. The programming mode is entered when +12.5V and +6V are applied to VPP and VCC respectively, and CE and OE are VIH. A $0.1\mu F$ capacitor between V_{PP} and GND is needed to prevent excessive voltage transients which could damage the device. The address to be programmed is applied to the proper address pins. The 8 bit data pattern to be written is placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 1ms programming pulse is applied to

ERASURE

In order to clear all locations of their programmed contents it is necessary to expose the MBM 27256 to an ultraviolet light source. A dosage of 15 Wseconds/cm² is required to completely erase an MBM 27256. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of 12000µW/ cm² for 15 to 21 minutes.

ELECTRONIC SIGNATURE

The MBM 27256 has electronic signature mode which is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its cor-

CE and after that one additional pulse which is 3 times as wide as previous pulse is applied to CE to accomplish the programming.

Procedure of Quick ProTM (Refer to the attached flowchart.)

- 1) Set the start address (=G) at the address pins.
- 2) Set V_{CC} = 6V, V_{PP} = 12.5V and \overline{CE} = V_{IH}.
- 3) Clear the programming pulse counter (X ← 0).
- 4) Input data to respective pins.
- 5) Apply ONE programming pulse $(t_{PW} = 1 \text{ms Typ.}) \text{ to } \overline{CE}.$
- Increment the counter (X ← X+1).
- 7) Compare the number (=X) of applied programming pulse with 25 and then verify the programmed data. If programmed data is verified, go to the next step regardless of X value. If X = 25 and programmed data is not verified, the

The MBM 27256 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM 27256 and similar devices, will erase with light sources having wavelengths shorter than 4000Å, Although erasure time will be much longer than device fails. If X = 25 and programmed data is not verified, go back to the step 5).

- 8) Apply one additional wide programming pulse to CE (3X ms).
- 9) Compare the address with an end address (=N). If the programmed address is the end address, proceed to the next step. If not increment the address $(G \leftarrow G+1)$ and then go to the step 3) for the next address.
- 10) Set $V_{CC} = V_{PP} = 5V$.
- 11) Verify the all programmed data. If the verification succeeds, the programming completes. If any programmed data is not the same as original data, the device fails.
- A continuous TTL low level should not apply to CE input pin during the program mode ($V_{PP} = 12.5V$, $V_{CC} = 6V$ and $\overline{OE} = V_{IH}$) because it is required that one programming pulse width does not exceed 78.75 ms at each address.

with UV source at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MBM 27256, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

responding programming algorithm.


The electronic signature is activated when +12V is applied to address line Ao (pin 24) of the MBM 27256. Two identifier bytes are readed out from the outputs by toggling address line An (pin 10) from VIL to VIH. The address lines from A₁ to A₁₃ must be hold at VIL to keep the electronic signature mode. See the table below.

A ₀	01	02	03	04	05	06	07	08	Definition
VIL	0	0	1	0	0	0	0	0	Manufacture
V _{IH}	0	1	0	0	0	0	0	0	Device

Note: $A_9 = 12V \pm 0.5V$

 A_1 thru $A_8 = A_{10}$ thru $A_{13} = \overline{CE} = \overline{OE} = V_{IL}$ $A_{14} = Either V_{IL}$ or V_{IH}

PROGRAMMING/ERASING INFORMATION (Cont'd)



DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC}^{*1}=6V\pm0.25V, V_{PP}^{*2}=12.5V\pm0.3V)$

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IN} = 6.25V/0.45V)	I _{L1}			10	μΑ
V_{PP} Supply Current ($\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$)	I _{PP2}			50	mA
V _{PP} Supply Current (OE = V _{IL})	I _{PP3}			5	mA
V _{CC} Supply Current	Гссз			100	mA
Input Low Level	V _{IL}	-0.1		0.8	V
Input High Level	V _{IH}	2.0		V _{cc} +1	V
Output Low Voltage During Verify (I _{OL} = 2.1mA)	V _{OL}			0.45	٧
Output High Voltage During Verify ($I_{OH} = -400 \mu A$)	V _{OH}	2.4			V

Note: *1 V_{CC} must be applied either coincidently or before V_{PP} and removed either concidently or after V_{PP}.


*2 V_{PP} must not be greater than 14 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V_{PP} = 12.5 volts. Also, during $\overline{CE} = V_{1L} \overline{OE} = V_{1H}$, V_{PP} must not be switched from V_{CC} to V_{PP} volts or vice versa.

AC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC} = 6V\pm0.25V, V_{PP} = 12.5V\pm0.3V)$

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t _{AS}	2			μs
Output Enable Setup Time	t _{OES}	2			μs
Chip Enable Setup Time	t _{CES}	2			μs
Data Setup Time	t _{DS}	2			μs
V _{PP} Setup Time	t _{VPS}	2	-:		μs
V _{CC} Setup Time	t _{VCS}	2			μs
Address Hold Time	t _{AH}	2			μs
Data Hold Time	t _{DH}	2			μs
Chip Enable Hold Time	t _{CEH}	2			μs
Output Enable to Output Valid	t _{OE}			120	ns
Output Disable to Output Float Delay	t _{DF}			105	ns
Programming Pulse Width	t _{PW}	0.95	1	1.05	ms
Programming Pulse Number		1		25	times
Additional Programming Pulse width	t _{APW}	2.85		78.75	ms


PROGRAMMING/ERASING INFORMATION (Cont'd)



MBM 27256-17 MBM 27256-20 MBM 27256-25




PACKAGE DIMENSIONS





PACKAGE DIMENSIONS

Standard 32-pad Ceramic LCC (Suffix : -CV)



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.

Section 9 -

CMOS Erasable PROMs

Page	Device	Maximum Access Time(ns)	Capacity	Package Options	Sealing Method
9-3	MBM27C64-20 MBM27C64-25 MBM27C64-30	200 250 300	65536 bits (8192w x 8b)	28-pin Ceramic DIP 32-pad Ceramic LCC	CERDIP Metal
9–15	MBM27C128-17 MBM27C128-20 MBM27C128-25	170 200 250	131072 bits (16384w x 8b)	28-pin Ceramic DIP 32-pad Ceramic LCC	CERDIP Frit Glass
9–27	MBM27C256A-15 MBM27C256A-17 MBM27C256A-20 MBM27C256A-25	150 170 200 250	262144 bits (32768w x 8b)	28-pin Ceramic DIP 32-pad Ceramic LCC	CERDIP Frit Glass
9–37	MBM27C256H-10 MBM27C256H-12	100 120	262144 bits (32768w x 8b)	28-pin Ceramic DIP 32-pad Ceramic LCC	CERDIP Frit Glass
9-47	MBM27C512-15 MBM27C512-17	150 170	524288 bits (65536w x 8b)	28-pin Ceramic DIP 32-pad Ceramic LCC	CERDIP Frit Glas
9-59	MBM27C512-20 MBM27C512-25 MBM27C512-30	200 250 300	524288 bits (65536w x 8b)	28-pin Ceramic DIP 32-pad Ceramic LCC	CERDIP Frit Glass
9–71	MBM27C1000-15 MBM27C1000-20 MBM27C1000-25	150 200 250	1048576 bits (131072w x 8b)	32-pin Ceramic DIP 36-pad Ceramic LCC	CERDIP Frit Glass
9-83	MBM27C1001-15 MBM27C1001-20 MBM27C1001-25	150 200 250	1048576 bits (131072w x 8b)	32-pin Ceramic DIP 36-pad Ceramic LCC	CERDIP Frit Glass
9-95	MBM27C1024-15 MBM27C1024-20 MBM27C1024-25	150 200 250	1048576 bits (65536w x 16b)	40-pin Ceramic DIP 44-pad Ceramic LCC	CERDIP Frit Glass
9–107	MBM27C1028-15 MBM27C1028-20 MBM27C1028-25	150 200 250	1048576 bits (65536w x 16b)	28-pin Ceramic DIP 32-pad Ceramic LCC	CERDIP Frit Glass



CMOS UV ERASABLE 65536-BIT READ ONLY MEMORY

MBM 27C64-20 MBM 27C64-25 MBM 27C64-30

> June 1983 Edition 3.0

CMOS 8192×8BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

The Fujitsu MBM 27C64 is a high speed 65,536 bit static complementary MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for application where rapid turn-around and/or bit pattern experimentation, and low-power consumption are important.

A 28-pin dual-in line package with a transparent lid and 32-Pad Leadless Chip Carrier (LCC) are used to package the MBM 27C64. The Transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM 27C64 is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells. It is organized as 8192 words by 8 bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

- CMOS power consumption 550μW max. ····· Standby 40mW/MHz ····· Active
- 8,192 words by 8 bits organization, fully decoded
- Simple programming requirements
- Single location programming
- Programs with one 50ms or 1ms pulse
- No clock required (fully static operation)
- TTL compatible inputs and outputs
- Three state output with OR-tie capability
- Output Enable (OE) pin for simplified memory expansion.
- Fast access time: 200 ns max. (MBM 27C64-20)

250 ns max. (MBM 27C64-25)


300 ns max. (MBM 27C64-30)


- Single +5V operation
- Standard 28-pin DIP package/32-pad LCC
- Interchangeable with 2764-type devices

ABSOLUTE MAXIMUM RATINGS (see NOTE)


Rating	Symbol	Value	Unit
Temperature Under Bias	T _A	-25 to +85	°c
Storage Temperature	T _{stg}	-65 to +125	°C
Inputs/Outputs with Respect to GND	V _{IN} , V _{OUT}	-0.6 to +7	V
V _{PP} with Respect to GND	V _{PP}	-0.6 to +22	V
V _{CC} with Respect to GND	V _{cc}	-0.6 to +7	V

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}		4	6	pF
Output Capacitance (V _{OUT} = 0V)	C _{OUT}		8	12	pF

FUNCTIONS AND PIN CONNECTIONS

Function (Pin No.) Mode	Address Input (2~10, 21, 23~25)	Data I/O (11~13, 15~19)	CE (20)	ŌĒ (22)	PGM (27)	V _{CC} (28)	V _{PP} (1)	GND (14)
Read	A _{IN}	D _{OUT}	VIL	VIL	V _{IH}	V _{cc}	V _{cc}	GND
Output	Don't Care	High Z		V _{iH}	Don't Care	V _{cc}	V _{cc}	GND
Disable	Don't Care	mign Z	VIL	Don't Care	V _{IL}			GND
Stand By	Don't Care	High Z	V _{IH}	Don't Care	Don't Care	V _{cc}	V _{cc}	GND
Program	A _{IN}	D _{IN}	VIL	V _{IH}	V _{IL}	V _{cc}	V _{PP}	GND
Program Verify	A _{IN}	D _{OUT}	VIL	V _{IL}	V _{IH}	V _{cc}	V _{PP}	GND
Program Inhibit	Don't Care	High Z	V _{IH}	Don't Care	Don't Care	V _{cc}	V _{PP}	GND

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature	
V _{CC} Supply Voltage ⁽¹⁾	Vcc	4.5	5.0	5.5	V		
V _{PP} Supply Voltage	V _{PP}	V _{CC} -0.6		V _{CC} +0.6	V	0°C to +70°C	
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3	٧	0°C to +70°C	
Input Low Voltage	VIL	-0.1	-	8.0	٧		

(1) V_{CC} must be applied either before or coincident with V_{PP} and removed either after or coincident with V_{PP}.

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V _{IN} = 5.5V)	I _{L1}			10	μΑ
Output Leakage Current (V _{OUT} = 5.5V)	ILO			10	μΑ
V _{PP} Supply Current	I _{PP}		1	100	μΑ
V _{CC} Standby Current ($\overline{\text{CE}} = \text{V}_{\text{IH}}$)	I _{SB1}			1	mA
V_{CC} Standby Current ($\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 0.3V$, $I_{OUT} = 0$ mA)	I _{SB2}		1	100	μΑ
V _{CC} Active Current (\overline{CE} = V _{IL})	I _{CC1}			30	mA
V _{CC} Operation Current (f = 4MHz, I _{OUT} = 0 mA)	I _{CC2}			30	mA
Output Low Voltage (I _{OL} = 2.1mA)	V _{OL}			0.45	V
Output High Voltage (I _{OH} = -400μA)	V _{oH}	2.4	a es		٧

Input Pulse Levels:

0.8V to 2.2V

Input Rise and Fall Time:


≤ 20ns

Timing Measurement Reference Levels:

1.0V and 2.0V for inputs 0.8V and 2.0V for outputs

Output Load:

1 TTL gate and C₁ = 100pF




AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)


		MBM 27C64-20			MBM 27C64-25			MBM 27C64-30			Unit
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Accress to Output Delay $(\overline{CE} = \overline{OE} = V_{1L}, \overline{PGM} = V_{1H})$	t _{ACC}			200			250			300	ns
$\overline{\text{CE}}$ to Output Delay ($\overline{\text{OE}} = V_{1L}$, $\overline{\text{PGM}} = V_{1H}$)	t _{CE}			200			250			300	ns
\overline{OE} ot Output Delay ($\overline{CE} = V_{IL}$, $\overline{PGM} = V_{IH}$)	t _{OE}	10		70	10		100	10		120	ns
\overline{PGM} to Output Delay ($\overline{CE} = \overline{OE} = V_{1L}$)	t _{PGM}	10		70	10		100	10		120	ns
Output Enable High to Output Float (See Note)	t _{DF}	0		60	0		85	0		105	ns
Address to Output Hold	t _{OH}	0			0			0			ns


Note: t_{DF} is specified from CE, OE, or PGM, whichever occurs first.





(1) \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} . (2) t_{DF} is specified from \overline{CE} , \overline{OE} , or \overline{PGM} , whichever occurs first. Notes:


CHARACTERISTICS CURVES


















FUJITSU


CHARACTERISTICS CURVES (continued)














7

PROGRAMMING/ERASING INFORMATION

MEMORY CELL DESCRIPTION


The MBM 27C64 is fabricated using a single-transistor stacked gate cell construction, implemented via doublelayer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate (see Fig. 15). The top gate is connected to the row decorder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 16). In the initial state. the cell has a low threshold (V_{TH1}) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (VTHO), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (V_{THS}), as indicated by the dotted line in Fig. 16.


PROGRAMMING

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM 27C64 has all 65,536 bits in the "1", or high, state. "0's" are loaded into the MBM 27C64 through the procedure of programming.

Normal Programming

The programming mode is entered when +21V is applied to the V_{PP} pin and \overline{CE} and \overline{PGM} are both at V_{1L} . During programming, \overline{CE} is kept at V_{1L} . A $0.1\mu F$ capacitor between V_{PP} and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8 bit patterns are placed on the respective data output pins. The voltage levels should be standard \overline{TTL} levels. When both the address and data are stable, a 50 msec, \overline{TTL}





Low-level pulse is applied to the PGM input to accomplish the programming. The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the PGM input is prohibited when programming.

Quick Programming

The programming mode is entered when +21V and +6V are applied to the V_{PP} pin and V_{CC} pin respectively, and \overline{CE} , \overline{PGM} and \overline{OE} are V_{IL} and V_{IH} respectively. During programming, \overline{CE} is kept at V_{IL} . A $0.1\mu F$ capacitor between V_{PP} and \overline{GND} is needed to prevent excessive voltage transients, which could damage the device. The address to be pro-

grammed is applied to the proper address pins. The 8 bit pattern are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 1 msec, TTL low-level pulse is applied to the PGM pin and after that additional pulse is applied to the PGM pin to accomplish the programming.

Procedure of Quick Programming (Refer to the attached flow chart.)

- 1) Input the start address (Address=G)
- 2) Set the $V_{CC} = 6V$ and $V_{PP} = 21V$
- 3) Data input.
- Compare the input data. If data are FF, jump to the 11). If data are not FF, proceed the next step.
- 5) Set the number of programming pulse to 0. (X=0)
- 6) Apply 1 programming pulse to PGM pin (t_{PW} =1 ms Typ.).
- 7) Count the programming pulse

PROGRAMMING/ERASING INFORMATION (continued)

(X=X+1)

- Compare the number of programming pulse. If X=20, jump to the 10). If X<20, proceed the next step.
- Verify the data. If programmed data are same as input data, proceed the next step. If programming data are not same as input data, repeat the 6) thru 8).
- Apply the additional programming pulse to the PGM pin (1 ms x X or X ms x 1).
- Compare the address. If the programmed address is not end address is end address, proceed the next step.
- 12) Verify the data. If programmed data are not same as input data, the part is no good. If programmed

data are same as input data, programming is end.


All that is required is that one 1 msec program pulse be applied at each address to be programmed. It is necessary that one program pulse width does not exceed 1.05 msec. Therefore, applying a DC level to the <u>PGM</u> input is prohibited when programming.

ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the MBM 27C64 to an ultraviolet light source. A dosage of 15 W-seconds/cm² is required to completely erase an MBM 27C64. This dosage can be obtained by exposure to an ultraviolet lamp (wavelenath of 2537 Anastroms

(Å)) with intensity of 12000µW/cm² for 15 to 20 minutes. The MBM 27C64 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM 27C64 and similar devices, will erase with light sources having wavelengths shorter than 4000Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MBM 27C64, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.



1. NORMAL PROGRAMMING

DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC} = 5V\pm5\%, V_{PP} = 21\pm0.5V)$

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IN} = 5.25V/0.45V)	ILI			10	μΑ
V _{PP} Supply Current During Programming Pulse (CE = PGM = V _{IL})	l _{PP}			30	mA
V _{CC} Supply Current	I _{cc}			30	mA
Input Low Level	V _{IL}	-0.1		0.8	v
Input High Level	V _{IH}	2.0		V _{CC} +0.3	V
Output Low Voltage During Verify (I _{OL} = 2.1mA)	V _{OL}			0.45	V
Output High Voltage During Verify (I _{OH} = -400μA)	V _{OH}	2.4			V

Note:

(1) V_{CC} must be applied either coincidently or before V_{PP} and removed either coincidently or after V_{PP} . (2) V_{PP} must not be greater than 21.5 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V_{PP} = 21 volts. Also, during $\overline{CE} = \overline{PGM} = V_{1L}$, V_{PP} must not be switched from 5 volts to 21 volts or vise-versa.

AC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, \ V_{CC} = 5V\pm5\%, \ V_{PP} = 21\pm0.5V)$

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t _{AS}	2		2,150 F	μs
Chip Enable Setup Time	t _{CES}	2			μs
Output Enable Setup Time	t _{OES}	2			μs
Data Setup Time	t _{DS}	2			μs
Address Hold Time	t _{AH}	0			μs
Data Hold Time	t _{DH.}	2			μs
Chip Enable to Output Float Delay	t _{DF}	0		130	ns
Data Valid from Output Enable	t _{OE}			150	ns
V _{PP} Setup Time	t _{VS}	2			μs
PGM Pulse Width	t _{PW}	25	50	55	ms

2. QUICK PROGRAMMING

DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC} = 6V\pm0.25V, V_{PP} = 21V\pm0.5V)$

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IN,} = 6.25V/0.45V)	F _L 1			10	μΑ
V _{PP} Supply Current During Programming Pulse (CE = PGM = V _{IL})	I _{PP}			30	mΑ
V _{CC} Supply Current	Icc			30	mA
Input Low Level	VIL	-0.1		0.8	٧
Input High Level	V _{IH}	2.0		V _{CC} + 0.3	V
Output Low Voltage During Verify (I _{OL} = 2,1mA)	V _{OL}			0.45	Y.
Output High Voltage During Verify (I _{OH} = -400μA)	V _{OH}	2.4			y

Note: (1) V_{CC} must be applied either coincidently or before V_{PP} and removed either coincidently or after V_{PP}.


(2) V_{PP} must not be greater than 21.5 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V_{PP} = 21 volts. Also, during $\overline{CE} = \overline{PGM} = V_{1L}$, V_{PP} must not be switched from V_{CC} to V_{PP} volts or vice-versa.


AC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC} = 6V\pm0.25V, V_{PP} = 21V\pm0.5V)$

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t _{AS}	2			μs
Chip Enable Setup Time	t _{CES}	2			μs
Output Enable Setup Time *	toes	2			μs
Data Setup Time	t _{DS}	2			μs
Address Hold Time	t _{AH}	0			μs
Data Hold Time *	t _{DH}	2			μs
Chip Enable to Output Float Delay	t _{DF}	0	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	130	ns
Data Valid from Output Enable	t _{OE}			150	ns
V _{PP} Setup Time	t _{VS}	2			μs
PGM Pulse Width	t _{PW}	0.95	1	1.05	ms

 $t_{DH} + t_{OES} \ge 50\mu s$





Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fulltsu Limited reserves the right to change device specifications.



CMOS UV ERASABLE 131072-BIT READ ONLY MEMORY

MBM 27C128-17 MBM 27C128-20 MBM 27C128-25

> February 1987 Edition 2.0

CMOS 131072 BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

The Fujitsu MBM 27C128 is a high speed 131,072 bit static complementary MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for application where rapid turn-around and/or bit pattern experimentation, and low-power consumption are important.

A 28-pin dual-in line package with a transparent lid and 32-Pad Leadless Chip Carrier (LCC) are used to package the MBM 27C128. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM 27C128 is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells. It is organized as 16,384 words by 8 bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

- CMOS power consumption
 Standby: 100μA max.
 Active: 30mA max.
- 16,384 words x 8 bits organization, fully decoded
- Single location programming
- Programmable utilizing the Quick ProTM Algorithm
- Programs with one 50ms or 1ms pulses
- No clocks required (fully static operation)
- TTL compatible inputs/outputs


- Fast access time:
 170ns max. (MBM 27C128-17)
 200ns max. (MBM 27C128-20)
 250ns max. (MBM 27C128-25)
- Three-state output with OR-tie capability
- Output Enable (OE) pin for simplified memory expansion
- Single +5V supply, ± 10% tolerance
- Standard 28-pin Ceramic DIP: (Suffix: -Z)
- Standard 32-pad Ceramic LCC: (Suffix: -TV)


ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Temperature under Bias	TBIAS	-25 to +85	°c
Storage Temperature	T _{STG}	-65 to +125	°c
All Inputs/Outputs Voltage with Respect to GND	V _{IN,} V _{OUT}	-0.6 to V _{CC} +0.6	V
Voltage on A ₉ with Respect to GND	V _{A9}	-0.6 to +13.5	V
V _{PP} Voltage with Respect to GND	V _{PP}	-0.6 to +22	V
Supply Voltage with Respect to GND	V _{cc}	-0.6 to +7	V

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Quick ProTM is a trademark of FUJITSU LIMITED.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





CAPACITANCE (TA = 25°C, f = 1MHz)

			l lada		
Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}	o Samuel de	4	6	pF
Output Capacitance (V _{OUT} = 0V)	C _{OUT}		8	12	pF

FUNCTIONS AND PIN CONNECTIONS

Function (Pin No.) Mode	Address Input (2 to 10, 21, 23 to 26)	Data I/O (11~13, 15~19)	CE (20)	<u>ŌĒ</u> (22)	PGM (27)	V _{CC} (28)	V _{PP} (1)	GND (14)
Read	A _{IN}	D _{OUT}	VIL	V _{IL}	V _{IH}	V _{cc}	V _{cc}	GND
Output Disable	ole A _{IN}	High-Z	V _{IL}	ViH	Don't Care	V	V _{cc}	CNID
Gatpat Bisabio		1119112	,,,	Don't Care	V _{IL}	V _{cc}	Vcc	GND
Standby	Don't Care	High-Z	V _{IH}	Don't Care	Don't Care	V _{cc}	V _{cc}	GND
Program	A _{IN}	D _{IN}	VIL	V _{iH}	V _{IL}	V _{cc}	V _{PP}	GND
Program Verify	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	V _{IH}	V _{cc}	V _{PP}	GND
Program Inhibit	Don't Care	High-Z	V _{IH}	Don't Care	Don't Care	V _{cc}	V _{PP}	GND

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Dougnation	Symbol		Value		Unit	
Parameter	Symbol	Min	Тур	Max	Omit	
V _{CC} Supply Voltage*1	V _{cc}	4.5	5.0	5.5	٧	
V _{PP} Supply Voltage	V _{PP}	V _{CC} -0.6		V _{CC} +0.6	V	
Input High Voltage	V _{IH}	2.0		V _{CC} +0.3	V	
Input Low Voltage	VIL	-0.1		0.8	٧	
Operating Temperature	TA	.0		70	°C	

Note: *1 V_{CC} must be applied either before or coincident with V_{PP} and removed either after or coincident with V_{PP}.

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Complete		Value		
rarameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V _{IN} = 5.5V)	HLI			10	μΑ
Output Leakage Current (V _{OUT} = 5.5V)	ILO		100	10	μΑ
V _{PP} Supply Current	I _{PP1}		1	100	μΑ
V _{CC} Standby Current (CE = V _{IH})	I _{SB1}			1	mA
V_{CC} Standby Current ($\overline{CE} = V_{CC} \pm 0.3V$, $I_{OUT} = 0$ mA)	I _{SB2}		1	100	μА
V _{CC} Active Current ($\overline{CE} = V_{IL}$, I _{OUT} = 0mA)	I _{CC1}		2	30	mA
V _{CC} Operation Current (f = 4MHz, I _{OUT} = 0mA)	I _{CC2}		4	30	mA
Output Low Voltage (I _{OL} = 2.1mA)	V _{OL}	100		0.45	V
Output High Voltage (I _{OH} = -400μA)	V _{OH1}	2.4			٧
Output High Voltage (I _{OH} = -100μA)	V _{OH2}	V _{CC} -0.7			٧ .

MBM 27C128-17 MBM 27C128-20 MBM 27C128-25

Fig. 2 - AC TEST CONDITIONS (INCLUDING PROGRAMMING)

Input Pulse Levels:

0.8V to 2.2V

Input Rise and Fall Times:


≤ 20ns

Timing Measurement Reference Levels:

1.0V and 2.0V for inputs 0.8V and 2.0V for outpust

Output Load:

1 TTL gate and C_L = 100pF




AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

	C	MBM 27C128-17			MBM 27C128-20			мви	l I		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Address Access Time*1	t _{ACC}			170			200	- 1		250	ns
CE to Output Delay	t _{CE}			170			200			250	ns
OE to Output Delay*1	toE			70			70			100	ns
Address to Output Hold	t _{он}	0			0			0			ns
Output Enable High to Output Float ^{*2}	t _{DF}	0		60	0		60	0		60	ns

Notes:

Output Float is defined as the point where data is no longer driven.



^{*1} \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
*2 t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

PROGRAMMING/ERASING INFORMATION

PROGRAMMING

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the

MBM 27C128 has all 131,072 bits in the "1", or high, state. "0's" are loaded

into the MBM 27C128 through the procedure of programming.

Standard Programming

The programming mode is entered when +21V is applied to the V_{PP} pin and \overline{CE} and \overline{PGM} are both at V_{1L} . During programming, \overline{CE} is kept at V_{1L} . A $0.1\mu F$ capacitor between V_{PP} and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8 bit

patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 50 msec, TTL low-level pulse is applied to the PGM input to accomplish the programming. the procedure can be done manually, address by address,

randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the PGM input is prohibited when programming.

Quick Programming

In addition to the standard 50 msec pulse width programming procedure. the MBM 27C128 can be programmed with a fast programming algorithm designed by Fujitsu called Quick ProTM. The algorithm utilizes a sequence of a 1ms pulse to program each location. The programming mode is entered when +21V and +6V are applied to the VPP pin and V_{CC} pin respectively, and PGM and OE are VIH. During programming, \overline{CE} is kept at V_{1L} . A $0.1\mu F$ capacitor between VPP and GND is needed to prevent excessive voltage transients which could damage the device. The address to be programmed is applied to the proper address pins. The 8 bit patgterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a sequence of a 1 msec, TTL low-level pulse is applied to the PGM pin and

after that additional pulse is applied to the \overline{PGM} pin to accomplish the programming.

Procedure of Quick ProTM (Refer to the attached flow chart.)

- 1) Input the start address (Address=G)
- 2) Set the V_{CC} =6V and V_{PP} =21V
- 3) Input data.
- Compare the input data with FF.
 If data are FF, go to the step 11).
 If not, proceed the next step.
- 5) Clear the counter (X←0).
- 6) Apply ONE programming pulse to
- PGM pin (t_{PW} = 1ms Typ.).
 7) Inclement the counter (X←X+1).
- Compare the counter value with 20.
 If X=20, go to the step 10). If X<20, proceed the next step.
- Verify the data. If the programmed data are the same as the input data, proceed the next step. If not, go back to the step 6).

- Apply the additional programming pulse to the PGM pin (1ms x X or Xms x 1).
- 11) Compare the address with the end address. If the programmed address is the end address, proceed the next step. If not, go back to the step 3) for next address (G←G+1).
- 12) Verify the data. If the programmed data are not the same as the input data, the part is failed. If the programmed data the same as the input data, programming is at an end.

All that is required is that initial 1 msec program pulse and additional program pulse (21 msec Max.) be applied at each address to be programmed. It is necesary that one program pulse width does not exceed 21 msec. Therefore, applying a DC level to the PGM input is prohibited when programming.

ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the MBM 27C128 to an ultraviolet light source. A dosage of 15 W-seconds/cm² is required to completely erase an MBM 27C128. This dosage can

be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of $12000\mu W/cm^2$ for 15 to 21 minutes. The MBM 27C128 should be about one inch from the source and all filters should be

removed from the UV light source prior to erasure.

It is important to note that the MBM 27C128 and similar devices, will erase with light sources having wavelengths shorter than 4000Å. Although

PROGRAMMING/ERASING INFORMATION (continued)

erasure time will be much longer than with an UV source at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the

MBM 27C128, and exposure to the device should be prevented to realize maximum system reliability. If used in

light environment, the package windows should be covered by an opaque label or substance.

ELECTRONIC SIGNATURE

The MBM 27C128 has an electronic signature mode which can be intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its cor-

responding programming algorithm.

The electronic signature is activated


The electronic signature is activated when +12V is applied to the address line A₉ (pin 24) of the MBM 27C128. Two identifier bytes are readed out from the

outputs by toggling address line A_0 (pin 10) from V_{1L} to V_{1H} . The address lines from A_1 through A_{13} must be hold at V_{1L} during the electronic signature mode. See the table below.

A ₀	01	02	03	04	05	06	07	08	Definition
V_{IL}	0	0	1	0	0	0	0	0	Mnufacture
V _{IH}	1	0	0	0	0	1	0	1	Device

Note: $A_9 = 12V \pm 0.5V$

 A_1 thru $A_8 = A_{10}$ thru $A_{13} = \overline{CE} = \overline{OE} = V_{11}$.



P

1. Standard Programming

DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC}^{*1} = 5V\pm5\%, V_{PP}^{*2} = 21\pm0.5V)$

D	Cl l		l l-ia		
Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IN} = 5.25V/0.45V)	I _{LI}			10	μΑ
V_{PP} Supply Current During Programming Pulse ($\overline{CE} = \overline{PGM} = V_{IL}$)	I _{PP2}			40	mA
V _{CC} Supply Current	Iccs			30	mA
Input Low Level	VIL	-0.1		0.8	٧
Input High Level	V _{IH}	2.0		V _{CC} +0.3	٧
Output Low Voltage During Verify (I _{OL} = 2.1mA)	V _{OL}			0.45	٧
Output High Voltage During Verify (I _{OH} = -400μA)	V _{OH}	2.4			٧

Note:

 *1 V_{CC} must be applied either coincidently or before V_{PP} and removed either coincidently or after V_{PP}.
 *2 V_{PP} must not be greater than 22 volts including overshoot. Permanent device damage may occur if the device is taken our put into socket remaining V_{PP} = 21 volts. Also, during CE = PGM = V_{IL}, V_{PP} must not be switched from 5 to 21 volts or vise-versa.

AC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC} = 5V\pm5\%, V_{PP} = 21\pm0.5V)$

			Value				
Parameter	Symbol	Min	Тур	Max	Unit		
Address Setup Time	t _{AS}	2			μs		
Chip Enable Setup Time	t _{CES}	2			μs		
Output Enable Setup Time	t _{OES}	2			μs		
Data Setup Time	t _{DS}	2			μs		
V _{PP} Setup Time	t _{VS}	2			μs		
Address Hold Time	t _{AH}	0			μs		
Data Hold Time	t _{DH}	2			μs		
Output Enable to Output Float Delay	t _{DF}	0		130	ns		
Data Valid from Output Enable	t _{OE}			150	ns		
PGM Pulse Width	t _{PW}	25	50	55	ms		



PROGRAMMING/ERASING INFORMATION (continued)

2. Quick Programming

DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC}^{*1} = 6V\pm0.25V, V_{PR}^{*2} = 21V\pm0.5V)$

Barrier Barrier	S b - 1			l		
Parameter	Symbol	Min	Тур	Max	Unit	
Input Leakage Current (V _{IN} = 6.25V/0.45V)	l _{Ll:}			10	μΑ	
V_{PP} Supply Current During Programming Pulse ($\overline{CE} = \overline{PGM} = V_{1L}$)	I _{PP2}		elanger filp	40	mA	
V _{CC} Supply Current	I _{CC3}			30	mA	
Input Low Level	V _{IL}	-0.1		0.8	٧	
Input High Level	V _{IH}	2.0		V _{CC} +0.3	. V	
Output Low Voltage During Verify (I _{OL} = 2.1mA)	V _{OL}			0.45	٧	
Output High Voltage During Verify $(I_{OH} = -400\mu A)$	V _{OH}	2.4			٧	


Note: *1 V_{CC} must be applied either coincidently or before V_{PP} and removed either concidently or after V_{PP}.

*2 V_{PP} must not be greater than 22 volts including overshoot. Permanent device damage may occur the device is taken out or put into socket remaining $V_{PP} = 21$ volts. Also, during $\overline{CE} = \overline{PGM} = V_{IL}$, V_{PP} must not be switched from 6 to 21 volts or vise-versa.

AC CHARACTERISTICS


 $(T_A = 25\pm5^{\circ}C, V_{CC} = 6V\pm0.25V, V_{PP} = 21V\pm0.5V)$

	0	e de la companya de La companya de la co		11-14		
Parameter	Symbol	Min	Тур	Max	Unit	
Address Setup Time	t _{AS}	2			μs	
Chip Enable Setup Time	t _{CES}	2			μs	
Output Enable Setup Time	t _{OES}	2			μs	
Data Setup Time	t _{DS}	2			μs	
V _{PP} Setup Time	t _{VS}	2			μs	
Address Hold Time	t _{AH}	0			μs	
Data Hold Time	t _{DH}	2			μs	
Output Enable to Output Float Delay	t _{DF}	0		130	ns	
Data Valid from Output Enable	t _{OE}			150	ns	
PGM Pulse Width	t _{PW}	0.95	1	1.05	ms	



PACKAGE DIMENSIONS

Standard 28-pin Ceramic DIP(Suffix: -Z)




MBM 27C128-17 MBM 27C128-20 MBM 27C128-25



PACKAGE DIMENSIONS

Standard 32-pad Ceramic LCC (Suffix: -TV)



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.

FUJITSU

CMOS UV ERASABLE 262144-BIT READ ONLY MEMORY

MBM 27C256A-15 MBM 27C256A-17 MBM 27C256A-20 MBM 27C256A-25

> September 1987 Edition 2.0

CMOS 262144 BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

The Fujitsu MBM 27C256A is a high speed 262,144 bits complementary MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for application where rapid turn-around and/or bit pattern experimentation, and low-power consumption are important.

A 28-pin dual-in line package with a transparent lid and 32-pad Leadless Chip Carrier (LCC) are used to package the MBM 27C256A. The transparent lid allows the user to expose the device to ultra-violet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM 27C256A is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells. It is organized as 32,768 words by 8 bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

- CMOS power consumption Standby: 550 μW max.
 Active: 41 mW/MHz
- 32,768 words x 8 bits organization, fully decoded
- Single location programming
- Programmable utilizing the Quick ProTM algorithm
- Programming voltage: 12.5V
- No clocks required (fully static operation)
- Three-state output with OR-tie capability

Fast access time:


150 ns max. (MBM27C256A-15) 170 ns max. (MBM27C256A-17) 200 ns max. (MBM27C256A-20) 250 ns max. (MBM27C256A-25)


- TTL compatible inputs/outputs
- Single +5V supply, ±10% tolerance
- Standard 28-pin ceramic DIP: Suffix-Z
- Standard 32-pad ceramic LCC: Suffix-TV

ABSOLUTE MAXIMUM RATINGS (see NOTE)


Rating	Symbol	Value	Unit
Temperature under Bias	TBIAS	-25 to +85	°C
Storage Temperature	T _{STG}	-65 to +125	°C
All Inputs/Outputs Voltage with respect to GND	V _{IN} ,V _{OUT}	-0.6to V _{CC} +0.5	٧
Voltage on A ₉ with respect to GND	V _{A9}	-0.6 to +13.5	٧
V _{PP} Voltage with respect to GND	V _{PP}	-0.6 to +14	٧
Supply Voltage with respect to GND	V _{cc}	-0.6 to +7	V

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit



CAPACITANCE (TA = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0 V)	C _{IN}		4 2	6	pF
Output Capacitance (V _{OUT} = 0 V)	Соит		8	12	pF

FUNCTIONS AND PIN CONNECTIONS

Function (Pin No.) Mode	Address Input (2 ~ 10, 21, 23, 25 ~ 27)	A ₉ (24)	Data I/O (11 ~ 13, 15 ~ 19)	<u>CE</u> (20)	OE (22)	V _{CC} (28)	V _{PP} (1)	GND (14)
Read	A _{IN}	A _{IN}	D _{out}	V _{IL}	V _{IL}	+5 V	+5 V	GND
Output Disable	A _{IN}	A _{IN}	High-Z	VIL	V _{IH}	+5 V	+5 V	GND
Standby	Don't Care	Don't Care	High-Z	V _{IH}	Don't Care	+5 V	+5 V	GND
Program	Ain	A _{IN}	D _{IN}	VIL	V _{IH}	+6 V	+12.5 V	GND
Program Verify	A _{IN}	A _{IN}	D _{out}	Don't Care	V _{IL}	+6 V	+12.5 V	GND
Program Inhibit	Don't Care	Don't Care	High-Z	V _{IH}	V _{IH}	+6 V	+12.5 V	GND
Electronic Signature	A _{IN}	+12 V	Code	V _{IL}	V _{IL}	+5 V	+5 V	GND

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} Supply Voltage*	V _{cc}	4.5	5.0	5.5	V
V _{PP} Supply Voltage	V _{PP}	V _{CC} -0.6	Vcc	V _{cc} +0.6	V
Input High Voltage	V _{IH}	2.0		V _{cc} +0.3	٧
Input Low Voltage	V _{IL}	-0.1		0.8	٧
Operating Temperature	TA	0		70	°C

Note: *V_{CC} must be applied either before or coincident with V_{PP} and removed either after or coincident with V_{PP}.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V _{IN} = 5.5 V)	I _{LI}			10	μΑ
Output Leakage Current (V _{OUT} = 5.5 V)	, I _{LO}			10	μΑ
V_{PP} Supply Current ($V_{PP} = V_{CC} \pm 0.6 \text{ V}$)	l _{PP1}		1	100	μΑ
V _{CC} Standby Current (\overline{CE} = V _{IH})	I _{SB1}			1	mA
V_{CC} Standby Current (CE = $V_{CC} \pm 0.3 \text{ V}$, $I_{OUT} = 0 \text{ mA}$)	I _{SB2}		1	100	μΑ
V _{CC} Active Current (CE=V _{IL})	I _{CC1}		2	30	mA
V _{CC} Operation Current (f = 4 MHz, I _{OUT} = 0 mA)	I _{CC2}		5	30	mA
Output Low Voltage (I _{OL} = 2.1 mA)	VoL			0.45	٧
Output High Voltage (I _{OH} = -400 μA)	V _{OH1}	2.4			V
Output High Voltage (I _{OH} = -100 μA)	V _{OH2}	V _{CC} -0.7			V



Fig. 2 - AC TEST CONDITIONS (INCLUDING PROGRAMMING)

Input Pulse Levels: 0.45 V to 2.4 V

≤ 20 ns Input Rise and Fall Times:

Timing Measurement Reference Levels: 1.0 V and 2.0 V for inputs

0.8 V and 2.0 V for outputs Output Load: 1 TTL gate and C₁ = 100 pF CL


AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter Symbol		MBM 27C256A-15		MBM 27C256A-17		MBM 27C256A-20		MBM 27C256A-25		Haita
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Address Access Time*1 (CE = OE = V _{IL})	^t ACC		150		170		200		250	ns
CE to Output Delay (OE = V _{IL})	[‡] CE		150		170		200		250	ns
OE to Output Delay*1 (CE = V _{IL})	^t oe		60		70		75		100	ns
Address to Output Hold	t _{OH}	0		0	Vilgari	0		0		ns
Output Enable High to Output Float*2	^t DF	0	60	0	60	0	60	0	60	ns

Notes: *1 $\overline{\text{OE}}$ may be delayed up to $t_{ACC} - t_{OE}$ after the folling edge of $\overline{\text{CE}}$ without impact on t_{ACC} .
*2 t_{DF} is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

Output Floating is defined as the point where data is no longer driven.



Œ

PROGRAMMING / ERASING INFORMATION

PROGRAMMING

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM 27C256A has all 262,144 bits in the "1", or high state. "0's" are loaded into the MBM 27C256A through the procedure of programming.

The MBM 27C256A is programmed with a fast programming algorithm designed by Fujitsu called Quick ProTM. The programming mode is entered when +12.5V and +6V are applied to Vpp and V_{CC} respectively, and CE and OE are VIH. A 0.1µF capacitor between VPP and GND is needed to prevent excessive voltage transients which could damage the device. The address to be programmed is applied to the proper address pins. The 8 bit data pattern to be written is placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 1ms programming pulse is applied to

CE and after that one additional pulse which is 3 times as wide as previous pulse is applied to CE to accomplish the programming.

Procedure of Quick ProTM (Refer to the attached flowchart.)

- 1) Set the start address (=G) at the address pins.
- 2) Set V_{CC} = 6V, V_{PP} = 12.5V and \overline{CE} = V_{IH} .
- Clear the programming pulse counter (X ← 0).
- 4) Input data to respective pins.
- Apply ONE programming pulse (t_{PW} = 1ms Typ.) to CE.
- 6) Increment the counter (X ← X+1).
- 7) Compare the number (=X) of applied programming pulse with 25 and then verify the programmed data. If programmed data is verified, go to the next step regardless of X value. If X = 25 and programmed data is not verified, the

device fails. If X = 25 and programmed data is not verified, go back to the step 5).

- 8) Apply one additional wide programming pulse to CE (3X ms).
- 9) Compare the address with an end address (=N). If the programmed address is the end address, proceed to the next step. If not, increment the address (G ← G+1) and then go to the step 3) for the next address.
- 10) Set $V_{CC} = V_{PP} = 5V$.
- 11) Verify the all programmed data. If the verification succeeds, the programming completes. If any programmed data is not the same as original data, the device fails.

A continuous TTL low level should not apply to \overline{CE} input pin during the program mode ($V_{PP}=12.5V$, $V_{CC}=6V$ and $\overline{OE}=V_{IH}$) because it is required that one programming pulse width does not exceed 78.75 ms at each address.

ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the MBM 27C256A to an ultraviolet light source. A dosage of 15 W-seconds/cm² is required to completely erase an MBM 27C256A. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of $12000\mu \text{W/cm}^2$ for 15 to 21 minutes.

The MBM 27C256A should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM 27C256A and similar devices, will erase with light sources having wavelengths shorter than 4000Å. Although erasure time will be much longer than

with UV source at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MBM 27C256A, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

ELECTRONIC SIGNATURE

The MBM 27C256A has electronic signature mode which is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its cor-

responding programming algorithm.

The electronic signature is activated when +12V is applied to address line A_9 (pin 24) of the MBM 27C256A. Two identifier bytes are readed out from the

outputs by toggling address line A_0 (pin 10) from V_{IL} to V_{IH} . The address lines from A_1 to A_{13} must be hold at V_{IL} to keep the electronic signature mode. See the table below.


A ₀	01	02	03	04	05	06	07	08	Definition	
VIL	0	0	1	0	0	0	0	0	Manufacture	
V _{IH}	0	1	0	0	×	1	1	0	Device	

Note: $A_9 = 12V \pm 0.5V$

 A_1 thru $A_8 = A_{10}$ thru $A_{13} = \overline{CE} = \overline{OE} = V_{1L}$.

 A_{14} = Either V_{IL} or V_{IH}

PROGRAMMING/ERASING INFORMATION (Cont'd)



DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC}^{*1} = 6V\pm0.25V, V_{PP}^{*2} = 12.5V\pm0.3V)$

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IN} = 6.25V/0.45V)	I _{IL}			10	μΑ
V_{PP} Supply Current ($\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$)	I _{PP2}			50	mA
V_{PP} Supply Current ($\overline{OE} = V_{IL}$)	I _{PP3}			5	mA
V _{CC} Supply Current	Icc			30	mA
Input Low Level	V _{IL}	-0.1		0.8	V
Input High Level	V _{IH}	2.0		V _{cc} +0.3	V
Output Low Voltage During Verify (I _{OL} = 2.1mA)	V _{OL}			0.45	٧
Output High Voltage During Verify ($I_{OH} = -400\mu A$)	V _{OH}	2.4			V

Note: *1 V_{CC} must be applied either coincidently or before V_{PP} and removed either concidently or after V_{PP}.


*2 VPP must not be greater than 14 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V_{PP} = 12.5 volts. Also, during $\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$, V_{PP} must not be switched from V_{CC} to V_{PP} volts or vice versa.

AC CHARACTERISTICS


 $(T_A = 25\pm5^{\circ}C, V_{CC} = 6V\pm0.25V, V_{PP} = 12.5V\pm0.3V$

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t _{AS}	2			μs
Output Enable Setup Time	t _{OES}	2			μs
Chip Enable Setup Time	t _{CES}	2			μs
Data Setup Time	t _{DS}	2	·		μs
V _{PP} Setup Time	t _{VPS}	2 , , ,			μs
V _{CC} Setup Time	t _{VCS}	2			μs
Address Hold Time	t _{AH}	2			μs
Data Hold Time	t _{DH}	2			μs
Chip Enable Hold Time	t _{CEH}	2			μs
Output Enblea to Output Valid	t _{OE}			120	ns
Output Disable to Output Float Delay	t _{DF}			105	ns
Programming Pulse Width	t _{PW}	0.95	1	1.05	ms
Programming Pulse Number	×	1		25	times
Additional Programming Pulse Width	t _{APW}	2.85		78.75	ms

PROGRAMMING / ERASING INFORMATION (Cont'd)




Standard 28-pin Ceramic DIP (Suffix: -Z)





PACKAGE DIMENSIONS

Standard 32-pad Ceramic LCC (Suffix: -TV)



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefullychecked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.

ENCLOSED FOR E



CMOS UV ERASABLE 262144-BIT READ ONLY MEMORY

MBM 27C256H-10 MBM 27C256H-12

> June 1986 Edition 1.0

CMOS 262144 BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

The Fujitsu MBM 27C256H is a 262,144 bits high speed CMOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for application where rapid turn-around and/or bit pattern experimentation, and low-power consumption are important.

A 28-pin dual-in line package with a transparent lid and 32-pad Leadless Chip Carrier (LCC) are used to package the MBM 27C256H. The transparent lid allows the user to expose the device to ultra violet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM 27C256H is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells. It is organized as 32,768 words by 8 bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

- CMOS power consumption Standby: 550 μW max.
 Active: 330 mW max.
- 32,768 words x 8 bits organization, fully decoded
- Single location programming
- Programmable utilizing the Quick ProTM algorithm
- Programming voltage: 12.5V
- No clocks required (fully static operation)
- Fast access time: 100 ns max. (MBM 27C256H-10) 120 ns max. (MBM 27C256H-12)
- TTL compatible inputs/outputs
- Three-state output with OR-tie capability
- Single +5V supply, ±10% tolerance
- Standard 28-pin ceramic
 DIP: Suffix-Z
- Standard 32-pad ceramic

LCC: Suffix-TV


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Temperature under Bias	TBIAS	-25 to +85	°c
Storage Temperature	T _{STG}	-65 to +125	°c
All Inputs/Outputs Voltage with respect to GND	VIN, VOUT	-0.6 to +V _{CC} + 0.6	v
Voltage on A ₉ with respect to GND	V _{A9}	-0.6 to +13.5	V
V _{PP} Voltage with respect to GND	V _{PP}	-0.6 to +13.5	V
Supply Voltage with repsect to GND	V _{cc}	-0.6 to +7	V


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CERAMIC PACKAGE
DIP-28C-C01

CERAMIC PACKAGE
LCC-32C-F01



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Symbol	Min	Тур	Max	Unit
C _{IN}		4	6	pF
Соит		8	12	pF
	C _{IN}	C _{IN}	C _{IN} -4	C _{IN} -4 6

FUNCTIONS AND PIN CONNECTIONS

Function (Pin No.) Mode	Address Input (2 ~ 10, 21, 23, ~ 27)	A ₉ (24)	Data I/O (11 ~ 13, 15 ~ 19)	ČE (20)	ŌE (22)	V _{CC} (28)	V _{PP} (1)	GND (14)
Read	Ain	A _{IN}	Dout	V _{IL}	V _{IL}	+5 V	+5 V	GND
Output Disable	A _{IZ}	A _{IN}	High-Z	VIL	V _{IH}	+5 V	+5 V	GND
Standby	Don't Care	Don't Care	High-Z	V _{IH}	· Don't Care	+5 V	+5 V	GND
Program	A _{IN}	A _{IN}	D _{IN}	VIL	V _{IH}	+6 V	+12.5 V	GND
Program Verify	AIN	A _{IN}	Dout	Don't Care	V _{IL}	+6 V	+12.5 V	GND
Program Inhibit	Don't Care	Don't Care	High-Z	V _{IH}	V _{iH}	+6 V	+12.5 V	GND
Electronic Signature	A _{IN}	+12 V	Code	V _{IL}	V _{IL}	+5 V	+5 V	GND

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} Supply Voltage*	V _{cc}	4.5	5.0	5.5	٧
V _{PP} Supply Voltage	V _{PP}	V _{CC} -0.6	Vcc	V _{cc} +0.6	٧
Input High Voltage	V _{IH}	2.0		V _{cc} +0.3	٧
Input Low Voltage	VIL	-0.1		0.8	٧
Operating Temperature	TA	0		70	°C

Note: *V_{CC} must be applied either before or coincident with V_{PP} and removed either after or coincident with V_{PP}.

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V _{IN} = 5.5 V)	lLi			10	μΑ
Output Leakage Current (V _{OUT} = 5.5 V)	ILO			10	μΑ
V _{PP} Supply Current (V _{PP} = V _{CC} ± 0.6 V)	Ірр		1	100	μΑ
V_{CC} Standby Current ($\overline{CE} = V_{IH}$)	I _{SB1}	-		3	mA
V_{CC} Standby Current ($\overline{CE} = V_{CC} \pm 0.3 \text{ V}, I_{OUT} = 0 \text{ mA}$)	I _{SB2}		1	100	μА
V _{CC} Active Current (CE=V _{IL})	I _{CC1}			30	mA
V _{CC} Operation Current (f = min., I _{OUT} = 0 mA)	1 _{CC2}			60	mA
Output Low Voltage (I _{OL} = 2.1 mA)	VoL			0.45	V
Output High Voltage (I _{OH} = -400 μA)	V _{OH1}	2.4	,		V
Output High Voltage (I _{OH} = -100 μA)	V _{OH2}	V _{CC} -0.7			V

Fig. 2 - AC TEST CONDITIONS (INCLUDING PROGRAMMING)

Input Pulse Levels:

0.45 V to 2.4 V

Input Rise and Fall Times:

≤5 ns


Timing Measurement Reference Levels:

0.8 V and 2.0 V for imp_ts 0.8 V and 2.0 V for outsuts

Output Load:

1 TTL gate and C_L = 100 pF

CL = 5 = F (tDF)




AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

	enged ingte	MBN	MBM 27C256H-10 MBM				M 27C256H-12		
Parameter	Symbol	Min	Min Tyo Max			Min Typ Max		Units	
Address Access Time*1 (CE = OE = V _{IL})	t _{ACC}			100			120	ns	
CE to Output Delay (OE = V _{IL})	t _{CE}			100			120	ns	
OE to Output Delay 1 (CE = VIL)	t _{OE}			45			50	ns	
Address to Output Hold	t _{он}	0			0			ns	
Output Enable High to Output Float*2	t _{DF}	0		35	0		35	ns	

Notes: *1 \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
*2 t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Transition is measured at the point of ±500 mV from steady state voltage.



PROGRAMMING / ERASING INFORMATION

PROGRAMMING

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM 27C256H has all 262.144 bits in the "1", or high state, "0's" are loaded into the MBM 27C256H through the procedure of programming.

The MBM 27C256H is programmed with a fast programming algorithm designed by Fujitsu called Quick ProTM. The programming mode is entered when +12.5V and +6V are applied to V_{PP} and V_{CC} respectively, and \overline{CE} and \overline{OE} are V_{IH}. A 0.1μF capacitor between V_{PP} and GND is needed to prevent excessive voltage transients which could damage the device. The address to be programmed is applied to the proper address pins. The 8 bit data pattern to be written is placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable. a 1ms programming pulse is applied to

ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the MBM 27C256H to an ultraviolet light source. A dosage of 15 Wseconds/cm2 is required to completely erase an MBM 27C256H. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of 12000µW/cm² for 15 to 21 minutes.

ELECTRONIC SIGNATURE

The MBM 27C256H has electronic signature mode which is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its cor-

CE and after that one additional pulse which is 3 times are wide as previous pulse is applied to CE to accomplish the programming.

Procedure of Quick ProTM (Refer to the attached flowchart.)

- 1) Set the start address (=G) at the address pins.
- 2) Set $V_{CC} = 6V$, $V_{PP} = 12.5V$ and \overline{CE}
- 3) Clear the programming pulse counter $(X \leftarrow 0)$.
- 4) Input data to respective pins.
- 5) Apply ONE programming pulse $(t_{PW} = 1 \text{ms Typ.}) \text{ to } \overline{CE}.$
- Increment the counter (X ← X+1).
- 7) Compare the number (=X) of applied programming pulse with 25 and then verify the programmed data. If programmed data is verified, go to the next step regardless of X value. If X = 25 and programmed data is not verified, the

The MBM 27C256H should be about one inch from the source and all filters should be removed from the UV light

It is important to note that the MBM 27C256H and similar devices, will erase with light sources having wavelengths shorter than 4000Å. Although erasure time will be much longer than

source prior to erasure.

device fails. If X < 25 and programmed data is not verified, go back to the step 5).

- 8) Apply one additional wide programming pulse to CE (3X ms).
- 9) Compare the address with an end address (=N). If the programmed address is the end address, proceed to the next step. If not, increment the address (G ← G+1) and then go to the step 3) for the next address.
- 10) Set $V_{CC} = V_{PP} = 5V$.
- 11) Verify the all programmed data. If the verification succeeds, the programming completes. If any programmed data is not the same as original data, the device fails.

A continuous TTL low level should not apply to CE input pin during the program mode ($V_{PP} = 12.5V$, $V_{CC} = 6V$ and $\overline{OE} = V_{IH}$) because it is required that one programming pulse width does not exceed 78.75 ms at each address.

with UV source at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MBM 27C256H, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

responding programming algorithm.

The electronic signature is activated when +12V is applied to address line Aq (pin 24) of the MBM 27C256H. Two identifier bytes are readed out from the

outputs by toggling address line Ao (pin 10) from V_{IL} to V_{IH}. The address lines from A₁ to A₁₃ must be hold at VIL to keep the electronic signature mode. See the table below.

Ao	01	02	03	04	05	06	07	08	Definition
V _{IL}	0	0	1	0	0	0	0	0	Manufacture
V _{iH}	0	1	0	0	. 0	1	1	0	Device

Note: $A_9 = 12V \pm 0.5V$

A1 thru A8 = A10 thru A13 = CE = OE = VIL.

A14 = Either VIL or VIH

DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC}^{*1} = 6V\pm0.25V, V_{PP}^{*2} = 12.5V\pm0.3V)$

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IN} = 6.25V/0.45V)	lic			10	μΑ
V_{PP} Supply Current ($\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$)	I _{PP2}			50	mA
V _{PP} Supply Current (OE = V _{IL})	I _{PP3}			5	mA
V _{CC} Supply Current	Іссз			50	mA
Input Low Level	VIL	-0.1		0.8	٧
Input High Level	V _{IH}	2.0		V _{cc} +0.3	٧
Output Low Voltage During Verify (I _{OL} = 2.1mA)	VoL			0.45	V
Output High Voltage During Verify (I _{OH} = -400μA)	V _{OH}	2.4			V

Note: *1 V_{CC} must be applied either coincidently or before V_{PP} and removed either concidently or after V_{PP}.


*2 V_{PP} must not be greater than 13.5 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V_{PP} = 12.5 volts. Also, during $\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$, V_{PP} must not be switched from V_{CC} to V_{PP} volts or vice versa.

AC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC} = 6V\pm0.25V, V_{PP} = 12.5V\pm0.3V)$

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t _{AS}	2			μs
Output Enable Setup Time	toes	2			μs
Chip Enable Setup Time	tces	2			μs
Data Setup Time	t _{DS}	2	*		μs
V _{PP} Setup Time	t _{VPS}	2			μs
Address Hold Time	t _{AH}	2 ′			μs
Data Hold Time	t _{DH}	2			μs
Chip Enable Hold Time	t _{CEH}	2			μs
Output Enable to Output Valid	t _{OE}			120	ns
Output Disable to Output Float Delay	t _{DF}			105	ns
Programming Pulse Width	t _{PW}	0.95	1	1.05	ms
Programming Pulse Number	×	1		25	times
Additional Programming Pulse Width	t _{APW}	2.85		78.75	ms

PROGRAMMING / ERASING INFORMATION (Cont'd)









PACKAGE DIMENSIONS Standard 28-pin Ceramic DIP (Suffix: -Z)





PACKAGE DIMENSIONS

Standard 32-pad Ceramic LCC (Suffix: -TV)



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.



CMOS UV ERASABLE 524288-BIT READ **ONLY MEMORY**

MBM27C512-15 MBM27C512-17

October 1987 Edition 1.0

CMOS 524288 BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

The Fujitsu MBM 27C512 is a high speed 524,288 bit static CMOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for application where rapid turn-around and/or bit pattern experimentation, and low-power consumption are important.

A 28-pin dual-in line package with a transparent lid and 32-Pad Leadless Chip Carrier (LCC) are used to package the MBM 27C512. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM 27C512 is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells. It is organized as 65,536 words by 8 bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

This specification is applied to "HW" version.


- CMOS power consumption Standby: 550µW/max. 220mW/max Active:
- 65,536 words x 8 bits organization, fully decoded
- Single location programming
- Programmable utilizing the Quick ProTM Algorithm
- No clocks required (fully static operation)
- TTL compatible inputs/outputs
- Fast access time: 150ns max. (MBM27C512-15) 170ns max. (MBM27C512-17)
- Three-state output with OR-tie capability
- Output Enable (OE) pin for simplified memory expansion
- Single +5V supply, ±10% tolerance
- Standard 28-pin Ceramic DIP: (Suffix: -Z)
- Standard 32-pad Ceramic LCC: (Suffix: -TV)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
Temperature under Bias	TBIAS	-25 to +85	°c
Storage Temperature	T _{STG}	-65 to +125	°C
All Inputs/Outputs Voltage with Respect to GND	V _{IN} , V _{OUT}	-0.6 to V _{CC} +0.6	٧
Voltage on A ₉ with Respect to GND	V _{A9}	-0.6 to 13.5	٧
V _{PP} Voltage with Respect to GND	V _{PP}	-0.6 to +14	V
Supply Voltage with Respect to GND	V _{cc}	-0.6 to +7	٧

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ADVANCE TON **CERAMIC PACKAGE** DIP-28C-C01 CERAMIC PACKAGE LCC-32C-F01



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance



CAPACITANCE (T_A = 25°C, f = 1MHz)

			Value		
Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0 V, except \overline{OE}/V_{PP})	Cin1		4	6	pF
OE/V _{PP} Input Capacitance (V _{IN} = 0 V)	C _{IN 2}			20	pF
Output Capacitance (V _{OUT} = 0 V)	Cout	-	8	12	pF

FUNCTIONS AND PIN CONNECTIONS

Function (Pin No.)	Address Input (1~10, 21, 23~27)	Data I/O (11~13, 15~19)	CE (20)	ŌĒ/V _{PP} (22)	V _{CC} (28)	GND (14)
Read	A _{IN}	D _{OUT}	VIL	VIL	5V	GND
Output Disable	, A _{IN}	High-Z	V _{IL}	V _{IH}	5V	GND
Standby	Don't Care	High-Z	V _{IH}	Don't Care	5V	GND
Program	A _{IN}	D _{IN}	V _{IL}	12.5V	6V	GND
Program Verify	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	6V	GND
Program Inhibit	Don't Care	High-Z	V _{IH}	12.5V	6V	GND

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

	Constant		Value	Unit	
Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} Supply Voltage	Vcc	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.0		V _{CC} +0.3	٧
Input Low Voltage	VIL	-0.1		0.8	٧
Operating Temperature	TA	0	*10 × 11	70	°C

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

		0		Value		Unit
Parameter		Symbol	Min	Тур	Typ Max	
Input Load Current (V _{IN} = 5.5 V)		liLil			10	μΑ
Output Leakage Current (V _{OUT} = 5	5.5 V)	llLol	10.00	en e un transpeta pe	10	μΑ
V _{CC} Standby Current (CE = V _{IH})		I _{SB1}	14	No. 10 years of the con-	1	mA
V_{CC} Standby Current ($\overline{CE} = V_{CC} \pm 0.3 \text{ V, I}_{OUT} = 0 \text{ mA}$)		I _{SB2}		1	100	μΑ
V _{CC} Active Current (CE = V _{IL} , I _{OUT} = 0 mA)	150 ns 170 ns	l _{CC1}	an en en en en	4	40 30	mA
V _{CC} Operation Current (f = 4 MHz, I _{OUT} = 0 mA)		I _{CC2}	8)	10	40	mA
Output Low Voltage (I _{OL} = 2.1 m/	A)	VoL		·	0.45	V
Output High Voltage (I _{OH} = -400)	μ A)	V _{OH1}	2.4			٧
Output High Voltage (I _{OH} = -100)	μ Α)	V _{OH2}	V _{CC} -0.7			٧

Fig. 2 - AC TEST CONDITIONS (INCLUDING PROGRAMMING)

Input Pulse Levels:

0.45V to 2.4V

Input Rise and Fall Times:


≤ 20ns

Timing Measurement Reference Levels: 0.8V and 2.0V for inputs

0.8V and 2.0V for outputs

Output Load:

1 TTL gate and C_L = 100pF



AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted)

Parameter		MBM 27C512-15		MBM 27C512-17			Unit	
	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Address Access Time*1	t _{ACC}	i sere		150			170	ns
CE to Output Delay	t _{CE}			150			170	ns
OE to Output Delay*1	t _{OE}		100	60		**************************************	70	ns
Address to Output Hold	t _{OH}	0			0			ns
Output Enable High to Output Float*2	t _{DF}	0		60	0		60	ns

Notes:

- *1 \overline{OE} may be delayed up to $t_{ACC} t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
 *2 t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Output Float is defined as the point where data is no longer driven.



PROGRAMMING/ERASING INFORMATION

PROGRAMMING

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM 27C512 has all 524,288 bits in the "1", or high state. "0's" are loaded into the MBM 27C512 through the procedure of programming.

The MBM 27C512 is programmed with a fast programming algorithm designed by Fujitsu called Quick ProTM. The programming mode is entered when +12.5V and +6V are applied to VPP and V_{CC} respectively, and \overline{CE} is V_{IH}. A 0.1µF capacitor between VPP and GND is needed to prevent excessive voltage transients which could damage the device. The address to be programmed is applied to the proper address pins. The 8 bit data pattern to be written is placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 1 ms programming pulse is applied to $\overline{\text{CE}}$ and after that one additional pulse which is 3 times as wide as previous pulse is applied to $\overline{\text{CE}}$ to accomplish the programming.

Procedure of Quick ProTM (Refer to the attached flowchart.)

- 1) Set the start address (=G) at the address pins.
- 2) Set $V_{CC} = 6V$, $V_{PP} = 12.5V$ and $\overline{CE} = V_{IH}$.
- 3) Clear the programming pulse counter $(X \leftarrow 0)$.
- 4) Input data to respective pins.
- Apply ONE programming pulse (t_{PW} = 1ms Typ.) to CE.
- 6) Increment the counter (X ← X+1).
- 7) Compare the number (=X) of applied programming pulse with 25 and then verify the programmed data. If programmed data is verified, go to the next step regardless of X value. If X = 25 and programmed data is not verified, the

device fails. If X < 25 and programmed data is not verified, go back to the step 5).

- 8) Apply one additional wide programming pulse to CE (3X ms).
- 9) Compare the address with an end address (=N). If the programmed address is the end address, proceed to the next step. If not, increment the address (G ← G+1) and then go to the step 3) for the next address.
- 10) Set $V_{CC} = V_{PP} = 5V$.
- 11) Verify the all programmed data. If the verification succeeds, the programming completes. If any programmed data is not the same as original data, the device fails.

A continuous TTL low level should not apply to \overline{CE} input pin during the program mode ($V_{PP}=12.5V$ and $V_{CC}=6V$) because it is required that one programming pulse width does not exceed 78.75 ms at each address.

ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the MBM 27C512 to an ultraviolet light source. A dosage of 15 W-seconds/cm² is required to completely erase an MBM 27C512. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of $12000\mu W/cm²$ for 15 to 21 minutes.

The MBM 27C512 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM 27C512 and similar devices, will erase with light sources having wavelengths shorter than 4000Å. Although erasure time will be much longer than

with UV source at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MBM 27C512, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

ELECTRONIC SIGNATURE

The MBM 27C512 has electronic signature mode which is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm.

The electronic signature is activated when +12V is applied to address line A_9 (pin 24) of the MBM 27C512. Two identifier bytes are readed out from the

outputs by toggling address line A_0 (pin 10) from V_{IL} to V_{IH} . The address lines from A_1 to A_{13} must be hold at V_{IL} to keep the electronic signature mode. See the table below.


Ao	01	02	03	04	05	06	07	O ₈	Definition
V _{IL}	0	0	1	0	0	0	0	0	Manufacture
V _{IH}	1	1	0	0	0	1	1	1	Device

Note: $A_9 = 12V \pm 0.5V$

 A_1 thru $A_8 = A_{10}$ thru $A_{13} = \overline{CE} = \overline{OE} = V_{1L}$.

A14 = A15 = Either VIL or VIH

PROGRAMMING/ERASING INFORMATION (Cont'd)



MBM27C512-15 MBM27C512-17



DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC}^{*1} = 6V\pm0.25V, V_{PP}^{*2} = 12.5V\pm0.3V)$

Davanatas	· Cumbal			Unit	
Parameter	Symbol	Min	Тур	Max	Oiiit
Input Leakage Current (V _{IN} = 5.25 V/0.45 V)	1_1			10	μΑ
V _{PP} Supply Current During Programming Pulse (CE = V _{IL})	lpp			50	mA
V _{CC} Supply Current	Icc			30	mA
Input Low Level	ViL	-0.1		0.8	V
Input High Level	V _{tH}	2.0		V _{cc} + 0.3	V
Output Low Voltage During Verify (I _{OL} = 2.1 mA)	V _{OL}			0.45	V
Output High Voltage During Verify (I _{OH} = -400 μA)	V _{он}	2.4			V

Note: *1 V_{CC} must be applied either coincidently or before V_{PP} and removed either coincidently or after V_{PP}.

^{*2} V_{PP} must not be greater than 14 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V_{PP} = 12.5 volts. Also, during \overline{CE} = V_{IL}, V_{PP} must not be switched from 5 to 12.5 volts or vice-versa.




PROGRAMMING/ERASING INFORMATION (Cont'd)

AC CHARACTERISTICS


 $(T_A = 25\pm5^{\circ}C, V_{CC} = 6V\pm0.25V, V_{PP} = 12.5V\pm0.3V)$

일일 그 별시겠다니다 누워지네?			Value		
Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t _{AS}	2	1		μs
Chip Enable Setup Time	t _{CES}	2			μs
Output Enable Setup Time	t _{OES}	2		and the second second	μs
Data Setup Time	t _{DS}	2			μs
V _{CC} Setup Time	t _{VS}	2			μs
Address Hold Time	t _{AH}	2			μs
Data Hold Time	t _{DH}	2			μs
Output Enable Hold Time	t _{OEH}	2			μs
V _{PP} Recovery Time	t _{VR}	2			μs
Chip Enable to Data Valid	t _{DV}			.1	μs
Output Disable to Output Float Delay	t _{DF}	0		130	ns
V _{PP} Program Pulse Rise Time	t _{PRT}	50			ns
Programming Pulse Width	t _{PW}	0.95	1	1.05	ms
Additional Programming Pulse Width	t _{APW}	2.85		78.75	ms




PACKAGE DIMENSIONS





PACKAGE DIMENSIONS

Standard 32-pad Ceramic LCC (Suffix: -TV)



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS UV ERASABLE 524288-BIT READ ONLY MEMORY

MBM 27C512-20 MBM 27C512-25 MBM 27C512-30

> September 1986 Edition 2.0

CMOS 524288 BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

The Fujitsu MBM 27C512 is a high speed 524,288 bit static CMOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for application where rapid turn-around and/or bit pattern experimentation, and low-power consumption are important.

A 28-pin dual-in line package with a transparent lid and 32-Pad Leadless Chip Carrier (LCC) are used to package the MBM 27C512. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM 27C512 is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells. It is organized as 65,536 words by 8 bits for use in microprocessor applications. Single + 5V operation greatly facilitates its use in systems.

- CMOS power consumption Standby: 550μW/ max. Active : 40mW/MHz
- 65,536 words x 8 bits organization, fully decoded
- Single location programming
- Programmable utilizing the Quick ProTM Algorithm
- No clocks required (fully static operation)
- TTL compatible inputs/outputs

• Fast access time:

200ns max. (MBM 27C512-20) 250ns max. (MBM 27C512-25) 300ns max. (MBM 27C512-30)

- Three-state output with OR-tie capability
- Output Enable (OE) pin for simplified memory expansion
- Single +5V supply, ±10% tolerance
- Standard 28-pin Ceramic DIP: (Suffix: -Z)
- Standard 32-pad Ceramic LCC: (Suffix: -TV)


ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Temperature under Bias	TBIAS	-25 to +85	°C
Storage Temperature	T _{STG}	-65 to +125	°C
All Inputs/Outputs Voltage with Respect to GND	V _{IN} , V _{OUT}	-0.6 to V _{CC} +0.6	V
Voltage on A ₉ with Respect to GND	V _{A9}	-0.6 to 13.5	V
V _{PP} Voltage with Respect to GND	V _{PP}	-0.6 to +14	٧
Supply Voltage with Respect to GND	V _{CC}	-0.6 to +7	v


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CERAMIC PACKAGE
DIP-28C-C01

CERAMIC PACKAGE
LCC-32C-F01



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0 V, except $\overline{\text{OE}}/\text{V}_{PP}$)	C _{IN1}		4	6	pF
OE/V _{PP} Input Capacitance (V _{IN} = 0 V)	C _{IN 2}			20	pF
Output Capacitance (V _{OUT} = 0 V)	Соит	7	8	12	pF

FUNCTIONS AND PIN CONNECTIONS

Function (Pin No.) Mode	Address Input (1~10, 21, 23~27)	Data I/O (11~13, 15~19)	CE (20)	OE/V _{PP} (22)	V _{CC} (28)	GND (14)
Read	A _{IN}	D _{OUT}	VIL	VIL	5V	GND
Output Disable	A _{IN}	High-Z	VIL	V _{IH}	5V	GND
Standby	Don't Care	High-Z	V _{IH}	Don't Care	5V -	GND
Program	A _{IN}	D _{IN}	V _{IL}	12.5V	6V	GND
Program Verify	A _{IN}	D _{OUT}	V _{IL}	VIL	6V	GND
Program Inhibit	Don't Care	High-Z	V _{IH}	12.5V	6V	GND

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	O. mahad		Unit			
	Symbol	Min	Тур	Max	Unit	
V _{CC} Supply Voltage	V _{cc}	4.5	5.0	5.5	V	
Input High Voltage	V _{IH}	2.0		V _{CC} +0.3	V	
Input Low Voltage	V _{IL}	-0.1	:	0.8	V	
Operating Temperature	T _A	0		70	°c	

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Domination	0			I India	
Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V _{IN} = 5.5 V)	HLI			10	μΑ
Output Leakage Current (V _{OUT} = 5.5 V)	ll _{LO} l			10	μΑ
V _{CC} Standby Current (CE = V _{IH})	I _{SB1}			1	mA
V_{CC} Standby Current ($\overline{CE} = V_{CC} \pm 0.3 \text{ V, I}_{OUT} = 0 \text{ mA}$)	I _{SB2}	36 T	1	100	μΑ
V _{CC} Active Current (CE = V _{IL} , I _{OUT} = 0 mA)	I _{CC1}		4	30	mA
V _{CC} Operation Current (f = 4 MHz, I _{OUT} = 0 mA)	I _{CC2}		10	30	mA
Output Low Voltage (I _{OL} = 2.1 mA)	V _{OL}			0.45	V
Output High Voltage (I _{OH} = -400 μA)	V _{OH1}	2.4			V
Output High Voltage (I _{OH} = -100 μA)	V _{OH2}	V _{CC} -0.7			V

Fig. 2 - AC TEST CONDITIONS (INCLUDING PROGRAMMING)

Input Pulse Levels:

0.45V to 2.4V

Input Rise and Fall Times:


≤ 20ns

Timing Measurement Reference Levels:

0.8V and 2.0V for inputs 0.8V and 2.0V for outputs

Output Load:

1 TTL gate and $C_L = 100pF$



AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)


Parameter	6	MBM 27C512-20			MBM 27C512-25			MBM 27C512-30			
Farameter.	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	12-30 Max 300 300 120	Unit
Address Access Time*1	t _{ACC}			200			250			300	ns
CE to Output Delay	t _{CE}			200			250			300	ns
OE to Output Delay*1	t _{OE}			70			100			120	ns
Address to Output Hold	t _{он}	0			0			0			ns
Output Enable High to Output Float*2	t _{DF}	0		60	0		60	0		105	ns

Notes:

*1 \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .

*2 t_{DF} is specified from OE or CE, whichever occurs first.

Output Float is defined as the point where data is no longer driven.



PROGRAMMING/ERASING INFORMATION

PROGRAMMING
Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM 27C512 has all 524,288 bits in the "1", or high state. "0's" are loaded into the MBM 27C512 through the procedure of programming.

The MBM 27C512 is programmed with a fast programming algorithm designed by Fujitsu called Quick ProTM. The programming mode is entered when +12.5V and +6V are applied to V_{PP} and V_{CC} respectively, and CE is V_{IH}. A 0.1μF capacitor between V_{PP} and GND is needed to prevent excessive voltage transients which could damage the device. The address to be programmed is applied to the proper address pins.

The 8 bit data pattern to be written is placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address

PROGRAMMING

Dulse is applied to CE and after that one additional pulse which is 3 times as wide as previous pulse is applied to CE to accomplish the programming.

Procedure of Quick ProTM (Refer to the address (=G) at the address pins.

2) Set V_{CC} = 6V, V_{PP} = 12.5V and CE is V IH. A 0.1μF capacitor between V_{PP} and GND is needed to prevent excessive voltage transients which could damage the device. The address to be programmed is applied to the proper address pins.

The 8 bit data pattern to be written is placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address

A continuous TTL low level should not apply to CE input pin during the programmed data is retiried, go to the next step regardles of X value. If X = 25 and oro
Discovery TM (Refer to the address (=G) at the address pins.

A polly OR ProTM (Refer to the address (=G) at the address sit the end address (=N). If the programmed address is the end address, if the next step. If not, increment the address (E G + G +1) and then go to the step 3) for the next address.

10) Set V_{CC} = V_{PP} = 5V.

11) Verify the all programmed data is not the set programmed data is not the set programmed end address is the end address. ard TTL levels. When both the address and data are stable, a 1 ms programming

- - of X value. If X = 25 and programmed data is not verified, the

gramming pulse width does not exceed 78,75 ms at each address.

ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the MBM 27C512 to an ultraviolet light source. A dosage of 15 Wseconds/cm² is required to completely erase an MBM 27C512. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of $12000\mu \text{W/cm}^2$ for 15 to 21 minutes. The MBM 27C512 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM 27C512 and similar devices, will erase with light sources having wavelengths shorter than 4000Å. Although erasure time will be much longer than with UV source at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MBM 27C512, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

ELECTRONIC SIGNATURE

The MBM 27C512 has electronic signature mode which is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm.

The electronic signature is activated when +12V is applied to address line Aq (pin 24) of the MBM 27C512. Two identifier bytes are readed out from the

outputs by toggling address line Ao (pin 10) from V_{IL} to V_{IH} . The address lines from A₁ to A₁₃ must be hold at VIL to keep the electronic signature mode. See the table below.


Ao	01	02	О3	04	O ₅	06	07	08	Definition
VIL	0	0	1	0,	0	0	0	0	Manufacture
V _{IH}	1	1	0	0-	0	1	. 1	1	Device

Note: $A_9 = 12V \pm 0.5V$

 A_1 thru $A_8 = A_{10}$ thru $A_{13} = \overline{CE} = \overline{OE} = V_{1L}$.

A14 = A15 = Either VII or VIH

PROGRAMMING/ERASING INFORMATION (Cont'd)



DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC}^{*1} = 5V\pm5\%, V_{PP}^{*2} = 12.5V\pm0.3V)$

D	Combal			Unit	
Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IN} = 5.25 V/0.45 V)	[1]			10	μΑ
V _{PP} Supply Current During Programming Pulse (CE = V _{IL})	lpp			50	mA
V _{CC} Supply Current	Icc			30	mA
Input Low Level	V _{IL}	-0.1		0.8	V
Input High Level	V _{IH}	2.0		V _{cc} + 0.3	V
Output Low Voltage During Verify (I _{OL} = 2.1 mA)	V _{OL}			0.45	V
Output High Voltage During Verify (I _{OH} = -400 μA)	V _{он}	2.4			٧

Note: *1 V_{CC} must be applied either coincidently or before V_{PP} and removed either coincidently or after V_{PP} .


^{*2} V_{PP} must not be greater than 14 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V_{PP} = 12.5 volts. Also, during $\overline{CE} = V_{IL}$, V_{PP} must not be switched from 5 to 12.5 volts or vice-versa.

PROGRAMMING/ERASING INFORMATION (Cont'd)

AC CHARACTERISTICS


 $(T_A = 25\pm5^{\circ}C, V_{CC} = 6V\pm25V, V_{PP} = 12.5V\pm0.3V)$

경기 :				11-14	
Parameter	Symbol	Min Typ		Max	Unit
Address Setup Time	t _{AS}	2			μs
Chip Enable Setup Time	t _{CES}	2			μs
Output Enable Setup Time	t _{OES}	2			μς
Data Setup Time	t _{DS}	2			μς
V _{CC} Setup Time	t _{VS}	2			μs
Address Hold Time	t _{AH}	2			μs
Data Hold Time	t _{DH}	2			μs
Output Enable Hold Time	t _{OEH}	2			μs
V _{PP} Recovery Time	t _{VR}	2			μς
Chip Enable to Data Valid	t _{DV}			1	μs
Output Disable to Output Float Delay	t _{DF}	0		130	ns
V _{PP} Program Pulse Rise Time	t _{PRT}	50			ns
Programming Pulse Width	t _{PW}	0.95	1	1.05	ms
Additional Programming Pulse Width	t _{APW}	2.85	3	78.75	ms



PACKAGE DIMENSIONS

Standard 28-pin Ceramic DIP (Suffix: -Z)




MBM 27C512-20 MBM 27C512-25 MBM 27C512-30



PACKAGE DIMENSIONS





Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.



CMOS 1,048,576 BIT UV ERASABLE READ ONLY MEMORY (EPROM)

MBM27C1000-15 MBM27C1000-20 MBM27C1000-25

> April 1988 Edition 2.0

CMOS 1,048,576 BIT UV ERASABLE READ ONLY MEMORY (EPROM)

The Fujitsu MBM27C1000 EPROM is a high speed read-only static memory that is UV-erasable and reprogrammable. The device contains 1,048,576 programmable or reprogrammable bits organized in a 131,072-byte/8-bit format. The MBM27C1000 is housed in a 32-pin DIP and 36-pad LCC with a transparent lid; when the lid is properly exposed to an ultraviolet light source, a previously programmed bit pattern is erased in approximately 15-to-21 minutes. A new bit pattern can then be written into memory.

The MBM27C1000 EPROM is fabricated using CMOS double poly-silicon gate technology with stacked single-transistor gate cells. The MBM27C1000 is an excellent choice for system development work and in other applications where program changes are frequently necessary. Once programmed, the device requires only a single +5V power supply; the current requirements are exceptionally low in both the active and standby modes of operation.

- 131,072-byte/8-bit organization with on-chip decoding
- Single-byte or four-byte programming capability with Quick Pro[™] algorithm
- · Static operation (no clocks required)
- Interchangeable with 1M mask ROM
- Fast access time:

MBM27C1000-15 = 150 ns (max) MBM27C1000-20 = 200 ns (max) MBM27C1000-25 = 250 nx (max)

- Easy and simple memory expansion via @pin
- Three-state output for wired-OR capability
- TTL-compatible inputs/outputs
- Single =5V (±10%) power supply with low current drain:
 Active operation = 30 mA (max) for 200ns/250ns
 40mA (max) for 150ns


Standby operation = 0.1 mA (max)


- Programming voltage: +12.5V
- 32-pin CERDIP

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Supply Voltage with respect to ground	Vcc	-0.6 to + 7.0	٧
Programming Voltage with respect to ground	V _{PP}	-0.6 to + 14.0	٧
Input/Output Voltage (except for Ag with respect to ground)	V _{IN 1}	-0.6 to V _{CC} + 0.3	٧
Programming Voltage with respect to ground	V _{IN 2}	-0.6 to + 13.5	٧
Temperature under Blas	TBIAS	-25 to + 85	۰c
Storage Temperature Range	T _{STG}	-65 to + 125	۰c


NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Quick Pro TM is a trademark of FUJITSU LIMITED



CAPACITANCE (T_A= 25 °C, f = 1MHz)

			Values			
Parameter	Symbol	Min	Тур	Max	Unit	
Input Capacitance (V _{IN} = 0V)	CIN			12	pF	
Output Capacitance (V _{OUT} = 0V)	C _{OUT}			12	pF	

PIN DESCRIPTION

Symbol	Pin No. *	Function	-
V _{PP}	1	+12.5V programming voltage.	
ŌĒ	2	Output enable. When $\overline{\text{OE}}$ and $\overline{\text{CE}}$ are active low and the $\overline{\text{PGM}}$ strobe is active High; all output lines (D ₀ -D ₇) are enabled.	
A ₀ - A ₁₆	3-12, 23-29	Address lines.	
0 - 0	13-15, 17-21	Three-state output data lines.	
GND	16	Circuit ground	
CE	22	When active Low, the device is enabled for data read.	
NC	30	No connection.	
PGM	31	When active Low, programming data from the input buffer is written into a specified address of memory.	en e
V _{cc}	32	+5V power supply	

^{*}This numbers are applied to DIP package.

FUNCTIONS AND PIN CONNECTIONS

OPERATING MODE	A ₀ - A ₈	Ag	A ₁₀ - A ₁₆	Data	CE	ŌĒ	PGM	V _{cc}	V _{PP}	GND
Standby	х	х	×	Hi-Z	V _{IH}	×	X	5V	5V	0∨
Read	A _{IN}	A _{IN}	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	V _{IH}	5V	5∨	0∨
Output Disable	A _{IN}	A _{IN}	A _{IN}	Hi-Z	VIL	V _{IH}	X V _{IL}	5V	5∨	0∨
Electronic Signature	Note 1	12V	×	CODE	V _{IL}	V _{IL}	V _{IH}	5V	5∨	0∨
Single Byte Program	A _{IN}	A _{IN}	A _{IN}	D _{IN}	V _{IL}	VIH	· V _{IL}	6V	12.5V	0∨
Single Byte Verify	A _{IN}	A _{IN}	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	V _H	6∨	12.5V	0∨
Single Byte Program Inhibit	A _{IN}	AiN	AiN	HI-Z	VIL	VIH	V _{IH}	6V	12.5V	0∨
Four Byte Data Input	Note 2	A _{IN}	AiN	D _{IN}	VIH	V _{IH}	V _{IH}	6V	12.5V	0∨
Four Byte Program	, x	A _{IN}	AIN	HI-Z	V _{IH}	V _{IL}	V _{IL}	6∨	12.5V	0∨
Four Byte Verify	Note 2	A _{IN}	AiN	D _{OUT}	VIL	V _{IL}	V _{IH}	6V	12.5V	0∨
Four Byte Program Inhibit	A _{IN}	A _{IN}	- A _{IN}	HI-Z	V _{IH}	V _{IL}	V _{IH}	6V	12.5V	0∨

Legend:

X = Don't care

Notes: 1. A $_0$ is toggling address. A $_1$ is V $_{\rm IL}$. 2. A $_0$ and A $_1$ can be either V $_{\rm IL}$ or V $_{\rm IH}$



RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit		
Supply Voltage	v _{cc}	4.5	5.0	5.5	V		
Supply Voltage	V _{PP}	V _{CC} -0.6	V _{cc}	V _{CC} +0.6	V		
Input High Level	V _{IH}	2.0		V _{CC} +0.3	٧		
Input Low Level	V _{IL}	-0.1		0.8	V		
Supply Voltage	GND	en a filosopologicas. Altrest o ortograficación	0		V		
Operating Temperature	T.A	0	, what	70	°C		

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

		. 경기 : 이 10 전체 : 1 이 11 년에 모르기 14 전 및 11 1					
Parameter	Symbol Conditions		Min	Тур	Max	Unit	
Input Leakage Current	- I _U	V _{IN} = V _{CC} = 5.5V			10	μА	
Output Leakage Current	I _{LO}	V _{IN} = V _{CC} = 5.5V			10	μА	
V _{CC} Standby Current	I _{SB 1}	CE=V _{IH}		La N. A	14.19.19.19	mA	
V _{CC} Standby Current	I _{SB 2}	CE=V _{CC} ±0.3V		1	100	μА	
V _{CC} Active Current	I _{cc 1}	CE=V _{IL} , I _{OUT} =0mA			30	mΑ	
V _{CC} Operation Current 150ns 200ns/250ns	1 _{CC2}	$\overline{\text{CE}}=\text{V}_{\text{IL}}$: f =min, I $_{\text{OUT}}$ =0mA			40 30	mA	
V _{PP} Supply Current	I _{PP}	V _{PP} = V _{CC} ±0.6V		1	100	μА	
Output Low Level	V _{OL}	I _{OL} =2.1mA			0.45	V	
Output High Level	V _{0H} 1	I _{OH} = -400 μ A	2.4		Similar Baran Sulpu jan	٧	
Output High Level	V _{OH2}	I _{OH} = -100 μ A	V _{CC} -0.7			٧	

Fig. 2 — AC TEST CONDITIONS (INCLUDING PROGRAMMING)

Input pulse levels:

0.45V to 2.4V (0.3V to 2.8V programming)

Input Rise/Fall Times:

≤20ns

Input Reference Levels:


0.8V to 2.0V (0.6V to 2.4V programming)

Output Reference Levels:

0.8V to 2.0V

Output Load:

1 TTL gate and C_L =100pF




AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	MBM27C1000-15 Values		MBM270	C1000-20 alues	MBM270 Val	Unit	
		Min	Max	Min	Max	Min	Max	
Address Access Time	tACC		150		200		250	ns
CE to Output Delay Time	t _{CE}		150		200		250	ns
OE to Output Delay Time	t _{OE}		70		70		100	ns
PGM to Output Delay Time	t _{PGM}		70		70	A.	100	ns
CE or OE to Output Float Delay (Note)	t _{DF}		60		60		60	ns
Address to Output Hold Time	t _{OH}	0		0		0		ns

NOTE: Output Float is defined as the point where data is no longer driven.



PROGRAMMING / ERASING INFORMATION

PROGRAMMING

Single-Byte Programming. When +12.5V(\pm 0.3) volts is applied to V_{PP} , +6(\pm 0.25) volts is applied to V_{CC} , \overline{CE} and $\overline{PGM}=V_{IH}$, and $\overline{OE}=V_{IH}$, the programming mode is initiated. Next, the proper address is input and the data pattern is applied to the input buffer (Figure 1). When both address and data are stable, a 0.5-millisecond negative pulse is applied to the \overline{PGM} pin. Upon verification of written data an over pulse (three times the initial pulse width times the number of pulses used to accomplish a write) should be applied to complete the programming of one byte. Refer to the PROGRAMMING FLOWCHART that follows for step-by-step programming procedures.

Four-Byte Programming. When compared to single-byte programming, the four-byte programming method reduces the programming time by about 75% one quarter. Voltages applied to VPP and VCC are the same as those for single-byte programming; however, some logic levels differ--refer to "Four Byte Programming" in the Truth Table. In conjunction with the OE pin, address pins A0 and A1 are used to latch four bytes of data. When both address and data are stable, a 0.5 millisecond negative pulse is applied to the PGM pin. Upon verification of written data an over pulse (three times the initial pulse width times the number of pulses used to accomplish a write,) should be applied to complete the programming of four bytes. Refer to the PROGRAMMING FLOWCHART for step-by-step programming procedures.

Caution

The width of one programming pulse must not exceed 40-millisecond; thus, a continuous TTL low-level voltage should not be applied to the $\overline{\text{PGM}}$ pin. Also, a 0.1-microfarad capacitor must be connected between V_{PP} and ground to

prevent excessive voltage transients. Neglecting either of these precautions may cause device failure.

Electronic Signature/Programming Algorithm. When the MBM27C1000 is shipped from the factory, all memory cells (1,048,576 bits) are set to the High state (logic 1). During the programming procedure, affected bit cells are set to the Low (logic 0) state.


The MBM27C1000 is programmed with a fast programming algorithm designed by Fujitsu called Quick Pro™. Manufacturer and device codes are electronically stored in each device; these codes can be read at the output port (D0-D7) for the purpose of matching the device with the Quick Pro™ algorithm. The Electronic Signature Code List is shown preceding the ELECTRICAL CHARACTERISTICS.


ERASING

In order to clear all memory cells of programmed contents, the MBM27C1000 must be exposed to an ultraviolet light source. To completely erase the memory (restore all cells to a logic 1 state), a dosage of 15Wsec/cm2 is required. The required exposure can be obtained by using a UV-lamp with a wavelength of 2537 Angstroms and with an intensity of 12mW/cm². Remove all filters from the lamp and clean the transparent lid of the MBM27C1000 with a non-abrasive cleaner. Hold the MBM27C1000 approximately one inch from the light source for 15-to-21 minutes. (Note. MBM27C1000 and other similar devices can be erased by light sources with longer wavelengths; however, the erasing time is much greater. Nonetheless, exposure to fluorescents or sunlight will severely degrade and eventually erase the memory. When used in a lighted environment, it is recommended that the transparent window be covered with an opaque label.)

ELECTRONIC SIGNATURE CODE LIST

Definition	AO	A1 TO A6	A9	A7,A8, A10 to A16	D0	D1	D2	D3	D4	D5	D6	D7	HEX
Manufacture	VIL	VIL	12(±0.5)V	Don't Care	0	0	1	0	0	0	0	0	#04
Device	VIH	VIL	12(±0.5)V	Don't Care	1	0	1	0	0	1	1	1	#E5







PROGRAMMING / ERASING INFORMATION (Cont'd)

DC CHARACTERISTICS

 $(T_A = 25 \text{ °C} \pm 5 \text{ °C}, V_{CC}^{-1} = 6V \pm 0.25V, V_{PP}^{-2} = 12.5V \pm 0.3V)$

				Values	er e	1 1 1 1 1 N 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Leakage Current	lu ·	VIN = 6.25V/0V	and the second		10	μΑ
Input High Level	V _{IH}		2.4		V _{CC} +0.3	٧
Input Low Level	V _{IL}		-0.1	1	0.6	٧
V CC Supply Current	I cc				30	mA
V PP Supply Current	lpp 2	CE=PGM=V IL; OE=V IH			30	mA
V _{PP} Supply Current	l _{PP} 3	CE=V _{IH} ; OE=PGM=V _{IL}			100	mA
V PP Supply Current	I _{PP4}	PGM=V _{IH}			5	mA
Output Low Level	V _{OL}	IOL=2.1mA			0.45	٧
Output High Level	V _{OH}	IOH=-400 μA	2.4			٧

NOTE *1 V_{CC} must be applied either coincidentally or before V_{PP} and removed either coincidentally or after V_{PP}

*2 V_{PP} must not be greater than 13.5 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V_{PP} = 12.5 volts. Also, during $\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$, V_{PP} must not be switched from V_{CC} to V_{PP} volts or vice versa.

AC CHARACTERISTICS (Single Byte Programming)

이는 그렇게 하나라면 그 하는 그는 말을 먹는데?	Park Section 1		Values			
The charge of the parameter of the property of the control of the	Symbol	Min	Тур	Max	Unit	
V _{PP} Setup Time	t _{VPS}	2			μS	
Address Setup Time	t _{AS}	2			μS	
Data Setup Time	t _{DS}	2			μS	
CE Setup Time	t _{CES}	2			μS	
OE Setup time	t oes	2			μS	
Address Hold Time	t _{AH}	2			μS	
Data Hold Time	t _{DH}	2			μS	
OE to Output Valid	t _{OEV}			500	ns	
OE to Output Float	t _{DFV}	A to the second second		150	ns	
Programming Pulse Width	t _{PW}	0.475	0.50	0.525	ms	
Over Programming Pulse Number	N	1		25	times	
Over Programming Pulse Width (Note)	t opw	1.4	1.5	39.4	ms	

NOTE: t_{OPW} = 1.5 x Nms ± 5%


AC CHARACTERISTICS (Four Byte Programming)

			Values			
Parameter	Symbol	Min	Тур	500 0 0.525 150	Unit	
V _{PP} Setup Time	t _{VPS}	2			μs	
Address Setup Time	t As	2			μS	
Data Setup Time	t _{DS}	2			μS	
Address Hold Time	t _{AH}	2			μS	
Data Hold Time	t _{DH}	2			μS	
OE High Hold Time	t _{OEH}	2			μs	
Hold Time Before Programming	t _{HBP}	2			μS	
Hold Time After Program	t _{HAP}	2			μS	
Address Access Time at Verify	t _{ACV}			500	ns	
Programming Pulse Width	t _{PW}	0.475	0.50	0.525	ms	
CE to Output Float at Verify	t _{DEV}			150	ns	
Hold Time After Verify	t _{HAV}	0			με	
Over Programming Pulse Number	N	1		25	times	
Over Programming Pulse Width (Note)	t _{OPW}	1.4	1.5	39.4	ms	

NOTE: $t_{OPW} = 1.5 \times Nms \pm 5\%$




PROGRAMMING / ERASING INFORMATION (Cont'd)




Quick Pro™ is a trademark of FUJITSU LIMITED

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS



The information contained in this document does not convey any license under the copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 1,048,576 BIT UV ERASABLE READ ONLY MEMORY (EPROM)

MBM27C1001-15 MBM27C1001-20 MBM27C1001-25

> April 1988 Edition 2.0

CMOS 1,048,576 BIT UV ERASABLE READ ONLY MEMORY (EPROM)

The Fujitsu MBM27C1001 EPROM is a high speed read-only static memory that is UV-erasable and reprogrammable. The device contains 1,048,576 programmable or reprogrammable bits organized in a 131,072-byte/8-bit format. The MBM27C1001 is housed in a 32-pin DIP and 36-pad LCC with a transparent lid; when the lid is properly exposed to an ultraviolet light source, a previously programmed bit pattern is erased in approximately 15-to-21 minutes. A new bit pattern can then be written into memory.

The MBM27C1001 EPROM is fabricated using CMOS double poly-silicon gate technology with stacked single-transistor gate cells. The MBM27C1001 is an excellent choice for system development work and in other applications where program changes are frequently necessary. Once programmed, the device requires only a single +5V power supply; the current requirements are exceptionally low in both the active and standby modes of operation.

- 131,072-byte/8-bit organization with on-chip decoding
- Single-byte or four-byte programming capability with Quick Pro[™] algorithm
- · Static operation (no clocks required)
- Upward compatible with 256K/512K EPROMS
- Fast access time:
 MBM27C1001-15 = 150 ns (max)
 MBM27C1001-20 = 200 ns (max)
 MBM27C1001-25 = 250 nx (max)
- Easy and simple memory expansion via @pin
- Three-state output for wired-OR capability
- TTL-compatible inputs/outputs
- Single =5V (+10%) power supply with low current drain:

Active operation = 30 mA (max) for 200ns/250ns 40 mA (max) for 150ns

Standby operation = 0.1 mA (max)

- Programming voltage: +12.5V
- JEDEC-approved pin assignments
- 32-pin CERDIP


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Supply Voltage with respect to ground	Vcc	-0.6 to + 7.0	٧
Programming Voltage with respect to ground	V _{PP}	-0.6 to + 14.0	٧
Input/Output Voltage (except for A _g with respect to ground)	V _{IN 1}	-0.6 to V _{CC} + 0.3	
Programming Voltage with respect to ground	V _{IN 2}	-0.6 to + 13.5	V
Temperature under Bias	TBIAS	-25 to + 85	°C
Storage Temperature Range	T STG	-65 to + 125	°C

E: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


CERAMIC PACKAGE
DIP-32C-C01

LCC-36C-F01 See Page 11



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high imped-

Quick Pro TM is a trademark of FUJITSU LIMITED



CAPACITANCE (TA= 25 °C, f = 1MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}			12	pF
Output Capacitance (V _{OUT} = 0V)	C _{OUT}	Marin Jan	* 1.1	12	pF

PIN DESCRIPTION

Symbol	Pin No. *	Function
V _{PP}	1	+12.5V programming voltage.
A ₀ - A ₁₆	2-12, 23 25-29	Address lines.
O ₀ - O ₇	13-15, 17-21	Three-state output data lines.
GND	16	Circuit ground.
CE	22	When active Low, the device is enabled for data read.
ŌĒ	24	Output enable. When \overline{OE} and \overline{CE} are active low and the \overline{PGM} strobe is active High; all output lines (D ₀ - D ₇) are enabled.
NC	30	No connection.
PGM	31	When active Low, programming data from the input buffer is written into a specified address of memory.
v _{cc}	32	+5V power supply

^{*} This numbers are applied to DIP package.

FUNCTIONS AND PIN CONNECTIONS

OPERATING MODE	A0 - A8	Ag	A ₁₀ - A ₁₆	Data	CE	ŌĒ	PGM	V _{cc}	V _{PP}	GND
Standby	X	х	×	Hi – Z	V _{IH}	×	х	5∨	5V	0∨
Read	A _{IN}	A _{IN}	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	V _{IH}	5V	5∨	0∨
Output Disable	AiN	A _{IN}	Ain	Hi-Z	V _{IL}	V _{IH}	X V _{IL}	5V	5∨	0∨
Electronic Signature	Note 1	12V	×	CODE	V _{IL}	V _{IL}	V _{IH}	5∨	5∨	0∨
Single Byte Program	A _{IN}	A _{IN}	A _{IN}	DIN	·V _{IL}	V _{IH}	V _{IL}	6∨	12.5V	0∨
Single Byte Verify	A _{IN}	A _{IN}	AiN	D _{OUT}	V _{IL}	٧L	V _{IH}	6∨	12.5V	0٧
Single Byte Program Inhibit	A _{IN}	AiN	A _{IN}	HI-Z	V _{IL}	V _{IH}	V _{IH}	6∨	12.5V	0∨
Four Byte Data Input	Note 2	A _{IN}	A _{IN}	D _{IN}	Vн	V _{IH}	V _{IH}	6∨	12.5V	0∨
Four Byte Program	×	A _{IN}	A _{IN}	HI-Z	V _{IH}	V _L	V _{IL}	6∨	12.5V	0∨
Four Byte Verify	Note 2	A _{IN}	A _{IN}	D _{OUT}	V _{IL}	VIL	VIH	6V	12.5V	0∨
Four Byte Program Inhibit	A _{IN}	A _{IN}	A _{IN}	Hi-Z	V _{IL}	VIH	V _{IH}	6∨	12.5V	0∨

Legend:

X = Don't care

Notes:

Ao is toggling address. At is VIL.
 Ao and At can be either VIL or VIH

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	v _{cc}	4.5	5.0	5.5	V
Supply Voltage	V _{PP}	V _{CC} -0.6	V _{cc}	V _{CC} +0.6	٧
Input High Level	V _{IH}	2.0	was start of the	V _{CC} +0.3	V
Input Low Level	V _{IL}	-0.1		0.8	V , ,
Supply Voltage	GND		0		V
Operating Temperature	TA	0		70	°C

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

RECOMMENDED OPERATING CONDITIONS

				Values		1000	
Parameter	Symbol Conditions		Min	Тур	Max	Unit	
Input Leakage Current I LI V _{IN}		V _{IN} = V _{CC} = 5.5V			10	μА	
Output Leakage Current	I _{LO}	V _{IN} = V _{CC} = 5.5V			10	μΑ	
V _{CC} Standby Current	I _{SB 1}	CE=V _{IH}			1	m A	
V _{CC} Standby Current	I _{SB 2}	CE=V _{CC} ±0.3V		1	100	μА	
V _{CC} Active Current	1001	CE=V _{IL} , I _{OUT} =0mA			30	mA	
V _{CC} Operation Current 150ns 200ns/250ns	I _{CC2}	CE=V _{IL} : f=min, I _{OUT} =0mA			40 30	mA	
V _{PP} Supply Current	I _{PP}	V _{PP} = V _{CC} ±0.6V	s de	Sar 4	100	μА	
Output Low Level	V _{OL}	I _{OL} =2.1mA		E 1 4 6 7 6	0.45	V	
Output High Level	V _{он 1}	I _{OH} = -400 μ A	2.4			V	
Output High Level V		I _{OH} = -100 μ A	V _{CC} -0.7			V	



input pulse levels:

0.45V to 2.4V (0.3V to 2.8V programming)

Input Rise/Fall Times:

≤20ns

0.8V to 2.0V (0.6V to 2.4V programming)

Input Reference Levels: Output Reference Levels:

0.8V to 2.0V


Output Load:

1 TTL gate and C_L =100pF

(Recommended	operating	conditions	uniess	otherwise	noted)

Parameter	Symbol	MBM27C1001-15 Values		MBM270 Va	1001-20 lues	MBM270 Val	Unit	
		Min	Max	Min	Max	Min	Max	
Address Access Time	t ACC		150		200		250	ns
CE to Output Delay Time	t _{CE}		150		200		250	ns
OE to Output Delay Time	t oe		70	0	70	0	100	ns
PGM to Output Delay Time	t _{PGM}		70	0	70	0	100	ns
CE or OE to Output Float Delay (Note)	t _{DF}		60		60		60	ns
Address to Output Hold Time	t _{OH}	0		0		0		ns

NOTE: Output Float is defined as the point where data is no longer driven.



PROGRAMMING / ERASING INFORMATION

PROGRAMMING

Single-Byte Programming. When +12.5V(\pm 0.3) volts is applied to V_{PP}, +6(\pm 0.25) volts is applied to V_{CC}, \overline{CE} and $\overline{PGM}=V_{IH}$, and $\overline{OE}=V_{IH}$, the programming mode is initiated. Next, the proper address is input and the data pattern is applied to the input buffer (Figure 1). When both address and data are stable, a 0.5-millisecond negative pulse is applied to the \overline{PGM} pin. Upon verification of written data an over pulse (three times the initial pulse width times the number of pulses used to accomplish a write) should be applied to complete the programming of one byte. Refer to the PROGRAMMING FLOWCHART that follows for step-by-step programming procedures.

Four-Byte Programming. When compared to single-byte programming, the four-byte programming method reduces the programming time by about 75% one quarter. Voltages applied to VPP and VCC are the same as those for single-byte programming; however, some logic levels differ--refer to "Four Byte Programming" in the Truth Table. In conjunction with the $\overline{\text{OE}}$ pin, address pins A0 and A1 are used to latch four bytes of data. When both address and data are stable, a 0.5 millisecond negative pulse is applied to the $\overline{\text{PGM}}$ pin. Upon verification of written data an over pulse (three times the initial pulse width times the number of pulses used to accomplish a write,) should be applied to complete the programming of four bytes. Refer to the PROGRAMMING FLOWCHART for step-by-step programming procedures.

Caution

The width of one programming pulse must not exceed 40-millisecond; thus, a continuous TTL low-level voltage should not be applied to the $\overline{\text{PGM}}$ pin. Also, a 0.1-microfarad capacitor must be connected between V_{PP} and ground to

prevent excessive voltage transients. Neglecting either of these precautions may cause device failure.

Electronic Signature/Programming Algorithm. When the MBM27C1001 is shipped from the factory, all memory cells (1,048,576 bits) are set to the High state (logic 1). During the programming procedure, affected bit cells are set to the Low (logic 0) state.


The MBM27C1001 is programmed with a fast programming algorithm designed by Fujitsu called Quick Pro™. Manufacturer and device codes are electronically stored in each device; these codes can be read at the output port (D0-D7) for the purpose of matching the device with the Quick Pro™ algorithm. The Electronic Signature Code List is shown preceding the ELECTRICAL CHARACTERISTICS.


ERASING

In order to clear all memory cells of programmed contents, the MBM27C1001 must be exposed to an ultraviolet light source. To completely erase the memory (restore all cells to a logic 1 state), a dosage of 15Wsec/cm2 is required. The required exposure can be obtained by using a UV-lamp with a wavelength of 2537 Angstroms and with an intensity of 12mW/cm². Remove all filters from the lamp and clean the transparent lid of the MBM 27C1001 with a non-abrasive cleaner. Hold the MBM 27C1001 approximately one inch from the light source for 15-to-21 minutes. (Note. MBM 27C1001 and other similar devices can be erased by light sources with longer wavelengths; however, the erasing time is much greater. Nonetheless, exposure to fluorescents or sunlight will severely degrade and eventually erase the memory. When used in a lighted environment, it is recommended that the transparent window be covered with an opaque label.)

ELECTRONIC SIGNATURE CODE LIST

Definition	AO	A1 TO A6	A9	A7 to A16	D0	D1	D2	D3	D4	D5	D6	D7	HEX
Manufacture	VIL	VIL	12(±0.5)V	Don't Care	0	0	1	0	0	0	0	0	#04
Device	VIH	VIL	12(±0.5)V	Don't Care	0	1	-	0	0	1	1	7	#E6







DC CHARACTERISTICS (Programming Mode)

 $(T_A = 25 \text{ °C} \pm 5 \text{ °C}, V_{CC}^{-1} = 6V \pm 0.25V, V_{PP}^{-2} = 12.5V \pm 0.3V)$

				Values	er er get		
Parameter	Symbol	Conditions	Min Typ		Max	Unit	
Input Leakage Current	l _u	VIN = 6.25V/0V			10	μА	
Input High Level	V _{IH}	And the second of the second o	2.4		V _{CC} +0.3	٧	
Input Low Level	V _{IL}		-0.1		0.6	٧	
V CC Supply Current	1 00			pro-	30	mA	
V PP Supply Current	I _{PP 1}	CE=PGM=V IL; OE=V IH			30	mA	
V PP Supply Current	I _{PP 2}	CE=V _{IH} ; OE=PGM=V _{IL}			100	mA	
V PP Supply Current	I _{PP3}	PGM=V _{IH}			5	mA	
Output Low Level	V _{OL}	IOL=2.1mA			0.45	٧	
Output High Level	V _{OH}	IOH=-400 μA	2.4		*	V	

NOTE *1 V_{CC} must be applied either coincidentally or before V_{PP} and removed either coincidentally or after V_{PP} .

*2 V_{PP} must not be greater than 13.5 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V_{PP} = 12.5 volts. Also, during $\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$, V_{PP} must not be switched from V_{CC} to V_{PP} volts or vice versa.

AC CHARACTERISTICS (Single Byte Programming)

			Values			
Parameter	Symbol	Min	Тур	Max	Unit	
V _{pp} Setup Time	t _{VPS}	2			μS	
Address Setup Time	t _{AS}	2			μS	
Data Setup Time	t _{DS}	2			μS	
CE Setup Time	t _{CES}	2			μS	
OE Setup time	t _{OES}	2			μS	
Address Hold Time	t _{AH}	2			μS	
Data Hold Time	t _{DH}	2			μS	
OE to Output Valid	t _{OEV}			500	ns	
OE to Output Float	t _{DFV}			150	ns	
Programming Pulse Width	t _{PW}	0.475	0.50	0.525	ms	
Over Programming Pulse Number	N	1		25	times	
Over Programming Pulse Width (Note)	t _{OPW}	1.4	1.5	39.4	ms	

NOTE: $t_{OPW} = 1.5 \times Nms \pm 5\%$

MBM27C1001-15 MBM27C1001-20 MBM27C1001-25




AC CHARACTERISTICS (Four Byte Programming)

			Values]
Parameter	Symbol	Min	Тур	Max	Unit
V _{PP} Setup Time	t _{vPS}	2			μS
Address Setup Time	t _{AS}	2			μS
Data Setup Time	t _{DS}	2			μS
Address Hold Time	t _{AH}	2			μs
Data Hold Time	t _{DH}	2			μS
OE High Hold Time	t _{OEH}	2		-	μS
Hold Time Before Programming	t _{HBP}	2			μS
Hold Time After Program	t _{HAP}	2			μS
Address Access Time at Verify	t _{ACV}			500	ns
CE to Output Float at Verify	t _{DFV}			150	ns
Hold Time After Verify	t _{HAV}	0			μS
Programming Puise Width	t _{PW}	0.475	0.50	0.525	ms
Over Programming Pulse Number	N	1		25	times
Over Programming Pulse Width (Note)	t _{opw}	1.4	1.5	39.4	ms


NOTE: $t_{OPW} = 1.5 \times Nms \pm 5\%$

PROGRAMMING / ERASING INFORMATION (Cont'd)




Quick Pro™ is a trademark of FUJITSU LIMITED

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS



The information contained in this document does not convey any license under the copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily given. The information

contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 1,048,576 BIT UV ERASABLE READ ONLY MEMORY (EPROM)

MBM27C1024-15 MBM27C1024-20 MBM27C1024-25

August 1988 Edition 1.0

CMOS 1,048,576 BIT UV ERASABLE READ ONLY MEMORY (EPROM)

The Fujitsu MBM27C1024 is a high speed read-only static memory that is UV-erasable and reprogrammable. The devices contains 1,048,576 programmable or reprogrammable bits organized in a 65,536-word/16-bits format. The MBM27C1024 is housed in both 40-pin DIP and 44-pad LCC package with a transparent lid; when the lid is properly exposed to an ultraviolet light source, a previously programmed bit pattern is erased in approximately 12 to 21 minutes. A new bit pattern can then be written into memory.

The MBM27C1024 is fabricated using CMOS double poly-silicon gate technology with stacked single-transistor gate cells. The MBM27C1024 is an excellent choice for system development work and in other applications where programmed, the device requires only a single +5V power supply; the current requirements are exceptionally low in both the active and standby modes of operation.

- 65,536 words x 16 bit organization, with on chip decoding
- One-word or two-word programming capability with Quick-Pro™ algorithm
- Static operation (no clocks required)
- Easy and simple memory expansion via OE
- High active bus enables PGM
- Three-state output for wired-OR capability
- Fast access time:

150ns max. (MBM27C1024-15) 200ns max (MBM27C1024-20) 250ns max. (MBM27C1024-25)

 Single +5V(±10%) power supply with low current drain: Active operation = 30mA (max) for 200ns/250ns

40mA (max) for 150ns

Standby operation = 0.1mA (max)

- Programming voltage: 12.5V
- JEDEC approved pin assignment
- 40-pin Ceramic(Cerdip) DIP Package: suffix =Z
- 44-pad Frit seal LCC package: Suffix =TV


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value /	Unit
V _{CC} Supply Voltage with respect to GND	Vcc	-0.6 to 7.0	>
V _{PP} Supply Voltage with respect to GND	V _{PP}	-0.6 to 14.0	>
All Input/Output Voltage except for Ag with respect to ground	V _{IN 1}	-0.6 to V _{CC} +0.3	٧
A9 Voltage with respect to GND	V _{IN 2}	-0.6 to + 13.5	>
Temperature under Bias	T BIAS	-25 to + 85	°C
Storage Temperature Range	T _{STG}	-65 to + 125	°C


NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CERAMIC PACKAGE
DIP-40C-C02

CERAMIC PACKAGE
LCC-44C-F01



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (TA= 25 °C, f = 1MHz)

기가 되는 사람들이 되었다. 그런 그 그렇게 되는 것이 되었다. 그렇게 하는 경쟁생활하는 그런 사람들이 가지 않다는 것이 되었다.		The state of the s			
Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	CIN		10	12	pF
Output Capacitance (V _{OUT} = 0V)	C _{OUT}		10	12	pF

PIN DESCRIPTION

Symbol	Pin No. *	Function						
V _{PP}	1	+5V power supply. When +12.5V is applied, the device is enabled for programming operation.						
CE	2	Chip enable. When active Low, the device is enabled for data read and programming operations.						
D ₀ - D ₁₅	19-12, 10-3	Three-state output data line.						
GND	11,30	Circuit ground.						
Œ	20	Output enable. When active Low, all output lines are enabled.						
A ₀ - A ₁₅	21-29, 31-37	Address lines.						
NC -	38	No connection.						
PGM	39	Program.						
v _{cc}	40	+5V power supply						

^{*}This numbers are applied to DIP package.

FUNCTIONAL TRUTH TABLE

MODE	A ₀ -A ₈	Ag	A ₁₀ - A ₁₅	Data	CE	ŌE	PGM	V _{cc}	V _{PP}	GND
Standby	х	X	×	HI-Z	V _{IH}	х	×	5V	5∨	0∨
Read	A _{IN}	A _{IN}	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	V _{IH}	5∨	5V	0∨
Output Disable	A _{IN}	A _{IN}	A _{IN}	HI-Z	V _{IL}	V _H	X V _{II}	5∨	5∨	0∨
One-Word Program	A _{IN}	A _{IN}	A _{IN}	D _{IN}	V _{IL}	V _{IH}	V _{IL}	6∨	12.5V	0∨
One-Word Verify	AIN	AiN	AIN	D _{OUT}	V _{IL}	VIL	VIH	6∨	12.5V	0∨
One-Word Program Inhibit	A _{IN}	AIN	A _{IN}	Hi-Z	· V _{IL}	VIH	VIH	- 6V	12.5V	0∨
Two-Word Data Input	A _{IN} *	A _{IN}	A _{IN}	DIN	VIH	VIH	V _{IH}	6V	12.5V	0∨
Two-Word Program	A _{IN} *	A _{IN}	A _{IN}	Hi-Z	V _{IH}	VIL	V _{IL}	6V	-12.5V-	0٧
Two-Word Verify	A _{IN} *	A _{IN}	A _{IN}	D _{OUT}	VIL	VIL	V _{IH}	6V	12.5V	0∨
Two-Word Program Inhibit	AIN	AIN	A _{IN}	Hi-Z	Vн	VIL	V _{IH}	6V	12.5V	0∨
Electronic Signature	A _{IN} *	12V	×	CODE	V _{IL}	V _{IL}	V _{IH}	5∨	5V	0∨

Legend:

X = Don't care A IN = Address Input D_{IN} = Data input

D OUT = Data output

Notes:

*. A₀ is toggling address.

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	v _{cc}	4.5	5.0	5.5	٧
V _{PP} Supply Voltage	V _{PP}	V _{CC} -0.6	v _{cc}	V _{CC} +0.6	V
Operating Temperature	TA	0		70	°C

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

로마 이 그는 그리다 했다.		<u> </u>		Values		1
Parameter	Conditions	Symbol	Min	Тур	Max	Unit
Input Leakage Current	V _{IN} = V _{CC} = 5.5V	1	-10		10	μА
Output Leakage Current	V _{OUT} = V _{CC} = 5.5V	I _{LO}	-10		10	μА
V _{CC} Standby Current	CE=V _{IH}	I _{SB 1}		K. William	1.	.mA
V _{CC} Standby Current	CE=V _{CC} ±0.3V	I _{SB2}	8134,	1	100	μΑ
V _{CC} Active Current	CE=V _{IL} , I _{OUT} =0mA	I _{cc1}			30	mA,
V _{CC} Operation Current 150 ns 200ns/250ns	CE=V _{IL} : f=Min, I _{OUT} =0mA	1002	eresian iliya d	. 11	40 30	mÄ
V _{PP} Supply Current	V _{PP} = V _{CC} ±0.6V	I _{PP 1}		1,	100	μΑ
Input High Level	The second of th	V _{IH}	2.0		V _{CC} +0.3	٧
Input Low Level		V _{IL}	-0.1		0.8	
Output Low Level	I _{OL} =2.1mA	V _{OL}			0.45	٧
Output High Level	I _{OH} = -400 μ A	V _{OH1}	2.4			٧
Output High Level	I _{OH} = -100 μ A	V _{OH2}	V _{CC} -0.7	and the		٧

AC TEST CONDITIONS

input pulse levels:

0.45V TO 2.4V

Input Rise/Fall Times:

≤20ns

Input Reference Levels:

0.8V TO 2.0V

Output Reference Levels:

0.8V to 2.0V

Output Load:

1 TTL gate and C_L =100pF

 $\int \int c_{\mathsf{L}}$

J


AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol		C1024-15 lues	MBM7C Val		MBM270 Va	Unit	
		Min	Мах	Min	Мах	Min	Max	
Address Access Time	t ACC		150		200		250	ns
CE to Output Delay Time	t _{CE}		150		200		250	ns
OE to Output Delay Time *1	t _{OE}		70		70		100	ns
PGM to Output Delay Time *1	t _{PGM}		70		70		100	ns
CE, OE or PGM to Output Float Delay*2	t _{DF}	0	60	0	60	0	60	ns
Address to Output Hold Time	t _{OH}	0		0		0		ns

OE (PGM) may be delayed up to tACC-tOE(tPGM) after the falling edge of CE without impact on tACC. NOTE: *1:

tDF is specified from $\overline{\text{CE}}$, $\overline{\text{OE}}$ or $\overline{\text{PGM}}$, whichever occurs first tDF is defined as the point where data is no longer driven. *2:



PROGRAMMING / ERASING INFORMATION

PROGRAMMING

One-Word Programming. When +12.5V(± 0.3 V) is applied to VPP, +6V (± 0.25 V) is applied to VCC, \overline{CE} = VIL, \overline{PGM} and \overline{OE} = VIH, the programming mode is initiated. Next, the proper address is input and the data pattern is applied to the input buffer(Figure 1). When both address and data are stable, a 0.5ms negative pulse is applied to the \overline{PGM} . Upon verification of written data read out by \overline{OE} an over pulse (three times the initial pulse width times the number of pulses used to accomplish a write) should be applied to complete the programming of one word. Refer to the PROGRAMMING FLOWCHART that follows for step-by-step programming procedures.

Two-Word Programming. When compared to one-word programming, the two-word programming method reduces the programming time by about 50% one half. Voltages applied to Vpp and Vcc are the same as those for one-word programming; however, some logic levels differ--refer to "Two Word Programming" in the Truth Table. In conjunction with the $\overline{\rm OE}$ pln, address A0 is used to latch two words of data. When both address and data are stable, a 0.5ms negative pulse is applied to the $\overline{\rm PGM}$. Upon verification of written data read out by $\overline{\rm OE}$ an over pulse (three times the initial pulse width times the number of pulses used to accomplish a write) should be applied to complete the programming of two words. Refer to the PROGRAMMING FLOWCHART that follows for step-by-step programming procedures.

Caution

The width of one programming pulse must not exceed 40ms; thus, a continuous TTL low-level voltage should not be applied to the $\overline{\text{PGM}}$ pin. Also, a $0.1\mu\text{F}$ capacitor must be connected between V_{PP} and ground to prevent excessive voltage

transients. Neglecting either of these precautions may cause device failure.

Electronic Signature/Programming Algorithm. When the MBM27C1024 is shipped from the factory, all memory cells (1,048,576 bits) are set to the High state (logic 1). During the programming procedure, affected bit cells are set to the Low state (logic 0).

The MBM27C1024 is programmed with a fast programming algorithm designed by Fujitsu called Quick Pro™. Manufacturer and device codes are electronically stored in each device; these codes can be read at the output port (D0 to D15) for the purpose of matching the device with the Quick Pro™ algorithm. The ELECTRONIC SIGNATURE CODE LIST is shown preceding the ELECTRICAL CHARACTERISTICS.

ERASING

in order to clear all memory cells of programmed contents, the MBM27C1024 must be exposed to an ultraviolet light source. To completely erase the memory (restore all cells to a logic 1 state), a dosage of 15Wsec/cm2 is required. The required exposure can be obtained by using a UV-lamp with a wavelength of 253.7nm with an intensity of 12mW/cm². Remove all filters from the lamp and clean the transparent lid of the MBM27C1024 with a non-abrasive cleaner. Hold the MBM27C1024 approximately one inch from the light source for 15-to-21 minutes. (Note. The MBM27C1024 and other similar devices can be erased by light sources with longer wavelengths: however, the erasing time is much greater. Nonetheless, exposure to fluorescents or sunlight will severely degrade and eventually erase the memory. When used in a lighted environment, it is recommended that the transparent window be covered with an opaque label.)

ELECTRONIC SIGNATURE CODE LIST

Definition	AO	A1 TO A5	A6 to A15	00	01	O2	О3	04	O5	06	07	D8 to D15	HEX
Manufacture	VIL	VIL	Don't Care	0	0	1	0	0	0	0	0	0	#04
Device	VIH	VIL	Don't Care	0	0	1	0	0	1	1	0	0	#64

Note: A9=12V±0.5V

MBM27C1024-15 MBM27C1024-20 MBM27C1024-25



DC CHARACTERISTICS (DURING PROGRAMMING)

 $(T_A = 25 \text{ °C} \pm 5 \text{ °C}, V_{CC}^{*1} = 6V \pm 0.25V, V_{PP}^{*2} = 12.5V \pm 0.3V)$

			Values		
Parameter	Symbol	Min	Тур	Max	Unit
Input High Level	V _{IH}	2.0		V CC+0.3	٧
Input Low Level	V _{IL}	-0.1		0.8	٧
Input Load Current	I _{LI}	-10		10	μA
V _{CC} Supply Current	I cc			30	mA
V PP Supply Current (CE=PGM=V IL; OE=V IH)	I PP 21			50	mA ·
V PP Supply Current (CE=V H; OE=PGM=V IL)	I pp 22			100	mA
V _{PP} Supply Current (PGM=V _{IH})	I _{PP3}			5	mA
Output Low Level (IOL=2.1mA)	V _{OL}			0.45	V -
Output High Level (IOH=-400 μA)	V _{OH}	2.4			, v

NOTE *1 V_{CC} must be applied either coincidentally or before V_{PP} and removed either coincidentally or after V_{PP} .

*2 V_{PP} must not be greater than 13V including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V_{PP} = 12.5 volts. Also, during $\overline{PGM} = V_{IL}$, V_{PP} must not be switched from V_{CC} to V_{PP} volts or vice versa.

AC CHARACTERISTICS (AT ONE WORD PROGRAMMING)

A			Values				
Parameter	Symbol	Min	Тур	Max	Unit		
V _{PP} Setup Time	t _{VPS}	2			μS		
Address Setup Time	t AS	2			μS		
Data Setup Time	t _{DS}	2			μS		
CE Setup Time	t _{CES}	2			μS		
OE Setup time	t _{OES}	2			μS		
Address Hold Time	t _{AH}	0			μS		
Data Hold Time	t _{DH}	2			μS		
OE to Output Valid	t _{OEV}			500	ns		
OE to Output Float	t _{DFV}			150	ns		
Programming Pulse Width	t _{PW}	0.475	0.50	0.525	ms		
Programming Pulse Number	N	1		25	times		
Over Programming Pulse Width	t _{OPW}	1.4	1.5*	39.4	ms		


NOTE: $t_{OPW} = 1.5 \times Nms \pm 5\%$





AC CHARACTERISTICS (AT TWO WORD PROGRAMMING)

Parameter	Symbol	Min	Тур	Max	Unit	
V _{PP} Setup Time	t _{vps}	2		ng Transpersion	μS	
Address Setup Time	t AS	2			μS	
Data Setup Time	t _{DS}	2			μS	
Address Hold Time	t AH	2			μS	
Data Hold Time	t _{DH}	2			μS	
OE High Hold Time	t _{OEH}	2			μS	
Hold Time Before Programming	t _{HBP}	2			μs	
Hold Time After Program	t _{HAP}	2			μS	
Hold Time After Verify	t _{HAV}	0			μS	
Address Access Time at Verify	t _{ACV}			500	ns	
CE to Output Float at Verify	t _{DFV}			150	ns	
Programming Pulse Width	t _{PW}	0.475	0.50	0.525	ms	
Programming Pulse Number	N	1	r kar bay	25	times	
Over Programming Pulse Width (Note)	t _{OPW}	1.4	1.5*	39.4	ms	

NOTE: t_{OPW} = 1.5 x Nms ± 5%









Quick Pro™ is a trademark of FUJITSU LIMITED

PACKAGE DIMENSIONS





PACKAGE DIMENSIONS



The information contained in this document does not convey any license under the copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 1,048,576 BIT UV ERASABLE READ ONLY MEMORY

MBM27C1028-15 MBM27C1028-20 MBM27C1028-25

CMOS 1,048,576 BIT UV ERASABLE READ ONLY MEMORY (EPROM)

September 1988 Edition 1.0

The Fujitsu MBM27C1028 EPROM is a high speed read-only static memory that is UV-erasable and reprogrammable. The devices contains 1,048,576 programmable or reprogrammable bits organized in a 131,072-byte/8 bit or 65,536-word/16-bit format. The MBM27C1028 has a mulitplexed address and data pin which permits the device to reduce the number of pin-count for portable system where compact circuit layout is required. The MBM27C1028 can then be housed in a 28-pin DIP or a 32-pad LCC with a transparent lid; when the lid is properly exposed to an ultraviolet light source, a previously programmed bit pattern is erased in approximately 15-to-21 minutes. A new bit pattern can then be written into memory.

The MBM27C1028 EPROM is fabricated using CMOS double polysilicon gate technology with stacked single transistor gate cells. The MBM27C1028 is an excellent choice for system development work and in other applications where program changes are frequently necessary. Once programmed, the device requires only a single +5V power supply; the current requirements are exceptionally low in both the active and standby modes of operation.

- 65,536 word/16 bit organization with on chip decoding
- 16-bit or 8-bit organization capability using a control signal
- On-chip latches for address
- Easy and simple memory expansion via OE pin
- Three-state output for word-OR capability
- TTL-compatible inputs/outputs
- · Fast access time:

MBM27C1028-15 = 150ns (max.)

MBM27C1028-20 = 200ns (max.)

MBM27C1028-25 = 250ns (max.)

- Single +5V(±10%) power supply with low current drain:
 Active operation = 30mA (max)
 Standby operation = 0.1mA (max)
- Programming voltage: +12.5V(±0.3V)
- Programming capability with Quick Pro™ algorithm
- No interface to be required to MBL8086 and MBL80168
- · JEDEC approved pin assignments

Standard package:

28-pin Ceramic (Cerdip) DIP Package : suffix = Z 32-pad Frit seal LCC Package : suffix = TV


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Supply Voltage with Respect to GND	V _{cc}	-0.6 to +7.0	V
VPP Voltage with Respect to GND	V _{PP}	-0.6 to +14.0	٧
All Inputs, I/Os Voltage with Respect to GND	V _{IN} , V _{I/O}	-0.6 to V _{CC} +0.3	٧
Temperature under Blas	T BIAS	-25 to +85	°C
Storage Temperature	T STG	-65 to +125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


CERAMIC PACKAGE
DIP-28C-C01

LCC-32C-F01 See Page 11



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Quick Pro TM is a trademark of FUJITSU LIMITED



CAPACITANCE (TA= 25°C, f = 1MHz)

	Symbol		SANTANTA Na Paga		
Parameter		Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	CIN	of conteges	6	8	pF
I/O Capacitance (V _{I/O} = 0V)	C _{1/O}		8	12	pF

PIN DESCRIPTION

Symbol	Pin No. (Pad No.)	Function
VPP	1 (2)	+12.5V programming voltage
NC	2,5,24 (1,3,6,12,17,26,28)	No connection
ŌĒ	3 (4)	Output enable. When $\overline{\text{OE}}$ and $\overline{\text{CE}}$ are active low and the $\overline{\text{PGM}}$ strove is active High; all proper output lines (Either "AD0 to AD15" or "AD0 to AD7" are enabled.
CE	4 (5)	Chip enable. When active low, the device is enabled for data read and programming operations.
AD0 to AD15	6-13,15-22 (7-11,13-15,18-25)	Address/Data. When OE is High, all ADs work as address input line. When Low, all ADs work as data output line.
GND	14 (16)	Circuit ground
A16	23 (27)	Address line (MSB)
ĀLĒ	25 (29)	Address latch enable. When CE is Low and ALE is High, the address from input buffer is transffer to address decoder by falling edge of ALE.
BHE	26 (30)	Bus high enable. When BHE is Low in conjection with AD0, a word/16-bit data is available. When BHE is High, a byte/8-bit data is avairable.
PGM	27 (31)	Program Control/Output Enable. When active Low, programming data from the input buffer is written into a specified of memory provided the following conditions are met: VPP=12.5V; VCC=6V, CE=ALE=Low; OE=High.
vcc	28 (32)	+5V Power supply

FUNCTIONAL TRUTH TABLE

Pin Name	AD ₀	AD1 - AD15	A16	ALE	BHE	CE	ŌĒ	PGM	Vcc	V _{PP}	GND
STANDBY	High-Z	High-Z	X*1	х	х	VIH	X	×	5∨	5∨	ov
READ ADDRESS LATCH	X*2	AIN	AIN	Ł	X*2	VIL	X H	X V _{IL}	5∨	5∨	ov
READ	Dour*2	DOUT*2	Х	VIL	Х	VIL	VIL	VIH	5∨	5∨	ov
OUTPUT DISABLE	High-Z	High-Z	×	VIL	х	VIL	V _{IH}	X V _{IL}	5V	5∨	ov
PROGRAM ADDRESS LATCH	VIL	AiN	AIN	Y	VIL	VIL	VIH	VIH	6V	12.5V	ov
PROGRAM	DIN	DIN	Х	VIL	×	VIL	Vн	VIL	6V	12.5V	ov
RROGRAM VERIFY	Dout	Dout	х	VIL	Х	VIL	VIL	VIH	6V	12.5V	ov
PROGRAM INHIBIT	High-Z	High-Z	х	×	X	VIH	X	Х	6V	12.5V	OV

Note *1:

*1: X can be either V_IL or V_IH.

*2: See below.

ADo and BHE should be basically used to enable for the lower and upper byte of the data, respectivery. But when both ADo and BHE are high, it enable to transfer the upper byte data to lower byte bus, ADo to AD7; thus, if BHE pulled High, the MBM27C1028 can be used for byte wide/8-bit memory, organized 128K words by 8 bit.

AD ₀	BHE	AD0 to AD7	AD8 to AD15
VIL	VIL	Do to D7	D8 to D15
VIL	VIH	Do to D7	High-Z
ViH	VIL	High-Z	D8 to D15
VIH	ViH	D8 to D15	High-Z

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

	and the state of				
Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} Supply Voltage	v _{cc}	4.5	5.0	5.5	٧
V _{PP} Supply Voltage	V _{PP}	V _{CC} -0.6	V _{cc}	V _{CC} +0.6	v
Operating Temperature	T _A	0		70	°C

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

on the second of	Symbol	Min	Тур	Мах	Unit	
Input Load Current V _{IN} = 5.5V)				10	μА	
Output Leakage Current (V _{OUT} =5.5V)	110	lana Canada		10	μΑ	
V _{PP} Supply Current	I _{PP1}		1	100	μА	
V _{CC} Standby Current (CE = V _{IH})	I _{SB1}		0.3	1	mA	
V _{CC} Standby Current (CE =V _{CC} +0.3V)	I _{SB2}		1	100	μА	
V _{CC} Active Current (CE = V _{IL} ,I _{OUT} = 0mA)	I _{CC1}		10	30	mA	
V _{CC} Operation Current (f = 4MHz, I _{OUT} = 0mA)	1 co2		8	30	mA	
Input High Voltage	V _{IH}	2.0		V _{cc} +0.3	٧	
Input Low Voltage	V _{IL}	-0.1		0.8	V	
Output Low Voltage (I _{OL} = 2.1mA)	V _{OL}			0.45	٧	
Output High Voltage (I _{OH} = -400 _µ A)	V _{OH 1}	2.4			y	
Output High Voltage (I _{OH} = -100 μA)	V _{OH 2}	V _{cc} -0.7			V	

Fig. 2 - AC TEST CONDITIONS (INCLUDING PROGRAMMING)

Input pulse levels:

0.45V TO 2.4V

Input Rise and Fall Times:


≤20ns

Timing Measurement Reference Levels: 0.8V and 2.0V for inputs

0.8V and 2.0V for outpust

Output Load:

1 TTL gate and C_L =100pF




AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted)

_	-2	MBM27C1028-15			MBM7C1028-20			MBM27C1028-25			
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
ALE Active to Output Valid (CE=OE=V _{IL} , PGM=V _{IH})	t ACC			150			200			250	ns
ALE Precharge Time (CE=V IL)	t _{PC}	60			75			100			ns
CE Setup Time	tces	60			75			100			ns
Address Setup Time	t AS	20			25			30			ns
Address Hold Time	t _{AH}	20			25			30			ns
BHE Setup Time	t _{BS}	20			25			30			ns
BHE Hold Time	t _{BH}	20			25			30			ns
OE Setup Time	t _{OES}	0			0			0			ns
OE Hold Time	t _{OEH}	20			25			30			ns
OE to Output Valid*1 (PGM=V _{IH})	t _{OE}	0		70	0		70	0		100	ns
PGM to Output Valid* 1 (OE=V _{IL})	t _{PGM}	0		70	0	-	70	0		100	ns
Ooutput Disable to Output Float*3	t _{DF}	0		60	0		60	0		60	ns

- NOTE: *1 OE (PGM) may be delayed up to tACC-toE(tPGM) after the falling edge of ALE.
 - *2 top is specified from CE, OE or PGM or ALE, whichever occurs first.

 Output Float is defined as the point where data is no longer driven.





PROGRAMMING / ERASING INFORMATION

PROGRAMMING

When the MBM27C1028 is shipped the factory, all memory cells (1,048,576 bits) are set to High state (logic 1). During the programming procedure, affected bit cells are set to the Low state (logic 0).

The MBM27C1028 is programmed with a fast programming algorithm design by Fujitsu called Quick $\text{Pro}^{\,\text{\tiny M}}$. When +12.5V(±0.3V) is applied to Vpp, +6V(±0.25V) is applied to Vcc, $\overline{\text{CE}} = \text{VIL}$, $\overline{\text{PGM}}$ and $\overline{\text{OE}} = \text{ViH}$, the programming mode is initiated. Next, the proper address in conjection with $\overline{\text{BHE}}$ are input by falling edge of $\overline{\text{ALE}}$, and the data pattern is applied to the input buffer (Figure1). When both address (and $\overline{\text{BHE}}$) and data are stable, a 0.5ms negative pulse is applied to the $\overline{\text{PGM}}$. Upon verification of written data read out by $\overline{\text{OE}}$ an over pulse (three times the initial pulse width times the number of pulses used to accomplish a write) should be applied to complate the programming of one byte. Refer to the PROGRAMMING FLOWCHART that follows for step-by-step programming procedures.

Caution

The width of one programming pulse must not exceed 40ms; thus, a continuous TTL low-level voltage should not be applied

to the \overline{PGM} . Also, a 0.1 μ F capacitor must be connected between V_{PP} and ground to prevent excessive voltage transients. Neglecting either of these precautions may cause device failure.

ERASING

in order to clear all memory cells of programmed contents, the MBM27C1028 must be exposed to an ultraviolet light source. To completely erase the memory (restore all cells to a logic 1 state), a dosage of 15Wsec/cm2 is required. The required exposure can be obtained by using a UV-lamp with a wavelength of 253.7nm with an intensity of 12mW/cm². Remove all filters from the lamp and clean the transparent lid of the MBM27C1028 with a non-abrasive cleaner. Hold the MBM27C1028 approximately one inch from the light source for 15-to-21 mimute. (Note. The MBM27C1028 and other similar devices can be erased by light sources with longer wavelength: however, the erasing time is much greater. Nonetheless, exposure to fluorescents or sunlight will severely degrade and eventually erase the memory. When used in a lighted environment, it is recommended that the transparent window be covered with an opaque label.)

DC CHARACTERISTICS DURING PROGRAMMING


 $(T_A = 25 \,^{\circ}C_{\pm}5 \,^{\circ}C, \ V_{CC} = 6V_{\pm}0.25V, \ V_{PP} = 12.5V_{\pm}0.3V)$

Parameter	Symbol	Min	Тур	Max	Unit
Input High Level	V _{IH}	2.0		V _{CC} +0.3	٧
Input Low Level	V _{IL}	-0.1		0.8	٧
Input Load Current	l _u	-10		10	μА
V _{CC} Supply Current (CE=VIH)	I _{SB} ³			. 1	mA
V _{CC} Supply Current (CE=V _{CC±} 0.3V)	I _{SB} 4		1	100	μА
V _{PP} Supply Current(CE=V _{IL})	I cc s			30	mA
V _{PP} Supply Current (CE=PGM=V _{IL} , OE=V _{IH})	l pp 2			50	mA
V _{PP} Supply Current (PGM=V _{IH})	I pp 3			5	mA
Output Low Level (IOL=2.1mA)	V _{OL}			0.45	٧
Output High Level (I OH =-400 μA)	V _{OH}	2.4			٧

AC CHARACTERISTICS DURING PROGRAMMING


 $(T_A = 25 \degree C \pm 5 \degree C, V_{CC} = 6V \pm 0.25V, V_{PP} = 12.5V \pm 0.3V)$

			Values		J
Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} Setup Time	t _{vcs}	4			μS
V _{PP} Setup Time	t _{VPS}	4			μS
CE Setup Time	t _{CES}	4			μS
Address Setup Time	t AS	1			μs
Address Hold Time	t _{AH}	1			μs
ALE Precharge Time	t _{PC}	2			μS
ALE Low Hold Time	t _{ALH}	2			μS
Data Setup Time	t _{DS}	2			μS
Data Hold Time	t _{DH}	2			μS
OE Setup Time	t _{OES}	2			μS
OE to Output Valid	t _{OE}			100	ns
OE to Output Float	t _{DF}			60	ns
Programming Pulse Width	t _{PW}	0.475	0.50	0.525	ms
Over Programming Pulse Number	n	1		25	times




DEVICE PASSED

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS



The information contained in this document does not convey any license under the copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.

Section 10 -

CMOS One-Time PROMs

Page	Device	Maximum Access Time(ns)	Capacity	Package Options	Sealing Method
10-5	MBM27C128P-25	250	131072 bits (16384w x 8b)	28-pin Plastic DIP	Plastic
10–15	MBM27C256AP-25	250	262144 bits (32768w x 8b)	28-pin Plastic DIP	Plastic
10-25	MBM27C512P-25	250	524288 bits (65536w x 8b)	28-pin Plastic DIP	Plastic

10

One-Time Programmable Handling Recommendation

To ensure the best results from a One-Time Programmable (OTP) ROM, Fujitsu suggests the following procedure:

- 1. Program device in accordance with data sheet specifications
- 2. Age device for 48 hours at 150 degrees centigrade
- 3. Verify programmed data (Vcc = 5.5V and 4.5V).

NOTE: Because One-Time Programmable ROMs are not erasable and therefore cannot be quality tested for programming reliability, Fujitsu cannot quarantee 100% programming yield on OTP devices.



CMOS 131072-BIT ONE TIME PROM

MBM27C128P-25

September 1987 Edition 1.0

CMOS 128K (131.072) BIT ONE TIME ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

The Fuiltsu MBM27C128P is a high speed 131,072 bits CMOS one time electrically programmable read only memory (OTPROM). It is especially well suited for application where rapid turn-around and/or bit pattern experimentation, and low-power consumption are important.

The MBM27C128P is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells and housed in standard 28-pin plastic DIP package. It is organized as 16,384 words by 8 bits for use in microprocessor application. Single +5V operation greatly facilitates its use in systems.

The MBM27C128P has the same functions including write operations as MBM27C128 (EPROM) except for erase.

- CMOS power consumption Standby: 100µA max. Active: 30 mA max.
- 16.384 words x 8 bits organization, fully decoded
- Single location programming
- Programmable utilizing the Quick ProTM Algorithm
- Programs with one 50 ms or 1 ms pulses
- No clocks required (fully static operation)

- TTL compatible inputs/outputs
- Three-state output with OR-tie
- Output Enable (OE) pin for simplified memory expansion
- Single +5V supply, ±10% tolerance
- Standard 28-pin Plastic

Fast access time: 250ns max. (MBM27C128P-25)

capability


DIP: (Suffix: -P)


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Temperature under Bias	TBIAS	-25 to +85	°C
Storage Temperature	T _{STG}	-45 to +125	°C
All Inputs/Outputs Voltage with respect to GND	V _{IN} ,V _{OUT}	-0.6 to V _{CC} +0.6	>
Voltage on A ₉ with Respect to GND	V _{A9}	-0.6 to +13.5	٧
V _{PP} Voltage with Respect to GND	V _{PP}	-0.6 to +22	٧
Supply Voltage with respect to GND	V _{cc}	-0.6 to +7	٧


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Quick ProTM is a trademark of FUJITSU LIMITED





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1MHz)

			Value		
Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}		4	6	pF
Output Capacitance (V _{OUT} = 0V)	Соит		. 8	12	pF

FUNCTIONS AND PIN CONNECTIONS

Function (Pin No.) Mode	Address Input (2 to 10, 21, 23 to 26)	Data I/O (11~13, 15~19)	CE (20)	ŌE (22)	PGM (27)	V _{CC} (28)	V _{PP} (1)	GND (14)
Read	A _{IN}	D _{OUT}	VIL	ViL	V _{IH}	V _{cc}	V _{cc}	GND
Output Disable	A _{IN}	High-Z	V _{IL}	VIH	Don't Care	V _{cc}	V _{cc}	GND
Output Disable				Don't Care	V _{IL}			
Standby	Don't Care	High-Z	V _{IH}	Don't Care	Don't Care	V _{cc}	V _{cc}	GND
Program	A _{IN}	D _{IN}	VIL	V _{IH}	V _{IL}	V _{cc}	V _{PP}	GND
Program Verify	A _{IN}	D _{OUT}	V _{IL}	VIL	V _{IH}	V _{cc}	V _{PP}	GND
Program Inhibit	Don't Care	High-Z	V _{IH}	Don't Care	Don't Care	V _{cc}	V _{PP}	GND

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Double	Cumbal		l la la		
Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} Supply Voltage*1	V _{cc}	4.5	5.0	5.5	٧
V _{PP} Supply Voltage	V _{PP}	V _{CC} -0.6		V _{CC} +0.6	٧
Input High Voltage	V _{IH}	2.0		V _{CC} +0.3	٧
Input Low Voltage	VIL	-0.1		0.8	٧
Operating Temperature	T _A	0		70	°C

Note: *1 V_{CC} must be applied either before or coincident with V_{PP} and removed either after or coincident with V_{PP}.

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

D	Complete	,	Value		Linia
Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V _{IN} = 5.5V)	HLI			10	μΑ
Output Leakage Current (V _{OUT} = 5.5V)	I _{LO}			10	μΑ
V _{PP} Supply Current	I _{PP1}		1	100	μΑ
V _{CC} Standby Current (\overline{CE} = V _{IH})	I _{SB1}			1	mA
V_{CC} Standby Current ($\overline{CE} = V_{CC} \pm 0.3V$, $I_{OUT} = 0$ mA)	I _{SB2}		1	100	μΑ
V _{CC} Active Current ($\overline{CE} = V_{IL}$, $I_{OUT} = 0mA$)	I _{CC1}		2	30	mA
V _{CC} Operation Current (f = 4MHz, I _{OUT} = 0mA)	I _{CC2}		4	30	mA
Output Low Voltage (I _{OL} = 2.1mA)	VoL	e wey e		0.45	· V
Output High Voltage ($I_{OH} = -400\mu$ A)	V _{OH1}	2.4			V
Output High Voltage (I _{OH} = -100μA)	V _{OH2}	V _{CC} -0.7			V

Fig. 2 - AC TEST CONDITIONS (INCLUDING PROGRAMMING)

Input Pulse Levels:

0.8V to 2.2V

Input Rise and Fall Times:


≤ 20ns

Timing Measurement Reference Levels:

1.0V and 2.0V for inputs 0.8V and 2.0V for outpust

Output Load:

1 TTL gate and C_L = 100pF




AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

		М	Units		
Parameter	Symbol	Min	Тур	Max	Units
Address Access Time*1	t _{ACC}			250	ns
CE to Output Delay	t _{CE}			250	ns
OE to Output Delay*1	t _{OE}			100	ns
Address to Output Hold	t _{OH}	0			ns
Output Enable High to Output Float*2	t _{DF}	0		60	ns

Notes:

Output Float is defined as the point where data is no longer driven.



^{*1} \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
*2 t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

into the MBM27C128P through the procedure of programming.

PROGRAMMING INFORMATION

PROGRAMMING

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the

MBM27C128P has all 131,072 bits in the "1", or high, state. "0's" are loaded

Standard Programming

The programming mode is entered when +21V is applied to the V_{PP} pin and \overline{CE} and \overline{PGM} are both at V_{IL} . During programming, \overline{CE} is kept at V_{IL} . A $0.1\mu F$ capacitor between V_{PP} and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8 bit

patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 50 msec, TTL low-level pulse is applied to the $\overline{\text{PGM}}$ input to accomplish the programming. the procedure can be done manually, address by address,

randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the PGM input is prohibited when programming.

Quick Programming

In addition to the standard 50 msec pulse width programming procedure, the MBM27C128P can be programmed with a fast programming algorithm designed by Fujitsu called Quick ProTM. The algorithm utilizes a sequence of a 1ms pulse to program each location. The programming mode is entered when +21V and +6V are applied to the V_{PP} pin and V_{CC} pin respectively, and PGM and OE are VIH. During programming, \overline{CE} is kept at V_{IL} . A $0.1\mu F$ capacitor between VPP and GND is needed to prevent excessive voltage transients which could damage the device. The address to be programmed is applied to the proper address pins. The 8 bit patgterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a sequence of a 1 msec, TTL low-level pulse is applied to the PGM pin and

after that additional pulse is applied to the \overline{PGM} pin to accomplish the programming.

Procedure of Quick ProTM (Refer to the attached flow chart.)

- 1) Input the start address (Address=G)
- 2) Set the V_{CC} =6V and V_{PP} =21V
- 3) Input data.
- 4) Compare the input data with FF.

 If data are FF, go to the step 11).

 If not, proceed the next step.
- 5) Clear the counter (X←0).
- 6) Apply ONE programming pulse to PGM pin (t_{PW} = 1ms Typ.).
- 7) Inclement the counter (X←X+1).
- Compare the counter value with 20.
 If X=20, go to the step 10). If X<20, proceed the next step.
- Verify the data. If the programmed data are the same as the input data, proceed the next step. If not, go back to the step 6).

- 10) Apply the additional programming pulse to the PGM pin (1ms x X or Xms x 1).
- 11) Compare the address with the end address. If the programmed address is the end address, proceed the next step. If not, go back to the step 3) for next address (G←G+1).
- 12) Verify the data. If the programmed data are not the same as the input data, the part is failed. If the programmed data the same as the input data, programming is at an end.

All that is required is that initial 1 msec program pulse and additional program pulse (21 msec Max.) be applied at each address to be programmed. It is necessary that one program pulse width does not exceed 21 msec. Therefore, applying a DC level to the PGM input is prohibited when programming.

PROGRAMMING INFORMATION (continued)

ELECTRONIC SIGNATURE

The MBM27C128P has an electronic signature mode which can be intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its cor-

responding programming algorithm.


The electronic signature is activated when +12V is applied to the address line A₉ (pin 24) of the MBM27C128P. Two identifier bytes are readed out from the

outputs by toggling address line A_0 (pin 10) from V_{IL} to V_{IH} . The address lines from A_1 through A_{13} must be hold at V_{IL} during the electronic signature mode. See the table below.

A ₀	01	02	03	04	05	06	07	O ₈	Definition
V _{IL}	0.	0	1.	0	0	0	0	0	Mnufacture
V _{IH}	1	0	0	0	0	1	0	1	Device

Note: A₉ = 12V±0.5V

 A_1 thru $A_8 = A_{10}$ thru $A_{13} = \overline{CE} = \overline{OE} = V_{IL}$.



10

1. Standard Programming

DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC}^{*1} = 5V\pm5\%, V_{PP}^{*2} = 21\pm0.5V)$

B	Ch - l		Value		Unit
Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IN} = 5.25V/0.45V)	I _{LI}	·		10	μΑ
V_{PP} Supply Current During Programming Pulse ($\overline{CE} = \overline{PGM} = V_{IL}$)	I _{PP2}		·	40	mA
V _{CC} Supply Current	I _{cc3}			30	mA
Input Low Level	VIL	-0.1		0.8	٧
Input High Level	V _{IH}	2.0		V _{cc} +0.3	1, 1 V
Output Low Voltage During Verify (I _{OL} = 2.1mA)	V _{OL}			0.45	٧
Output High Voltage During Verify (I _{OH} = -400µA)	V _{OH}	2.4		Tay Ma	٧

Note: *1 V_{CC} must be applied either coincidently or before V_{PP} and removed either coincidently or after V_{PP}.

*2 V_{PP} must not be greater than 22 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V_{PP} = 21 volts. Also, during CE=PGM = V_{IL}, V_{PP} must not be switched from 5 to 21 volts or vise-versa.

AC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC} = 5V\pm5\%, V_{PP} = 21\pm0.5V)$

B	0		Value		l lmit
Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t _{AS}	2			μs
Chip Enable Setup Time	t _{CES}	2		`	μs
Output Enable Setup Time	toes	2			μs
Data Setup Time	tos	2			μs
V _{PP} Setup Time	t _{VS}	2			μs
Address Hold Time	t _{AH}	0			μs
Data Hold Time	t _{DH}	2			μs
Output Enable to Output Float Delay	t _{DF}	0		130	ns
Data Valid from Output Enable	t _{OE}			150	ns
PGM Pulse Width	t _{PW}	25	50	55	ms

PROGRAMMING INFORMATION (continued)

2. Quick Programming

DC CHARACTERISTICS

 $(T_{\Delta} = 25\pm5^{\circ}C, V_{CC}^{*1} = 6V\pm0.25V, V_{PR}^{*2} = 21V\pm0.5V)$

Carlo Ca	0		Value			
Parameter	Symbol	Min	Тур	Max	Unit	
Input Leakage Current (V _{IN} = 6.25V/0.45V)	lu			10	μΑ	
V_{PP} Supply Current During Programming Pulse ($\overline{CE} = \overline{PGM} = V_{IL}$)	I _{PP2}		aprint arcell	40	mA	
V _{CC} Supply Current	I _{CC3}		4.1	30	mA.	
Input Low Level	V _{IL}	-0.1		0.8	V	
Input High Level	V _{IH}	2.0		V _{CC} +0.3	٧	
Output Low Voltage During Verify (I _{OL} = 2.1mA)	V _{OL}			0.45	v	
Output High Voltage During Verify $(I_{OH} = -400\mu A)$	V _{OH}	2.4			v	


Note: *1 V_{CC} must be applied either coincidently or before V_{PP} and removed either concidently or after V_{PP} .

*2 V_{PP} must not be greater than 22 volts including overshoot. Permanent device damage may occur the device is taken out or put into socket remaining $V_{PP} = 21$ volts. Also, during $\overline{CE} = \overline{PGM} = V_{IL}$, V_{PP} must not be switched from 6 to 21 volts or vise-versa.


AC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC} = 6V\pm0.25V, V_{PP} = 21V\pm0.5V)$

Parameter	Cb.al		Value		Unit	
Parameter	Symbol	Min	Тур	Max	Unit	
Address Setup Time	t _{AS}	2			μs	
Chip Enable Setup Time	t _{CES}	2			μs	
Output Enable Setup Time	t _{OES}	2			μs	
Data Setup Time	t _{DS}	2			μs	
V _{PP} Setup Time	t _{VS}	2			μs	
Address Hold Time	t _{AH}	0			μs	
Data Hold Time	t _{DH}	2			μs	
Output Enable to Output Float Delay	t _{DF}	0		130	ns	
Data Valid from Output Enable	t _{OE}			150	ns	
PGM Pulse Width	t _{PW}	0.95	1	1.05	ms	




PACKAGE DIMENSIONS Standard 28-pin Plastic DIP (Suffix: -P)



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefullychecked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 262144-BIT ONE TIME PROM

MBM27C256AP-25

September 1987 Edition 1.0

CMOS 256K (262,144) BIT ONE TIME ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

The Fujitsu MBM27C256AP is a high speed 262,144 bits CMOS one time electrically programmable read only memory (OTPROM). It is especially well suited for application where rapid turn-around and/or bit pattern experimentation, and low-power consumption are important.

The MBM27C256AP is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells and housed in standard 28-pin plastic DIP package. It is organized as 32,768 words by 8 bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

The MBM27C256AP has the same functions including write operations as MBM27C256A (EPROM) except for erase.

- CMOS power consumption
 Standby: 100 μA max.
 Active: 30mA max.
- 32,768 words x 8 bits organization, fully decoded
- Single location programming
- Programmable utilizing the Quick ProTM algorithm
- Programming voltage: 12.5V.
- No clocks required (fully static operation)

- Fast access time:
 - 250 ns max. (MBM27C256AP-25)
- TTL compatible inputs/outputs
- Three-state output with OR-tie capability
- Single +5V supply, ±10% tolerance
- Standard 28-pin plastic DIP: (Suffix: -P)

...


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Temperature under Bias	TBIAS	-25 to +85	°c
Storage Temperature	T _{STG}	-45 to +125	°c
All Inputs/Outputs Voltage with respect to GND	V _{IN} ,V _{OUT}	-0.6 to +7	٧
Voltage on A ₉ with respect to GND	V _{A9}	-0.6 to +13.5	٧
V _{PP} Voltage with respect to GND	V _{PP}	-0.6 to +14	V
Supply Voltage with respect to GND	V _{cc}	-0.6 to +7	٧

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Quick ProTM is a trademark of FUJITSU LIMITED





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0 V)	C _{IN}		4	6	pF
Output Capacitance (V _{OUT} = 0 V)	Соит	3. A.	. 8	12	pF

FUNCTIONS AND PIN CONNECTIONS

Function (Pin No.) Mode	Address Input (2 ~ 10, 21, 23, 25 ~ 27)	A ₉ (24)	Data I/O (11 ~ 13, 15 ~ 19)	CE (20)	<u>ŌĒ</u> (22)	V _{CC} (28)	V _{PP} (1)	GND (14)
Read	A _{IN}	A _{IN}	D _{OUT}	VIL	VIL	+5 V	+5 V	GND
Output Disable	A _{IN}	A _{IN}	High-Z	V _{IL}	V _{IH}	+5 V	+5 V	GND
Standby	Don't Care	Don't Care	High-Z	V _{IH}	Don't Care	+5 V	+5 V	GND
Program	A _{IN}	A _{IN}	D _{IN}	VIL	V _{IH}	+6 V	+12.5 V	GND
Program Verify	A _{IN}	A _{IN}	Dout	Don't Care	VIL	+6 V	+12.5 V	GND
Program Inhibit	Don't Care	Don't Care	High-Z	V _{IH}	V _{IH}	+6 V	+12.5 V	GND
Electronic Signature	A _{IN}	+12 V	Code	V _{IL}	VIL	+5 V	+5 V	GND

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} Supply Voltage*	V _{cc}	4.5	5.0	5.5	٧
V _{PP} Supply Voltage	V _{PP}	V _{CC} -0.6	Vcc	V _{CC} +0.6	V
Input High Voltage	V _{IH}	2.0		V _{CC} +0.3	V
Input Low Voltage	V _{IL} -	-0.1		0.8	V
Operating Temperature	T _A .	. 0		70	°C

Note: *V_{CC} must be applied either before or coincident with V_{PP} and removed either after or coincident with V_{PP}.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V _{IN} = 5.5 V)	ادا			10	- μΑ
Output Leakage Current (V _{OUT} = 5.5 V)	I _{LO}	*		10	μΑ
V_{PP} Supply Current ($V_{PP} = V_{CC} \pm 0.6 \text{ V}$)	IPP		1	100	μΑ
V _{CC} Standby Current (CE = V _{IH})	I _{SB1}			1	mA
V_{CC} Standby Current (CE = $V_{CC} \pm 0.3 \text{ V, I}_{OUT} = 0 \text{ mA}$)	I _{SB2}		. 1	100	μΑ
V _{CC} Active Current (CE=V _{IL})	I _{CC1}			30	mA
V_{CC} Operation Current (f = 4 MHz, I_{OUT} = 0 mA)	I _{CC2}			30	mA
Output Low Voltage (I _{OL} = 2.1 mA)	VoL			0.45	V
Output High Voltage (I _{OH} = -400 μA)	V _{OH1}	2.4			V
Output High Voltage (I _{OH} = -100 μA)	V _{OH2}	V _{CC} -0.7			V

Fig. 2 — AC TEST CONDITIONS (INCLUDING PROGRAMMING)

Input Pulse Levels:

0.45 V to 2.4 V

Input Rise and Fall Times:


≤ 20 ns

Timing Measurement Reference Levels:

1.0 V and 2.0 V for inputs

Output Load:

0.8 V and 2.0 V for outputs 1 TTL gate and C_L = 100 pF




AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

_		МЕ			
Parameter	Symbol	Min	Тур	Max	Units
Address Access Time*1 (CE = OE = V _{IL})	t _{ACC}			250	ns
CE to Output Delay (OE = V _{IL})	t _{CE}			250	ns
OE to Output Delay*1 (CE = V _{IL})	t _{OE}			100	ns
Address to Output Hold	t _{OH}	0			ns
Output Enable High to Output Float*2	t _{DF}	0		60	ns

Notes: *1 \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the folling edge of \overline{CE} without impact on t_{ACC} .
*2 t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Output Floating is defined as the point where data is no longer driven.



PROGRAMMING INFORMATION

PROGRAMMING

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM27C256AP has all 262,144 bits in the "1", or high state. "0's" are loaded into the MBM27C256AP through the procedure of programming.

The MBM27C256AP is programmed with a fast programming algorithm designed by Fujitsu called Quick ProTM. The programming mode is entered when +12.5V and +6V are applied to VPP and V_{CC} respectively, and \overline{CE} and \overline{OE} are V_{IH}. A 0.1μF capacitor between V_{PP} and GND is needed to prevent excessive voltage transients which could damage the device. The address to be programmed is applied to the proper address pins. The 8 bit data pattern to be written is placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable. a 1ms programming pulse is applied to

ELECTRONIC SIGNATURE

The MBM27C256AP has electronic signature mode which is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its cor-

 $\overline{\text{CE}}$ and after that one additional pulse which is 3 times as wide as previous pulse is applied to $\overline{\text{CE}}$ to accomplish the programming.

Procedure of Quick ProTM (Refer to the attached flowchart.)

- Set the start address (=G) at the address pins.
- 2) Set V_{CC} = 6V, V_{PP} = 12.5V and \overline{CE} = V_{IH} .
- 3) Clear the programming pulse counter $(X \leftarrow 0)$.
- 4) Input data to respective pins.
- 5) Apply ONE programming pulse (t_{PW} = 1ms Typ.) to CE.
- 6) Increment the counter (X ← X+1).
- 7) Compare the number (=X) of applied programming pulse with 25 and then verify the programmed data. If programmed data is verified, go to the next step regardless of X value. If X = 25 and programmed data is not verified, the

- device fails. If X = 25 and programmed data is not verified, go back to the step 5).
- 8) Apply one additional wide programming pulse to CE (3X ms).
- 9) Compare the address with an end address (=N). If the programmed address is the end address, proceed to the next step. If not, increment the address (G ← G+1) and then go to the step 3) for the next address.
- 10) Set $V_{CC} = V_{PP} = 5V$.
- 11) Verify the all programmed data. If the verification succeeds, the programming completes. If any programmed data is not the same as original data, the device fails.

A continuous TTL low level should not apply to \overline{CE} input pin during the program mode ($V_{PP} = 12.5V$, $V_{CC} = 6V$ and $\overline{OE} = V_{IH}$) because it is required that one programming pulse width does not exceed 78.75 ms at each address.

responding programming algorithm. Outputs by toggling address line A_0 . The electronic signature is activated when +12V is applied to address line A_9 (pin 24) of the MBM27C256AP. Two identifier bytes are readed out from the


A _o	01	02	03	04	05	06	07	08	Definition
V _{IL}	0	0	1	0	0	0	0	0	Manufacture
V _{IH}	0	1	0	0	×	1	1	0	Device

Note: $A_9 = 12V \pm 0.5V$

 A_1 thru $A_8 = A_{10}$ thru $A_{13} = \overline{CE} = \overline{OE} = V_{1L}$.

A₁₄ ≈ Either V_{IL} or V_{IH}

PROGRAMMING INFORMATION (Cont'd)



10

DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC}^{*1} = 6V\pm0.25V, V_{PP}^{*2} = 12.5V\pm0.3V)$

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IN} = 6.25V/0.45V)	, I _{IL} .			10	μΑ
V_{PP} Supply Current ($\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$)	I _{PP2}			50	mA
V_{PP} Supply Current ($\overline{OE} = V_{IL}$)	I _{PP3}			5	mA
V _{CC} Supply Current	Icc			100	mA
Input Low Level	VIL	-0.1		0.8	٧
Input High Level	V _{IH}	2.0		V _{CC} +0.3	٧
Output Low Voltage During Verify (I _{OL} = 2.1mA)	V _{OL}			0.45	V
Output High Voltage During Verify (I _{OH} = -400μA)	V _{OH}	2.4			٧

Note: *1 V_{CC} must be applied either coincidently or before V_{PP} and removed either concidently or after V_{PP}.


AC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC} = 6V\pm0.25V, V_{PP} = 12.5V\pm0.3V$

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t _{AS}	2			μs
Output Enable Setup Time	t _{OES}	2			μs
Chip Enable Setup Time	t _{CES}	2			μs
Data Setup Time	t _{DS}	2			μs
V _{PP} Setup Time	t _{VPS}	2			μs
V _{CC} Setup Time	t _{VCS}	2			μs
Address Hold Time	t _{AH}	2	1		μs
Data Hold Time	t _{DH}	2			μs
Chip Enable Hold Time	t _{CEH}	2			μs
Output Enblea to Output Valid	toE			120	ns
Output Disable to Output Float Delay	t _{DF}			105	ns
Programming Pulse Width	t _{PW}	0.95	1	1.05	ms
Programming Pulse Number	×	1		25	times
Additional Programming Pulse Width	t _{APW}	2.85		78.75	ms


^{*2} V_{PP} must not be greater than 14 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V_{PP} = 12.5 volts. Also, during \(\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, V_{PP}\) must not be switched from V_{CC} to V_{PP} volts or vice versa.

PROGRAMMING INFORMATION (Cont'd)



PACKAGE DIMENSIONS

Standard 28-pin Plastic DIP (Suffix: -P)



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefullychecked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 524288-BIT ONE TIME PROM

MBM27C512P-25

September 1987 Edition 1.0

CMOS 512K (524,288) BIT ONE TIME ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

The Fujitsu MBM27C512P is a high speed 524,288 bits CMOS one time electrically programmable read only memory (OTPROM). It is especially well suited for application where rapid turn-around and/or bit pattern experimentation, and low-power consumption are important.

The MBM27C512P is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells and housed in standard 28-pin plastic DIP package. It is organized as 65,536 words by 8 bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

The MBM27C512P has the same functions including write operations as MBM27C512 (EPROM) except for erase.

- CMOS power consumption
 Standby: 100 μA max.
 Active: 30mA max.
- 65,536 words x 8 bits organization, fully decoded
- Single location programming
- Programmable utilizing the Quick ProTM Algorithm
- No clocks required (fully static operation)

- TTL compatible inputs/outputs
- Fast access time:
 250 ns max. (MBM27C512P-25)
- Three-state output with OR-tie capability
- Output Enable (OE) pin for simplified memory expansion
- Single +5V supply, ±10% tolerance
- Standard 28-pin plastic DIP: (Suffix: -P)


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Temperature under Bias	TBIAS	-25 to +85	°c
Storage Temperature	T _{STG}	-45 to +125	°C
All Inputs/Outputs Voltage with respect to GND	V _{IN} ,V _{OUT}	-0.6 to V _{CC} +0.6	٧
Voltage on A ₉ with Respect to GND	V _{A9}	-0.6 to +13.5	٧
V _{PP} Voltage with Respect to GND	V _{PP}	-0.6 to +22	٧
Supply Voltage with respect to GND	V _{cc}	-0.6 to +7	V


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Quick ProTM is a trademark of FUJITSU LIMITED





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1MHz)

	erigani. Net		Value			
Parameter	Symbol	Min	Тур	Max	Unit	
Input Capacitance ($V_{IN} = 0 \text{ V, except } \overline{OE}/V_{PP}$)	C _{IN1}	<u>-</u>	4	6	pF	
OE/V _{PP} Input Capacitance (V _{IN} = 0 V)	C _{IN 2}	- <u>-</u> ;		20	pF.	
Output Capacitance (V _{OUT} = 0 V)	Соит	- .	8	12	pF	

FUNCTIONS AND PIN CONNECTIONS

Function (Pin No.) Mode		Data I/O (11~13, 15~19)	CE (20)	ŌĒ/V _{PP} (22)	V _{CC} (28)	GND (14)
Read	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	5V	GND
Output Disable	A _{IN}	High-Z	VIL	V _{IH}	5V	GND
Standby	Don't Care	High-Z	V _{IH}	Don't Care	5V	GND
Program	A _{IN}	D _{IN}	VIL	12.5V	6V	GND
Program Verify	A _{IN}	D _{OUT}	V _{IL}	VIL	6V	GND
Program Inhibit	Don't Care	High-Z	V _{IH}	12.5V	6V	GND

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	Symbol	Unit			
	Symbol	Min	Тур	Max	Unit
V _{CC} Supply Voltage	Vcc	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.0		V _{cc} +0.3	٧
Input Low Voltage	VIL	-0.1		0.8	٧
Operating Temperature	TA	0		70	°c

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Power-ster.	01.1		Value		l lada
Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V _{IN} = 5.5 V)	HLI			10	μΑ
Output Leakage Current (V _{OUT} = 5.5 V)	IILOI		-	10	μΑ
V _{CC} Standby Current (CE = V _{IH})	I _{SB1}			1	mA
V _{CC} Standby Current (CE = V _{CC} ±0.3 V, I _{OUT} = 0 mA)	I _{SB2}		1	100	μΑ
V _{CC} Active Current (CE = V _{IL} , I _{OUT} = 0 mA)	I _{CC1}		4	30	mA
V _{CC} Operation Current (f = 4 MHz, I _{OUT} = 0 mA)	I _{CC2}		10	30	mA
Output Low Voltage (I _{OL} = 2.1 mA)	VoL			0.45	V
Output High Voltage (I _{OH} = -400 μA)	V _{OH1}	2.4			V
Output High Voltage (I _{OH} = -100 μA)	V _{OH2}	V _{CC} -0.7			V

Fig. 2 - AC TEST CONDITIONS (INCLUDING PROGRAMMING)

Input Pulse Levels:

0.45V to 2.4V

Input Rise and Fall Times:


≤ 20ns

Timing Measurement Reference Levels:

0.8V and 2.0V for inputs 0.8V and 2.0V for outputs

Output Load:

1 TTL gate and C₁ = 100pF



AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted)

	e e e e e e e e e e e e e e e e e e e	М	MBM27C512P-25			
Parameter	Symbol	Min	Тур	Max	Units	
Address Access Time*1	tACC	er e		250	ns	
CE to Output Delay	t _{CE}	en e		250	ns	
OE to Output Delay*1	t _{OE}			100	ns	
Address to Output Hold	t _{OH}	0			ns	
Output Enable High to Output Float*2	t _{DF}	0		60	ns	

Notes:

*1 \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
*2 t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Output Float is defined as the point where data is no longer driven.



PROGRAMMING INFORMATION

PROGRAMMING

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM27C512P has all 524,288 bits in the "1", or high state. "0's" are loaded into the MBM27C512P through the procedure of programming.

The MBM27C512P is programmed with a fast programming algorithm designed by Fujitsu called Quick ProTM. The programming mode is entered when +12.5V and +6V are applied to VPP and V_{CC} respectively, and \overline{CE} is V_{IH}. A 0.1 µF capacitor between Vpp and GND is needed to prevent excessive voltage transients which could damage the device. The address to be programmed is applied to the proper address pins. The 8 bit data pattern to be written is placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 1 ms programming

ELECTRONIC SIGNATURE

The MBM27C512P has electronic signature mode which is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its cor-

pulse is applied to \overline{CE} and after that one additional pulse which is 3 times as wide as previous pulse is applied to \overline{CE} to accomplish the programming.

Procedure of Quick ProTM (Refer to the attached flowchart.)

- 1) Set the start address (=G) at the address pins.
- 2) Set V_{CC} = 6V, V_{PP} = 12.5V and \overline{CE} = V_{IH} .
- Clear the programming pulse counter (X ← 0).
- 4) Input data to respective pins.
- 5) Apply ONE programming pulse (tpw = 1ms Typ.) to CE.
- 6) Increment the counter (X ← X+1).
- 7) Compare the number (=X) of applied programming pulse with 25 and then verify the programmed data. If programmed data is verified, go to the next step regardless of X value. If X = 25 and programmed data is not verified, the

- device fails. If X < 25 and programmed data is not verified, go back to the step 5).
- 8) Apply one additional wide programming pulse to $\overline{\text{CE}}$ (3X ms).
- 9) Compare the address with an end address (=N). If the programmed address is the end address, proceed to the next step. If not, increment the address (G ← G+1) and then go to the step 3) for the next address.
- 10) Set $V_{CC} = V_{PP} = 5V$.
- 11) Verify the all programmed data. If the verification succeeds, the programming completes. If any programmed data is not the same as original data, the device fails.

A continuous TTL low level should not apply to \overline{CE} input pin during the program mode (V_{PP} = 12.5V and V_{CC} = 6V) because it is required that one programming pulse width does not exceed 78.75 ms at each address.

responding programming algorithm.

The electronic signature is activated when +12V is applied to address line A₉ (pin 24) of the MBM27C512P. Two identifier bytes are readed out from the

outputs by toggling address line A_0 (pin 10) from V_{IL} to V_{IH} . The address lines from A_1 to A_{13} must be hold at V_{IL} to keep the electronic signature mode. See the table below.


A ₀	01	02	Оз	04	O ₅	06	07	O ₈	Definition
VIL	0	0	1	0	0	0	0	0	Manufacture
V _{IH}	1	1	0	0	0	1	1	1	Device

Note: $A_9 = 12V \pm 0.5V$

 A_1 thru $A_8 = A_{10}$ thru $A_{13} = \overline{CE} = \overline{OE} = V_{1L}$.

A14 = A15 = Either VIL or VIH

PROGRAMMING INFORMATION (Cont'd)



DC CHARACTERISTICS

 $(T_A = 25\pm5^{\circ}C, V_{CC}^{*1} = 6V \pm 0.25V, V_{PP}^{*2} = 12.5V\pm0.3V)$

Parameter	Complete		Value				
Parameter	Symbol	Min	Тур	Max	Unit		
Input Leakage Current (V _{IN} = 5.25 V/0.45 V)				10	μΑ		
V _{PP} Supply Current During Programming Pulse (CE = V _{IL})	l _{PP}			50	mA		
V _{CC} Supply Current	lcc			30	mA		
Input Low Level	VIL	-0.1		0.8	V		
Input High Level	V _{IH}	2.0		V _{CC} + 0.3	V		
Output Low Voltage During Verify (I _{OL} = 2.1 mA)	V _{OL}			0.45	V		
Output High Voltage During Verify (I _{OH} = -400 μA)	V _{он}	2.4			٧		

Note: *1 V_{CC} must be applied either coincidently or before V_{PP} and removed either coincidently or after V_{PP}.

*2 V_{PP} must not be greater than 14 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining $V_{PP} = 12.5$ volts. Also, during $\overline{CE} = V_{IL}$, V_{PP} must not be switched from 5 to 12.5 volts or vice-versa.




PROGRAMMING INFORMATION (Cont'd)

AC CHARACTERISTICS


 $(T_A = 25\pm5^{\circ}C, V_{CC} = 6V \pm 0.25V, V_{PP} = 12.5V\pm0.3V)$

			Value				
Parameter	Symbol	Min	Тур	Max	Unit		
Address Setup Time	t _{AS}	2			μs		
Chip Enable Setup Time	t _{CES}	2			μs		
Output Enable Setup Time	toes	2			μs		
Data Setup Time	t _{DS}	2			μs		
V _{CC} Setup Time	t _{VS}	2			μς		
Address Hold Time	t _{AH}	2			μs		
Data Hold Time	t _{DH}	2			μs		
Output Enable Hold Time	t _{OEH}	2			μs		
V _{PP} Recovery Time	t _{VR}	2			μs		
Chip Enable to Data Valid	t _{DV}			1	μs		
Output Disable to Output Float Delay	t _{DF}	0		130	ns		
V _{PP} Program Pulse Rise Time	t _{PRT}	50		AND DESCRIPTION	ns		
Programming Pulse Width	t _{PW}	0.95	1	1.05	ms		
Additional Programming Pulse Width	t _{APW}	2.85	3	78.75	ms		



PACKAGE DIMENSIONS

Standard 28-pin Plastic DIP (Suffix: -P)



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.

10

Section 11

CMOS EEPROMs

Page	Device	Maximum Access Time(ns)	Capacity	Package Options		Sealing Method
11-3	MBM28C64-25 MBM28C64-35	250 350	65536 bits (8192w x 8b)	28-pin Plastic 28-pin Ceramic	DIP DIP	Plastic CERDIP
11-11	MBM28C65-25 MBM28C65-35	250 350	65536 bits	28-pin Plastic 28-pin Ceramic	DIP DIP	Plastic CERDIP
11–19	MBM28C256	150	262144 bits (32768w x 8b)	28-pin Plastic	DIP	Plastic

11



CMOS 65536-BIT ELECTRICALLY ERASABLE PROGRAMMABLE ROM

MBM28C64-25 MBM28C64_35

> September 1987 Edition 20

CMOS 8192 x 8 ELECTRICALLY ERASABLE PROGRAMMABLE READ ONLY MEMORY

The Fujitsu MBM 28C64 is a high speed 65.536 bits CMOS electrically erasable and electrically programmable read only memory (EEPROM) using a single 5 V supply. It is especially well suited not only for application where rapid turn-around, and/or bit pattern experimentation and low-power consumption are important but also as replacement of battery-backed-up RAM application.

The MBM 28C64's write operation is similar to that of a Static RAM. Byte write operation is initiated with a TTL low level signal to the WE pin, and addresses and data which are internally latched allow the system to do for other tasks during the write operation.

The MBM 28C64 automatically erases the memory bit pattern previously written and then completes writing/verifying a new pattern.

It also has a good DATA Polling function to make the processor realized the completion of write operation by data bus line.

The MBM 28C64 is fabricated using CMOS double polysilicon gate technology with stacked gate cells and housed in standard 28-pin DIP package.

- 8.192 words x 8 bit, fully decoded
- Internally latched address/data in writing
- Automatic Erase before Write
- Self timed Byte Write
- Data protection from short write pulse or noise on WE
- On chip data verification
- Chip Erase capability using external power supply.
- Write status identificator DATA POLLING
- Lower power

Active: 110 mW/MHz max. Standby: 550µW max.

• Single +5V supply, ±10% toler-

- 250 ns max. (MBM 28C64-25)
- TTL compatible input/output for fully MPU interface
- capability
- Output enable (OE) for simple memory expansion
- JEDEC approved pin assignme-
- Standard 28 pin CERAMIC (CER-DIP) package: Suffix: -Z
- Standard 28 pin PLASTIC DIP

Access time 350 ns max. (MBM 28C64-35)

Tri-state output for wired-OR


Minimum Endurance of 10000 Erase/Write cycle per Byte


- nt and package
- package: Suffix: -P

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating		Symbol	Value	Unit
Supply Voltage with Respect to GND		V _{CC}	-0.3 to +7.0	V
All Input/output Voltage with Respect to GND		V _{IN} , V _{OUT}	-0.3 to V _{CC} +0.3	V
Voltag on Ag with Respect to GND		V _{A9}	-0.3 to +13.5	V
Voltage on OE with Resp	ect to GND	V _{OE}	-0.3 to +15.5	V
Temperature under Bias		TBIAS	-25 to +85	°C
Storage Temperature	Ceramic	T _{STG}	-65 to +125	°c
Storage Temperature	Plastic	1516	-45 to +125	1 .

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance (V _{IN} = 0V)	Cin	un e non especial.		10	pF
Output Pin Capacitance (V _{OUT} = 0V)	C _{OUT}			10	pF

11

FUNCTION TRUTH TABLE

Pin Name Mode	Address	CE	ŌĒ	WE	Data I/O	Power
Read	A _{IN}	V _{IL}	VIL	V _{IH}	D _{out}	Active
Standby and Write Inhibit	×	V _{IH}	X	х	High-Z	Standby
Write	A _{IN}	V _{IL}	V _{IH}	V _{IL}	D _{IN}	Write
DATA POLLING*	Ain	VIL	V _{IL}	V _{IH}	I/O ₈ = I ₈ I/O ₁ to I/O ₇ ⊳= High-Z	Write
Write	Λ	×	VIL	Х	III ab 2	A
Inhibit	AIN	^	Х	V _{IĤ}	High-Z	Active
Chip Erase	X	VIL	Voe	· V _{IL}	V _{IH}	Chip Erase

Note: X Can be either V_{IL} or V_{IH} .

V_{OE} 13.5V ± 1.5V

* The address must be applied the written address and the all output data becomes input data from the point where the write mode is completed.

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.0		V _{CC} +0.3	v v
Input Low Voltage	VIL	-0.1		0.8	V
Operating Temperature	TA	0		70	°c

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Condition	Symbol	Min	Max	Unit
Input Leakage Current	V _{IN} = 5.5V	ILI	-10	. 10	μΑ
Output Leakage Current	V _{OUT} = 5.5V	I _{LO}	-10	10	μΑ
V _{CC} Standby Current	CE = V _{IH}	I _{SB1}		1	mA
V _{CC} Standby Current	CE = V _{CC} ±0.3V	I _{SB2}		100	μΑ
V _{CC} Active Current	CE = V _{IL}	l _{CC1}		20	mA
V _{CC} A ctive Current	CE = V _{IL} , f = 4MHz, I _{OUT} = 0mA	I _{CC2}		20	mA
V _{CC} Write Current	CE = V _{IL} , WE = V _{IL}	Iccw		40	mA
V _{CC} Chip Erase Current	CE = WE = VIL, OE = VOE	I _{CCE}		100	mA
Output Low Level	I _{OL} = 2.1mA	VoL		0.45	V
Output High Level	I _{OH} = -400μA	V _{oH}	2.4	1.24.14	V
Write Inhibit V _{CC} Level		V _{INH}		3	V
Chip Erase Voltage		V _{OE}	12	15	V

AC TEST CONDITIONS

Input pulse levels:

0.45V to 2.4V


Input Rise/Fall Times:

≤ 20ns

Input Reference Levels: **Output Reference Levels:** 1.0V to 2.0V 0.8V to 2.0V

Output Load:

1 TTL gate and C_L = 100pF



AC CHARACTERISTICS (READ)

(Recommended operating conditions unless otherwise noted.)


	0	MBM 28C64-25		MBM 2	Unit	
Parameter	Symbol	Min	Max	Min	Max	Unit
Address Access Time	t _{ACC}		250		350	ns
CE to Output Delay	t _{CE}		250		350	ns
OE to Output Delay*1	toe		100	Out of	120	ns
OE High to Output	t _{OH}	0		0		ns
CE, OE High to Output Float*2	t _{DF}		60		80	ns


Output Float is defined as the point where data is no longer driven.

AC CHARACTERISTICS (BYTE WRITE)

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t _{AS}	20			ns
Chip Enable Setup Time	t _{CS}	0			ns
Output Enable Setup Time	toes	20			ns
Write Pulse Width	t _{WP}	100			ns
Address Hold Time	t _{AH}	50			ns
Data Setup Time	t _{DS}	50			ns
Data Hold Time	t _{DH}	20		11 11 11 11 11	ns
Chip Enable Hold Time	t _{сн}	0			ns
Output Enable Hold Time	toeh	20			ns
Write Enable hold Time	twen	10			ns
Byte Write Cycle Time	t _{WR}			10	ms
Write Recovery Time	t _{RE}	50			ns
Number of Write per Byte	n	10			×1000





WRITE INFORMATION

BYTE WRITE

The MBM 28C64's write mode is similar to that of Static RAM. The write cycle is completely self-timed, and initiated by a low going TTL pulse on the \overline{WE} pin. On the falling edge of \overline{WE} , the address data is latched. On the rising edge, the input data is latched. During the write cycle, the MBM 28C64 automatically erases the memory data previously written and new data written into the memory is verified to ensure successufully the byte write.

CHIP ERASE

The MBM 28C64 has a chip erase mode using external power supply which all data can be written to high state (= the

erased state). The chip erase mode is initiated by setting \overline{OE} to 13.5V and applying low TTL level to \overline{WE} while holding all data inputs on high TTL level.

DATA POLLING

The MBM 28C64 features DATA Polling to signal the completion of a byte write cycle. During a write cycle, an attemped read of the last byte written results in the data complement of that byte at I/O₈. After completion of the write cycle, true data is available.

DATA Polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

DATA PROTECTION

The MBM 28C64 has three features to prevent a erroneous initiation of write mode.

V_{CC} Detecter: When the V_{CC} is less than +3V during V_{CC} power-on and power-off, the write function is inhibited.

Noise Filter: When initiating write cycle, the write pulse of less than 20ns is locked.


Write Inhibit: When OE is low TTL or CE is high TTL, the initiation of write cycle is inhibited.

AC CHARACTERISTICS (DATA POLLING)

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time to WE	t _{ACS}	20			ns
Address Access Time	tACC			350	ns
Output Enable Access Time	t _{OE}	表 " " " " " " " "		120	ns

Note *1 t_{OE} delays up to t_{ACC} - t_{OE} after the falling edge of \overline{CE} without impact on t_{ACC} .




Note: * O₁ through O₇ are in High-Z state till end of write.

AC CHARACTERISTICS (CHIP ERASE*)

(Recommended operating conditions unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit
Chip Enable Setup Time	t _{cs}	150			ns
Output Enable Setup Time	toes	150			ns
Write Pulse Width	t _{WP}	5		20	ms
Data Setup Time	t _{DS}	150			ns
Data Hold Time	t _{DH}	100			ns
Chip Enable Hold Time	t _{CH}	100			ns
Output Enable Hold Time	t _{OEH}	100			ns

Note: * \overline{OE} = 13.5V ± 1.5V




PACKAGE DIMENSIONS

Standard 28-pin Plastic DIP (Suffix: -P)



Standard 28-pin Ceramic DIP (Suffix: -Z)



The Information contained in this document does not convey any license under copyrights. patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specification without notice.

September 1987 Edition 2.0

MBM 28C65-25

CMOS 65536-BIT ELECTRICALLY ERASABLE PROGRAMMABLE ROM

CMOS 8192 x 8 ELECTRICALLY ERASABLE PROGRAMMABLE READ ONLY MEMORY

The Fujitsu MBM 28C65 is a high speed 65,536 bits CMOS electrically erasable and electrically programmable read only memory (EEPROM) using a single 5V supply. It is especially well suited not only for application where rapid turn-around and/or bit pattern experimentation and low-power consumption are important but also as replacement of battery-backed-up RAM application.

The MBM 28C65's write operation is similar to that of a Static RAM. Byte write operation is initiated with a TTL low level signal to the \overline{WE} pin, and addresses and data which are internally latched allow the system to do for other tasks during the write operation.

The MBM 28C65 automatically erases the memory bit pattern previously written and then completes writing/verifying a new pattern.

It also has a good DATA Polling function to make the processor realized the completion of write operation by data bus line and RDY/BSY control.

The MBM 28C65 is fabricated using CMOS double polysilicon gate technology with stacked gate cells and housed in standard 28-pin DIP package.

- 8,192 words x 8 bit, fully decoded
- Internally latched address/data in writing
- Automatic Erase before Write
- Self timed Byte Write
- Data protection from short write pulse or noise on WE
- On chip data verification
- Chip Erase capability using external power supply.
- Write status identificator
 DATA POLLING
- Lower power

Active: 110 mW/MHz max. Standby: 550 µW max.


• Single +5V supply, ±10% toler-

- Access time
 250 ns max. (MBM 28C65-25)
 350 ns max. (MBM 28C65-35)
- TTL compatible input/output for fully MPU interface
- Tri-state output for wired-OR capability
- Output enable (OE) for simple memory expansion
- Minimum Endurance of 10000 Erase/Write cycle per Byte
- JEDEC approved pin assignment and package
- Standard 28 pin CERAMIC (CER-DIP) package: Suffix: -Z
- Standard 28 pin PLASTIC DIP package: Suffix: -P

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating		Symbol	Value	Unit
Supply Voltage with Respect to GND		V _{CC}	~0.3 to +7.0	V
All Input/output Voltage with Respect to GND		V _{IN} , V _{OUT}	-0.3 to V _{CC} +0.3	V
Voltag on Ag with Respect to GND		V _A 9	-0.3 to +13.5	V
Voltage on OE with Resp	ect to GND	VOE	-0.3 to +15.5	V
Output Current on RDY Tespect to GND	BSY with	los	+10.0	mA
Temperature under Bias		TBIAS	-25 to +85	°C
Storage Temperature	Ceramic	T _{STG}	-65 to +125	°c
- congo i comperature	Plastic	, sig	-45 to +125	


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



PIN ASSIGNMENT								
RDY/BSY 1 A12 2 A7 3 A6 4 A5 5 A4 6 A3 7 A2 8 A1 9 A0 10 I/O1 11 I/O2 12 I/O3 13 GND 14	TOP VIEW	28 27 26 25 24 23 22 21 20 18 17 16 15	Vcc WE NC A8 A9 A11 OE A10 CE I/O ₈ I/O ₇ I/O ₆ I/O ₅ I/O ₄					

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

16



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}			10	pF
Output Capacitance (V _{OUT} = 0V)	C _{OUT}			10	pF

FUNCTION TRUTH TABLE

Pin Name Mode	Address	CE	ŌĒ	WE	RDY/BSY (Open Drain)	Data I/O	Power
Read	A _{IN}	V _{IL}	V _{IL}	V _{IH}	High-Z	D _{out}	Active
Standby and Write Inhibit	х	V _{IH}	х	х	High-Z	High-Z	Standby
Write	AIN	VIL	V _{IH}	VIL	VoL	D _{IN}	Write
DATA POLLING*	A _{IN}	VIN	V _{IL}	V _{IH}	V _{OL}	$I/O_8 = \overline{I_8}$ I/O_1 to I/O_7 = High-Z	Write
Write	Δ.	.,	V _{IL}	х			
Inhibit	A _{IN}	X	X	V _{IH}	High-Z	High-Z	Active
Chip Erase	Х	VIL	Voe	V _{IL}	VoL	VIH	Chip Erase

Can be either VIL to VIH.

V_{OE}: 13.5V ± 1.5V

The address must be applied the written address and the all output data becomes input data from the point where the write mode is completed.

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.0		V _{cc} +0.3V	٧
Input Low Voltage	VIL	-0.1		0.8	V
Operating Temperature	TA	0		70	°c

DC CHARACTERISTICS

Parameter	Condition	Symbol	Min	Max	Unit
Input Leakage Current	V _{IN} = 5.5V	, I _{LI}	-10	10	μΑ
Output Leakage Current	V _{OUT} = 5.5V	ILO	-10	10	μΑ
V _{CC} Standby Current	CE = V _{IH}	I _{SB1}		1	mA
V _{CC} Standby Current	CE = V _{CC} ±0.3V	I _{SB2}		100	μΑ
V _{CC} Active Current	CE = V _{IL}	l _{CC1}		20	mA
V _{CC} Active Current	CE = V _{IL} f = 4MHz, I _{OUT} = 0mA	I _{CC2}		20	mA
V _{CC} Write Current	CE = VIL, WE = VIL	Iccw		40	mA
V _{CC} Chip Erase Current	CE = WE = V _{IL} , OE = V _{OE}	ICCE		100	mA
Output Low Level	I _{OL} = 2.1mA	.V _{OL}		0.45	V
Output High Level	1 _{OH} = -400μA	V _{OH}	2.4		V
Write Inhibit V _{CC} Level		V _{INH}	,	3	V
Chip Erase Voltage		V _{OE}	12	15	V

AC TEST CONDITIONS

Input pulse levels: Input Rise/Fall Times: 0.45V to 2.4V

≤ 20ns

Input Reference Levels:

1.0V to 2.0V

Output Reference Levels:

Output Load:

0.8V to 2.0V 1 TTL gate and C₁ = 100pF

AC CHARACTERISTICS (READ) (Recommended operating conditions unless otherwise noted.)

Parameter		MBM 28C64-25		MBM 28C64-35			
	Symbol	Min	Max	Min	Max	Unit	
Address Access Time	t _{ACC}		250		350	ns	
CE to Output Delay	t _{CE}		250		350	ns	
OE to Output Delay*1	t _{OE}		100		120	ns	
OE High to Output	t _{OH}	0		0	era (f. biyasa	ns	
CE, OE High to Output Float*2	t _{DF}		60		80	ns	


Note: *1 toE delays up [†]ACC-[†]OE after the falling edge of CE without impact on t_{ACC}.
*2 t_{DF} is specified from OE or CE, whichever occurs first.
Output Float is defined as the point where data is no longer driven.


AC CHARACTERISTICS (BYTE WRITE)

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t _{AS}	20			ns
Chip Enable Setup Time	t _{CS}	0	Visit of particular and the con-		ns
Output Enable Setup Time	toes	20		1.00	ns
Write Pulse Width	t _{WP}	100		and the same	ns
Address Hold Time	t _{AH}	50			ns
Data Setup Time	t _{DS}	50			ns
Data Hold Time	t _{DH}	20			ns
Chip Enable Hold Time	tсн	0			ns
Output Enable Hold Time	toeh	20		man and the second	ns
Write Enable Hold Time	twen	10	- Curi		ns
Time to Device Busy	t _{DB}			120	ns
Byte Write Cycle Time	twR	ragadi (Birata)		10	ms
Write Recovery Time	t _{RE}	50			ns
RDY/BSY to Output Time*	t _{RBO}			100	ns
Number of Write per Byte	n	10			×1000

Note: * If $\overline{CE} = \overline{OE} = V_{IL}$ and RDY/ \overline{BSY} is going to OFF, The readed data is valid after t_{RBO} .





WRITE INFORMATION

BYTE WRITE

The MBM 28C65's write mode is similar to that of Static RAM. The write cycle is completely self-timed, and initiated by a low going TTL pulse on the WE pin. On the falling edge of WE, the address data is latched. On the rising edge, the input data is latched. During the write cycle, the MBM 28C65 automatically erases the memory data previously written and new data written into the memory is verified to ensure successufully the byte write.

The RDY/BSY pin (Pin 1) goes to a low TTL level indicating that the MBM 28C65 is in a write cycle. When RDY/BSY goes back to a high impedance state, the MBM 28C65 has complete writing, and is ready to execute

another cycle.

CHIP ERASE

The MBM 28C65 has a chip erase mode using external power supply which all data can be written to high state (= the erased state). The chip erase mode is initiated by setting $\overline{\text{OE}}$ to 13.5V and applying low TTL level to $\overline{\text{WE}}$ while holding all data inputs on high TTL level.

DATA POLLING

The MBM 28C65 features DATA Polling to signal the completion of a byte write cycle. During a write cycle, an attemped read of the last byte written results in the data complement of that byte at I/O₈. After completion of the write cycle, true data is available.

DATA Polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

DATA PROTECTION

The MBM 28C65 has three features to prevent a erroneous initiation of write mode

V_{CC} Detecter: When the V_{CC} is less than +3V during V_{CC} power-on and power-off, the write function is inhibited.

Noise Filter: When initiating write cycle, the write pulse of less than 20ns is locked.


Write Inhibit: When OE is low TTL or CE is high TTL, the initiation of write cycle is inhibited.

AC CHARACTERISTICS (DATA POLLING)

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time to WE	t _{ACS}	20			ns
Address Access Time	tACC			350	ns
Output Enable Access Time	toE			120	ns

Note: * toE delays to up tACC-tOE after the falling edge of CE without impact on tACC.




Note: *01 through 07 are in High-Z state till end of write.

11-16

AC CHARACTERISTICS (CHIP ERASE*) (Recommended operating conditions unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit
Chip Enable Setup Time	t _{CS}	150			ns
Output Enable Setup Time	toes	150			ns
Write Pulse Width	t _{WP}	5		20	ms
Data Setup Time	t _{DS}	150			ns
Data Hold Time	t _{DH}	100			ns
Chip Enable Hold Time	t _{CH} .	100			ns
Output Enable Hold Time	t _{OEH}	100			ns
Time to Device Busy	t _{DB}			120	ns
Time to Device Ready	t _{DR}			120	ns

Note: * OE = 13.5V ± 1.5V




PACKAGE DIMENSIONS

Standard 28-pin Plastic DIP (Suffix: -P)



Standard 28-pin Ceramic DIP (Suffix: -Z)



The Information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fulltsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specification without notice.

11



256K CMOS ELECTRICALLY ERASABLE PROM

MBM28C256

April 1988 Edition 1.0


256K BIT(32,768 x 8) CMOS ELECTRICALLY ERASABLE PROGRAMMABLE READ ONLY MEMORY


The Fujitsu MBM28C256 is a high speed read-only static memory that is electrically erasable and reprogrammable. The device contains 262,144 reprogrammable bits organized in a 32,768-byte/8-bit format.

The MBM28C256 has a high-voltage generator on chip; which allow to program or erase data using single +5V supply, the write operation can be similar to that of a static RAM.

The MBM28C256 is fabricated using CMOS double polysilicon gate technology with stacked gate cells and housed in a standard 28-pin plastic DIP package.

- 32,768-byte/8-bit organization with on-chip decoding
- · Internally latched address/data in writing
- Automatic Erase before Write
- Single-byte or 64-byte programming capability
- Data protection from short write pulse or noise on WE
- Software data protection
- · Chip Erase capability using external power supply
- Write status identificator DATA POLLING
- Single +5V(±10%) power supply with low current drain:
 Active operation: 50 mA max.
 Standby operation: 0.1 mA max.
- Fast access time : 150 ns max. (MBM28C256-15)
- TTL-compatible inputs/outputs
- Three-state output for wired-OR capability
- Output enable (OE) for simple memory expansion
- Minimum Endurance of 10000 Erase/Write cycle per Byte
- JEDEC approval pin assignment and package
- Standard 28-pin PLASTIC DIP package (600mil): Suffix -P





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

NMOS Non-Volatile RAMs

Page	Device	Maximum Access Time(ns)	Capacity	Package Options	Sealing Method
12-3	MBM2212-20	200	1024 bits	18-pin Plastic DIP	Plastic
	MBM2212-25	250	(256w x 4b)	18-pin Ceramic DIP	CERDIP

12



MOS 1024-BIT NON-VOLATILE RANDOM ACCESS MEMORY

MBM2212-20 MBM2212-25

> December 1987 Edition 3.0

1024-BIT NON-VOLATILE STATIC RANDOM ACCESS MEMORY

The Fujitsu MBM 2212 is a 1024-bit non-volatile static random access memory (NVRAM) combined 1024 bit static random access memory (SRAM) and electrically erasable programmable read only memory (EEPROM) on one-chip. It is designed for applications such as system potentiometer or electrical switch to memorize the system condition etc.

The MBM 2212 is organized as 256 words by 4 bit. Each one word is constituted with a pair of SRAM and EEPROM cell. The read and write operations are performed on the SRAM cell. The data transfer between SRAM and EEPROM is performed using two control pins. The store mode (transfering SRAM data to EEPROM) is executed with one shot pulse applied to \overline{ST} pin in 10ms. The recall mode (transfering EEPROM data to SRAM) is executed with one shot pulse applied to \overline{RC} pin in 1.2 μ s. Both store and recall operations are completed all bits at one time.

The MBM 2212 is fabricated using N-MOS silicon gate technology with floating gate cells. Single +5V supply and TTL input/output level operations greatly facilitate microprocessor applications.

- 256 words x 4 bit organization, fully decoded
- 10ms self-timed auto store
- 10 years data retention for each store
- Unlimited endurance for recall
- TTL compatible inputs/outputs
- Tri-state output
- Write protection on power-on/off and surge pulse
- Low power consumption;
 Active: 330mW max.
- Standby: 165mW max.

 Fast access time:


200ns max. (MBM 2212-20) 250ns max. (MBM 2212-25)


- Standard 18 pin CERAMIC DIP package: Suffix-Z
 Standard 18 pin PLASTIC DIP package: Suffix-P
- Pin compatible with Xicor X2212

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Supply Voltage with Respect to GND	V _{cc}	-1.0 to +7.0	. V
All Input/Output Voltage with Respect to GND	V _{IN} , V _{OUT}	-1.0 to +7.0	٧
Output Current with Respect to GND	I _{OUT}	+5.0	mA
Temperature under Bias	T _{BIAS}	-10 to +85	°C
Storage Temperature	T _{STG}	-65 to +125	°c

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}			6	pF
I/O Capacitance (V _{I/O} = 0V)	C _{I/O}			8	pF

TRUTH TABLE

MODE	<u>cs</u>	WE	RC	ST	1/0	V _{cc}	GND	POWER	
Standby	V _{IH}	х	V _{IH}	V _{IH}	High-Z	5V	GND	Standby	
Read	VIL	V _{IH}	V _{IH}	V _{IH}	D _{OUT}	5V	GND	Active	
Write	VIL	V _{IL}	V _{IH}	V _{IH}	D _{IN}	5V	GND	Active	
Basell	×	V _{(H}		.,		5V	CND	Standby	
Recall	V _{IH}	×	V _{IL}	V _{IH}	High-Z		GND		
Carra	×	V _{IH}	.,	VIL	.,			64TD	
Store	V _{IH}	х	V _{IH}		High-Z	5V	GND	Active	

Note: X Can be either VIL or VIH

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltae	V _{cc}	4.5	5.0	5.5	V
Input High Level	V _{IH}	2.0		V _{cc} +0.5	٧
Input Low Level	VIL	-1.0*		0.8	٧
Operating Temperature	TA	0	/	70	°c

Note: * For less than 50ns undershoot, but -0.5V for DC.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Condition	Symbol	Min	Max	Unit
Input Leakage Current	V _{IN} = GND to 5.5V	H _{LI} I		10	μΑ
I/O Leakage Current	CS = V _{IH} , V _{I/O} = GND to 5.5V	II _{LO} I		10	μΑ
V _{CC} Standby Current	$\overline{\text{CS}} = V_{\text{IH}}, V_{\text{CC}} = 4.5 \text{V to 5.5V}, I_{\text{I/O}} = 0 \text{mA}^{*1}$	I _{SB}		30	mA
V _{CC} Active Current	CS = V _{IL} , V _{CC} = 5.5V, I _{I/O} = 0mA*2	Icc		60	mA
Output Low Level	I _{OL} = 4.2mA	VoL		0.4	٧
Output High Level	I _{OH} = -2.0mA	V _{он}	2.4		٧
Store Inhibit V _{CC} Voltage		V _{IHBT}		2.7	V

Note: *1 Supply current increases to I_{CC} while store mode regardless of \overline{CS} level.

*2 Supply current reduces to I_{SB} while recall mode regardless of $\overline{\text{CS}}$ level.


AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

READ MODE ($\overline{WE} = \overline{ST} = \overline{RC} = V_{IH}$)

Roudine - Grant Roudine (1920), and a second second of the control		MBM 2212-20		MBM 2212-25			
Parameter	Symbol	Min	Max	Min	Max	Unit	
Read Cycle Time	t _{RC}	200	The second second	250		ns	
Address Access Time	t _{AA}		200		250	ns	
Chip Select Access Time	t _{ACS}		200	1 24 3 24 24 24 24 24 24 24 24 24 24 24 24 24	250	ns	
Output Hold after Address Change	t _{он}	50		50		ns	
Chip Select to Output Active*	t _{LZ}	10	110	10		ns	
Chip Select to Output Disable*	t _{HZ}		100	200	100	ns	

Note: * Transition is measured at point of ±500mV from steady state voltage.




Note: *Address valid prior to or coincident with CS transition low.

12

P	0	MBM 22	11	
Parameter	Symbol	Min	Max	Unit
Write Cycle Time	twc	300		ns
Chip Select to End of Write (WE = VIL)	t _{cw}	150		ns
Address Setup Time	t _{AS}	50		ns
Write Pulse Width (CS = V _{IL})	t _{WP}	150		ns
Write Recovery Time*1	t _{WR}	25		ns
Data Valid to End of Write	t _{DW}	100		ns
Data Hold Time	t _{DH}	0		ns
Write Enable to Output High-Z*2	t _{wz}		100	ns
Output Active from End of Write*3	tow	10		ns

Note: *1 twR is defined from the end point of write.
*2 Transition is measured at point of ±500mV from steady state voltage.

*3 If $\overline{\text{CS}}$ goes high coincident with $\overline{\text{WE}}$ high transition, DATA OUT remains in a high impedance state.



AC TEST CONDITIONS (including EEPROM mode) Input Pulse Levels: 0.6V to 2.4V Input Rise/Fall Times: ≤ 10 ns Input Reference Levels: 0.8V, 2.2V Output Reference Levels: 0.8V, 2.2V Output Load: 1 TTL gate and C_L = 100pF

EEPROM READ/WRITE INFORMATION

The MBM 2212 can not read or write EEPROM data externally and it must be transferred from/to SRAM cell array corresponding to each EEPROM bit. RC and ST pins are assigned to execute these operation easily.

RECALL MODE

The recall mode is initiated when negative pulse ($\ \Box$ r) is applied to $\ \overline{RC}$ pin while either $\ \overline{CS} = V_{IH}$ or $\ \overline{WE} = V_{IH}$ and is completed within 1.2 μ s. The supply current is reduced to standby current automatically.

Please notice that the SRAM data is replaced by the EEPROM data after the execution of this operation.

STORE MODE


The store mode is initiated when negative pulse ($\ \Box \Gamma$) is applied to $\ \overline{ST}$ pin while either $\ \overline{CS} = V_{IH}$ or $\ \overline{WE} = V_{IH}$ and is completed automatically be the on-chip timer. During this operation mode, all input and output pins are inhibited. The original SRAM data remains after the store mode.

The MBM 2212 has two protection circuits to prevent a erroneous store mode. Noise filter circuit for duration of less than 20ns negative pulse on \overline{ST} pin is on the chip.

Auto-standby circuit prevents the store data on the EEPROM cell array from the destruction when V_{CC} is less than +3V.

When V_{CC} power is ON or OFF, the V_{IH} input level must be applied to \overline{ST} pin before or while V_{CC} is greater than +3V.

These operation modes as store mode, recall mode and SRAM write mode have the same logical priority. Normally the first set logical condition determines the following operation mode among \overline{ST} , \overline{RC} and \overline{WE} pins.



EEPROM READ/WRITE INFORMATION (cont'd)

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

RECALL MODE (WE = ST = VIH)

		MBM 2212-20/25		
Parameter	Symbol	Min	Max	Unit
Recall Cycle Time	t _{RCC}	1200	Steening of the Section 1	ns
Recall Pulse Width	t _{RCP}	450	olong Maskata Art Maskata araba	ns
RC to Output Disable*	t _{ACZ}	ne a esti de la lación.	150	ns
RC to Output Active*	t _{ORC}	10	ripsika pagyal. Kinga pak	ns
RC to Output Valid	t _{ARC}		750	ns ns

Note: * Transition is measured at point of ±500mV from steady state voltage.

STORE MODE ($\overline{WE} = \overline{RC} = V_{IH}$)

and the second second second second second	Sumb of	MBM2212-20		MBM2212-25		Unit	
Parameter	Symbol	Min	Max	Min	Max	Onit	
Store Cycle Time	t _{ST}		10		20	ms	
Store Pulse Width*1	t _{STP}	100	janagerije († 1975) Vale	100		ns	
Store to Output Disable*2	^t stz	aliana. Isa	500		500	ns	
Output Valid from End of Store	t _{ost}		200		250	ns	

Note: *1 It is protected to enter into the store mode by less than 20ns pulse width.


*2 Transition is measured at point of ±500mV from steady state voltage.

ENDURANCE

Number of Store Cycles	Number of Data Changes per Bit	Unit
100,000	10,000	times


PACKAGE DIMENSIONS

Standard 18-pin Ceramic DIP (Suffix: -Z)



PACKAGE DIMENSIONS

Standard 18-pin Plastic DIP (Suffix: -P)



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefullychecked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.

Section 13

CMOS Mask ROMs

		Maximum		Da alas as	0 !!
Page	Device	Access Time(ns)	Capacity	Package Options	Sealing Method
13-3	MB83256	250	262144 bits (32768w x 8b)	28-pin Plastic DIP	Plastic
13–11	MB83512	150	524288 bits (65536w x 8b)	28-pin Plastic DIP	Plastic
13-17	MB831000-15 MB831000-20	150 200	1048576 bits (131072w x 8b)	28-pin Plastic DIP	Plastic
13-25	MB832000	200	2097152 bits (262144w x 8b)	32-pin Plastic DIP	Plastic
13–31	MB834100	250	4194304 bits (262144w x 16b) (524288w x 8b)	40-pin Plastic DIP	Plastic
13–37	MB834000-20 MB834000-25	200 250	4194304 bits (524288w x 8b)	32-pin Plastic DIP	Plastic
13–43	MB8324200	250	4194304 bits (262144w x 16b) (524288w x 8b)	40-pin Plastic DIP 64-pin Plastic FPT	Plastic Plastic



CMOS 262,144-BIT MASK-PROGRAMMABLE READ ONLY MEMORY

MB 83256

June 1983 Edition 1.0

256K-BIT (32,768 x 8) CMOS READ ONLY MEMORY

The Fujitsu MB 83256 is a CMOS Si-gate mask-programmable static read only memory organized as 32,768 words by 8 bits.

The MB 83256 has TTL-compatible I/O and 3-state output level with fully-static operation (i.e. no need of clock signal) and single +5V power supply. Also, the MB 83256 is designed for applications such as character generator or program storage which require large memory capacity and high-speed/low-power operation.

The package for the MB 83256 is a standard 28-pin dual-in-line package and its pin-out is compatible with standard 28-pin EPROM.

Organization:

32.768 words x 8 bits

Fast access time:

250 ns max.

· Completely static operation: No clock required

TTL compatible input/output

• Three-state output

Single +5V power supply

• Power consumption:

83 mW (Operation)

8.3 mW (Standby, TTL input level)


165 μW (Standby, CMOS input level)


Standard 28-pin DIP

ABSOLUTE MAXIMUM RATINGS (see NOTE)


ADOCEOTE MAXIMOM NATINGO	(300 110 1 2)		
Rating	Symbol	Value	Unit
Storage Temperature Range	T _{stg}	-40 to +125	°°C
Operating Temperature	TA	-10 to +85	°C
Supply Voltage	V _{cc}	-0.3 to +7.0	٧
Input Voltage	V _{IN}	-0.3 to V _{CC} + 0.3	V
Output Voltage	V _{OUT}	-0.3 to V _{CC} + 0.3	٧

NOTE: Permanent device damage may occur if. ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Output Capacitnace (V _{OUT} =0V)	C _{OUT}			10	pF
Input Capacitnace (V _{IN} = 0V)	C _{IN}	-		7	pF

RECOMMENDED OPERATING CONDITIONS (Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	v
Input Low Voltage	VIL	-0.3	_	0.8	V
Input High Voltage	V _{IH}	2.2	_	V _{CC} +0.3	٧
Ambient Temperature	TA	0	-	70	°C

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit	Test Conditions
Stanby Supply Current	I _{SB1}		1.5	mA	CE = V _{IH}
Standy Supply Current	I _{SB2}		30	μΑ	CE = V _{CC} , V _{IN} = GND or V _{CC}
Active Supply Current	Icc		15	mA	CE = V _{IL} , Minimum Cycle
Input Leakage Current	ILI	-10	10	μΑ	V _{IN} = 0V to V _{CC}
Output Leakage Current	I _{LI/O}	-10	10	μΑ	$\overline{\text{CE}} = \text{V}_{\text{IH}}$, or $\overline{\text{OE}} = \text{V}_{\text{IH}}$
Output High Voltage	V _{он}	2.4		٠V	I _{OH} = -400 μA
Output Low Voltage	V _{OL}		0.4	V	I _{OL} = 2.1 mA

Fig. 2 - AC TEST CONDITIONS

• Input Pulse Levels:

0.6V to 2.4V

• Input Pulse Rise and Fall Time:

 $t_T = 10 \text{ ns}$

Timing Reference Levels:

Input: $V_{IL} = 0.8V$, $V_{IH} = 2.2V$ Output: $V_{OL} = 0.8V$, $V_{OH} = 2.2V$ 1 TTL Gate and $C_L = 100pF$

Output Load:




AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)


	6		Valve	e de de de la compa		
Parameter	Symbol	Min	Тур	Max	Unit	
Address Access Time ($\overline{CE} = \overline{OE} = V_{IL}$)	t _{ACC}		**************************************	250	ns	
Chip Enable Access Time ($\overline{OE} = V_{IL}$)	t _{CE}	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		250	ns	
Output Enable Access Time NOTE 1	t _{OE}			100	ns	
Output Disable Time NOTE2	t _{DF}			80	ns	
Output Hold Time	t _{он}	0			ns	


Note: (1) \overline{OE} may be delayed up to ($t_{ACC} - t_{OE}$) after the falling edge of \overline{CE} without impact on t_{ACC} . (2) t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs earlier.





Note: (1) $\overline{\text{OE}}$ may be delayed up to $(T_{\underline{ACC}} - t_{\underline{OE}})$ after the falling edge of $\overline{\text{CE}}$ without impact on $t_{\underline{ACC}}$. (2) $t_{\underline{DF}}$ is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs earlier.


TYPICAL CHARACTERISTICS CURVES

















Fig. 9.— OUTPUT ENABLE ACCESS TIME
vs. V_{CC} SUPPLY VOLTAGE

100
T_A=25°C
C_L=100pF
40
40
40
V_{CC}, SUPPLY VOLTAGE (V)






CARROLL ROST OF BOXISLED BASED



PACKAGE DIMENSIONS



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.



CMOS 524,288-BIT MASK-PROGRAMMABLE READ ONLY MEMORY

MB 83512

April 1987 Edition 1.0

524, 288-BIT (65,536 x 8) CMOS READ ONLY MEMORY

The Fujitsu MB 83512 is a CMOS Si-gate mask-programmable static read only memory organized as 65,536 words by 8 bits.

The MB 83512 has TTL-compatible I/O and 3-state output level with fully-static operation (i.e. no need of clock signal) and single +5 V power supply. Also, the MB 83512 is designed for applications such as character generator or program storage which require large memory capacity and high-speed/low-power operation.

• Organization: 65,536 words x 8 bits

• Access time: 150 ns

Completely static operation: No clock required

TTL compatible Input/Output

• Three state output

Single +5 V power supply

Power dissipation: 220 mW max. (Active)

16.5 mW max. (Standby, TTL input level)275 μW max. (Standby, CMOS input level)


Standard 28-pin DIP

ABSOLUTE MAXIMUM RATINGS (See NOTE)

(Reference to VSS)


Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 to +7.0	٧
Input Voltage	V _{IN}	-0.5 to V _{CC} +0.5	V
Output Voltage	V _{out}	-0.5 to V _{CC} +0.5	٧
Temperature Under Bias	TBIAS	-10 to +85	°c
Storage Temperature Range	T _{STG}	-45 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



PIN ASSIGNMENT						
A15						

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Output Capacitance (V _{OUT} = 0 V)	Соит	arah yazar Arga. Maraharan Yu	San	10	pF
Input Capacitance (V _{IN} = 0 V)	C _{IN}	្រាស់ ខេត្ត ស្ថិតិ នេះ ។ នេះ ទីក្រុង (១) និង	paterior de la Mill. Chief March de la Chief	7	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Input Low Voltage	V _{IL}	-0.3		0.8	٧
Input High Voltage	V _{IH}	2.2		V _{CC} + 0.3	٧
Ambient Temperature	TA	0		70	°C

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	Min	Max	Unit
Active Supply Current	CE = V _{IL} , Minimum Cycle	Icc		40	mA
	CE = V _{IH}	I _{SB1}		3	mA
Standby Supply Current	V _{IN} = V _{SS} or V _{CC} CE = V _{CC} = V _{IH}	I _{SB2}		50	μΑ
Input Leakage Current	V _{IN} = 0 to V _{CC}	Li	-10	10	μΑ
Output Leakage Current	CE = V _{IH} , OE = V _{IH}	I _{LO}	-10	10	μΑ
Output High Voltage	Ι _{ΟΗ} = -400 μΑ	V _{OH}	2.4		V
Output Low Voltage	I _{OL} = 2.1 mA	VoL		0.4	٧

Fig. 2 - AC TEST CONDITION

Input Pulse Level

: 0.6 to 2.4 V

Output Load

• Input Pulse Rise and Fall Time: t_T = 5 ns

• Timing Reference Levels


 $\begin{array}{lll} : & \text{Input} & : & \text{V}_{\text{IL}} = 0.8 \; \text{V}, \, \text{V}_{\text{IH}} = 2.2 \; \text{V} \\ & \text{Output} & : & \text{V}_{\text{OL}} = 0.8 \text{V}, \, \text{V}_{\text{OH}} = 2.2 \; \text{V} \\ : & 1 \; \text{TTL Gate and C}_{L} \; (100 \; \text{pF}) \end{array}$

AC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted.)


Parameter	Test Condition	Symbol	Min	Max	Unit
Address Access Time	CE = OE = V _{IL}	t _{ACC}		150	ns
Chip Enable Access Time	OE = V _{IL}	t _{CE}		150	ns
Output Enable Access Time	Note 1	toE		80	ns
Output Disable Time	Note 2	t _{DF}		60	ns
Output Hold Time		tон	0		ns

Note 1 $\overline{\text{OE}}$ may be delayed up to $(t_{\text{ACC}} \cdot t_{\text{OE}})$ after the falling edge of $\overline{\text{CE}}$ without impact on t_{ACC} .

Note 2 t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occers earlier.



PACKAGE DIMENSIONS



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.



CMOS 1M-BIT MASK-PROGRAMMABLE READ ONLY MEMORY

MB831000-15 MB831000-20

> November 1987 Edition 2.0

1M-BIT (131.072 x 8) CMOS READ ONLY MEMORY

The Fujitsu MB 831000 is a CMOS Si-gate mask-programmable static read only memory organized as 131,072 words by 8 bits.

The MB 831000 has TTL-compatible I/O and 3-state output level with fully-static operation (i.e. no need of clock signal) and a single +5V power supply is required. Also, the MB 831000 is designed for applications such as character generator or program storage which require large memory capacity and high-speed/low-power operation.

Organization:

131,072 words x 8 bits

Access time:

150 ns (MB 831000-15)

200 ns (MB 831000-20)

Completely static operation: No clock required

• TTL compatible Input/Output

Three state output

Single +5V power supply

• Power dissipation: 220 mW max. (Active)

16.5 mW max. (Standby, TTL input level) 275 μW max. (Standby, CMOS input level)


Standard 28-pin DIP


ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 to +7.0*	V
Input Voltage	V _{IN}	-0.5 to V _{CC} +0.5*	٧
Output Voltage	V _{out}	-0.5 to V _{CC} +0.5*	V
Temperature Under Bias	TBIAS	-10 to +85	°C
Storage Temperature Range	T _{STG}	-45 to +125	°C


^{*} Referenced to GND

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Output Capacitance (V _{OUT} = 0V)	С _{оит}			10	pF
Input Capacitance (V _{IN} = 0V)	C _{IN}			7	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	٧
Input Low Voltage	V _{IL}	-0.3		0.8	V
Input High Voltage	V _{IH}	2.2		V _{cc} +0.3	٧
Ambient Temperature	TA	0	·	70	°C

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

recommended operating contact					
Parameter	Symbol	Min	Max	Unit	Test Condition
Active Supply Current	I _{cc}		40	mA	CE = V _{IL} , Minimum Cycle
	I _{SB1}	-	3	mA.	CE = V _{IH}
Standby Supply Current	I _{SB2}		50	μΑ	$\overline{CE} = V_{CC}, V_{IN} = GND \text{ or } V_{CC}$
Input Leakage Current	l _{L1}	-10	10	μΑ	V _{IN} = 0 to V _{CC}
Output Leakage Current	I _{LO}	-10	10	μΑ	CE = V _{IH}
Output High Voltage	V _{OH}	2.4		V	I _{OH} = -400μA
Output Low Voltage	V _{OL}		0.4	V	I _{OL} = 2.1mA

Fig. 2 — AC TEST CONDITION

Input Pulse Level : 0.6 to 2.4 V Input Pulse Rise and Fall Time : t_T = 10 ns


Timing Reference Levels : Input: $V_{IL} = 0.8 \text{ V}, V_{IH} = 2.2 \text{ V}$: Output: $V_{OL} = 0.8 \text{ V}, V_{OH} = 2.2 \text{ V}$ Output Load : 1 TTL Gate and 100pF



AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	MB 831	1000-15	MB 83		
Farameter	Symbol	Min	Max	Min	Max	Unit
Address Access Time	t _{ACC}	- i	150	4	200	• ns
Chip Enable Access Time	t _{CE}		150	: .	200	ns
Output Disable Time	t _{DF}		60		60	ns
Output Hold Time	t _{OH}	0		0		ns



MB 831000 ROM CODE DATA INPUT METHOD

Fujitsu's preferred method of receiving ROM Code Data is in the form of Programmed EPROMs or Magnetic Tapes.

Fujitsu produces the Masks in accordance with the Data in received EPROMs or Magnetic Tapes using Fujitsu computer systems.

MASK ROM CODE DATA RELEASE BY EPROMS:

• 128K EPROM:

When the customer releases his Mask ROM Data in the form of EPROMs, he should use 8 pcs of MBM 27128 or equivalent and program data of 8 address blocks (Address 0 to 16 K, 16 K to 32 K, 32 K to 48 K, 48 K to 64 K, 64 K to 80 K, 80 K to 96 K, 96 K to 112 K and 112 K to 128 K) of MB 831000 to each MBM 27128 EPROM. Fujitsu requires 3 sets, total 24 pcs, of such programmed EPROMs. (Two sets, total 16 pcs, are acceptable.)

In addition to the programmed sets, Fujitsu requires an additional set of blank EPROMs (8 pcs) for supplying customer ROM Data Code verification.

MSB								1.73	:			. 1.43.0	7			LSB
A16	A15	A14	A13	A12	A11	A10	A9	A8	Α7	A6	A5	A4	А3	A2	A1	Α0
0	0	0					МВ	M 2712	3 (No.	1: 0	to 1	6 K)				
0	0	1					MB	M 2712	3 (No. 2	2: 16	K to 3	32 K)				
0	1	0					МВ	M 2712	3 (No. 3	3: 32	K to 4	8 K)				
0	1	- 1					МВ	M 2712	B (No. 4	1: 48	K to 6	34 K)				
1	0	0					МВ	M 2712	B (No. 5	5: 64	K to 8	80 K)	* .			
1	0	1					МВ	M 2712	3 (No. 6	3: 80	K to 9	6 K)				
1	1	0					МВ	M 2712	3 (No. 7	7: 96	K to 11	2 K)				
1	1	1					MBI	M 2712	8 (No. 8	3: 112	K to 12	8 K)				

• 256K EPROM:

When the customer releases his Mask ROM Data in the form of EPROMs, he should use 4 pcs of MBM 27C256 or equivalent and program data of 4 address blocks (Address 0 to 32K, 32K to 64K, 64K to 96K and 96K to 128K) of MB 831000 to each MBM 27C256 EPROM.

Fujitsu requires 3 sets, total 12 pcs, of such programmed EPROMs. (Two sets, total 8 pcs, are acceptable.)
In addition to the programmed sets, Fujitsu requires an additional set of blank EPROMs (4 pcs) for supplying customer ROM Data Code verification.

MSB																LSB
A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
0	0					1	MBM 27	C256	(No. 1:	0 to	32 K)				
0	1					-	MBM 27	C256	(No. 2:	32 K to	64 K	•) ••				
1	0				1.5		MBM 27	C256	(No. 3:	64 K to	96 K)				
1	1					ı	MBM 27	C256	(No. 4:	96 K to	128 K)				· V*

MASK ROM CODE DATA RELEASE BY MAGNETIC TAPES:

When the customer releases his Mask ROM Code Data in the form of Magnetic Tapes (MT), he should use tapes that can be used on IBM compatible equipment and meet the following requirements.

Physical Requirements:

1 Length: 2400 feet, 1200 feet, or 600 feet


2 Width : 1/2 inch 3 Track : 9 tracks

4 Density: 800 BPI or 1600 BPI

• MT Format:

1 Label : No tape mark on the header of tape

2 Record Size : 80 bytes/record
3 Block Size : Single record/block
4 File : Single file/volume
5 Code Used : EBCDIC code



Note: BOT: Beginning of Tape

EOT: End of Tape TM: Tape mark

Data Block Format:

Row	1 9	10 15	16 19	20	67	68 72	73 80
Number	Undefined Field	Address Field (1 Head	Undefined Field	Data Field (16 words)		Undefined Field	Sequence
Number of Byte		Address)					
	9 bytes	6 bytes	4 bytes	48 bytes		5 bytes	8 bytes

Note: 1 byte/row

Undefined Filed (Row 1~9/Row 16~19/Row 68~72):

In this field, blanks (b) should be recorded.

Address Field (Row 10~15):

In the address field, the header address of the 16-word data that follow the address field should be recorded in the form of a five-digit hexadecimal number following a symbol "#". The correspondence of actual binary address to this hex address is shown in the following example.

LSB

Address Bit	A16	A15	A14	A13	A12	A11	A10	Α9	A8	A7	A6	A5	A4	А3	A2	A1	A0
Binary Address	0	0	0	1	1	1	0	1	1	1	0	0	1	0	0	1	0
Hex Address	0		3	3			E	3			9)			2	2	
Recorded Form	m #03B92																

Data Field (Row 20 \sim 67):

In this field, 16-word data with 16 successive addresses should be recorded in the form of two-digit hexadecimal numbers followed by a blank (b). (The header data is for the address recorded in the address field.) The correspondence of actual binary data to this hex data is shown in the following example.

Data Bit	08	07	06	05	04	03	02	01
Binary Data	1	1	1	1	0	0	1	0
Hex Data		F					2	
Recorded Data	F2b							

Sequence Number field (Row 73 ~ 80)


In this field, the sequence number of each record (data block) should be recorded in the form of an eight-digit decimal number, which must be counted up by tens. All digits to the left of the most significant digit should be zeros, not blanks. Refer to the following example.

Address	
10	15
#03B92	

Data							
20 22	23 25					65	67
F2b	А0ъ	•	•	•	•		07b

Sequence No.	
73	80
00000010	

PACKAGE DIMENSIONS



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 2M-BIT MASK-PROGRAMMABLE READ ONLY MEMORY

MB832000

April 1988 Edition 1.0

2M-BIT(262,144 x 8) CMOS READ ONLY MEMORY

The Fujitsu MB832000 is a CMOS Si-gate mask-programmable static read only memory organized as 262,144 words by 8 bits.

The MB832000 has TTL-compatible I/O and 3-state output level with fully-static operation (i.e. no need of clock signal) and a single +5V power supply is required. Also, the MB832000 is designed for applications such as character generator or program storage which require large memory capacity and high-speed/low-power operation.

Organization:

262,144 words x 8 bits

Access time:

200 ns

Completely static operation: No clock required

TTL compatible Input/Output

- Three state ouput
- Single +5V power supply

Power dissipation:

220 mW max. (Active)

16.5mW max. (Standby, TTL input level) 275 μW max. (Standby, CMOS input level)


• 32-pin DIP(Pin compatible with MBM27C1001)

ABSOLUTE MAXIMUM RATINGS (see NOTE)

(Referenced to GND)


Rating	Symbol	Value	Unit	
Supply Voltage	V _{cc}	-0.3 to +7.0	V	
Input Voltage	V _{IN}	-0.5 to VCC+0.5	· v	
Output Voltage	V _{OUT}	-0.5 to VCC+0.5	٧	
Temperature Under Blas	T _{BIAS}	-10 to +85	۰c	
Storage Temperature Range	T _{STG}	-45 to +125	°C	

Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for NOTE: extended periods may affect device reliability.



Р	PIN ASSIGNMENT MB832000						
Г	· · · ·						
NC 🗆		32 🔲 Vcc					
A16 🗀	2	31 🔲 NC					
A15 🗀	3	30 🗖 A17					
A12 🗖	4	29 🗀 A14					
A7 🗀	5	28 🗀 A13					
A6 🗖	6	27 🗖 A8					
A5 🗀	7	26 🗀 A9					
A4 🗀	8	25 🔲 A11					
A3 🗀	9	24 🗀 ŌĒ					
A2 🗆	10	23 🔲 A10					
A1 🗖	11	22 🗀 🔁					
A0 🗆	12	21 🗆 08					
01 🗆	13	20 🗖 07					
O2 🗀	14	19 🔲 06					
03 🗆	15	18 🔲 05					
Vss □	16	17 🗖 04					
							

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance



CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Output Capacitance (VOUT=0V)	Соит			15	pF
Input Capacitance (VIN=0V)	CIN			10	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	vcc	4.5	5.0	5.5	
Input Low Voltage	VIL	-0.3		0.8	V
Input High Voltage	VIH	2.2		VCC+0.3	V ****
Ambient Temperature	TA) -	* O		70	°C

DC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
Active Supply Current	CE=VIL, Min. Cycle	ICC		1500	40	mA
	CE=VIH	ISB1			3	mA
Standby Supply Current	CE=VIH=VCC,VIN=VSS or VCC	ISB2	* * * . · · · · · · · · · · · · · · · ·		50	μА
Input Leakage Current	VIN=0 to VCC	ILI	-10°		10	μА
Output Leakage Current	CE=VIH, OE=VIH	ILO	-10		10	, μΑ
Output High Voltage	ΙΟΗ=-400μΑ	₃ VOH	2.4			V
Output Low Voltage	IOL=2.1mA	VOL			0.4	٧

Fig. 2 - AC TEST CONDITION

- Input Pulse Level
- Input Pulse Rise and Fall Time
- Timing Reference Levels
- **Output Load**

- : 0.6 to 2.4V
- : tT=5ns
- : Input VIL=0.8V, VIH=2.2V Output VOL=0.8V, VOH=2.2V
- : 1 TTL Gate and 100pF






AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)


Parameter	Symbol	Test Condition	. y ₂ XV ₁ 1	Min	Тур	Max	Unit
Address Access Time	tACC	CE=OE=VIL		or gazanya i		200	ns
CE Access Time	tCE	ŌE=VIL	The state of the state of			200	ns
OE Access Time	tOE	Note 1				100	ns
Output Disable Time	tDF	Note 2				60	ns
Output Hold Time	tOH	CE=OE=VIL		0			ns

Note 1: OE may be delayed up to (tACC-tOE) after the falling edge of CE without impact on tACC.


Note 2: tDF is specified from OE or CE, whichever occurs earlier.



PACKAGE DIMENSIONS



The information contained in this document does not convey any license under the copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily given. The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.





CMOS 4M-BIT MASK-PROGRAMMABLE READ ONLY MEMORY

MB834100

November 1987 Edition 2.0

4M-BIT (256K x 16, 512K x 8) CMOS READ ONLY MEMORY

The Fujitsu MB 834100 is a CMOS Si-gate mask-programmable static read only memory organized as 262,144 words by 16 bits. (524,288 words by 8 bits).

The MB 834100 has TTL-compatible I/O and 3-state output level with fully-static operation (i.e. no need of clock signal) and single +5 V power supply. Also, the MB 834100 is designed for applications such as character generator or program storage which require large memory capacity and high-speed/low-power operation.

Memory organization of MB 834100 in changeable between 16 bits and 8 bits. (ex. The system using 8 bits CPU and 16 bits CPU can use common data on the same chip.)

Organization: 262,144 words x 16 bits

: 524,288 words x 8 bits

Access time : 250 ns max.

Completely static operation: No clock required

• TTL compatible Input/Output

• Three state output

• Single +5 V power supply

Power dissipation: 275 mW max. (Active)

5.5 mW max. (Standby, TTL input level)
275 μW max. (Standby, CMOS input level)


JEDEC Standard 40-pin Plastic DIP


ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 to +7.0*	V
Input Voltage	VIN	-0.5 to V _{CC} +0.5*	V
Output Voltage	V _{OUT}	-0.5 to V _{CC} +0.5*	V
Temperature Under Bias	TBIAS	-10 to +85	°c
Storage Temperature Range	T _{STG}	-45 to +125	°C,

^{*} Referenced to GND

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

CAPACITANCE (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Output Capacitance (V _{OUT} = 0 V)	Соит	en al de la companya br>La companya de la co		15	pF
Input Capacitance (V _{IN} = 0 V)	C _{IN}			10	pF

13-32

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	٧
Input Low Voltage	V _{IL}	-0.3		0.8	:- V
Input High Voltage	V _{IH}	2.2		V _{cc} + 0.3	v
Ambient Temperature	T _A	0		70	°c

(Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	Min	Max	Unit
Active Supply Current	CE = V _{IL} , Minimum Cycle	Icc		50	mA
Cham dhu Cummlu Cummanh	CE = V _{IH}	I _{SB1}		1	mA
Standby Supply Current CI	CE = V _{CC} , V _{IN} = GND or V _{CC}	I _{SB2}		50	μΑ
Input Leakage Current	V _{IN} = 0 to V _{CC}	· I _{LI}	-10	10	μΑ
Output Leakage Current	CE = V _{IH} , OE = V _{IH}	- I _{LI/O}	-10	10	μΑ
Output High Voltage	Ι _{ΟΗ} = -400 μΑ	V _{он}	2.4		٧
Output Low Voltage	I _{OL} = 2.1 mA	VoL		0.4	V

Fig. 2 - AC TEST CONDITION


Input Pulse Level

: 0.6 to 2.4 V

Output Load

Input Pulse Rise and Fall Time: $t_T = 5$ ns Timing Reference Levels


: Input : V_{IL} = 0.8 V, V_{IH} = 2.2 V Output : V_{OL} = 0.8V, V_{OH} = 2.2 V : 1 TTL Gate and 100 pF




AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	Min	Max	Unit
Address Access Time	CE = OE = VIL	t _{ACC}		250	ns
Chip Enable Access Time	OE = V _{IL}	t _{CE}		250	ns
Output Enable Access Time	*1	t _{OE}		100	ns
Output Disable Time	*2	t _{DF}		60	ns
Output Hold Time	CE = OE = V _{IL}	t _{он}	О		ns

*1: Maximum \overline{OE} delay which does not affect t_{ACC} is $t_{ACC} \cdot t_{OE}$.
*2: t_{DF} is specified by either of \overline{CE} or \overline{OE} changing to High earlier.



PACKAGE DIMENSIONS



The information contained in this document does not convey any license under copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily

given. The information contained in this document has been carefully-checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.

An el militar, i el militar i municipali. La qual defenda de la companion de la companion de la companion de l La companion de la companion d

Association of the contraction o

A Park Commence of the Commenc

ing the second of the second o

and the first of the control of the The control of the space and the control of t

13



CMOS 4M-BIT MASK PROGRAMMABLE READ ONLY MEMORY

MB834000-20 MB834000-25

> April 1988 Edition 1.0

4M-BIT (512K x 8) CMOS READ ONLY MEMORY

The Fujitsu MB834000 is a CMOS Si-gate mask-programmable static read only memory organized as 524,288 words by 8 bits.

The MB834000 has TTL-compatible I/O 3-state output level with fully-static operation (i.e. no need of clock signal) and single +5V power supply.

Also, the MB834000 is designed for applications such as character generator or program strage which require large memory capacity and high-speed/low-power operation.

Organization: 524,288 words x 8 bits

Access time: 250ns max.

· Completely static operation: No clock required

TTL compatible input/Output

· Three state output

Single +5 V power supply

Power dissipation: 275 mW max. (Active)

5.5 mW max. (Standby, TTL input level) 275 μW max. (Standby, CMOS input level)


32-pin Plastic DIP : Suffix-P


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0*	٧
Input Voltage	V _{IN}	-0.5 to V _{CC} +0.5*	٧
Output Voltage	V _{OUT}	-0.5 to V _{CC} +0.5*	٧
Temperature Under Bias	TBIAS	-10 to +85	°C
Storage Temperature Range	TSTG	-45 to +125	°C

* Referenced to GND

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	A see A see the second
Input Low Voltage	VIL	-0.3	en eta en las eta era ez latin dita las las las	0.8	V
Input High Voltage	ViH	2.2		Vcc+0.3	V
Ambient Temperature	TA	0		70	•c

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
Active Supply Current	CE=VIL, Minimum Cycle	Icc			50	mA
	CE=VIH	ISB1	0.5		3	mA
Standby Supply Current	CE=Vcc=ViH, GND or Vcc	ISB2	2.34245	CONTROL AND	50	μΑ
Input Leakage Current	VIN=0 to VCC	ILI	-10		10	μΑ
Output Leakage Current	CE=VIH, OE=VIH	ILI/O	-10		10	μΑ
Output High Voltage	Іон=-400μΑ	Vон	2.4			V
Output Low Voltage	IoL=2.1mA	VoL			0.4	V

Fig. 2 - AC TEST CONDITION

Input Pulse Level

Input Pulse Rise and Fall Time

Timing Reference Levels


: 0.6 to 2.4V


: tT=5ns

: Input : VIL=0.8V, VIH=2.2V Output : VOL=0.8V, VOH=2.2V

: 1 TTL Gate and 100pF

Output Load





CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Output Capacitance (Vout=0 V)	Cout			15 ~	pF
Input Capacitance (VIN=0 V)	CIN			10	pF




AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted.)

				34 - 50	****
Parameter	Test Condition	Symbol	Min	Max	Unit
Address Access Time	CE=OE=VIL	tacc	government St. Jan 12	250	ns
Chip Enable Access Time	OE=VIL	toe		250	ns
Output Enable Access Time	Note 1	toe ;		100	ns
Output Disable Time	Note 2	tor		60	ns
Output Hold Time	CE=OE=VIL	toн	0		ns

Note 1: Maximum $\overline{\text{OE}}$ delay which does not affect tacc is tacc - toe. Note 2: top is specified by either of $\overline{\text{CE}}$ or $\overline{\text{OE}}$ changing to High earlier.



PACKAGE DIMENSIONS



The information contained in this document does not convey any license under the copyrights, patent rights, software rights or trademarks claimed by Fujitsu. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications. Complete information sufficient for construction purposes is not necessarily given. The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. Fujitsu reserves the right to change products or specifications without notice.



CMOS 4M-BIT MASK PROGRAMMABLE READ ONLY MEMORY

MB834200

April 1988 Edition 1.0

4M-BIT (256K x 16, 512K x 8) CMOS READ ONLY MEMORY

The Fujitsu MB834200 is a CMOS Si-gate mask-programmable static read only memory organized as 262,144 words by 16 bits. (524,288 words by 8 bits).

The MB834200 has TTL-compatible I/O 3-state output level with fully-static operation (I.e. no need of clock signal) and single +5V power supply. Also, the MB834200 is designed for applications such as character generator

or program storage which require large memory capacity and high-speed/low-power operation.

Memory organization of MB834200 is changeable between 16 bits and 8 bits. (ex. The system using 8 bits CPU and 16 bits CPU can use common data on the same chip.)

Organization:

262,144 words x 16 bits 524,288 words x 8 bits

Access time: 2

250ns max.

Completely static operation: No clock required

TTL compatible input/Output

- Three state output
- Single +5 V power supply
- Power dissipation: 275 mW max. (Active)

5.5 mW max. (Standby, TTL input level)

275 μW max. (Standby, CMOS input level)


- Standard 40-pin Plastic DIP
- 64-pin Plastic Flat Package


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0*	٧
Input Voltage	V _{IN}	-0.5 to V _{CC} +0.5*	٧
Output Voltage	V _{OUT}	-0.5 to V _{CC} +0.5*	٧
Temperature Under Bias	TBIAS	-10 to +85	°C
Storage Temperature Range	TSTG	-45 to +125	°C


* Referenced to GND

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal preautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Output Capacitance (Vout=0 V)	Cout	ing Samila di Militari Haritarian di Alam		15	p F
Input Capacitance (VIN=0 V)	CiN	1904 (1904) 1904 (1904) (1905)		10	pF



RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V 1
Input Low Voltage	VIL	-0.3		0.8	v
Input High Voltage	VIH	2.2		Vcc + 0.3	V
Ambient Temperature	TA	0		70	°င


DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
Active Supply Current	CE=VIL, Minimum Cycle	Icc		V	50	mA
Standby Supply Current	CE=VIH	ISB1			1	mA
	CE=Vcc=ViH,GND or Vcc	ISB2		t	50	μА
Input Leakage Current	Vin=0 to Vcc	lu	-10		10	μА
Output Leakage Current	CE=ViH, OE=ViH	ILI/O	-10		10	μА
Output High Voltage	Юн=-400μΑ	Vон	2.4			٧
Output Low Voltage	IOL=2.1mA	Vol			0.4	V



- Input Pulse Level
- Input Pulse Rise and Fall Time
- Timing Reference Levels
- : 0.6 to 2.4V
- : t⊤=5ns
- : Input : VIL=0.8V, VIH=2.2V
- Output : VoL=0.8V, VoH=2.2V
- : 1 TTL Gate and 100pF




13

AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted.)


					Verial 18
Parameter	Test Condition	Symbol	Min	Max	Unit
Address Access Time	CE=OE=VIL	tacc		250	ns
Chip Enable Access Time	ŌĒ=VIL	tce		250	ns
Output Enable Access Time		toe	And Spirit	100	ns
Output Disable Time	* 2	tof		60	ns
Output Hold Time	CE=OE=VIL	tон	0		ns

- * 1:
- $\begin{array}{c} \text{Maximum $\overline{\text{OE}}$ delay which does not affect tacc is tacc toe.} \\ \text{tof is specified by either of $\overline{\text{CE}}$ or $\overline{\text{OE}}$ changing to High earlier.} \\ \end{array}$ * 2:




PACKAGE DIMENSIONS






PACKAGE DIMENSIONS (Continued)



. Nati 42.000 NATI BARANTAN A T

PIN ASSIGNMENT



13

Quality and Reliability

Page

14-3 Quality Control at Fujitsu 14-4 Quality Control Flowchart

Quality Control At Fujitsu


Fujitsu's integrated circuits work. The reason they work is Fujitsu's single-minded approach to built-in quality and reliability, and its dedication to providing components and systems that meet exacting requirements allowing no room for failure.

Fujitsu's philosophy is to build quality and reliability into every step of the manufacturing process. Each design and process is scrutinized by individuals and teams of professionals dedicated to perfection.

The quest for perfection does not end on the Fujitsu factory floor. It extends to the customer's factory as well, where integrated circuits are subsystems of the customer's final product. Fujitsu emphasizes meticulous interaction between the individuals who design, manufacture, evaluate, sell, and use its products.


Quality control for all Fujitsu products is an integrated process that crosses all lines of the manufacturing cycle. The quality control process begins with inspection of all incoming raw materials and ends with shipping and reliability tests following final test of the finished product. Prior to warehousing, Fujitsu products have been subjected to the scrutiny of man, machine, and technology, and are ready to serve the customer in the designated application.

Quality Control Flowchart



14

Quality Control Flowchart (Continued)



Note Carrier and the company of the

Section 15


Ordering Information

Page

- 15-3 15-3 15-3
- Product Marking Ordering Codes Package Codes


Ordering Information

Product Marking



Note: Marking formats may vary, depending on the product. The country of origin appears on all finished parts.

Ordering Codes




MB Device type is designed by FJMBL Device type is single source contracted by FJ


Note: Regarding ordering code, please contact your Fujitsu sales office for more information.

Package Codes

Ceramic	
Package Type	Package Code
LCC (Leadless Chip Carrier)	TV,CV
PGA (Pin Grid Array)	CR
DIP (Side Brazed) 1	С
DIP (CERDIP) 2	Z
Shrink DIP	CSH
Flatpack	CF
SOJ (Single Outline Junction)	CJ

Plastic			
Package Type	Package Code		
LCC (Leadless Chip Carrier)	PV		
PLCC (Leaded Chip Carrier)	PD		
PGA (Pin Grid Array)	PR		
DIP (Dual In-line Package)	P,M		
Shrink DIP	PSH		
Flatpack	PF		
Single In-line, Straight Leads	PS		
Single In-line, Zig-zag Leads	PSZ,PZ		
SOJ (Single Outline Junction)	PJ		





15

Probability of the control of the probability of th

Section 16

Sales Information

Page	
16-3	Introduction to Fujitsu
16-7	Headquarters Locations - Worldwide
16-8	Sales Office Locations - USA
16-9	Distributors - USA
16-12	Representatives - USA
16-14	Distributors - Canada
16-14	Representatives - Canada
16-15	Sales Office Locations - Europe
16-15	Distributors - Europe
16-16	Representatives - Europe
16-17	Sales Office Locations - Pacific Asia
16-17	Distributors - Pacific Asia
16-18	Representatives - Pacific Asia
16-19	Representatives - Mexico
16–19	Representatives - Puerto Rico

Introduction to Fujitsu

Fujitsu Limited

Fujitsu Limited, headquartered near Tokyo, Japan, is the largest supplier of computers in Japan and is among the top ten companies operating in Japan. Fujitsu is also one of the world's largest suppliers of telecommunications equipment and semiconductor devices.

Established in 1935 as the Communications Division spinoff of Fuji Electric Company Limited, Fujitsu Limited, in 1985, celebrated 50 years of service to the world through the development and manufacture of state-of-the-art products in data processing, telecommunications and semiconductors.

Fujitsu has five plants in key industrial regions in Japan covering all steps of semiconductor production. Five wholly-owned Japanese subsidiaries provide additional capacity for production of advanced semiconductor devices. Two additional facilities operate in the U.S. and one in Europe to help meet the growing worldwide demand for Fujitsu semiconductor products.

Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. (FMI), with headquarters in San Jose, California, was established in 1979 as a wholly-owned Fujitsu Limited subsidiary for the marketing, sales, and distribution of Fujitsu integrated circuit and component products. Since 1979, FMI has grown to include one research and development division, two marketing divisions, two manufacturing divisions and a subsidiary. FMI offers a complete array of semiconductor products for its customers.

The research and development division, Advanced Products Division (APD), using US-based engineering, has jointly developed RISC for Sun Microsystems and Ethernet®, a chip set used in local area networks. APD also markets AFP, an adaptive filter processor, and EtherStar®, the first VLSI device to integrate both StarLAN® and Ethernet protocols into one device.

The Microwave and Optoelectronics Division (MOD) markets GaAs, FETs, and FET power amplifiers, lightwave and microwave devices, optical devices, emitters, and SI transistors.

Introduction to Fujitsu (Continued)

The largest FMI marketing division is the Integrated Circuits Division (ICD).

Fujitsu Microelectronics, Inc. (Continued)

Memory and programmable devices marketed by ICD include the following:

DRAMS
EPROMS
EEPROMS
NOVRAMS
CMOS masked ROMS
CMOS SRAMS Bipolar PROMS
ECL RAMS
STRAMS (the first self-timed RAM)
High speed ECL
Linear ICs and transistors.

ASIC products offered by ICD include the following:

CMOS gate arrays Bipolar gate arrays Standard cells.

Customer support and customer CAE training for ASIC designs are available through the following FMI design centers:

San Jose Dallas Atlanta Chicago Boston.

Microcomputer and communications products offered by ICD include the following:

, apakin ngGaleka bilangan ja palangan Nobel palangan

4-bit MCUs
8- and 16-bit MPUs
SCSI and controllers
DSPs
Prescalers
Ptls.

Introduction to Fujitsu (Continued)

Fujitsu Microelectronics, Inc. (Continued)

FMI's manufacturing divisions are in San Diego, California and Gresham, Oregon. The San Diego Manufacturing Division assembles and tests memory devices. In 1988, FMI opened the Gresham Manufacturing Division to manufacture ASIC products. This facility, when completed, will have one million square feet of manufacturing—the largest Fujitsu manufacturing plant outside Japan.

FMI's subsidiary, Fujitsu Components of America, markets connectors, keyboards, plasma displays, relays, and hybrid ICs.

Fujitsu Mikroelektronik GmbH (European Sales Center)

Fujitsu Mikroelektronik GmbH (FMG) was established in June, 1980, in Frankfurt, West Germany, and is a wholly-owned subsidiary of Fujitsu Limited, Tokyo. FMG is the sole representative of the Fujitsu Electronic Device Group in Europe. The wide range of ICs, LSI memories, microprocessors, and ASIC products are noted throughout Europe for design excellence and unmatched reliability. Branch offices are located in Munich, London. Paris, Stockholm, and Milan.

Fujitsu Microelectronics Ireland, Ltd. (European Production Center)

Fujitsu Microelectronics Ireland, Ltd. (FME) was established in 1980 in the suburbs of Dublin as Fujitsu's European Production Center for integrated circuits. FME assembles DRAMs, EPROMs, and other LSI memory products.

Introduction to Fujitsu (Continued)

Fujitsu Microelectronics, Ltd. (European Design Center)

Fujitsu Microelectronics, Ltd., Fujitsu's European VLSI Design Center, opened in October of 1983 in Manchester, England. The Design Center is equipped with highly sophisticated CAD systems to ensure fast and reliable processing of input data. An experienced staff of engineers is available to assist in all phases of the design process.

Fujitsu Microelectronics Pacific Asia Ltd. (Asian/Oceanian Sales Center)

Fujitsu Microelectronics Pacific Asia Ltd. (FMP) opened in August 1986 in Hong Kong as a wholly-owned Fujitsu subsidiary for sales of electronic devices to Asian and Southwest Pacific markets.

Ethernet is a registered trademark of Xerox Corporation.
 EtherStar is a trademark of Fujitsu Microelectronics, Inc.
 StarLAN is a trademark of AT&T.

Headquarters Locations

WORLD HEADQUARTERS

Fujitsu Limited
Furukawa Sogo Bidg.
6-1 Marunouchi 2-chome
Chiyoda-ku, Tokyo 100
Japan
Tel: 0118132163211

Tel: 0118132163211 TWX: 781-228833

USA HEADQUARTERS

Fujitsu Microelectronics, Inc. 3545 North First Street San Jose, CA 95134-1804 USA

Tel: (408) 922-9000 FAX: (408) 432-9044 TWX: 910-338-0190

EUROPEAN HEADQUARTERS

Fujitsu Mikroelektronik GmbH Lyoner Strasse 44-48 Arabella Centre 9. OG D-6000 Frankfurt 71 Federal Republic of Germany

Tel: 496966320 Telex: 441963 FAX: 069-6632122

PACIFIC ASIA HEADQUARTERS

Fujitsu Microelectronics Pacific Asia Limited 805 Tsimshatsui Centre West Wing 66 Mody Road, Tsimshatsui East Kowloon, Hong Kong Tel: 85237320100

Telex: 31959 FUJIS HX FAX: 3-7227984

Sales Office Locations — USA

NORTHERN CALIFORNIA

Fujitsu Microelectronics, Inc. 10600 N. DeAnza Blvd. Suite 225 Cupertino, CA 95014

Tel: (408) 996-1600 FAX: (408) 725-8746

SOUTHERN CALIFORNIA

Fujitsu Microelectronics, Inc. Century Centre 2603 Main Street Suite 510 Irvine, CA 92714 Tel: (714) 724-8777 FAX: (714) 724-8778

Fujitsu Microelectronics, Inc. 5330 Carroll Canyon Road Suite 206 San Diego, CA 92121

Tel: (619) 452-3717 FAX: (619) 587-0507

GEORGIA

Fujitsu Microelectronics, Inc. 3500 Parkway Lane Suite 210 Norcross, GA 30092 Tel: (404) 449-8539

FAX: (404) 441-2016

ILLINOIS

Fujitsu Microelectronics, Inc. One Pierce Place Suite 910 Itasca, IL 60143-2681 Tel: (312) 250-8580 FAX: (312) 250-8591

MASSACHUSETTS

Fujitsu Microelectronics, Inc. 75 Wells Avenue Suite 5 Newton Centre, MA 02159-3251 Tel: (617) 964-7080 FAX: (617) 964-3301

MINNESOTA

Fujitsu Microelectronics, Inc. 3460 Washington Drive Suite 209 Eagan, MN 55122-1303 Tel: (612) 454-0323 FAX: (612) 454-0601

NEW JERSEY

Fujitsu Microelectronics, Inc. Horizon Corporate Center 3000 Atrium Way Suite 100

Mt. Laurel, NJ 08054 Tel: (609) 727-9700 FAX: (609) 727-9797

NEW YORK

Fujitsu Microelectronics, Inc. 601 Veterans Memorial Highway Suite P Hauppauage, NY 11788-1054 Tel: (516) 361-6565 FAX: (516) 361-6480


OREGON

Fujitsu Microelectronics, Inc. 5285 SW Meadows Road Suite 222 Lake Oswego, OR 97035-9998 Tel: (503) 684-4545

FAX: (503) 684-4545

TEXAS

Fujitsu Microelectronics, Inc. 14785 Preston Road Suite 670 Dallas, TX 75240 Tel: (214) 233-9394 FAX: (214) 386-7917



Distributors — USA

Alabama

Marshall Industries 3313 S. Memorial Highway Suite 121 Huntsville, AL 35801 (205) 881-9235

Arizona

Insight Electronics 1515 W. University Drive Suite 103 Tempe, AZ 85281 (602) 829-1800

Marshall Industries 9830 S. 51st Street Suite B121. Phoenix, AZ 85044 (602) 496-0290

California

Image Electronics 9410 Topanga Canyon Road Suite 103 Chatsworth, CA 91311 (818) 407-8850

Image Electronics 1342 Bell Avenue Tustin, CA 92680 (714) 259-0900

Insight Electronics 28035 Dorothy Drive Suite 220 Agoura, CA 91301 (818) 707-2100

Insight Electronics 3505 Cadillac Ave. Suite E1 Costa Mesa, CA 92626 (714) 556-6890

Insight Electronics 6885 Flanders Drive Suite G San Diego, CA 92126 (619) 587-99757

Marshall Industries 9710 Desoto Ave. Chatsworth, CA 91311 (818) 407-4100

Marshall Industries 9674 Telstar Ave. El Monte, CA 91731 (818) 459-5500

Marshall Industries One Morgan Irvine, CA 92718 (714) 458-5308 Marshall Industries 336 Los Coches Stret Milpitas, CA 95035 (408) 942-4600

Marshall Industries 3039 Kilgore Ave. Rancho Cordova, CA 95670 (916) 635-9700

Marshall Industries 10105 Carroll Canyon Road San Diego, CA 92131 (619) 578-9600

Merit Electronics 2362A Qume Drive San Jose, CA 95131 (408) 434-0800

Western Microtechnology 1637 North Brian Orange, CA 92667 (714) 637-0200

Western Microtechnology 6837 Nancy Ridge Drive San Diego, CA 92121 (619) 453-8430

Western Microtechnology 12900 Saratoga Ave. Saratoga, CA 95070 (408) 725-1660

Colorado

Marshall Industries 12351 Grant Road Suite A` Thornton, CO 80241 (303) 451-8383

Connecticut

Marshall Industries 20 Sterling Drive. Wallingford, CT 06492 (203) 265-3822

Milgray 378 Boston Post Road Orange, CT 06477 (203) 795-0711

Florida

Etek Electronics 1490 N.W. 79th Ave. Miami, FL 33126 (305) 593-1188

Marshall Industries 380 S. Northlake Blvd Suite 1024 Altamonte Springs, FL 32701 (407) 767-8585 Marshall Industries 2700 W. Cypress Creek Rd. Suite 106 Ft. Lauderdale, FL 33309 (305) 977-4880

Marshall Industries 4205 34th Street, SW Orlando, FL 32805 (305) 841-1878

Milgray Electronics 1850 Lee Road Suite 104 Winter Park, FL 32789 (407) 647-5747

Reptron Electronics 33320 N.W. 53rd Street Suite 206 Ft. Lauderdale, FL 33309 (305) 735-1112

Reptron Electronics 14501 McCormick Drive Tampa, FL 33626 (813) 855-4656

Georgia

Marshall Industries 5300 Oakbrook Pkwy Suite 146 Norcross, GA 30093 (404) 923-5750

Milgray Electronics 3000 N. Woods Parkway Suite 270 Norcross, GA 30071 (404) 446-9777

Reptron Electronics 3040 H Business Park Drive Norcross, GA 30071 (404) 446-1300

Illinois

Classic Components 3336 Commercial Ave. Northbrook, IL 60062 (312) 272-9650

Marshall industries 50 E. Commerce Dr. Suite I Schawmburg, IL 60173 (312) 490-0155

Milgray Electronics 765 Route 83 Suite 123 Bensenville, IL 60108 (312) 350-0490

Distributors - USA (Continued)

Reptron Electronics 1000 E State Hwy Suite K Schaumburg, IL 60173 (312) 882-1700

Indiana

Marshall Industries 6990 Corporate Drive Indianapolis, IN 46278 (317) 297-0483

Kansas

Marshall Industries 8321 Melrose Drive Lenexa, KS 66214 (913) 492-3121

Milgray Electronics 6901 W. 63rd Street Overland Park, KS 66202 (913) 236-8800

Maryland

Marshall Industries 2221 Broadbirch Suite G Silver Springs, MD 20910 (301) 622-1118

Milgray Electronics 9801 Broken Land Parkway Columbia, MD 21045 (301) 995-6169

Vantage Electronics 6925 R. Oakland Mills Road Columbia, MD 21045 (301) 720-5100

Massachusetts

Interface Electronics 228 South Street Hopkinton, MA 01748 (617) 435-6858

Marshall Industries 33 Upton Drive Wilmington, MA 01887 (617) 658-0810

Milgray Electronics 187 Ballardville Street Wilmington, MA 01887 (617) 657-5900

Western Microtechnology 20 Blanchard Road 9 Corp. Pl Burlington, MA 01803 (617) 273-2800

Michigan

Calder Electronics 4245 Brockton Drive, S.E. Grand Rapids, MI 49508 (616) 698-7400 Marshall Industries 31067 Schoolcraft Rd. Livonia, MI 48150 (313) 525-5850

Reptron Electronics 34403 Glendale Livonia, MI 48150 (313) 525-2700

Minnesota

Marshall industries 3955 Annapolis Lane Plymouth, MN 55447 (612) 559-2211

Reptron Electronics 5929 Baker Road Minnetonka, MN 55345 (612) 938-0000

Missouri

Marchall Industries 12774 Boenker Bridgeton, MO 63044 (314) 291-4650

New Jersey

Marshall Industries 101 Fairfield Road Fairfield, NJ 07006 (201) 882-0320

Marshall Industries 158 Gaither Drive Mt. Laurel, NJ 08054 (609) 234-9100

Milgray Electronics 3002 Greentree Exec. Campus Suite B Mariton, NJ 08053 (609) 983-5010

Vantage Electronics 23 Sebago Street Clifton, NJ 07013 (201) 777-4100

New York

JACO Electronics 145 Oser Avenue Hauppauge, NY 11788 (517) 273-1860

Marshall Industries 275 Oser Ave. Hauppauge, NY 11788 (516) 273-2424

Marshall Industries 129 Brown Street Johnson City, NY 13790 (607) 798-1611 Marshall Industries 1280 Scottsville Road Rochester, NY 14624 (716) 235-7620

Mast Distributors 95 Oser Avenue P.O. Box 12248 Hauppauge, NY 11788 (516) 273-4422

Micro Genesis 215 Marcus Boulevard Hauppauge, NY 11788 (516) 273-2600

Milgray Electronics 77 Schmidt Blvd. Farmingdale, NY 11735 (516) 420-9800

Milgray Electronics 1200A Scottsville Rd. Rochester, NY 14624 (716) 235-0830

Rome Electronics 216 Erie Boulevard, E. Rome, NY 13440 (315) 337-5400

Vantage Electronics 1041G West Jericho Turnpike Smithtown, NY 11787 (516) 543-2030

North Carolina

Marshall Industries 5224 Greens Dairy Road Raleigh, NC 27604 (919) 878-9882

Ohio

Marshall Industries 30700 Bain Bridge Road Unit A Solon, OH 44139 (216) 248-1788

Milgray Electronics 6155 Rockside Road Cleveland, OH 44131 (216) 447-1520

Marshall Industries 3520 Park Center Drive Dayton, OH 45414 (513) 898-4480

Reptron Electronics 404 E. Wilson Bridge Road Suite A Worthington, OH 43085 (614) 436-6675

Distributors — USA (Continued)

Oklahoma

Radio Inc. 1000 South Main Tulsa, OK 74119 (918) 587-9123

Oregon

Marshall Industries 8333 S.W. Circus Drive Beaverton, OR 97005 (503) 644-5050

Western Microtechnology 1800 N.W. 169th Place Suite B300 Beaverton, OR 97006 (503) 629-2082

Texas

Insight Electronics 2050 N. Collins Bivd. Suite 115 Ricxhardson, TX 75080 (214) 783-0800

Marshall Industries 8504 Cross Park Drive Austin, TX 78758 (512) 837-1991 Marshall Industries 2045 Chenault Carrollton, TX 75006 (214) 233-5200

Marshall Industries 7250 Langtry Houston, TX 77040 (713) 895-9200

Milgray Electronics 17060 Dallas Parkway Suite 105 Dallas, TX 75248 (214) 248-1603

Utah

Marshall Industries 466 Lawndale Drive Suite C Salt Lake City, UT 84115 (801) 485-1551

Milgray Electronics 4190 S. Highland Drive Suite 102 Salt Lake City, UT 84124 (801) 261-1888

Washington

Marshall Industries 11715 N. Creek Parkway Suite 112 Bothell, WA 98011 (206) 486-5747

Western Microtechnology 14636 NE 95th Street Redmond, WA 98052 (206) 881-6737

Wisconsin

Classic Components 2925 S. 160th Street New Berlin, WI 53151 (414) 786-5300

Marsh Electronics 1563 S. 101st Street Milwaukee, WI 53214 (414) 475-6000

Marshall Industries 20900 Swenson Drive Suite 150 Waukesha, WI 53186 (414) 797-8400

Alabama

The Novus Group, Inc. 2905 Westcorp Blvd. Suite 120 Huntsville, AL 35805 Tel: (205) 534-0044 FAX: (205)-534-0186 TWX: 62849023

California

Harvey King, Inc. 6393 Nancy Ridge Drive San Diego, CA 92121 Tel: (619) 587-9300 FAX: (619) 587-0507 TWX: 910-380-3305

Hi-Tech Rep Company 31332 Via Colinas Suite 109 Westlake Village, CA 91362 Tel: (818) 706-2916 Confedence S. FAX: (818) 706-2178 TWX: 910-380-3055

Hi-Tech Rep Compnay 1111 El Camino Real Suite 104 Tustin, CA 92680 Tel: (714) 730-9561 FAX: (714) 730-9585 TWX: 510-100-0890

Norcomp, Inc. 3350 Scott Blvd. Santa Clara, CA 95054 Tel: (408) 727-7707 FAX: (408) 986-1947 TWX: 510-600-1477

Norcomp 12977 Brummer Way Grass Valley, CA 95949 Tel: (916) 268-3551 FAX: (916) 268-3530

Colorado

Front Range Marketing 3100 Arapahoe Road Suite 404 Boulder, CO 80303 Tel: (303) 443-4780 FAX: (303) 447-0371 TWX: 910-940-3442

Connecticut

Conntech Sales, Inc. 182 Grand Street Suite 324 Waterbury, CT 06702 Tel: (203) 754-2823 FAX: (203) 573-0538

Florida

Semtronic Associates, Inc. 657 Maitland Avenue Altamonte Springs, FL 32701 Altamonte Springs, FL 32701 Tel: (407) 831-8233 FAX: (407) 831-2844 TWX: 810-854-0321

Semtronic Associates, Inc. 1467 S. Missouri Avenue Clearwater, FL 33516 Tel: (813) 461-4675 FAX: (813) 442-2234

Semtronic Associates, Inc. 3471 N.W. 55th Street 3471 N.W. 55th Street Ft. Lauderdale, FL 33309 Tel: (305) 731-2484 FAX: (305) 731-1019

Georgia
The Novus Group, Inc.
6115-A Oakbrook Pkwy
Norcross, GA 30093
Tel: (404) 263-0320
FAX: (404) 265 FAX: (404) 263-8946 TWX: 910-380-6330

Associated Electronic Marketing 4001 Shady Oak Drive Marion, IA 52302 Tel: (319) 377-1129

Idaho

Cascade Components 2710 Sunrise Rim Road Suite 130 Boise, ID 83705 Tel: (208) 343-9886 FAX: (208) 343-9887

Illinois

Beta Technology 501 Mitchell Road Glendale Heights, IL 60139 Tel: (312) 790-9886 FAX: (312) 790-4078

Indiana

Fred Dorsey & Associates 3518 Eden Place Carmel, IN 46032 Tel: (317) 844-4842 FAX: (317) 844-4843

Fred Dorsey & Associates 6916 Mohican Trail Fort Wayne, IN 46808 Tel: (219) 436-1947 FAX: (219) 436-1947

indianaro Cita Annii a antonindromati di

Electromec Sales 1500 2nd Avenue Suite 205 Cedar Rapids, IA 52403 Tel: (319) 362-6413 FAX: 319-362-6535 TWX: 910-525-1342

Kansas

Associated Electronic Marketing 8859 Long Street Lenexa, KS 66215 Tel: (913) 888-0022 FAX: 913-888-0136

Maryland

Arbotek Associates Toyson, MD 21204
Tel: (301) 825-0775
FAX: (301) 337-2781
TWX: 710-862-1874

Massachusetts

Mill-Bern Associates 2 Mack Road Woburn, MA 01801 Tel: (617) 932-3311 FAX: (617) 932-0511 TWX: 710-332-0077

Michigan

Com-Tek Sales, Inc. 285 James Street Suite E Holland, MI 49424 Tel: (616) 399-7273 FAX: (616) 399-9579

Com-Tek Sales, Inc. 40053 Crosswinds Novi, MI 48050 Tel: (313) 344-1409

Minnesota Electromec Sales

1601 E. Highway 13 Suite 200 Burnsville, MN 55337 Tel: (612) 894-8200 FAX: (612) 894-9352 TWX: 910-576-0232

■ Representatives — USA (Continued)

Missouri

Associated Electronic Marketing 11520 St. Charles Rock Rd. Sulte 131 St. Louis, MO 63044 Tel: (314) 298-9900

FAX: (314) 298-9900 FLX: 62902803

New Jersey

BGR Associates Evesham Commons 525 Route 73, Ste 100 Marlton, NJ 08053 Tel: (609) 983-1020 FAX: (609) 983-1879 TWX: 710-940-1358

Technical Applications & Marketing 91 Clinton Road Suite 1D Fairfield, NJ 07006

Tel: (201) 575-4130 FAX: (201) 575-4563 TWX: 62327040

New Mexico

FP Sales 3817 Hawkins, NE Albuquerque, NM 87109 Tel: (505) 345-5555 TWX: (510) 101-2435

New York

Quality Components 116 Fayette Street Manlius, NY 13104 Tel: (315) 682-885 FAX: (315) 682-2277 TWX: 910-997-1313 Quality Components 3343 Harlem Road Buffalo, NY 14225 Tel: (716) 837-5430 FAX: (716) 837-0662 TWX: 910-380-2126

North Carolina

The Novus Group, Inc. 5337 Trestlewood Lane Raleigh, NC 27601 Tel: (919) 833-7771 FAX: (919) 856-1644 TWX: 510-600-0558

Ohio

J.R. Thornberry Company 32915 Aurora Road Solon, OH 44139 Tel: (216) 248-4995 FAX: (216) 248-0026

J. R. Thornberry Company 2145 Shawnmont Court Dublin, OH 43017 Tel: (614) 792-5171

Oregon

L-Squared Limited 15234 NW Greenbrier Pkwy Beaverton, OR 97006 Tel: (503) 629-8555 FAX: (503) 645-6196 TWX: 910-464-0015

Texas

Technical Marketing, Inc. 3320 Wiley Post Road Carrollton, TX 75006 Tel: (214) 387-3601 FAX: (214) 387-3605 TWX: (910) 860-5158

Technical Marketing, Inc. 2901 Wilcrest Drive Suite 139 Houston, TX 77042 Tel: (713) 783-4497 FAX: (713) 783-5307 TWX: 510-100-9699

Technical Marketing, Inc. 1315 Sam Bass Circle Suite B-3 Round Rock, TX 78681 Tel: (512) 244-2291 FAX: (512) 338-1596 TWX: 62923437

Utah

Front Range Marketing 7050 Union Park Center Suite 440 Midvale, UT 84047 Tel: (801) 566-2500 FAX: (801) 566-2951

Virginia

Arbotek Associates 2201 Angus Road Suite 14 Charlottesville, VA 22901 Tel: (804) 971-5736

Washington

L-Squared Limited 105 Central Way Suite 203 Kirkland, WA 98033 Tel: (206) 827-8555 FAX: (206) 828-6102

Wisconsin

Beta Technology 9401 W. Beloit Street, Suite 304C Milwaukee, WI 53227 Tel: (414) 543-6609 Fax: (414) 543-9288

Distributors — Canada

Carsten Electronics 3791 Victoria Park Ave Unit 1. Scarborough, Ont. M1W 3K6 (416) 495-7705

ITT Industries 11380 Braeside Drive, S. W. Calgary, Alta. T2W 3E1 (403) 251-5888

ITT Industries 11680-170th Street Edmonton, Alberta T5S 1J7 (403) 451-4001

ITT Industries 3455 Gardner Court Burnaby, B.C. V5G 407 (604) 291-8866

ITT industries 780 Century Street Winnipeg, Manitoba R3H 0M1 (204) 786-8401 ITT Industries 456 St. George Street Moncton, New Brunswick E1C 1X9 (506) 857-8011

ITT Industries #109-11 Morris Drive Burnside Industrial Park, Dartmouth, N. S. B3B 1M2 (902) 465-2350

ITT industries 300 North Rivermede Road Concord, ON LAX 2Z4 (416) 736-1114

ITT Industries 210C Colonnade Road Nepean, Ontario K2E 7L5 (613) 226-7406

ITT Inudstries 22295 Halpern Street Ville St. Laurent, Quebec H4S 1S3 (514) 335-7697 ITT Industries 209-3521 8th Street East Saskatoon, Saskatchewan S7H 0W5 (306) 933-2888

Milgray Electronics 150 Consumers Road Suite 502 Toronto, ON (416) 756-4487

Space Electronics 5651 Rue Ferrier Street Montreal, Quebec H4P 2K5 (514) 697-8676

Space Electronics 1695 Boundry Road Vancouver, BC V5K 4X7 (604) 294-1166

Representatives — Canada

Pipe Thompson Limited 5468 Dundas Street W. Suite 206 Islington, Ontario M9B 6E3 Tel: (416) 236-2355 Fax: (416) 236-3387 Pipe Thompson Limited RR2 North Gower Ottawa, Ontario KOZ 2T0 Tel: (613) 258-4067 Fax: (613) 258-7648

Sales Office Locations — Europe

France

Fuiitsu Immeuble le Trident 3-5, Vole Felix Eboue F-94024 Creteil Cedex Tel: 142078200 Telex: 62861 FAX: 142077933

North Germany

Fulitsu Mikroelektroniks GmbH Lyoner Strasse 44-48 Arabella Center 9. OG D-6000 Frankfurt 71 Tel: 06966320 Telex:441963 FAX: 0696632122

South Germany

Fulitsu Mikroelektronik GmbH Arbeostrasse 5 D-8057 Eching Tel: 0893190910 Telex: 5213905 FAX: 08931909922

Fujitsu Microelectronics Italia S.R.L. Centro Direzionale Milanofiori Strada 4 - Palazzo A/2 Tel: 28246170 Telex: 318546 FAX: 28246189

Netherlands

Fuiltsu Mikroelektronik GmbH. Europalaan 6/B 5623 LJ Eindhoven Tel: 40447440 Telex: 59265 FAX: 40444158

Sweden

Fulitsu Nordic AB Torquatan 8 17154 Solna Tel: 87646365 Telex: 13411 FAX: 280345

United Kingdom

Fujitsu Microelectronics Ltd. Hargrave House Belmont Road Maidenhead Berkshire SL6 6NE Tel: 62876100 Telex: 848955 FAX: 628781484

Distributors — Europe

Austria

Eljapex Handelsges. MBH Eitnergasse 6 1232 Wien Tel: 222861531 Telex: 112344 FAX: 222863211200

MHV/EBV Electronik Diefenbachgasse 35/6 1150 Wien Tel: 222838519 Telex: 134946 FAX: 222838530

Belgium

83, Rue des Fraisiers 4410 Herstal Vottem Tel: 41271993 FAX: 41278085

MHV/EBV Electronik Excelsiorlaan 35 Avenue Excelsior 35 1930 Zaventem Tel: 27209936 Telex: 62590 FAX: 27208152

Denmark

Nordisk Elektronik AS Transformervej 17 2370 Herley Tel: 2842000 Telex: 35200 FAX: 2921552

Finland

OY Comdax Itaelahdenkatu 21 00210 Helsinki 21 Tel: 80670277 Telex: 125876 FAX: 80674886

France

DPA 12 Avenue des Pres 78180 Montigny le Bretonneux Tel: 130575040 Telex: 689423 FAX: 130571863

Microram 6. Rue de Corbusier Silic 424 94583 Rungis Cedex Tei: 0033146868170 Telex: 042265909 FAX: 0033145605549

Germany

Eljapex GmbH Karl-Benz-Strasse 5-8 7890 Walsdhut-Tiengen 2 Tel: 0774161650 Telex: 0774164197

MHV Micro Halbleiter Jaegerweg 10 8012 Ottobrunn Tel: 0896096068 Telex: 5213807 FAX: 0896093758

Distributors — **Europe** (Continued)

italy

Undis Group Bologna Malpassi srl Via Baravelli, 1 40012 Calderara de Reno Tel: 051727252 Teles: 583118 FAX: 051727515

Undis Group Torino PCM SnC Via Piave 54/B 10099 Rivoli Tel: 0119532256 FAX: 0119534238

Netherlands

MHV/EBV Elektronik Planetenbaan 2 3606 AK-Maarssenbroek Tel: 346562353 Telex: 76089 FAX: 346564277

P & T Electronics B.V. Esse Baan 77 2900 LJ Capelle A/D Ijssel Tel: 104501444 Telex: 26096

FAX: 104507092

Norway

Odin Electronics AS EDV Griegsvei 2 1472 Fjellhamar Tel: 02703730 Telex: 19732 FAX: 2700310

Spain

Comelta S.A. C/Pedro IV 84 5PL 08005 Barcelona Tel: 33007712 Telex: 33005156 FAX: 51934

Comelta S.A. Emilio Munoz 41 Nave 1-1-2 28037 Madrid Tel: 17543001 Telex: 42007 FAX: 17542151

Sweden

Martinsson Elektronik AB Instrumentvagen 16 Box 9060 12609 Hagersten Tel: 087440300 Telex: 13077 FAX: 87443403 Switzerland

Eijapex AG Hardstrasse 72 5430 Wettingen Tel: 56275777 Telex: 58068 FAX: 56261486

United Kingdom

Hawke Components Amotex House 45 Hanworth Road Sunbury on Thames Middlesex TW16 5DA Tel: 119797799 Telex: 923592 FAX: 932787333

Pronto Electronic Systems Ltd. City Gate House 399/425 Eastern Avenue Gant Hills Essex IG2 6RL Tel: 15546222 Telex: 8954213

Representatives — Europe

Finland Gadelius OY

Kaupintle 18 00440 Helsinki Tel: 805626644 Telex: 124804 FAX: 805626196

Sales Office Locations — Pacific Asia

Taiwan

Fujitsu Microelectronics Pacific Asia Limited 1906 No. 333 Keelung Road Sec. 1 Taipei, Taiwan 10548 Republic of China

Tel: 027576548 Telex: 17312 FMPTPI FAX: 027576571

Singapore

Fujitsu Electronics PTE LTD. 7500A Beach Road 05-301/2, The Plaza Singapore 0719 Tel: 2961818 Telex: RS5573 FESPL FAX: 2981571

Distributors — Pacific Asia

Hong Kong

Famint Ltd. Room 1502, No. 111 Leighton Road Causeway Bay, Hong Kong Tel: 5-760130 / 5-760146 FAX: 5-765619

Tektron Electronics Ltd. 1702, Bank Centre, 636 Nathan Road Kowloon, Hong Kong Tel: 3-880629 Telex: 38513 TEKHL FAX: 123-40746 / 3-7234029

Singapore

Cony Electronics PTE Ltd. 10 Jalan Besar 03-25 Sim Lim Tower Singapore 0820 Tel: 2962111 Telex: CONY RS34808

FAX: 2960339

Famint Electronics Ltd. 7500A Beach Road, 01/302 The Plaza Singapore 0719 Tel: 2984566 Telex: RS37295 FAMINT FAX: 2972597

Taiwan

Advance Microelectronics Co., Ltd. 5/F., No. 51 Tien Tsin Street Taipei, Taiwan, Republic of China Tel: (02) 5613361 Telex: 12284 ADVMICRO FAX: (02) 5635958

Fametech Inc. Pametech Inc. 2/F, No. 298, Sec. 5 Nanking E. Road Taipei, Taiwan, Republic of China Tel: (02) 7670101 Telex: 27271 COMMOTEK FAX: (02) 7617743

Famint Co., Ltd.
Room 9-3, 9/F. No. 106 Sec. 2
Chang An East Road,
Taipei, Taiwan
Republic of China
Tel: (02) 5051963 FAX: (02) 5080385

Representatives — Pacific Asia

Australia

AUSTRAIIA
Pacific Microelectronics PTY LTD.
Suite 7, 1st Floor, Westleigh Centre
Eucalyptus Drive, Westleigh N. S. W. 2120
Australia
Phone: 2-481-0065
FAX: 2-484-4460

Korea

Korea
KML Corporation
3RD/F, Bangbae Station Bldg.
981-15 Bangbae 3-Dong
Shucho-gu, Seoul
C.P.O. Box 7981
Korea
Tel: 2-5332011/6
Telex: K25981 KMLCORP
FAX: 2-533-2986


Representatives - Mexico

Panamtek
Cienfuegos #651
Col. Lindavista
07300 Mexico, D.F.
Tel: (5) 586-84-43
Fax: 011 52 36 303115
TLX: 1773470 ONVIME

Representatives - Puerto Rico

Semtronic Associates Mercantil Plaza Building Suite 816 Hato Rey, Puerto Rico 00918 Tel: (809) 766-0700

onike 4 * India diplomad . 33



- 1 NMOS DRAMS
- 2 CMOS DRAMs
- 3 MOS Application-Specific RAMs
- 4 MOS RAM Modules
- 5 High-speed CMOS SRAMs
- 6 Low-Power CMOS SRAMs
- 7 Application–Specific Static Memories
- 8 NMOS Erasable PROMs
- **9** CMOS Erasable PROMs
- 10 CMOS One-Time PROMs
- 11 CMOS EEPROMs
- 12 NMOS Non-Volatile RAMs
- 13 CMOS Mask ROMs
- Quality and Reliability
- 15 Ordering Information
- 16 Sales Information