– PRELIMINARY –

Nov. 1995
Edition 2.0

FUJITSU

PRODUCT PROFILE SHEET

MB81V4400C-60/-70

CMOS 1M X 4 BIT FAST PAGE MODE DRAM

CMOS 1,048,576 x 4 bit Fast Page Mode Dynamic RAM

The Fujitsu MB81V4400C is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 4–bit increments. The MB81V4400C features a ”fast page” mode of operation whereby high–speed random access of up to 1,024 x 4–bits of data within the same row can be selected. The MB81V4400C DRAM is ideally suited for mainframe, buffers, hand–held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V4400C is very small, the device can be used as a non–volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V4400C is fabricated using silicon gate CMOS and Fujitsu's advanced four–layer polysilicon process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V4400C are not critical and all inputs are LVTTL compatible.

Marking side



(Normal Bend)
FPT–26P–M01



Marking side

(Reverse Bend)
FPT–26P–M02

PRODUCT LINE & FEATURES

Parameter		MB81V4400C-60	MB81V4400C-70
$\overline{RAS}$ Access Time		60ns max.	70ns max.
$\overline{CAS}$ Access Time		15ns max.	20ns max.
Address Access Time		30ns max.	35ns max.
Randam Cycle Time		110ns min.	125ns min.
Fast Page Mode Cycle Time		40ns min.	45ns min.
Low Power Dissipation	Operating current	220 mW max.	195 mW max.
	Standby current	7.2mW max. (LVTTL level) / 3.6mW max. (CMOS level)	

- 1,048,576 words x 4 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are LVTTL compatible
- 1024 refresh cycles every 16.4ms
- Self refresh function
- Early write or $\overline{OE}$ controlled write capability
- $\overline{RAS}$ only, $\overline{CAS}$-before-$\overline{RAS}$, or Hidden Refresh
- Fast page Mode, Read–Modify–Write capability
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to VSS	V_{IN} , V_{OUT}	–0.5 to +4.6	V
Voltage of V_{CC} supply relative to VSS	V_{CC}	–0.5 to +4.6	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	Iout	–50 to +50	mA
Storage Temperature	T_{STG}	–55 to +125	°C

NOTE: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package and Ordering Information

– 26–pin plastic (300mil) TSOP–II with normal bend leads, order as MB81V4400C–xxPFTN

– 26–pin plastic (300mil) TSOP–II with reverse bend leads, order as MB81V4400C–xxPFTR

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig. 1 – MB81V4400C DYNAMIC RAM – BLOCK DIAGRAM



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Typ	Max	Unit
Input Capacitance, A0 to A9	C_{IN1}	—	5	pF
Input Capacitance, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, $\overline{OE}$	C_{IN2}	—	7	pF
Input/Output Capacitance, DQ1 to DQ4	C_{DQ}	—	7	pF

PIN ASSIGNMENTS AND DESCRIPTIONS

26–Pin TSOP:
(TOP VIEW)
<Normal Bend : FPT–26P–M01>



26–Pin TSOP:
(TOP VIEW)
<Reverse Bend : FPT–26P–M02>



Designator	Function
DQ1 to DQ4	Data Input/ Output
$\overline{WE}$	Write Enable.
$\overline{RAS}$	Row address strobe.
A0 to A9	Address inputs.
VCC	+3.3 volt power supply.
$\overline{OE}$	Output enable.
$\overline{CAS}$	Column address strobe.
VSS	Circuit ground.

RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Typ	Max	Unit	Ambient Operating Temp
Supply Voltage	1	V_{CC}	3.0	3.3	3.6	V	0 °C to +70 °C
		V_{SS}	0	0	0		
Input High Voltage, all inputs	1	VIH	2.0	—	V_{CC}+0.3	V	
Input Low Voltage, all inputs*	1	VIL	–0.3	—	0.8	V	

*** :** Undershoots of up to –2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any four of 4,194,304 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by $\overline{CAS}$ and $\overline{RAS}$ as shown in Figure 5. First, ten row address bits are input on pins A0–through–A9 and latched with the row address strobe ($\overline{RAS}$) then, ten column address bits are input and latched with the column address strobe ($\overline{CAS}$). Both row and column addresses must be stable on or before the falling edge of $\overline{CAS}$ and $\overline{RAS}$, respectively. The flow–through latch type is used for the address latch; thus, address information appearing after t_{RAH} (min)+ t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of $\overline{WE}$. When $\overline{WE}$ is active Low, a write cycle is initiated; when $\overline{WE}$ is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an $\overline{OE}$ (delayed) write cycle, and a read–modify–write cycle. The falling edge of $\overline{WE}$ or $\overline{CAS}$, whichever is later, serves as the input data–latch strobe. In an early write cycle, the input data (DQ1–DQ4) is strobed by $\overline{CAS}$ and the setup/hold times are referenced to the falling edge of $\overline{CAS}$ because $\overline{WE}$ goes Low before $\overline{CAS}$. In a delayed write or a read–modify–write cycle, $\overline{WE}$ goes Low after $\overline{CAS}$; thus, input data is strobed by $\overline{WE}$ and all setup/hold times are referenced to the falling edge of $\overline{WE}$.

DATA OUTPUT

The three–state buffers are LVTTL compatible with a fanout of one TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high–impedance state until the column address strobe goes Low. When a read or read–modify–write cycle is executed, valid outputs are obtained under the following conditions:

t_{RAC} : from the falling edge of $\overline{RAS}$ when t_{RCD} (max) is satisfied.

t_{CAC} : from the falling edge of $\overline{CAS}$ when t_{RCD} is greater than t_{RCD} (max).

t_{AA} : from column address input when t_{RAD} is greater than t_{RAD} (max).

t_{OEA} : from the falling edge of $\overline{OE}$ when $\overline{OE}$ is brought Low after t_{RAC}, t_{CAC}, or t_{AA}.

The data remains valid until either $\overline{CAS}$ or $\overline{OE}$ returns to a High logic level. When an early write is executed, the output buffers remain in a high–impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, $\overline{RAS}$ is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 1,024 x 4–bits can be accessed and, when multiple MB81V4400Cs are used, $\overline{CAS}$ is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready–modify–write cycles are permitted.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) Notes 3

Paramter	Notes	Symbol	Conditions	Values Min	Values Typ	Values Max	Unit
Output high voltage	1	V_{OH}	I_{OH} = –2mA	2.4	—	—	V
Output low voltage	1	V_{OL}	I_{OL} = 2mA	—	—	0.4	V
Input leakage current (any input)		$I_{I(L)}$	0V≤V_{IN}≤3.6V 3.0V≤V_{CC}≤3.6V V_{SS} = 0V; All other pins not under test = 0V	–10	—	10	µA
Output leakage current		$I_{O(L)}$	0V≤V_{OUT}≤3.6V Data out disabled	–10	—	10	µA
Operating current (Average Power supply current)	MB81V4400C-60	I_{CC1}	$\overline{RAS}$ & $\overline{CAS}$ cycling; t_{RC} = min	—	—	61	mA
2	MB81V4400C-70					54	mA
Standby current (Power supply current)	LVTTL level	I_{CC2}	$\overline{RAS}$ = $\overline{CAS}$ = V_{IH}	—	—	2.0	mA
	CMOS level		$\overline{RAS}$ = $\overline{CAS}$ ≥ V_{CC} –0.2V			1.0	mA
Refresh current #1 (Average power supply current) 2	MB81V4400C-60	I_{CC3}	$\overline{CAS}$ = V_{IH}, $\overline{RAS}$ cycling; t_{RC} = min	—	—	61	mA
	MB81V4400C-70					54	mA
Fast Page Mode current 2	MB81V4400C-60	I_{CC4}	$\overline{RAS}$ =VIL, $\overline{CAS}$ cycling; t_{PC} = min	—	—	41	mA
	MB81V4400C-70					37	mA
Refresh current #2 (Average power supply current) 2	MB81V4400C-60	I_{CC5}	$\overline{RAS}$ cycling; $\overline{CAS}$-before-$\overline{RAS}$; t_{RC} = min	—	—	49	mA
	MB81V4400C-70					44	mA
Refresh current #3 (Average power supply current)	MB81V4400C-60	I_{CC9}	$\overline{RAS}$ = $\overline{CAS}$ ≤ 0.2V Self refresh ;	—	—	1000	µA
	MB81V4400C-70					1000	µA

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB81V4400C-60		MB81V4400C-70		Unit
				Min	Max	Min	Max	
1	Time Between Refresh		t_{REF}	—	16.4	—	16.4	ms
2	Random Read/Write Cycle Time		t_{RC}	110	—	125	—	ns
3	Read-Modify-Write Cycle Time		t_{RWC}	150	—	170	—	ns
4	Access Time from $\overline{RAS}$	6,9	t_{RAC}	—	60	—	70	ns
5	Access Time from $\overline{CAS}$	7,9	t_{CAC}	—	15	—	20	ns
6	Column Address Access Time	8,9	t_{AA}	—	30	—	35	ns
7	Output Hold Time		t_{OH}	0	—	0	—	ns
8	Output Buffer Turn On Delay Time		t_{ON}	0	—	0	—	ns
9	Output Buffer Turn off Delay Time	10	t_{OFF}	—	15	—	15	ns
10	Transition Time		t_T	2	50	2	50	ns
11	$\overline{RAS}$ Precharge Time		t_{RP}	40	—	45	—	ns
12	$\overline{RAS}$ Pulse Width		t_{RAS}	60	100000	70	100000	ns
13	$\overline{RAS}$ Hold Time		t_{RSH}	15	—	20	—	ns
14	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time		t_{CRP}	0	—	0	—	ns
15	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	11,12	t_{RCD}	20	45	20	50	ns
16	$\overline{CAS}$ Pulse Width		t_{CAS}	15	10000	20	10000	ns
17	$\overline{CAS}$ Hold Time		t_{CSH}	60	—	70	—	ns
18	$\overline{CAS}$ Precharge Time (Normal)	19	t_{CPN}	10	—	10	—	ns
19	Row Address Set Up Time		t_{ASR}	0	—	0	—	ns
20	Row Address Hold Time		t_{RAH}	10	—	10	—	ns
21	Column Address Set Up Time		t_{ASC}	0	—	0	—	ns
22	Column Address Hold Time		t_{CAH}	12	—	12	—	ns
23	$\overline{RAS}$ to Column Address Delay Time	13	t_{RAD}	15	30	15	35	ns
24	Column Address to $\overline{RAS}$ Lead Time		t_{RAL}	30	—	35	—	ns
25	Column Address to $\overline{CAS}$ Lead Time		t_{CAL}	30	—	35	—	ns
26	Read Command Set Up Time		t_{RCS}	0	—	0	—	ns
27	Read Command Hold Time Referenced to $\overline{RAS}$	14	t_{RRH}	0	—	0	—	ns
28	Read Command Hold Time Referenced to $\overline{CAS}$	14	t_{RCH}	0	—	0	—	ns
29	Write Command Set Up Time	15	t_{WCS}	0	—	0	—	ns
30	Write Command Hold Time		t_{WCH}	10	—	10	—	ns
31	$\overline{WE}$ Pulse Width		t_{WP}	10	—	10	—	ns
32	Write Command to $\overline{RAS}$ Lead Time		t_{RWL}	15	—	18	—	ns
33	Write Command to $\overline{CAS}$ Lead Time		t_{CWL}	15	—	18	—	ns
34	DIN set Up Time		t_{DS}	0	—	0	—	ns
35	DIN Hold Time		t_{DH}	10	—	10	—	ns
36	$\overline{RAS}$ to $\overline{WE}$ Delay Time		t_{RWD}	80	—	90	—	ns
37	$\overline{CAS}$ to $\overline{WE}$ Delay Time		t_{CWD}	35	—	40	—	ns
38	Column Address to $\overline{WE}$ Delay Time		t_{AWD}	50	—	55	—	ns
39	$\overline{RAS}$ Precharge Time to $\overline{CAS}$ Active Time (Refresh cycles)		t_{RPC}	5	—	5	—	ns

(Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB81V4400C-60		MB81V4400C-70		Unit
				Min	Max	Min	Max	
40	$\overline{CAS}$ Set Up Time for $\overline{CAS}$-before-$\overline{RAS}$ Refresh		t_{CSR}	0	—	0	—	ns
41	$\overline{CAS}$ Hold Time for $\overline{CAS}$-before-$\overline{RAS}$ Refresh		t_{CHR}	10	—	10	—	ns
42	$\overline{WE}$ SetUp Time from $\overline{RAS}$	20	t_{WSR}	0	—	0	—	ns
43	$\overline{WE}$ Hold Time from $\overline{RAS}$	20	t_{WHR}	10	—	10	—	ns
44	Access Time from $\overline{OE}$	9	t_{OEA}	—	15	—	20	ns
45	Output Buffer Turn Off Delay from $\overline{OE}$	10	t_{OEZ}	—	15	—	15	ns
46	$\overline{OE}$ to $\overline{RAS}$ Lead Time for Valid Data		t_{OEL}	10	—	10	—	ns
47	$\overline{OE}$ Hold Time Referebced to $\overline{WE}$	16	t_{OEH}	0	—	0	—	ns
48	$\overline{OE}$ to Data in Delay Time		t_{OED}	15	—	15	—	ns
49	DIN to $\overline{CAS}$ Delay Time	17	t_{DZC}	0	—	0	—	ns
50	DIN to $\overline{OE}$ Delay Time	17	t_{DZO}	0	—	0	—	ns
51	Fast Page Mode Read/Write Cycle Time		t_{PC}	40	—	45	—	ns
52	Fast Page Mode Read-Modify-Write Cycle Time		t_{PRWC}	80	—	85	—	ns
53	Access Time from $\overline{CAS}$ Precharge	9,18	t_{CPA}	—	35	—	40	ns
54	Fast Page Mode $\overline{CAS}$ Precharge Time		t_{CP}	10	—	10	—	ns
55	Fast Page Mode $\overline{RAS}$ Pulse width		t_{RASP}	—	200000	—	200000	ns
56	Fast Page Mode $\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge		t_{RHCP}	35	—	40	—	ns
57	Fast Page Mode $\overline{CAS}$ Precharge to $\overline{WE}$ Delay Time		t_{CPWD}	55	—	60	—	ns

Notes:

1. Referenced to VSS.
2. I_{CC} depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
   I_{CC} depends on the number of address change as $\overline{RAS}$= V_{IL} and $\overline{CAS}$= V_{IH}, V_{IL} > –0.3V.
   I_{CC1}, I_{CC3} and I_{CC5} are specified at one time of address change during $\overline{RAS}$= V_{IL} and $\overline{CAS}$= V_{IH}.
   I_{CC4} is specified at one time of address change during one Page cycle.
3. An Initial pause ($\overline{RAS}$=$\overline{CAS}$=VIH) of 200µs is required after power–up followed by any eight $\overline{RAS}$–only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight $\overline{CAS}$–before–$\overline{RAS}$ initialization cycles instead of 8 $\overline{RAS}$ cycles are required.
4. AC characteristics assume t_T = 5ns.
5. Input voltage levels are 0V and 3.0V, and input reference levels are V_{IH} (min) and V_{IL} (max) for measuring timing of input signals. Also, the transmission time (t_T) is measured between V_{IH} (min) and V_{IL} (max). The output reference levels are V_{OH}=2.0V and V_{OL}=0.8V.
6. Assumes that $t_{RCD} \leq t_{RCD}$ (max), $t_{RAD} \leq t_{RAD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
7. If $t_{RCD} \geq t_{RCD}$ (max), $t_{RAD} \geq t_{RAD}$ (max), and $t_{ASC} \geq t_{AA} - t_{CAC} - t_T$, access time is t_{CAC}.
8. If $t_{RAD} \geq t_{RAD}$ (max) and $t_{ASC} \leq t_{AA} - t_{CAC} - t_T$, access time is t_{AA}.
9. Measured with a load equivalent to one TTL loads and 100 pF.
10. t_{OFF} and t_{OEZ} is specified that output buffer change to high impedance state.
11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.
12. t_{RCD} (min) = t_{RAH} (min)+ $2t_T$ + t_{ASC} (min).
13. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.
14. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
15. t_{WCS} is specified as a reference point only. If $t_{WCS} \geq t_{WCS}$ (min) the data output pin will remain High-Z state through entire cycle.
16. Assumes that $t_{WCS} < t_{WCS}$ (min).
17. Either t_{DZC} or t_{DZO} must be satisfied.
18. t_{CPA} is access time from the selection of a new column address (that is caused by changing $\overline{CAS}$ from "L" to "H"). Therefore, if t_{CP} is long, t_{CPA} is longer than t_{CPA} (max).
19. Assumes that $\overline{CAS}$–before–$\overline{RAS}$ refresh.
20. Assumes that Test mode function.

Fig. 2 – t_{RAC} vs. t_{RCD}



Fig. 3 – t_{RAC} vs. t_{RAD}



Fig. 4 – t_{CPA} vs. t_{CP}



FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input				Address		Input Data		Refresh	Note
	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	$\overline{OE}$	Row	Column	Input	Output		
Standby	H	H	X	X	—	—	—	High–Z	—	
Read Cycle	L	L	H	L	Valid	Valid	—	Valid	Yes *	$t_{RCS} \geq t_{RCS}$ (min)
Write Cycle (Early Write)	L	L	L	X	Valid	Valid	Valid	High–Z	Yes *	$t_{WCS} \geq t_{WCS}$ (min)
Read–Modify–Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes *	$t_{CWD} \geq t_{CWD}$ (min)
$\overline{RAS}$–only Refresh Cycle	L	H	X	X	Valid	—	—	High–Z	Yes	
$\overline{CAS}$–before–$\overline{RAS}$ Refresh Cycle	L	L	H	X	—	—	—	High–Z	Yes	$t_{CSR} \geq t_{CSR}$ (min)
Hidden Refresh Cycle	H→L	L	H	L	—	—	—	Valid	Yes	Previous data is kept.
Test mode Set Cycle (CBR)	L	L	L	X	—	—	—	High-Z	Yes	$t_{CSR} \geq t_{CSR}$ (min) $t_{WSR} \geq t_{WSR}$ (min)
Test mode Set Cycle (Hidden)	H →L	L	L	X	—	—	—	Valid	Yes	$t_{CSR} \geq t_{CSR}$ (min) $t_{WSR} \geq t_{WSR}$ (min)

X; "H" or "L"
*; It is impossible in Fast Page Mode

Fig. 5 – READ CYCLE



DESCRIPTION

To implement a read operation, a valid address is latched in by the $\overline{RAS}$ and $\overline{CAS}$ address strobes and with $\overline{WE}$ set to a High level and $\overline{OE}$ set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by $\overline{RAS}$(tRAC), $\overline{CAS}$(tCAC), $\overline{OE}$ (tOEA) or column addresses (tAA) under the following conditions:

If tRCD > tRCD (max), access time = tCAC.

If tRAD > tRAD (max), access time = tAA.

If $\overline{OE}$ is brought Low after tRAC, tCAC, or tAA (which ever occurs later), access time = tOEA.

However, if either $\overline{CAS}$ or $\overline{OE}$ goes High, the output returns to a high–impedance state after tOH is satisfied.

Fig. 6 – EARLY WRITE CYCLE ($\overline{OE}$ = ”H” or ”L”)



DESCRIPTION

A write cycle is similar to a read cycle except $\overline{WE}$ is set to a Low state and $\overline{OE}$ is a “H” or “L” signal. A write cycle can be implemented in either of three ways – early write, $\overline{OE}$ write (delayed write), or read–modify–write. During all write cycles, timing parameters tRWL, tCWL and tRAL must be satisfied. In the early write cycle shown above tWCS satisfied, data on the DQ pin is latched with the falling edge of $\overline{CAS}$ and written into memory.

Fig. 7 – $\overline{OE}$ (DELAYED WRITE CYCLE)



DESCRIPTION

In the $\overline{OE}$ (delayed write) cycle, tWCS is not satisfied ; thus, the data on the DQ pins is latched with the falling edge of $\overline{WE}$ and written into memory. The Output Enable ($\overline{OE}$) signal must be changed from Low to High before $\overline{WE}$ goes Low (tOED+ tT + tDS).

Fig. 8 – READ–MODIFY–WRITE–CYCLE



DESCRIPTION

The read–modify–write cycle is executed by changing $\overline{WE}$ from High to Low after the data appears on the DQ pins. In the read–modify–write cycle, $\overline{OE}$ must be changed from Low to High after the memory access time.

Fig. 9 – FAST PAGE MODE READ CYCLE



DESCRIPTION

The fast page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining $\overline{RAS}$ at a Low level and $\overline{WE}$ at a High level during all successive memory cycles in which the row address is latched. The access time is determined by tCAC, tAA, tCPA, or tOEA, whichever one is the latest in occurring.

Fig. 10 – FAST PAGE MODE WRITE CYCLE ($\overline{OE}$ = "H" or "L")



DESCRIPTION

The fast page mode write cycle is executed in the same manner as the fast page mode read cycle except the states of $\overline{WE}$ and $\overline{OE}$ are reversed. Data appearing on the DQ pins is latched on the falling edge of $\overline{CAS}$ and written into memory. During the fast page mode write cycle, including the delayed ($\overline{OE}$) write and read–modify–write cycles, tCWL must be satisfied.

Fig. 11 – FAST PAGE MODO $\overline{OE}$ WRITE CYCLE



DESCRIPTION

The fast page mode $\overline{OE}$ (delayed) write cycle is executed in the same manner as the fast page mode write cycle except for the states of $\overline{WE}$ and $\overline{OE}$. Input data on the DQ pins are latched on the falling edge of $\overline{WE}$ and written into memory. In the fast page mode delayed write cycle, $\overline{OE}$ must be changed from Low to High before $\overline{WE}$ goes Low (tOED + tT + tDS).

Fig. 12 – FAST PAGE MODE READ–MODIFY–WRITE CYCLE



DESCRIPTION

During fast page mode of operation, the read–modify–write cycle can be executed by switching $\overline{WE}$ from High to Low after input date appears at the DQ pins during a normal cycle.

Fig. 13 – $\overline{RAS}$–ONLY REFRESH ($\overline{WE}$ = $\overline{OE}$ = "H" or "L")



DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1024 row addresses every 16.4–milliseconds. Three refresh modes are available: $\overline{RAS}$–only refresh, $\overline{CAS}$-before-$\overline{RAS}$ refresh, and hidden refresh.

$\overline{RAS}$–only refresh is performed by keeping $\overline{RAS}$ Low and $\overline{CAS}$ High throughout the cycle; the row address to be refreshed is latched on the falling edge of $\overline{RAS}$. During $\overline{RAS}$–only refresh, DQ pin is kept in a high-impedance state.

Fig. 14 – $\overline{CAS}$–BEFORE–$\overline{RAS}$ REFRESH (A0 to A9 = $\overline{OE}$ = "H" or "L")



DESCRIPTION

$\overline{CAS}$-before-$\overline{RAS}$ refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{CAS}$ is held Low for the specified setup time (t_{CSR}) before $\overline{RAS}$ goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next $\overline{CAS}$-before-$\overline{RAS}$ refresh operation.

$\overline{WE}$ must be held High for the specified set up time (tWSR) before $\overline{RAS}$ goes low in order not to enter "test mode".

Fig. 15 – HIDDEN REFRESH CYCLE



DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of $\overline{CAS}$ and cycling $\overline{RAS}$. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have $\overline{CAS}$-before-$\overline{RAS}$ refresh capability.

$\overline{WE}$ must be held High for the specified set up time (tWSR) before $\overline{RAS}$ goes Low in order not to enter "test mode" .

Fig. 16 – TEST MODO SET CYCLE (A0 to A9, $\overline{OE}$ = ”H” or ”L”)



DESCRIPTION

Test Mode ;

The purpose of this test mode is to reduce device test time to one eighth of that required to test the device conventionally.
The test mode function is entered by performing a $\overline{WE}$ and $\overline{CAS}$–before–$\overline{RAS}$ (WCBR) refresh for the entry cycle.
In the test mode, read and write operations are executed in units of eights bits which are selected by the address combination of CA0. In the write mode, data is written into eight cells simultaneously. But the data must be input from DQ2 only. In the read mode, the data of eight cells at the selected addresses are read out from DQ and checked in the following manner.

When the eight bits are all ”L” or all ”H”, a ”H” level is output..
When the eight bits show a combination of ”L” and ”H”, a ”L” level is output..

The test mode function is exited by performing a $\overline{RAS}$–only refresh or a $\overline{CAS}$–before–$\overline{RAS}$ refresh for the exit cycle.
In test mode operation, the following parameters are delayed approximately 5ns from the specified value in the data sheet..
tRC, tRWC, tRAC, tAA, tRAS, tCSH, tRAL, tRWD, tAWD, tPC, tPRWC, tCPA, tRHCP, tCPWD

Fig. 17 – $\overline{CAS}$–BEFORE–$\overline{RAS}$ REFRESH COUNTER TEST CYCLE



DESCRIPTION

A special timing sequence using the $\overline{CAS}$-before-$\overline{RAS}$ refresh counter test cycle provides a convenient method to verify the functionality of $\overline{CAS}$-before-$\overline{RAS}$ refresh circuitry. If, after a $\overline{CAS}$-before-$\overline{RAS}$ refresh cycle. $\overline{CAS}$ makes a transition from High to Low while $\overline{RAS}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A9 are defined by the on-chip refresh counter.
Column Address: Bits A0 through A9 are defined by latching levels on A0–A9 at the second falling edge of $\overline{CAS}$.

The $\overline{CAS}$-before-$\overline{RAS}$ Counter Test procedure is as follows ;

1) Initialize the internal refresh address counter by using 8 $\overline{RAS}$ only refresh cycles.
2) Use the same column address throughout the test.
3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.
4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using $\overline{CAS}$–before–$\overline{RAS}$ refresh counter test (read–modify–write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.
5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.
6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V4400C-60		MB81V4400C-70		Unit
			Min	Max	Min	Max	
90	Access Time from $\overline{CAS}$	t_{FCAC}	—	35	—	40	ns
91	Column Address Hold Time	t_{FCAH}	30	—	30	—	ns
92	$\overline{CAS}$ to $\overline{WE}$ Delay Time	t_{FCWD}	55	—	60	—	ns
93	$\overline{CAS}$ Pulse width	t_{FCAS}	35	—	40	—	ns
94	$\overline{RAS}$ Hold Time	t_{FRSH}	35	—	40	—	ns

Note . Assumes that $\overline{CAS}$–before–$\overline{RAS}$ refresh counter test cycle only.

Fig. 18 – SELF REFRESH CYCLE (A0–A9 = $\overline{OE}$ = "H" or "L")



(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V4400C-60		MB81V4400C-70		Unit
			Min	Max	Min	Max	
100	$\overline{RAS}$ pulse Width	t_{RASS}	100	—	100	—	µs
101	$\overline{RAS}$ precharge Time	t_{RPS}	110	—	125	—	ns
102	$\overline{CAS}$ Hold Time	t_{CHS}	–50	—	–50	—	ns

Note . Assumes self refresh cycle only

DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter.

If $\overline{CAS}$ goes to "L" before $\overline{RAS}$ goes to "L" (CBR) and the condition of $\overline{CAS}$ "L" and $\overline{RAS}$ "L" is kept for term of tRASS (more than 100µs), the device can be entered the self refresh cycle. And after that, refresh operation is automatically executed per fixed interval using internal refresh address counter during "$\overline{RAS}$=L" and "$\overline{CAS}$=L".

And exit from self refresh cycle is performed by toggling of $\overline{RAS}$ and $\overline{CAS}$ to "H" with specifying tCHS min.

Restruction for Self refresh operation ;

For self refresh operation, the notice below must be considered.

1) In the case that distribute CBR refresh are operated in read/write cycles
   Self refresh cycles can be executed without special rule if 1024 cycles of distribute CBR refresh are executed within tREF max..
2) In the case that burst CBR refresh or $\overline{RAS}$ only refresh are operated in read/write cycles
   1024 times of burst CBR refresh or 1024 times of burst $\overline{RAS}$ only refresh must be executed before and after Self refresh cycles.



PACKAGE DIMENSIONS

(Suffix : –PFTN)

26-LEAD PLASTIC FLAT PACKAGE
(CASE No.: FPT-26P-M01)



* : This dimension includes resin protrusion.(Each side : .006(0.15) MAX)

Dimensions in
inches (millimeters)

PACKAGE DIMENSIONS (Continued)

(Suffix : –PFTR)

26–LEAD PLASTIC FLAT PACKAGE
(CASE No.: FPT–26P–M02)



* : This dimension includes resin protrusion.(Each side : .006(0.15) MAX)

Dimensions in
inches (millimeters)