

# ASSP FLOPPY DISK VFO

## MB4108A

### VARIABLE FREQUENCY OSCILLATOR FOR FLOPPY DISK DRIVES


The Fujitsu MB4108A is variable frequency oscillator (VFO) IC for use in floppy-disk interfaces. It provides a complete data separation function, with a minimum of external parts and no adjustments, and can be used with a variety of disk controllers. It locks onto the read signal from the disk drive, which normally has jitter due to rotation speed variations and peak shifting and produces a stable read signal for the controller. It also produce a window signal which can be used to differentiate the clock and data pulse in the read signal. The MB4108A includes functions for sync field detection, automatic loop filter gain switching and address and index mark detection.

- The analog VFO (PLL) circuitry allows a wide read margin for the data separator.
- Can be connected to both 8-inch and 5-inch floppy disk drives using the same external components.
- Handles both double-density (MFM) and single-density (FM) disks.
- Can be used with various floppy disk controllers such as the MB8876A, MB8877A, FD1791 and  $\mu$ PD765.
- The discrimination function for gap and sync fields prevents incorrect locking on the gap field.
- The quick sync function (high gain) in the sync field is automatically switched to the stable tracking function (low gain).
- Because the sync pattern detector (data: 00H, clock: FFH) and the IBM format mark detector control PLL gain, the index, ID and data fields can be locked onto without special control signals.
- A master clock is generated for the floppy disk controller, to prevent spikes when switching between 8 and 5 inch floppy disks.
- External circuitry requires very few components and no adjustment.  
Internal clock: 7 resistors, 5 capacitors, 1 crystal or ceramic resonator  
External clock: 5 resistors, 3 capacitors
- Plastic DIP Package (Suffix: -P)  
Plastic SOP (Suffix: -PF)


### ABSOLUTE MAXIMUM RATINGS (see NOTE) (Ta=25°C)

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V <sub>CC</sub>		7	V
Input Voltage	V <sub>IN</sub>		7	V
Power Dissipation	P <sub>D</sub>	Ta ≤ 75°C	550	mW
Storage Temperature	T <sub>STG</sub>		-55 to +125	°C
MF Input Voltage	V <sub>MF</sub>		V <sub>CC</sub> +0.3	V

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



DIP-24P-M02




FPT-24P-M02

### PIN ASSIGNMENT (TOP VIEW)

MIN	1	24	DV <sub>CC</sub>
FM	2	23	MF
$\overline{RR}$	3	22	LO
DW	4	21	HO
DA	5	20	AI
DRQ	6	19	AO
WCK	7	18	VCO
CK	8	17	AV <sub>CC</sub>
CSEL	9	16	C1
X2	10	15	C2
X1	11	14	AGND
DGND	12	13	RD

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



## PIN DESCRIPTION

Pin No.	Symbol	Function
1	MIN	Selects type of floppy disk 5-inch floppy disk (MIN): High 8-inch floppy disk (STD): Low
2	FM	Selects the disk density Single density (FM system): High Double density (MFM system): Low
3	$\overline{RR}$	Read data signal for FDC includes clock and data pulse.
4	DW	Data window signal for separating the $\overline{RR}$ signal into data and clock pulses.
5	DA	Input for indicating a data field when there is no DRQ signal. When DA = H, the PLL keeps a low gain. Either DA or DRQ is used, but not both and the unused in is kept low.
6	DRQ	Input for Data Request. After mark is detected, PLL is kept as low gain when DRQ = H (positive edge trigger). 3 bytes data is input, PLL becomes high gain (Free run) when DRQ = L.
7	WCK	The $\mu$ PD 765 system FDC write clock pulse is output from this pin 8-inch/MFM : T=1 $\mu$ s 8-inch/MF : T=2 $\mu$ s 5-inch/MFM : T=2 $\mu$ s 5-inch/MF : T=4 $\mu$ s
8	CK	The FDC clock pulse is output from this pin MB8877A system/ 8-inch : 2MHz MB8877A system/ 5-inch : 1MHz $\mu$ PD 765 system/ 8-inch : 8MHz $\mu$ PD 765 system/ 5-inch : 4MHz
9	CSEL	Select the FDC type (On chip pull-up resistor) MB8877A, FD1791 system : High $\mu$ PD 765 system : Low
10	X2	Inverting output of the crystal oscillator The pin is open when 8MHz external clock is used.
11	X1	Inverting input of the crystal oscillator Input pin when 8MHz external clock is used.
12	DGND	Ground of digital circuit
13	RD	Source read data input from FDD
14	AGND	Ground for analog circuit such as VCO, filter amplifier
15 16	C1 C2	An external capacitor is connected to set VCO oscillation frequency
17	AV <sub>CC</sub>	Power supply for analog circuit such as VCO and filter amplifier.
18	VCO	VCO control current input
19	AO	Low pass filter (LPF) output in the VFO circuit
20	AI	Low pass filter (LPF) input in the VFO circuit
21	HO	Output pin to be externally connected to the LPF amplifier. This pin is selected at frequency lock after a sync field is detected. High signal decreases VCO frequency and Low signal increases it (high gain).

## PIN DESCRIPTION (Continued)

Pin No.	Symbol	Function
22	LO	Output pin to be externally connected to the LPF amplifier. This pin is selected after frequency lock for phase synchronization. High signal delays the VCO phase and low signal advances it (low gain).
23	MF	When free run mode and high gain mode, MF becomes high. After mark is detected, it becomes low and keeps low level during low gain.
24	DV <sub>CC</sub>	Power supply for digital circuit

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Power Supply Voltage	V <sub>CC</sub>	4.75	5.00	5.25	V
Operating Temperature	Ta	-20	+25	+75	°C

## DC CHARACTERISTICS

(V<sub>CC</sub>=5V, Ta=25°C)

Parameter	Symbol	Condition	Value			Unit	Pin name	Note
			Min	Typ	Max			
Power Supply Current	I <sub>CC</sub>	V <sub>CC</sub> =5.25V	—	70	100	mA	V <sub>CC</sub>	*1
Input High Voltage	V <sub>IH</sub>	V <sub>CC</sub> =4.75 to 5.25V Ta=-20 to 75°C	2.0	—	—	V	MIN, FM, DA, DRQ, CX, X1, RD	
Input Low Voltage	V <sub>IL</sub>		—	—	0.8	V		
Input High Current	I <sub>IH</sub>	V <sub>CC</sub> =5.25V, V <sub>I</sub> =2.7V	—	—	20	μA	FM, DA, DRQ, X1, RD	
Input Current	I <sub>I</sub>	V <sub>CC</sub> =5.25V, V <sub>I</sub> =7.0V	—	—	0.1	mA		
Input Low Current	I <sub>IL</sub>	V <sub>CC</sub> =5.25V, V <sub>I</sub> =0.4V	-400	-20	—	μA		
Open-circuit Input Voltage	V <sub>IP</sub>		4.85	5.0	—	V	MIN, CS	
Input Low Current	I <sub>ILP</sub>	V <sub>I</sub> =0V	-1.1	-0.6	—	mA		
Output High Voltage*1	V <sub>OH1</sub>	V <sub>CC</sub> =4.75V, I <sub>OH</sub> =-1.2mA Ta=-20 to 75°C	2.7	3.3	—	V	RR, DW	*2
Output Low Voltage*1	V <sub>OL1</sub>	V <sub>CC</sub> =4.75V Ta=-20 to 75°C	—	0.28	0.4	V		*3
				0.35	0.5	V		
Short-Circuit Output Current*1	I <sub>OS1</sub>	V <sub>CC</sub> =5.25V Ta=-20 to 75°C	-30	—	-160	mA		*2

**Note:** \*1 AV<sub>CC</sub> and DV<sub>CC</sub> are connected together.

\*2 The output stage is set high.

\*3 The output stage is set low.

## DC CHARACTERISTICS (Continued)

(V<sub>CC</sub>=5V, Ta=25°C)

Parameter	Symbol	Condition	Value			Unit	Pin name	Note
			Min	Typ	Max			
Output High Voltage <sup>*2</sup>	V <sub>OH2</sub>	V <sub>CC</sub> =4.75V, I <sub>OH</sub> =-0.4mA Ta=-20 to 75°C	2.7	3.3	-	V	WCK, CK	*2
Output Low Voltage <sup>*2</sup>	V <sub>OL2</sub>	V <sub>CC</sub> =4.75V Ta=-20 to 75°C	-	0.28	0.4	V		*3
		I <sub>OL</sub> =4mA				V		
		I <sub>OL</sub> =8mA	-	0.35	0.5	V		
Short-Circuit Output Current <sup>*2</sup>	I <sub>OS2</sub>	V <sub>CC</sub> =5.25V Ta=-20 to 75°C	-20	-	-110	mA		*2
Output High Voltage <sup>*3</sup>	V <sub>OH3</sub>	V <sub>CC</sub> =4.75V, I <sub>OH</sub> =-0.4mA Ta=-20 to 75°C	2.7	3.3	-	V	X2	*2
Output Low Voltage <sup>*3</sup>	V <sub>OL3</sub>	V <sub>CC</sub> =4.75V, I <sub>OL</sub> =1mA Ta=-20 to 75°C	-	0.28	0.4	V		*3
Output Leakage Current	I <sub>OH4</sub>	V <sub>CC</sub> =5.25V, V <sub>O</sub> =5.25V	-	-	20	μA	MF	*2
Output Low Voltage	V <sub>OL4</sub>	V <sub>CC</sub> =5.25V, I <sub>O</sub> =1mA Ta=-20 to 75°C	-	0.35	0.5	V	MF	*3
Output High Voltage	V <sub>HH</sub>	I <sub>OH</sub> =-1mA	3.3	3.7	-	V	HO	*2
Output Low Voltage	V <sub>LH</sub>	I <sub>OL</sub> =1mA	-	2.0	2.4	V		*3
Output High Voltage	V <sub>HL</sub>	I <sub>OH</sub> =-0.2mA	3.8	4.2	-	V	LO	*2
Output Low Voltage	V <sub>LL</sub>	I <sub>OL</sub> =0.2mA	-	1.5	1.9	V		*3
V <sub>CC</sub> Free Running Frequency	f <sub>FR</sub>		1.6	2.0	2.4	MHz		

**Notes:** \*2 The output stage is set high.

\*3 The output stage is set low.

## AC CHARACTERISTICS

(V<sub>CC</sub>=5V, f<sub>x1</sub>=8MHz)

Pin Name	Parameter	Symbol	Condition		Value			Unit
					Min	Typ	Max	
CK	Rising Time	t <sub>r</sub>	C <sub>L</sub> =25pF		—	3	—	ns
	Falling Time	t <sub>f</sub>			—	2	—	
	Frequency	f <sub>CK</sub>	CSEL=H MB8876A	MIN=L	—	2	—	MHz
				MIN=H	—	1	—	
			CSEL=L μPD765	MIN=L	—	8	—	
				MIN=H	—	4	—	
	Duty Ratio	DR <sub>CK</sub>	CSEL=H	C <sub>L</sub> =25pF	—	50	—	%
			CSEL=L		—	50	—	
WCK	Rising Time	t <sub>r</sub>	C <sub>L</sub> =25pF		—	3	—	ns
	Falling Time	t <sub>f</sub>			—	2	—	
	Cycle Time	T <sub>CY</sub>	MIN=L	MFM=H	—	1	—	μs
				MFM=L	—	2	—	
			MIN=H	MFM=H	—	2	—	
				MFM=L	—	4	—	
	High level Width	T <sub>WH</sub>	MIN=L	MFM=H	—	250	—	ns
				MFM=L	—	250	—	
			MIN=H	MFM=H	—	500	—	
				MFM=L	—	500	—	
DW	Rising Time	t <sub>r</sub>	C <sub>L</sub> =25pF		—	3	—	ns
	Falling Time	t <sub>f</sub>			—	2	—	
	Window Pulse Width (High level width)	T <sub>W</sub>	MIN=L	MFM=H	—	1	—	μs
				MFM=L	—	2	—	
			MIN=H	MFM=H	—	2	—	
				MFM=L	—	4	—	


## AC CHARACTERISTICS

(V<sub>CC</sub>=5V, f<sub>x1</sub>=8MHz)

Pin Name	Parameter	Symbol	Condition		Value			Unit
					Min	Typ	Max	
RR	Rising Time	t <sub>r</sub>	C <sub>L</sub> =25pF		–	3	–	ns
	Falling Time	t <sub>f</sub>			–	2	–	
	Low-level Width	T <sub>WL</sub>	MIN=L	MFM=H	–	0.25	–	μs
				MFM=L	–	0.5	–	
			MIN=H	MFM=H	–	0.5	–	
				MFM=L	–	1	–	
	Time Deviation from DW Center	T <sub>D</sub>			–	10	–	ns
RD	High-level Width	T <sub>WH</sub>			50	–	–	
DRQ	High-level Width	T <sub>WH</sub>			50	–	–	
X1	External Clock Duty Ratio	DXET	f <sub>x1</sub> =8MHz/9.6MHz		40	50	60	%

# TYPICAL CONNECTION CIRCUIT

Fig. 1 – STANDARD EXTERNAL CIRCUITS



- Notes:**
1.  $C_3$  ( $\pm 5\%$ ),  $R_5$  ( $\pm 1\%$ ), otherwise  $C$  ( $\pm 10\%$ ),  $R$  ( $\pm 5\%$ )
  2. Since the 8MHz internal and 8MHz external clocks require precision of  $\pm 1\%$ , a ceramic resonator can be used when WCK and CK do not required a high precision.



# TYPICAL APPLICATION CIRCUIT

Interface with FDD, FDC

Fig. 2 – Applying Data Request






Fig. 3 – Applying VFO Enable/VCO Sync, Data Request




## TIMING DIAGRAM


### I) 8 INCH, MFM, HIGH GAIN (SYNC FIELD)



### II) 8 INCH, MFM, LOW GAIN




### III) 8 INCH, FM, LOW GAIN



**Notes :** 1. The above times are doubled for 5-inch floppy disks.  
2. C=clock pulse, D=data pulse.

# PACKAGE DIMENSIONS

24-LEAD PLASTIC DUAL IN-LINE PACKAGE  
(CASE No. : DIP-24P-M02)



©1991 FUJITSU LIMITED D24015S-2C

Dimensions in  
inches (millimeters)

PACKAGE DIMENSIONS (Continued)

