



#### **NONVOLATILE MEMORY**

EPROM . EPROM . FLASH

DATA BOOK



S AN ISO BOOK ARTHUR PROPERTY CONNORNAL

# Atmel Corporation Nonvolatile Memory Data Book May 1996

E<sup>2</sup>PROM • EPROM • Flash



is the registered trademark of Atmel Corporation, 2325 Orchard Parkway, San Jose, CA 95131

#### Important Notice

Atmel guarantees that its circuits will be free from defects of material and work-manship under normal use and service, and that these circuits will perform to current specifications in accordance with, and subject to, the Company's standard warranty which is detailed in Atmel's Purchasing Order Acknowledgment.

Atmel reserves the right to change devices or specifications detailed in this data book at any time without notice, and assumes no responsibility for any errors within this document. Atmel does not make any commitment to update this information. Atmel assumes no responsibility for the use of any circuits described in this data book, nor does the Company assume responsibility for the functioning of undescribed features or parameters.

In the absence of a written agreement to the contrary, Atmel assumes no liability with respect to the use of semiconductor devices described in this data book for applications assistance, customers' product design or infringement of patents or copyrights of third parties.

Atmel's products are not authorized for use as critical components in life support devices or systems and the use as such implies that user bears all risk of such use.

If Atmel is an approved vendor on a Standard Microcircuit Drawing (SMD), the Atmel similar part number specification is compliant with the SMD.

© Atmel Corporation 1996

Printed on recycled paper.



#### Nonvolatile Memory Overview

With the nonvolatile memories available from Atmel, you are given the ability to program devices late in a system's development cycle, or even after the system is complete. This feature gives you the flexibility for meeting changing market conditions. The principle products of nonvolatile memory are EPROMs (erasable programmable read-only memories), E<sup>2</sup>PROMs (electronically erasable programmable read-only memories) and Flash devices.

#### **EPROMs**


Atmel is a leading supplier of high-speed and low-voltage EPROMs and is recognized as one of the top three world suppliers in the market. EPROMs, the lowest cost user-programmable nonvolatile memory, can be programmed electrically in a programmer or its current system. These devices are used for program storage in computer and communications equipment, such as cellular phones, pagers, modems, and other computer peripherals. Atmel's EPROMs are manufactured in 5V and 2.7V versions with capacities up to 8M bits and access times as fast as 45 ns.

#### Flash Memory

Known as the major volume supplier of 2.7V read and write Flash memories, Atmel leads the industry as one of the top three Flash makers in the world. Flash memories combine the electrically erasable flexibility of E²PROMs with the higher density and lower cost per bit of EPROMs—representing the fastest growing product sector in the semiconductor industry. What distinguishes Atmel's Flash products from its competitors is its use of a single low-voltage power source, for write and read functions. Atmel's Flash devices are used primarily to store operating programs in telecommunications, graphics, networking systems, and home video game systems. With Atmel's 2.7V low-voltage devices, you can extend battery life or reduce the number of batteries necessary for portable systems such as cellular telephones, pagers, laptop and palmtop devices.

#### Parallel E<sup>2</sup>PROMs

Since 1991 Atmel has been the world's largest supplier of these in-system, reprogrammable nonvolatile memories. E<sup>2</sup>PROMs are distinguished as Parallel- or Serial-interface through their connection to the system's microcontroller or microprocessor. Atmel offers the industry's most complex full-featured Parallel E<sup>2</sup>PROM, the world's first single-chip 4M bit monolithic E<sup>2</sup>PROM, which is used extensively in many military and commercial avionics applications. Atmel produces industry's only complete line of standard-voltage and battery-voltage Parallel devices that serve the growing portable equipment market. Parallel E<sup>2</sup>PROM leadership; first to market with battery-voltage devices and first to market with the largest density devices.







#### Serial E<sup>2</sup>PROMs

Serial-interface E<sup>2</sup>PROMs are used in a broad spectrum of consumer, telecommunication and automotive products, primarily for recording and holding personal preference data, such as programmable radio stations, seat comfort controls, auto-dial in telephones and program memory in camcorders. Key to Atmel's success in Serials is its 1.8V low-voltage family. Atmel is the only manufacturer to offer all Serial devices available in today's market.

Atmel Corporation designs, manufactures, and markets high quality and high performance CMOS memory, logic and analog integrated circuits. Founded in 1984, the Company serves the manufacturers of computation, communications and instrumentation equipment in commercial, industrial and military environments.

Atmel's broad line of products provide customers with a variety of solutions to their memory and logic applications. Atmel offers high-density, high-speed memory and logic standard products as well as custom gate arrays.

Atmel guarantees quality and reliability by fabricating all products— no matter what their intended application— to meet or exceed the specifications of Military Standard 883.

Whether you are new to programmable logic or an experienced user, Atmel is committed to your success. If you have any questions or would like to place an order, please contact your local Atmel sales office as listed in the back of this data book, or contact Atmel's corporate headquarters:

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 TEL: (408) 441-0311 FAX: (408) 436-4300 Fax-on-Demand

North America: 1-(800) 29-ATMEL 1-(800) 292-8635

International: 1-(408) 441-0732

e-mail

literature@atmel.com

Web Site

http://www.atmel.com

BBS

1-(408) 436-4309

We thank you for considering Atmel semiconductors. Battery-Voltage, Cache Logic, and Rapid are trademarks of Atmel Corporation.

Overview

# Table of Contents

Section 1	Product Selection Information  Nonvolatile Memory Selection Guide				
Section 2	CMOS E <sup>2</sup> PROMs				
	Serial E <sup>2</sup> PROMs				
	AT24C01	128 x 8	2-Wire, 1K Serial E <sup>2</sup> PROM	2-3	
	AT24C21	128 x 8	2-Wire, 1K Serial E <sup>2</sup> PROM		
	AT24C01A	128 x 8	2-Wire, 1K Serial E <sup>2</sup> PROM		
	AT24C02	256 x 8	2-Wire, 2K Serial E <sup>2</sup> PROM	2-25	
	AT24C04	512 x 8	2-Wire, 4K Serial E <sup>2</sup> PROM	2-25	
	AT24C08	1024 x 8	2-Wire, 8K Serial E <sup>2</sup> PROM	2-25	
	AT24C16	2048 x 8	2-Wire, 16K Serial E <sup>2</sup> PROM	2-25	
	AT24C164	2048 x 8	2-Wire, 16K Serial E <sup>2</sup> PROM	2-39	
	AT24C32	4096 x 8	2-Wire, 32K Serial E <sup>2</sup> PROM		
	AT24C64	8192 x 8	2-Wire, 64K Serial E <sup>2</sup> PROM	2-49	
	AT93C46	64 x 16 / 128 x 8	3-Wire, 1K Serial E <sup>2</sup> PROM	2-63	
	AT93C46A	64 x 16	3-Wire, 1K Serial E <sup>2</sup> PROM	2-79	
	AT93C56	128 x 16 / 256 x 8	3-Wire, 2K Serial E <sup>2</sup> PROM		
	AT93C57	128 x 16 / 256 x 8	3-Wire, 2K Serial E <sup>2</sup> PROM		
	AT93C66	256 x 16 / 512 x 8	3-Wire, 4K Serial E <sup>2</sup> PROM	2-63	
	AT59C11	64 x 16 / 128 x 8	4-Wire, 1K Serial E <sup>2</sup> PROM	2-89	
	AT59C22	128 x 16 / 256 x 8	4-Wire, 2K Serial E <sup>2</sup> PROM	2-89	
	AT59C13	256 x 16 / 512 x 8	4-Wire, 4K Serial E <sup>2</sup> PROM		
	AT25010	128 x 8	SPI, 1K Serial E <sup>2</sup> PROM	2-101	
	AT25020	256 x 8	SPI, 2K Serial E <sup>2</sup> PROM		
	AT25040	512 x 8	SPI, 4K Serial E <sup>2</sup> PROM	2-101	
	AT25320	4096 x 8	SPI, 32K Serial E <sup>2</sup> PROM		
	AT25640	8192 x 8	SPI, 64K Serial E <sup>2</sup> PROM		
	AT17C65	65,536 x 1	65K FPGA Configuration E <sup>2</sup> PROM		
	AT17C128	131,072 x 1	128K FPGA Configuration E <sup>2</sup> PROM		
	AT17C256	262,144 x 1	256K FPGA Configuration E <sup>2</sup> PROM	2-117	
	Parallel E <sup>2</sup> PROMs Battery-Voltage  AT28BV16	• <b>2.7V - 3.6V Ope</b> ra 2K x 8	<b>tion</b> 16K E <sup>2</sup> PROM	2-119	





Section 2	CMOS E <sup>2</sup> PROMs (Continued)					
	Battery-Voltage <sup>™</sup> • 2.7V - 3.6V Operation					
	AT28BV64	8K x 8	64K E <sup>2</sup> PROM2-127			
	Low Voltage • 3.0V	- 3.6V Operation				
	AT28LV64B	8K x 8	3-Volt, 64K E <sup>2</sup> PROM w/ Data Protection 2-135			
	AT28LV256	32K x 8	3-Volt, 256K E <sup>2</sup> PROM2-145			
	AT28LV010	128K x 8	3-Volt, 128K E <sup>2</sup> PROM2-155			
	Standard • 5V Ope	ration				
	AT28C16	2K x 8	16K E <sup>2</sup> PROM2-165			
	AT28C16-T	2K x 8	16K PCMCIA			
			Nonvolatile Attribute Memory2-175			
	AT28C17	2K x 8	16K E <sup>2</sup> PROM2-183			
	AT28C64	8K x 8	64K E <sup>2</sup> PROM2-193			
	AT28C64X	8K x 8	64K E <sup>2</sup> PROM without Ready-Busy 2-193			
	AT28C64B	8K x 8	64K E <sup>2</sup> PROM with S/W Data Protection 2-205			
	AT28C256	32K x 8	256K E <sup>2</sup> PROM2-217			
	AT28C010 Com/Ind	128K x 8	1M bit E <sup>2</sup> PROM with 128-Byte Page,			
			Commercial and Industrial2-231			
	AT28C010 Mil	128K x 8	1M bit E <sup>2</sup> PROM with 128-Byte Page,			
	i		Military 2-243			
	AT28C040	512K x 8	4M bit E <sup>2</sup> PROM with 512-Byte Page 2-255			
	AT28HC64B	8K x 8	High Speed, 64K E <sup>2</sup> PROM with			
			S/W Data Protection2-267			
	AT28HC256	32K x 8	High Speed, 256K E <sup>2</sup> PROM2-279			
	E <sup>2</sup> PROM Application	on Notes				
			2-291			
	Software Chip Erase		2-295			
			s2-297			
			AT89CX051 Microcontrollers2-299			
			AT89CX051 Microcontrollers2-301			
	Interfacing AT25XXX	Serial E <sup>2</sup> PROMs with	AT89CXX Microcontrollers2-303			

# Table of Contents

Section 3	CMOS EPROMs				
	Battery-Voltage	™ • 2.7V - 3.6V Op	eration		
	AT27BV256	32K x 8	256K, 2.7-Volt EPROM	3-3	
	AT27BV512	64K x 8	512K, 2.7-Volt EPROM		
	AT27BV010	128K x 8	1M bit, 2.7-Volt EPROM	3-23	
	AT27BV1024	64K x 16	1M bit, 2.7-Volt EPROM	3-33	
	AT27BV020	256K x 8	2M bit, 2.7-Volt EPROM	3-43	
	AT27BV040	512K x 8	4M bit, 2.7-Volt EPROM	3-53	
	AT27BV4096	256K x 16	4M bit, 2.7-Volt EPROM	3-63	
	Low Voltage ● 3	.0V - 3.6V Operatio	on		
		•		3-73	
	AT27LV256A	32K x 8	256K, 3-Volt EPROM	3-75	
	AT27LV512A	64K x 8	512K, 3-Volt EPROM	3-85	
	AT27LV010A	128K x 8	1M bit, 3-Volt EPROM	3-95	
	AT27LV020A	256K x 8	2M bit, 3-Volt EPROM	3-105	
	AT27LV040A	512K x 8	4M bit, 3-Volt EPROM	3-115	
	Standard • 5V C	peration			
	AT27C256R	32K x 8	256K EPROM	3-125	
	AT27C512R	64K x 8	512K EPROM	3-135	
	AT27C516	32K x 16	512K EPROM	3-145	
	AT27C010/L	128K x 8	1M bit EPROM	3-153	
	AT27C1024	64K x 16	1M bit EPROM	3-163	
	AT27C020	256K x 8	2M bit EPROM	3-171	
	AT27C2048	128K x 16	2M bit EPROM	3-179	
	AT27C040	512K x 8	4M bit EPROM	3-187	
	AT27C4096	256K x 16	4M bit EPROM	3-195	
	AT27C080	1M x 8	8M bit EPROM	3-203	
	AT27C8192	512K x 16 /			
		1024K x 8	8M bit EPROM	3-211	
	EPROM Product C	Characteristics for AT	27CXXX Series Parts	3-221	
	EPROM Applica	tion Notes			
	Interfacing Atmel L	.V/BV EPROMs on a	Mixed 3-Volt/5-Volt Data Bus	3-223	
	The Benefits of Atr	mel's RAPID <sup>™</sup> Progra	mming Algorithm	3-229	
	Surface Mount Programming Adapter Manufacturers				
	EPROM Programn	ner Firmware Suppor	t	3-241	



# AMEL

Section 4	CMOS Flash Memories				
	Battery-Voltage <sup>™</sup> •	2.7V - 3.6V Opera	ition		
	AT29BV010A	128K x 8	1M bit, 2.7-Volt Reprogrammable ROM 4-3		
	AT29BV020	256K x 8	2M bit, 2.7-Volt Reprogrammable ROM 4-13		
	AT29BV040A	512K x 8	4M bit, 2.7-Volt Reprogrammable ROM 4-23		
	Low Voltage • 3.0V	- 3.6V Operation			
	AT29LV256	32K x 8	256K, 3-Volt Reprogrammable ROM 4-33		
	AT29LV512	64K x 8	512K, 3-Volt Reprogrammable ROM 4-43		
	AT29LV010A	128K x 8	1M bit, 3-Volt Reprogrammable ROM 4-53		
	AT29LV1024	64K x 16	1M bit, 3-Volt Reprogrammable ROM 4-63		
	AT29LV020	256K x 8	2M bit, 3-Volt Reprogrammable ROM 4-73		
	AT29LV040A	512K x 8	4M bit, 3-Volt, Reprogrammable ROM 4-83		
	Standard Voltage •	5V Operation			
	AT29C256	32K x 8	256K, 5-Volt Reprogrammable ROM 4-93		
	AT29C257	32K x 8	256K, 5-Volt Reprogrammable ROM 4-105		
	AT29C512	64K x 8	512K, 5-Volt Reprogrammable ROM 4-117		
	AT29C010A	128K x 8	1M bit, 5-Volt Reprogrammable ROM 4-129		
	AT29C1024	64K x 16	1M bit, 5-Volt Reprogrammable ROM 4-141		
	AT29C020	256K x 8	2M bit, 5-Volt Reprogrammable ROM 4-153		
	AT29C040A	512K x 8	4M bit, 5-Volt, Reprogrammable ROM 4-165		
	AT49F010	128K x 8	1M bit, 5-Volt, Reprogrammable ROM 4-177		
	AT49F020	256K x 8	2M bit, 5-Volt, Reprogrammable ROM 4-187		
	AT49F2048	128K x 16	2M bit, 5-Volt, Reprogrammable ROM 4-197		
	AT49F040	512K x 8	4M bit, 5-Volt, Reprogrammable ROM 4-209		
	AT49F4096	256K x 16	4M bit, 5-Volt, Reprogrammable ROM 4-219		
	AT49F008	1M x 8	8M bit, 5-Volt, Reprogrammable ROM 4-231		
	AT49F8192	512K x 16	8M bit, 5-Volt, Reprogrammable ROM 4-233		
	Flash Memory App	lication Notes			
			4-245		
	Software Chip Erase (for AT29 Series Flash Family)4				
			4-251		

# Table of Contents

Section 5	FPGA Configuration Memories					
	AT17C65	65,536 x 1	65K FPGA Configuration E <sup>2</sup> PROM	5-3		
	AT17C128	131,072 x 1	128K FPGA Configuration E <sup>2</sup> PROM			
	AT17C256	262,144 x 1				
	Configurator Pro			5-11		
	Configurator Pro	gramming Board		5-23		
Section 6	Quality and Re	-				
	Atmel's Policy or	n Quality		6-3		
Section 7	Military					
ocotion r	Military Products	-	sting Overview			
	Standard Microc	redit Drawing 1 roudet o	Jileting	1 - 1		
Section 8	Die Products					
		oducts		8-3		
Section 9	Package Outli	nes				
	•			9-3		
			ges			
			es			





#### Section 10 Miscellaneous Information

Atmel Product Line Guide	10-3
Atmel Sales Offices & Operations	10-7
Atmel North American Distributors	10-9
Atmel North American Representatives	10-19
Atmel International Representatives	10-23

Nonvolatile Memory Product Information	on 1
E <sup>2</sup> PROMS	2
EPROMs	3
Flash Memories	4
FPGA Configuration Memories	5
Quality and Reliability	6
Military	7
Die Products	.8
Package Outlines	3



**Miscellaneous Information** 



# **Contents**

1

Section 1	Product Selection Information	
	Nonvolatile Memory Selection Guide	1-3
	Ordering Information (Part Number Description)	1-7





# **Nonvolatile Memory Selection Guide**

#### **EPROMs**

Part Number	Organization	Speeds	Description
Battery-Voltage <sup>™</sup> (	2.7V to 3.6V)		
AT27BV256	32K x 8	70-150 ns	256K bit, 2.7-Volt to 3.6-Volt
AT27BV512	64K x 8	90-150 ns	512K bit, 2.7-Volt to 3.6-Volt
AT27BV010	128K x 8	90-150 ns	1M bit, 2.7-Volt to 3.6-Volt EPROM
AT27BV1024	64K x 16	120-150 ns	1M bit, 2.7-Volt to 3.6-Volt
AT27BV020	256K x 8	120-150 ns	2M bit, 2.7-Volt to 3.6-Volt EPROM
AT27BV4096	256K x 16	150 ns	4M bit, 2.7-Volt to 3.6-Volt
AT27BV040	512K x 8	150 ns	4M bit, 2.7-Volt to 3.6-Volt EPROM
Low Voltage (3.0 to 3	3.6V)		
AT27LV256A	32K x 8	70-150 ns	256K bit, 3-Volt EPROM
AT27LV512A	64K x 8	90-150 ns	512K bit, 3-Volt EPROM
AT27LV010A	128K x 8	90-150 ns	1M bit, 3-Volt EPROM
AT27LV020A	256K x 8	120-150 ns	2M bit, 3-Volt EPROM
AT27LV040A	512K x 8	150 ns	4M bit, 3-Volt EPROM
Standard Voltage (5\	<i>'</i> )		
AT27C256R	32K x 8	45-150 ns	256K, 5-Volt EPROM
AT27C512R	64K x 8	45-150 ns	512K, 5-Volt EPROM
AT27C516	32K x 16	45-150 ns	512K, 5-Volt EPROM
AT27C1024	64K x 16	45-150 ns	1M bit, 5-Volt EPROM
AT27C010,L	128K x 8	45-150 ns	1M bit, 5-Volt EPROM, Standard & Low Power
AT27C2048	128K x 16	70-150 ns	2M bit, 5-Volt EPROM
AT27C020	256K x 8	85-150 ns	2M bit, 5-Volt EPROM
AT27C4096	256K x 16	85-150 ns	4M bit, 5-Volt EPROM
AT27C040	512K x 8	80-150 ns	4M bit, 5-Volt EPROM
AT27C080	1024K x 8	100-150 ns	8M bit, 5-Volt EPROM
AT27C8192	512K x 16	100-150 ns	8M bit, 5-Volt EPROM



#### Flash Memory

Part Number	Organization	Speeds	Description
Battery-Voltage <sup>™</sup>	(2.7V to 3.6V)		
AT29BV010A	128K x 8	200-350 ns	1M bit, 2.7-Volt Read and 2.7-Volt Write Flash
AT29BV020	256K x 8	250-350 ns	2M bit, 2.7-Volt Read and 2.7-Volt Write Flash
AT29BV040A	512K x 8	250-350 ns	4M bit, 2.7-Volt Read and 2.7-Volt Write Flash
Low Voltage (3V to	3.6V)		
AT29LV256	32K x 8	150-250 ns	256K, 3-Volt Read and 3-Volt Write Flash
AT29LV512	64K x 8	150-250 ns	512K, 3-Volt Read and 3-Volt Write Flash
AT29LV010A	128K x 8	150-250 ns	1M bit, 3-Volt Read and 3-Volt Write Flash
AT29LV1024	64K x 16	150-250 ns	1M bit, 3-Volt Read and 3-Volt Write Flash
AT29LV020	256K x 8	200-250 ns	2M bit, 3-Volt Read and 3-Volt Write Flash
AT29LV040A	512K x 8	200-250 ns	4M bit, 3-Volt Read and 3-Volt Write Flash
Standard Voltage (	5V)		
AT29C256	32K x 8	70-250 ns	256K, 5-Volt Read and 5-Volt Write Flash
AT29C257	32K x 8	70-250 ns	256K, 5-Volt Read and 5-Volt Write Flash
AT29C512	64K x 8	70-200 ns	512K, 5-Volt Read and 5-Volt Write Flash
AT29C1024	64K x 16	70-200 ns	1M bit, 5-Volt Read and 5-Volt Write Flash
AT29C010A	128K x 8	70-200 ns	1M bit, 5-Volt Read and 5-Volt Write Flash
AT29C020	256K x 8	90-200 ns	2M bit, 5-Volt Read and 5-Volt Write Flash
AT29C040A	512K x 8	120-250 ns	4M bit, 5-Volt Read and 5-Volt Write Flash
AT49F010	128K x 8	70-200 ns	1M bit, 5-Volt Read and 5-Volt Write Flash
AT49F020	256K x 8	90-200 ns	2M bit, 5-Volt Read and 5-Volt Write Flash
AT49F2048	128K x 16	90-200 ns	2M bit, 5-Volt Read and 5-Volt Write Flash
AT49F040	512K x 8	120-250 ns	4M bit, 5-Volt Read and 5-Volt Write Flash
AT49F4096	256K x 16	90-200 ns	4M bit, 5-Volt Read and 5-Volt Write Flash
AT49F008	1M x 8	120-200 ns	8M bit, 5-Volt Read and 5-Volt Write Flash
AT49F8192	512K x 16	120-200 ns	8M bit, 5-Volt Read and 5-Volt Write Flash

# FPGA Serial Configuration E<sup>2</sup>PROM

Part Number	Memory Size		Description	
AT17C65 AT17C128 AT17C256	131,072 x 1	65K FPGA Configuration E <sup>2</sup> PROM 128K FPGA Configuration E <sup>2</sup> PROM 256K FPGA Configuration E <sup>2</sup> PROM		

# **Nonvolatile Memory Selection Guide**

# Parallel E<sup>2</sup>PROMs

Part Number	Organization	Speeds	Description
High Speed			
AT28HC64B	8K x 8	55-120 ns	64K E <sup>2</sup> PROM with 64-Byte Page & Software Data Protection
AT28HC256	32K x 8	70-120 ns	256K E <sup>2</sup> PROM with 64-Byte Page & Software Data Protection
AT28HC256E	32K x 8	70-120 ns	256K E <sup>2</sup> PROM with Extended Endurance, Standard & Low Power
Battery-Voltage	<sup>TM</sup> (2.7V to 3.6V)	<del></del>	
AT28BV16	2K x 8	250-300 ns	16K E <sup>2</sup> PROM, 2.7-Volt
AT28BV64	8K x 8	300 ns	64K E <sup>2</sup> PROM, 2.7-Volt
Low Voltage (3.0	V to 3.6V)		
AT28LV64B	8K x 8	200-300 ns	64K E <sup>2</sup> PROM with 64-Byte Page & Software Data Protection, 3.0-Volt
AT28LV256	32K x 8	200-300 ns	256K E <sup>2</sup> PROM with 64-Byte Page & Software Data Protection, 3.0-Volt
AT28LV010	128K x 8	200-250 ns	1M bit E <sup>2</sup> PROM with 128-Byte Page & Software Data Protection, 3.0-Volt
Standard Voltage	e (5V)		
AT28C16	2K x 8	150-250 ns	16K E <sup>2</sup> PROM
AT28C16E	2K x 8	150-250 ns	16K E <sup>2</sup> PROM with Extended Endurance & Fast Write
AT28C17	2K x 8	150-250 ns	16K E <sup>2</sup> PROM with Ready/Busy
AT28C17E	2K x 8	150-250 ns	16K E <sup>2</sup> PROM with Ready/Busy & Extended Endurance & Fast Write
AT28C64	8K x 8	120-350 ns	64K E <sup>2</sup> PROM
AT28C64E	8K x 8	120-350 ns	64K E <sup>2</sup> PROM with Extended Endurance & Fast Write
AT28C64X	8K x 8	150-450 ns	64K E <sup>2</sup> PROM without Ready-Busy
AT28C64B	8K x 8	150-250 ns	64K E <sup>2</sup> PROM with 64-Byte Page & Software Data Protection
AT28C256	32K x 8	150-350 ns	256K E <sup>2</sup> PROM with 64-Byte Page & Software Data Protection
AT28C256E	32K x 8	150-350 ns	256K E <sup>2</sup> PROM with Extended Endurance
AT28C010	128K x 8	120-250 ns	1M bit E <sup>2</sup> PROM with 128-Byte Page & Software Data Protection
AT28C010E	128K x 8	120-250 ns	1M bit E <sup>2</sup> PROM with 128-Byte Page & Extended Endurance & Software Data Protection
AT28C040	512K x 8	150-250 ns	4M bit E <sup>2</sup> PROM with 256-Byte Page & Software Data Protection

#### Serial E<sup>2</sup>PROMs

Part Number	Organization	Vcc	Description
	O Gamea III		_
AT24C01	128 x 8	1.8, 2.5, 2.7, 5.0 V	1K, 2-Wire Bus Serial E <sup>2</sup> PROM, Non-Cascadable
AT24C21	128 x 8	2.5 V	1K, 2-Wire Bus Serial E <sup>2</sup> PROM, Dual Mode, Plug & Play Operation
AT24C01A	128 x 8	1.8, 2.5, 2.7, 5.0 V	1K, 2-Wire Bus Serial E <sup>2</sup> PROM
AT24C02	256 x 8	1.8, 2.5, 2.7, 5.0 V	2K, 2-Wire Bus Serial E <sup>2</sup> PROM
AT24C04	512 x 8	1.8, 2.5, 2.7, 5.0 V	4K, 2-Wire Bus Serial E <sup>2</sup> PROM
AT24C08	1024 x 8	1.8, 2.5, 2.7, 5.0 V	8K, 2-Wire Bus Serial E <sup>2</sup> PROM
AT24C16	2048 x 8	1.8, 2.5, 2.7, 5.0 V	16K, 2-Wire Bus Serial E <sup>2</sup> PROM
AT24C164	2048 x 8	1.8, 2.5, 2.7, 5.0 V	16K, 2-Wire Bus Serial E <sup>2</sup> PROM with Cascadable Feature
AT24C32	4096 x 8	1.8, 2.5, 2.7, 5.0 V	32K, 2-Wire Bus Serial E <sup>2</sup> PROM with Cascadable Feature
AT24C64	8192 x 8	1.8, 2.5, 2.7, 5.0 V	64K, 2-Wire Bus Serial E <sup>2</sup> PROM with Cascadable Feature
AT25010	128 x 8	1.8, 2.7, 5.0 V	1K, SPI Bus Serial E <sup>2</sup> PROM, Supports SPI Mode 0 and 3
AT25020	256 x 8	1.8, 2.7, 5.0 V	2K, SPI Bus Serial E <sup>2</sup> PROM, Supports SPI Mode 0 and 3
AT25040	512 x 8	1.8, 2.7, 5.0 V	4K, SPI Bus Serial E <sup>2</sup> PROM, Supports SPI Mode 0 and 3
AT25320	4096 x 8	1.8, 2.7, 5.0 V	32K, SPI Bus Serial E <sup>2</sup> PROM, Supports SPI Mode 0 and 3
AT25640	8192 x 8	1.8, 2.7, 5.0 V	64K, SPI Bus Serial E <sup>2</sup> PROM, Supports SPI Mode 0 and 3
AT93C46	64 x 16 / 128 x 8	1.8, 2.5, 2.7, 5.0 V	1K, 3-Wire Bus Serial E <sup>2</sup> PROM
AT93C46A	64 x 16	1.8, 2.5, 2.7, 5.0 V	1K, 3-Wire Bus Serial E <sup>2</sup> PROM
AT93C56	128 x 16 / 256 x 8	2.5, 2.7, 5.0 V	2K, 3-Wire Bus Serial E <sup>2</sup> PROM
AT93C57	128 x 16 / 256 x 8	2.5, 2.7, 5.0 V	2K, 3-Wire Bus Serial E <sup>2</sup> PROM with Special Address
AT93C66	256 x 16 / 512 x 8	2.5, 2.7, 5.0 V	4K, 3-Wire Bus Serial E <sup>2</sup> PROM
AT59C11	64 x 16 / 128 x 8	2.5, 2.7, 5.0 V	1K, 4-Wire Bus Serial E <sup>2</sup> PROM
AT59C22	128 x 16 / 256 x 8	2.5, 2.7, 5.0 V	2K, 4-Wire Bus Serial E <sup>2</sup> PROM
AT59C13	256 x 16 / 512 x 8	2.5, 2.7, 5.0 V	4K, 4-Wire Bus Serial E <sup>2</sup> PROM






#### **Explanation of Atmel's Part Number Code**


All Atmel part numbers begin with the prefix "AT." The next four to nine digits are the part number. In addition, Atmel parts can be ordered in particular speeds, in specific packages, for particular temperature ranges and with the option of 883C level B military compliance. The available options

for each part are listed at the back of its data sheet in its "Ordering Information" table. These options are designated by the following suffixes placed at the end of the Atmel part number, in the order given:



#### Speed

Here is an example Atmel part number:



0538A





Ordering =

# **Nonvolatile Memory Product Information**

E<sup>2</sup>PROMS

OMS 2014-11-1-year - That was the compression of the second of the second of the second of the second of the second

**EPROMs** 

**Flash Memories** 

**FPGA Configuration Memories** 

**Quality and Reliability** 

**Military** 

**Die Products** 

**Package Outlines** 

Miscellaneous Information

**AIMEL** 

2

10



Section 2	CMOS E <sup>2</sup> PROMs			
	Serial E <sup>2</sup> PROMs			
	AT24C01	128 x 8	2-Wire, 1K Serial E <sup>2</sup> PROM	. 2-3
	AT24C21	128 x 8	2-Wire, 1K Serial E <sup>2</sup> PROM	. 2-13
	AT24C01A	128 x 8	2-Wire, 1K Serial E <sup>2</sup> PROM	. 2-25
	AT24C02	256 x 8	2-Wire, 2K Serial E <sup>2</sup> PROM	. 2-25
	AT24C04	512 x 8	2-Wire, 4K Serial E <sup>2</sup> PROM	. 2-25
	AT24C08	1024 x 8	2-Wire, 8K Serial E <sup>2</sup> PROM	. 2-25
	AT24C16	2048 x 8	2-Wire, 16K Serial E <sup>2</sup> PROM	. 2-25
	AT24C164	2048 x 8	2-Wire, 16K Serial E <sup>2</sup> PROM	. 2-39
	AT24C32	4096 x 8	2-Wire, 32K Serial E <sup>2</sup> PROM	
	AT24C64	8192 x 8	2-Wire, 64K Serial E <sup>2</sup> PROM	
	AT93C46	64 x 16 / 128 x 8	3-Wire, 1K Serial E <sup>2</sup> PROM	
	AT93C46A	64 x 16	3-Wire, 1K Serial E <sup>2</sup> PROM	
	AT93C56	128 x 16 / 256 x 8	3-Wire, 2K Serial E <sup>2</sup> PROM	
	AT93C57	128 x 16 / 256 x 8	3-Wire, 2K Serial E <sup>2</sup> PROM	
	AT93C66	256 x 16 / 512 x 8	3-Wire, 4K Serial E <sup>2</sup> PROM	
	AT59C11	64 x 16 / 128 x 8	4-Wire, 1K Serial E <sup>2</sup> PROM	
	AT59C22	128 x 16 / 256 x 8	4-Wire, 2K Serial E <sup>2</sup> PROM	
	AT59C13	256 x 16 / 512 x 8	4-Wire, 4K Serial E <sup>2</sup> PROM	
	AT25010	128 x 8	SPI, 1K Serial E <sup>2</sup> PROM	
	AT25020	256 x 8	SPI, 2K Serial E <sup>2</sup> PROM	
	AT25040	512 x 8	SPI, 4K Serial E <sup>2</sup> PROM	
	AT25320	4096 x 8	SPI, 32K Serial E <sup>2</sup> PROM	
	AT25640	8192 x 8	SPI, 64K Serial E <sup>2</sup> PROM	
	AT17C65	65,536 x 1	65K FPGA Configuration E <sup>2</sup> PROM	. 2-117
	AT17C128	131,072 x 1	128K FPGA Configuration E <sup>2</sup> PROM	. 2-117
	AT17C256	262,144 x 1	256K FPGA Configuration E <sup>2</sup> PROM	. 2-117
	Parallel E <sup>2</sup> PROMs			
	Battery-Voltage   TMOMIS  Find the state of	2.7V 2.6V Opera	tion	
	AT28BV16	2K x 8	16K E <sup>2</sup> PROM	2 110
	AT28BV64		64K E <sup>2</sup> PROM	
	A1280V04	8K x 8	64K E PHOM	. 2-12/
	Low Voltage • 3.0V	- 3.6V Operation		
	AT28LV64B	8K x 8	3-Volt, 64K E <sup>2</sup> PROM w/ Data Protection	. 2-135
	AT28LV256	32K x 8	3-Volt, 256K E <sup>2</sup> PROM	
	AT28LV010	128K x 8	3-Volt, 128K E <sup>2</sup> PROM	





Section 2	CMOS E <sup>2</sup> PROMs (Continued)					
	Standard • 5V Operation					
	AT28C16	2K x 8	16K E <sup>2</sup> PROM	2-165		
	AT28C16-T	2K x 8	16K PCMCIA			
			Nonvolatile Attribute Memory	2-175		
	AT28C17	2K x 8	16K E <sup>2</sup> PROM			
	AT28C64	8K x 8	64K E <sup>2</sup> PROM	2-193		
	AT28C64X	8K x 8	64K E <sup>2</sup> PROM without Ready-Busy	2-193		
	AT28C64B	8K x 8	64K E <sup>2</sup> PROM with S/W Data Protection.	2-205		
	AT28C256	32K x 8	256K E <sup>2</sup> PROM	2-217		
	AT28C010 Com/Ind	128K x 8	1M bit E <sup>2</sup> PROM with 128-Byte Page,			
			Commercial and Industrial	2-231		
	AT28C010 Mil	128K x 8	1M bit E <sup>2</sup> PROM with 128-Byte Page,			
			Military			
	AT28C040	512K x 8	4M bit E <sup>2</sup> PROM with 512-Byte Page	2-255		
	AT28HC64B	8K x 8	High Speed, 64K E <sup>2</sup> PROM with			
			S/W Data Protection	2-267		
	AT28HC256	32K x 8	High Speed, 256K E <sup>2</sup> PROM	2-279		
	E <sup>2</sup> PROM Application	on Notes				
				2-291		
	Programmers That Support Atmel Products					
	Interfacing AT24CXX Serial E <sup>2</sup> PROMs with AT89CX051 Microcontrollers					
			th AT89CX051 Microcontrollers			
			th AT89CXX Microcontrollers			

#### **Features**

- Low Voltage and Standard Voltage Operation
  - $5.0 (V_{CC} = 4.5V \text{ to } 5.5V)$
  - $2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
  - $2.5 (V_{CC} = 2.5V \text{ to } 5.5V)$
  - 1.8 (V<sub>CC</sub> = 1.8V to 5.5V)
    Internally Organized 128 x 8
- 2-Wire Serial Interface
- Bidirectional Data Transfer Protocol
- 100 kHz (1.8V, 2.5V, 2.7V) and 400 kHz (5V) Compatibility
- 4-Byte Page Write Mode
- Self-Timed Write Cycle (10 ms max)
- High Reliability

Endurance: 1 Million Cycles Data Retention: 100 Years


- Automotive Grade and Extended Temperature Devices Available
- 8-Pin PDIP and JEDEC SOIC Packages


#### Description

The AT24C01 provides 1024 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 128 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT24C01 is available in space saving 8-pin PDIP and 8-pin SOIC packages and is accessed via a 2-wire serial interface. In addition, the entire family is available in 5.0V (4.5V to 5.5V), 2.7V (2.7V to 5.5V), 2.5V (2.5V to 5.5V) and 1.8V (1.8V to 5.5V) versions.

#### **Pin Configurations**

Pin Name	Function			
NC	No Connect			
SDA	Serial Data			
SCL	Serial Clock Input			
Test	Test Input (GND or Vcc)			





2-Wire Serial CMOS E<sup>2</sup>PROM

1K (128 x 8)

0134B






#### **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground0.1V to +7.0V
Maximum Operating Voltage 6.25V
DC Output Current 5.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Block Diagram**



#### **Pin Description**

**SERIAL CLOCK (SCL):** The SCL input is used to positive edge clock data into each E<sup>2</sup>PROM device and negative edge clock data out of each device.

**SERIAL DATA (SDA):** The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open collector devices.

#### **Memory Organization**

**AT24C01, 1K SERIAL E<sup>2</sup>PROM:** Internally organized with 128 pages of 1-byte each. The 1K requires a 7 bit data word address for random word addressing.

#### Pin Capacitance

Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 1.0 MHz,  $V_{CC} = +1.8V$ .

Symbol	Test Condition	Max	Units	Conditions
C <sub>I/O</sub>	Input/Output Capacitance (SDA)	8	pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub>	Input Capacitance (A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , SCL)	6	pF	$V_{IN} = 0V$

#### **DC Characteristics**

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = +1.8\text{V}$  to +5.5V,  $T_{AC} = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{CC} = +1.8\text{V}$  to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
V <sub>CC1</sub>	Supply Voltage		1.8		5.5	٧
V <sub>CC2</sub>	Supply Voltage		2.5		5.5	V
Vcc3	Supply Voltage		2.7		5.5	V
V <sub>CC4</sub>	Supply Voltage		4.5		5.5	V
Icc	Supply Current V <sub>CC</sub> = 5.0V	READ at 100 kHz		0.4	1.0	mA
Icc	Supply Current V <sub>CC</sub> = 5.0V	WRITE at 100 kHz		2.0	3.0	mA
ISB1	Standby Current V <sub>CC</sub> = 1.8V	VIN = VCC or Vss		0.6	3.0	μΑ
I <sub>SB2</sub>	Standby Current V <sub>CC</sub> = 2.5V	VIN = VCC or Vss		1.4	4.0	μΑ
I <sub>SB3</sub>	Standby Current V <sub>CC</sub> = 2.7V	VIN = VCC or Vss		1.6	4.0	μΑ
ISB4	Standby Current $V_{CC} = 5.0V$	VIN = VCC or Vss		8.0	18.0	μΑ
ILI	Input Leakage Current	VIN = VCC or Vss		0.10	3.0	μΑ
ILO	Output Leakage Current	Vout = Vcc or Vss		0.05	3.0	μΑ
VIL	Input Low Level <sup>(1)</sup>		-1.0		V <sub>CC</sub> x 0.3	V
ViH	Input High Level <sup>(1)</sup>		V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V
V <sub>OL2</sub>	Output Low Level V <sub>CC</sub> = 3.0V	I <sub>OL</sub> = 2.1 mA			0.4	٧
V <sub>OL1</sub>	Output Low Level V <sub>CC</sub> = 1.8V	$I_{OL} = 0.15 \text{ mA}$			0.2	V

Note: 1. V<sub>IL</sub> min and V<sub>IH</sub> max are reference only and are not tested.



#### **AC Characteristics**

Applicable over recommended operating range from  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter		-, 1.8-volt	5.0-	volt	
		Min	Max	Min	Max	Units
fscL	Clock Frequency, SCL		100		400	kHz
tLOW	Clock Pulse Width Low	4.7		1.2		μs
thigh	Clock Pulse Width High	4.0		0.6		μs
tı	Noise Suppression Time <sup>(1)</sup>		100		50	ns
taa	Clock Low to Data Out Valid	0.1	4.5	0.1	0.9	μs
tBUF .	Time the bus must be free before a new transmission can start (1)	4.7		1.2		μѕ
thd.sta	Start Hold Time	4.0		0.6		μs
tsu.sta	Start Set-up Time	4.7		0.6		μs
thd.dat	Data In Hold Time	0		0 .		μs
tsu.dat	Data In Set-up Time	200		100		ns
tR	Inputs Rise Time <sup>(1)</sup>		1.0		0.3	μs
tF	Inputs Fall Time <sup>(1)</sup>		300		300	ns
tsu.sto	Stop Set-up Time	4.7		0.6		μs
tDH	Data Out Hold Time	100		50		ns

Note: 1. This parameter is characterized and is not 100% tested.

#### **Device Operation**

**CLOCK and DATA TRANSITIONS:** The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to Data Validity timing diagram). Data changes during SCL high periods will indicate a start or stop condition as defined below.


**START CONDITION:** A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition timing diagram).

**STOP CONDITION:** A low-to-high transition of SDA with SCL high is a stop condition which terminates all communications. After a read sequence, the stop command will place the E<sup>2</sup>PROM in a standby power mode (refer to Start and Stop Definition timing diagram).


**ACKNOWLEDGE:** All addresses and data words are serially transmitted to and from the E<sup>2</sup>PROM in 8 bit words. Any device on the system bus receiving data (when communicating with the E<sup>2</sup>PROM) must pull the SDA bus low to acknowledge that it has successfully received each word. This must happen during the ninth clock cycle after each word received and after all other system devices have freed the SDA bus. The E<sup>2</sup>PROM will likewise acknowledge by pulling SDA low after receiving each address or data word (refer to Acknowledge Response from Receiver timing diagram).

**STANDBY MODE:** The AT24C01 features a low power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.

#### Bus Timing SCL: Serial Clock SDA: Serial Data I/O




### Write Cycle Timing SCL: Serial Clock SDA: Serial Data I/O




Note: 1. The write cycle time twn is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.




# **Data Validity**



## **Start and Stop Definition**



# **Output Acknowledge**



#### **Write Operations**

BYTE WRITE: Following a start condition, a write operation requires a 7 bit data word address and a low write bit. Upon receipt of this address, the E<sup>2</sup>PROM will again respond with a zero and then clock in the first 8 bit data word. Following receipt of the 8 bit data word, the E<sup>2</sup>PROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the E<sup>2</sup>PROM enters an internally-timed write cycle to the nonvolatile memory. All inputs are disabled during this write cycle and the E<sup>2</sup>PROM will not respond until the write is complete (refer to Figure 1).

**PAGE WRITE:** The AT24C01 is capable of a 4-byte page write.

A page write is initiated the same as a byte write but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the E²PROM acknowledges receipt of the first data word, the microcontroller can transmit up to three more data words. The E²PROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (refer to Figure 2).

The data word address lower 2 bits are internally incremented following the receipt of each data word. The higher five data word address bits are not incremented, retaining the memory page row location. If more than four data words are transmitted to the E<sup>2</sup>PROM, the data word address will "roll over" and previous data will be overwritten.

**ACKNOWLEDGE POLLING:** Once the internally-timed write cycle has started and the E<sup>2</sup>PROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the E<sup>2</sup>PROM respond with a zero allowing the read or write sequence to continue.

#### **Read Operations**

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are two read operations: byte read and sequential read.

**BYTE READ:** A byte read is initiated with a start condition followed by a 7 bit data word address and a high read bit. The AT24C01 will respond with an acknowledge and then serially output 8 data bits. The microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 3).

**SEQUENTIAL READ:** Sequential reads are initiated the same as a byte read. After the microcontroller receives an 8 bit data word, it responds with an acknowledge. As long as the E<sup>2</sup>PROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with an input zero but does generate a following stop condition (refer to Figure 4).

Figure 1. Byte Write








Figure 2. Page Write




Figure 3. Byte Read





Figure 4. Sequential Read



# **Ordering Information**

twn (max)	Icc (max)	I <sub>SB</sub> (max)	f <sub>MAX</sub>	Ordering Code	Pookogo	Operation Range
(ms)	<b>(μΑ)</b>	<b>(μΑ)</b>	(kHz)	Ordering Gode	Package	Operation hange
10	3000	18	400	AT24C01-10PC AT24C01-10SC	8P3 8S1	Commercial (0°C to 70°C)
	3000	18	400	AT24C01-10PI AT24C01-10SI	8P3 8S1	Industrial (-40°C to 85°C)
10	1500	4	100	AT24C01-10PC-2.7 AT24C01-10SC-2.7	8P3 8S1	Commercial (0°C to 70°C)
	1500	4	100	AT24C01-10PI-2.7 AT24C01-10SI-2.7	8P3 8S1	Industrial (-40°C to 85°C)
10	1000	4	100	AT24C01-10PC-2.5 AT24C01-10SC-2.5	8P3 8S1	Commercial (0°C to 70°C)
	1000	4	100	AT24C01-10PI-2.5 AT24C01-10SI-2.5	8P3 8S1	Industrial (-40°C to 85°C)
10	800	3	100	AT24C01-10PC-1.8 AT24C01-10SC-1.8	8P3 8S1	Commercial (0°C to 70°C)
	800	3	100	AT24C01-10PI-1.8 AT24C01-10SI-1.8	8P3 8S1	Industrial (-40°C to 85°C)

	Package Type				
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)				
	Options				
Blank	Standard Operation (4.5V to 5.5V)				
-2.7	Low Voltage (2.7V to 5.5V)				
-2.5	Low Voltage (2.5V to 5.5V)				
-1.8	Low Voltage (1.8V to 5.5V)				





#### **Features**

- 2-Wire Serial Interface
- DDC1™/ DDC2™ Interface Compliant for Monitor Identification
- Low Voltage and Standard Voltage Operation
  - $2.5 (V_{CC} = 2.5V \text{ to } 5.5V)$
- Internally Organized 128 x 8
   100 kHz (2.5V) and 400 kHz (5V) Compatibility
- 8-Byte Page Write Mode
- Write Protection Available
- Self-timed Write Cycle (10 ms max)
- High Reliability

Endurance: 1 Million Cycles
Data Retention: 100 Years


• 8-Pin PDIP and JEDEC SOIC Packages


#### **Description**

The AT24C21 provides 1024 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 128 words of 8 bits each. The device is optimized for use in applications requiring data storage and serial transmission of configuration and control information. The AT24C21 features two modes of operation: Transmit-Only Mode and Bi-Directional Mode. Upon power-up, the AT24C21 will be in the Transmit-Only Mode, sending a serial-bit stream of the entire memory contents, clocked via the VCLK pin. The Bi-Directional Mode is selected by a valid high-to-low transition on the SCL pin and offers byte selectable read/write capability of the entire memory array. The AT24C21 is available in space saving 8-pin PDIP and 8-pin SOIC packages.

## **Pin Configurations**

Pin Name	Function
NC	No Connect
SDA	Serial Data
SCL	Serial Clock Input (Bi-Directional Mode)
VCLK	Serial Clock Input (Transmit-Only Mode)





# 2-Wire Serial CMOS E<sup>2</sup>PROM

1K (128 x 8)

0405D






## **Absolute Maximum Ratings\***

Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	0.1V to +7.0V
Maximum Operating Voltage	6.25V
DC Output Current	5.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Block Diagram**



## Pin Description

**SERIAL CLOCK (SCL):** The SCL input is used to positive edge clock data into each E<sup>2</sup>PROM device and negative edge clock data out of each device.

**SERIAL DATA (SDA):** The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open drain or open collector devices.

SERIAL CLOCK (VCLK): Upon power-up, the device is in the Transmit-Only mode and will transmit the entire memory contents via the SDA pin with positive signals on the VCLK pin.

## **Memory Organization**

**AT24C21, 1K SERIAL E<sup>2</sup>PROM:** Internally organized with 128 pages of one byte each. The 1K requires a 7 bit data word address for random word addressing.

### **DC Characteristics**

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $T_{AC} = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = +2.5V$  to +5.5V (unless otherwise noted).

Symbo	ol Parameter	Test Condition	Min	Тур	Max	Units
Vcc	Supply Voltage		2.5		5.5	V
Icc	Supply Current V <sub>CC</sub> = 5.0V	READ at 100 kHz		0.4	1.0	mA
Icc	Supply Current V <sub>CC</sub> = 5.0V	WRITE at 100 kHz		2.0	3.0	mA
IsB	Standby Current V <sub>CC</sub> = 2.5V	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>		3.0	4.0	μΑ
	$V_{CC} = 5.0V$	$V_{IN} = V_{CC} \text{ or } V_{SS}$		12.0	30.0	μΑ
ILI	Input Leakage Current	$V_{IN} = V_{CC} \text{ or } V_{SS}$		0.10	1.0	μΑ
ILO	Output Leakage Current	Vout = Vcc or Vss		0.05	1.0	μΑ
VIL	Input Low Level <sup>(1)</sup> SCL, SDA Pin				V <sub>CC</sub> x 0.3	V
	Input Low Level VCLK Pin	$V_{CC} \geq 2.7 V$			8.0	V
		V <sub>CC</sub> < 2.7V			0.2 x V <sub>CC</sub>	V
ViH	Input High Level (1) SCL, SDA Pin		Vcc x 0.7		V <sub>CC</sub> + 0.5	V
	Input High Level VCLK Pin		2.0			V
VoL	Output Low Level V <sub>CC</sub> = 3.0V	I <sub>OL</sub> = 2.1 mA			0.40	V

Note: 1. V<sub>IL</sub> min and V<sub>IH</sub> max are for reference only and not tested.

## Pin Capacitance (1)

Applicable over recommended operating range from  $T_A = 25$  °C, f = 1.0 MHz,  $V_{CC} = +1.8$ V.

Symbol	Test Condition	Max	Units	Conditions
C <sub>I/O</sub>	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
CIN	Input Capacitance (A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , SCL, VCLK)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.



## **Transmit-Only Mode**

		2.5-volt		5.0-volt			
Symbol	Parameter	Min	Max	Min	Max	Units	
TVAA	Output valid from VCLK		500		500	ns	
TvHIGH	VCLK high-time	4.0		6		μs	
TvLow	VCLK low-time	4.7		1.3		μs	
T <sub>VHZ</sub>	Mode transition time		500		500	ns	
Tvpu	Transmit-Only power-up time	0		0		ns	

### **AC Characteristics**

Applicable over recommended operating range from  $T_{A=}$  -40°C to +85°C,  $V_{CC}=$  +2.5V to +5.5V  $C_{L}=$  1 TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	2.5-	volt	5.0-	volt	
		Min	Max	Min	Max	Units
fscL	Clock Frequency, SCL	0	100	0	400	kHz
tLOW	Clock Pulse Width Low	4.7		1.3		μs
thigh	Clock Pulse Width High	4.0		0.6		μs
tı	Noise Suppression Time <sup>(1)</sup> (SDA and SCL pins)		NA		50	ns
taa	Clock Low to Data Out Valid	0.1	3.5	0.1	0.9	μs
tBUF	Time the bus must be free before a new transmission can start	4.7		1.3		μѕ
thd.sta	Start Hold Time	4.0		0.6		μs
tsu.sta	Start Set-up Time	4.7		0.6		μs
thd.dat	Data In Hold Time	0		0		μs
tsu.dat	Data In Set-up Time	250		100		ns
tR	Inputs Rise Time (1)		1.0		0.3	μs
tF	Inputs Fall Time <sup>(1)</sup>		300		300	ns
tsu.sto	Stop Set-up Time	4.0		0.6		μs
tон	Data Out Hold Time	100		50		ns
twr	Write Cycle Time		10		10	ms

Note: 1. This parameter is characterized and is not 100% tested.

### **Functional Description**

The AT24C21 has two modes of operation: the Transmit-Only Mode and the Bi-Directional Mode. There is a separate 2-wire protocol to support each mode, each having a separate clock input (SCL and VCLK) and both modes sharing a common bi-directional data line (SDA). The AT24C21 enters the Transmit-Only Mode upon powering up the device. In this mode, the device transmits data on the SDA pin upon a clock signal on the VCLK pin. The device will remain in the Transmit-Only Mode until a valid high-to-low transition takes place on the SCL pin. The device will switch into the Bi-Directional Mode when a valid transition on the SCL pin is recognized. Once the device has transitioned to the Bi-Directional Mode, there is no way to return to the Transmit-Only Mode, except to power down (reset) the device.

#### **Transmit-Only Mode (DDC1)**

The AT24C21 will power up in the Transmit-Only Mode. In this mode, the device will output one bit of data on the SDA pin on each rising edge on the VCLK pin. Data is transmitted in 8 bit words with the most significant bit first. Each word is followed by a 9th "don't care" bit which will be in high impedance state (refer to Figure 1). The AT24C21 will continuously cycle through the entire memory array in incremental sequence as long a VCLK is present and no falling edges on SCL are received. When the maximum address (7FH) is reached, the ouput will wrap around to the zero location (00H) and continue. The Bi-Directional mode clock (SCL) pin must be held high for the device to remain in the Transmit-Only mode.

Upon power-up, the AT24C21 will not output valid data until it has been initialized. During initialization, data will not be available until after the first nine clocks are sent to the device (refer to Figure 2). The starting address for the Transmit-Only mode can be determined during initialization. If the SDA pin is held high during the first eight clocks (refer to Figure 2), the starting address will be 7FH. If the SDA pin is low during the first eight clocks, the starting address will be 00H. During the ninth clock, SDA should be in high impedance.

Figure 1. Transmit-Only Mode





Figure 2. Device Initialization for Transmit-Only Mode







#### **Bi-Directional Mode (DDC2)**

This mode supports a 2-wire, bi-directional data transmission protocol. The AT24C21 can be switched into the Bi-Directional Mode by issuing a valid high to low transition on the SCL pin (refer to Figure 3). After the device is in the Bi-Directional Mode, all inputs to the VCLK pin are ignored, except when a logic high is required to enable write capability. All byte and page writes and byte and sequential reads are supported in this mode.

#### **Bi-Directional Mode Operation:**

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to Data Validity timing diagram). Data changes during SCL high periods will indicate a start or stop condition as defined below.

**START CONDITION:** A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition timing diagram).

**STOP CONDITION:** A low-to-high transition of SDA with SCL high is a stop condition. After a read or write sequence, the stop command will place the E<sup>2</sup>PROM in a standby power mode (refer to Start and Stop Definition timing diagram).

**ACKNOWLEDGE:** All addresses and data words are serially transmitted to and from the E<sup>2</sup>PROM in 8 bit words. The E<sup>2</sup>PROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.

#### **Device Addressing**

The AT24C21 requires an 8 bit device address word following a start condition to enable the chip for a read or write operation (refer to Figure 4).


The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all the E<sup>2</sup>PROM devices.


The next three bits are don't care for the AT24C21.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.


Upon a compare of the device address, the E<sup>2</sup>PROM will output a zero. If a compare is not made, the chip will return to a standby state.

**STANDBY MODE:** The AT24C21 features a low power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.






## Bus Timing SCL: Serial Clock SDA: Serial Data I/O




## Write Cycle Timing SCL: Serial Clock SDA: Serial Data I/O




Note: The write cycle time twn is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.




# **Data Validity**



## **Start and Stop Definition**



## **Output Acknowledge**



#### **Write Operations**

BYTE WRITE: A write operation requires an 8 bit data word addresses following the device address word and acknowlegement. Upon receipt of this address, the E²PROM will again respond with a zero and then clock in the first 8 bit data word. Following receipt of the 8 bit data word, the E²PROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the E²PROM enters an internally-timed write cycle to the nonvolatile memory. All inputs are disabled during this write cycle and the E²PROM will not respond until the write is complete (refer to Figure 5).

It is required that VCLK be held at a high logic level in order to program the device. This applies to byte write and page write operation. Note that VCLK can go low while the device is in its self-timed program operation and not affect programming.

**PAGE WRITE:** The AT24C21 is capable of an 8-byte page write.

A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the E²PROM acknowledges receipt of the first data word, the microcontroller can transmit up to seven more data words. The E²PROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (refer to Figure 6).

The data word address lower three bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. If more than eight data words are transmitted to the E²PROM, the data word address will "roll over" and previous data will be overwritten. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

It is required that VCLK be held at a high logic level in order to program the device. This applies to byte write and page write operation. Note that VCLK can go low while the device is in its self-timed program operation and not affect programming.

**ACKNOWLEDGE POLLING:** Once the internally-timed write cycle has started and the E<sup>2</sup>PROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the E<sup>2</sup>PROM respond with a zero allowing the read or write sequence to continue.

WRITE PROTECTION: When VCLK pin is connected to GND and in the Bi-Directional Mode, the entire memory is protected and becomes ROM only. This protects the device memory from any inadvertent write operations.

**NOISE PROTECTION:** Special internal circuitry placed on the SDA and SCL pins prevent small noise spikes from activating the device. Furthermore, the AT24C21 employs a low V<sub>CC</sub> detector circuit which disables the erase\write logic whenever V<sub>CC</sub> falls below 1.5 volts.

#### **Read Operations**

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the E<sup>2</sup>PROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (refer to Figure 7)

**RANDOM READ:** A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the E<sup>2</sup>PROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The E<sup>2</sup>PROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 8).

**SEQUENTIAL READ:** Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the E<sup>2</sup>PROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 9).





Figure 4. Device Address




Figure 5. Byte Write





Figure 6. Page Write



(\* = Don't care bits)

Figure 7. Current Address Read




Figure 8. Random Read





Figure 9. Sequential Read



(\* = Don't care bits)



t <sub>WR</sub> (max) (ms)	icc (max) (μA)	I <sub>SB</sub> (max) (μA)	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	3000	4	400	AT24C21-10PC-2.5 AT24C21-10SC-2.5	8P3 8S1	Commercial (0°C to 70°C)
	3000	4	400	AT24C21-10PI-2.5 AT24C21-10SI-2.5	8P3 8S1	Industrial (-40°C to 85°C)

	Package Type				
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)				
	Options				
-2.5	Low Voltage (2.5V to 5.5V)				

#### **Features**

- Low Voltage and Standard Voltage Operation
  - $5.0 (V_{CC} = 4.5V \text{ to } 5.5V)$
  - $2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
  - $2.5 (V_{CC} = 2.5V \text{ to } 5.5V)$
  - $1.8 (V_{CC} = 1.8V \text{ to } 5.5V)$
- Internally Organized 128 x 8 (1K), 256 x 8 (2K), 512 x 8 (4K), 1024 x 8 (8K) or 2048 x 8 (16K)
- 2-Wire Serial Interface
- Bidirectional Data Transfer Protocol
- 100 kHz (1.8V, 2.5V, 2.7V) and 400 kHz (5V) Compatibility
- Write Protect Pin for Hardware Data Protection
- 8-Byte Page (1K, 2K), 16-Byte Page (4K, 8K, 16K) Write Modes
- Partial Page Writes Are Allowed
- Self-Timed Write Cycle (10 ms max)
- High Reliability

Endurance: 1 Million Cycles
Data Retention: 100 Years


- Automotive Grade and Extended Temperature Devices Available
- 8-Pin and 14-Pin JEDEC SOIC and 8-Pin PDIP Packages


#### **Description**


The AT24C01A/02/04/08/16 provides 1024/2048/4096/8192/16384 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 128/256/512/1024/2048 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT24C01A/02/04/08/16 is available in space saving 8-pin PDIP, 8-pin and 14-pin SOIC packages and is accessed via a 2-wire serial interface. In addition, the entire family is available in 5.0V (4.5V to 5.5V), 2.7V (2.7V to 5.5V), 2.5V (2.5V to 5.5V) and 1.8V (1.8V to 5.5V) versions.

## **Pin Configurations**

Pin Name	Function
A <sub>0</sub> to A <sub>2</sub>	Address Inputs
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect
NC	No Connect







# 2-Wire Serial CMOS E<sup>2</sup>PROM

1K (128 x 8)

2K (256 x 8)

4K (512 x 8)

8K (1024 x 8) 16K (2048 x 8)

0180C






### **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground0.1V to +7.0V
Maximum Operating Voltage6.25V
DC Output Current 5.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Block Diagram**



## Pin Description

**SERIAL CLOCK (SCL):** The SCL input is used to positive edge clock data into each E<sup>2</sup>PROM device and negative edge clock data out of each device.

**SERIAL DATA (SDA):** The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open collector devices.

**DEVICE/PAGE ADDRESSES (A2, A1, A0):** The A2, A1 and A0 pins are device address inputs that are hard wired for the AT24C01A and the AT24C02. As many as eight 1K/2K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section).

The AT24C04 uses the A2 and A1 inputs for hard wire addressing and a total of four 4K devices may be addressed on a single bus system. The A0 pin is a no connect.

The AT24C08 only uses the A2 input for hardwire addressing and a total of two 8K devices may be addressed on a single bus system. The A0 and A1 pins are no connects.

The AT24C16 does not use the device address pins which limits the number of devices on a single bus to one. The A0, A1 and A2 pins are no connects.

(continued)

## Pin Description (Continued)

WRITE PROTECT (WP): The AT24C01A/02/04/16 has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protect pin is connected to VCC, the write protection feature is enabled and operates as shown in the following table.

WP Pin	Part of the Array Protected						
Status	24C01A	24C02	24C04	24C08	24C16		
At V <sub>CC</sub>	Full (1K) Array	Full (2K) Array	Full (4K) Array	Normal Read/Write Operation	Upper Half (8K) Array		
At GND	Normal Read/Write Operations						

#### **Memory Organization**

**AT24C01A, 1K SERIAL E<sup>2</sup>PROM:** Internally organized with 128 pages of 1-byte each, the 1K requires a 7 bit data word address for random word addressing.

**AT24C02, 2K SERIAL E<sup>2</sup>PROM:** Internally organized with 256 pages of 1-byte each, the 2K requires an 8 bit data word address for random word addressing.

**AT24C04**, **4K SERIAL E<sup>2</sup>PROM**: The 4K is internally organized with 256 pages of 2-bytes each. Random word addressing requires a 9 bit data word address.

**AT24C08, 8K SERIAL E<sup>2</sup>PROM:** The 8K is internally organized with 4 blocks of 256 pages of 4-bytes each. Random word addressing requires a 10 bit data word address.

**AT24C16**, **16K SERIAL E<sup>2</sup>PROM**: The 16K is internally organized with 8 blocks of 256 pages of 8-bytes each. Random word addressing requires an 11 bit data word address.

## Pin Capacitance (1)

Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 1.0 MHz,  $V_{CC} = +1.8V$ .

Symbol	Test Condition	Max	Units	Conditions
C <sub>I/O</sub>	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
CIN	Input Capacitance (A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , SCL)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

#### **DC Characteristics**

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V,  $T_{AC} = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
V <sub>CC1</sub>	Supply Voltage		1.8		5.5	V
V <sub>CC2</sub>	Supply Voltage		2.5		5.5	V
V <sub>CC3</sub>	Supply Voltage		2.7		5.5	V
V <sub>CC4</sub>	Supply Voltage		4.5		5.5	V
lcc	Supply Current V <sub>CC</sub> = 5.0V	READ at 100 kHz		0.4	1.0	mA
Icc	Supply Current V <sub>CC</sub> = 5.0V	WRITE at 100 kHz		2.0	3.0	mA
I <sub>SB1</sub>	Standby Current V <sub>CC</sub> = 1.8V	VIN = VCC or Vss		0.6	3.0	μΑ
I <sub>SB2</sub>	Standby Current $V_{CC} = 2.5V$	VIN = VCC or Vss		1.4	4.0	μΑ
I <sub>SB3</sub>	Standby Current V <sub>CC</sub> = 2.7V	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>		1.6	4.0	μΑ
I <sub>SB4</sub>	Standby Current $V_{CC} = 5.0V$	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>		8.0	18.0	μΑ
lu	Input Leakage Current	VIN = VCC or Vss		0.10	3.0	μΑ
ILO	Output Leakage Current	Vout = Vcc or Vss		0.05	3.0	μА
ViL	Input Low Level (1)		-1.0		V <sub>CC</sub> x 0.3	٧
ViH	Input High Level (1)		Vcc x 0.7		V <sub>CC</sub> + 0.5	V
V <sub>OL2</sub>	Output Low Level V <sub>CC</sub> = 3.0V	I <sub>OL</sub> = 2.1 mA			0.4	V
V <sub>OL1</sub>	Output Low Level V <sub>CC</sub> = 1.8V	I <sub>OL</sub> = 0.15 mA			0.2	V

Note: 1. V<sub>IL</sub> min and V<sub>IH</sub> max are reference only and are not tested.





#### **AC Characteristics**

Applicable over recommended operating range from  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = +1.8\text{V}$  to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	2.7-, 2.5	-, 1.8-volt	5.0-	volt	
		Min	Max	Min	Max	Units
fscL	Clock Frequency, SCL		100		400	kHz
tLOW	Clock Pulse Width Low	4.7		1.2		μs
tніGн	Clock Pulse Width High	4.0		0.6		μs
tı	Noise Suppression Time (1)		100		50	ns
taa	Clock Low to Data Out Valid	0.1	4.5	0.1	0.9	μs
tBUF	Time the bus must be free before a new transmission can start (1)	4.7		1.2		μs
thd.sta	Start Hold Time	4.0		0.6		μs
tsu.sta	Start Set-up Time	4.7		0.6		μs
thd.dat	Data In Hold Time	0		0		μs
tsu.dat	Data In Set-up Time	200		100		ns
t <sub>R</sub>	Inputs Rise Time (1)		1.0		0.3	μs
tF	Inputs Fall Time <sup>(1)</sup>		300		300	ns
tsu.sto	Stop Set-up Time	4.7		0.6		μs
t <sub>DH</sub>	Data Out Hold Time	100		50		ns
twR	Write Cycle Time		10		10	ms

Note: 1. This parameter is characterized and is not 100% tested.

## **Device Operation**

**CLOCK and DATA TRANSITIONS:** The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to Data Validity timing diagram). Data changes during SCL high periods will indicate a start or stop condition as defined below.


**START CONDITION:** A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition timing diagram).

**STOP CONDITION:** A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the E<sup>2</sup>PROM in a standby power mode (refer to Start and Stop Definition timing diagram).


**ACKNOWLEDGE:** All addresses and data words are serially transmitted to and from the E<sup>2</sup>PROM in 8 bit words. The E<sup>2</sup>PROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.

**STANDBY MODE:** The AT24C01A/02/04/08/16 features a low power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.

## Bus Timing SCL: Serial Clock SDA: Serial Data I/O




## Write Cycle Timing SCL: Serial Clock SDA: Serial Data I/O




Note: 1. The write cycle time twn is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.




## **Data Validity**



## **Start and Stop Definition**



## **Output Acknowledge**



#### **Device Addressing**

The 1K, 2K, 4K, 8K and 16K E<sup>2</sup>PROM devices all require an 8 bit device address word following a start condition to enable the chip for a read or write operation (refer to Figure 1).

The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all the E<sup>2</sup>PROM devices.

The next 3 bits are the A2, A1 and A0 device address bits for the 1K/2K E<sup>2</sup>PROM. These 3 bits must compare to their corresponding hard-wired input pins.

The 4K E<sup>2</sup>PROM only uses the A2 and A1 device address bits with the third bit being a memory page address bit. The two device address bits must compare to their corresponding hard-wired input pins. The A0 pin is no connect.

The 8K E<sup>2</sup>PROM only uses the A2 device address bit with the next 2 bits being for memory page addressing. The A2 bit must compare to its corresponding hard-wired input pin. The A1 and A0 pins are no connect.

The 16K does not use any device address bits but instead the 3 bits are used for memory page addressing. These page addressing bits on the 4K, 8K, and 16K devices should be considered the most significant bits of the data word address which follows. The A0, A1 and A2 pins are no connect.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the  $\rm E^2PROM$  will output a zero. If a compare is not made, the chip will return to a standby state.

## **Write Operations**

BYTE WRITE: A write operation requires an 8 bit data word address following the device address word and acknowledgement. Upon receipt of this address, the E²PROM will again respond with a zero and then clock in the first 8 bit data word. Following receipt of the 8 bit data word, the E²PROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the E²PROM enters an internally-timed write cycle to the nonvolatile memory. All inputs are disabled during this write cycle and the E²PROM will not respond until the write is complete (refer to Figure 2).

**PAGE WRITE:** The 1K/2K E<sup>2</sup>PROM is capable of an 8-byte page write, and the 4K, 8K and 16K devices are capable of 16-byte page writes.

A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the E²PROM acknowledges receipt of the first data word, the microcontroller can transmit up to seven (1K/2K) or fifteen (4K, 8K, 16K) more data words. The E²PROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (refer to Figure 3).

The data word address lower three (1K/2K) or four (4K, 8K, 16K) bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. If more than eight (1K/2K) or sixteen (4K, 8K, 16K) data words are transmitted to the E²PROM, the data word address will "roll over" and previous data will be overwritten

**ACKNOWLEDGE POLLING:** Once the internally-timed write cycle has started and the E<sup>2</sup>PROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the E<sup>2</sup>PROM respond with a zero allowing the read or write sequence to continue.

### **Read Operations**

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the E<sup>2</sup>PROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (refer to Figure 4).

**RANDOM READ:** A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the E<sup>2</sup>PROM, the micro-

(continued)





### Read Operations (Continued)

controller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The E<sup>2</sup>PROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 5).

**SEQUENTIAL READ:** Sequential reads are initiated by either a current address read or a random address read.

After the microcontroller receives a data word, it responds with an acknowledge. As long as the E<sup>2</sup>PROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 6).

Figure 1. Device Address




Figure 2. Byte Write




Figure 3. Page Write




Figure 4. Current Address Read






Figure 5. Random Read



(\* = DON'T CARE bit for 1K)

Figure 6. Sequential Read





t <sub>WR</sub> (max) (ms)	lcc (max) (μA)	I <sub>SB</sub> (max) (μ <b>A</b> )	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	3000	18	400	AT24C01A-10PC AT24C01A-10SC	8P3 8S1	Commercial (0°C to 70°C)
	3000	18	400	AT24C01A-10PI AT24C01A-10SI	8P3 8S1	Industrial (-40°C to 85°C)
10	1500	4	100	AT24C01A-10PC-2.7 AT24C01A-10SC-2.7	8P3 8S1	Commercial (0°C to 70°C)
	1500	4	100	AT24C01A-10PI-2.7 AT24C01A-10SI-2.7	8P3 8S1	Industrial (-40°C to 85°C)
10	1000	4	100	AT24C01A-10PC-2.5 AT24C01A-10SC-2.5	8P3 8S1	Commercial (0°C to 70°C)
	1000	4	100	AT24C01A-10PI-2.5 AT24C01A-10SI-2.5	8P3 8S1	Industrial (-40°C to 85°C)
10	800	3	100	AT24C01A-10PC-1.8 AT24C01A-10SC-1.8	8P3 8S1	Commercial (0°C to 70°C)
	800	3	100	AT24C01A-10PI-1.8 AT24C01A-10SI-1.8	8P3 8S1	Industrial (-40°C to 85°C)

	Package Type					
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)					
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)					
148	14 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (SOIC)					
	Options					
Blank	Standard Operation (4.5V to 5.5V)					
-2.7	Low Voltage (2.7V to 5.5V)					
-2.5	Low Voltage (2.5V to 5.5V)					
-1.8	Low Voltage (1.8V to 5.5V)					

t <sub>WR</sub> (max) (ms)	l <sub>CC</sub> (max) (μ <b>A</b> )	I <sub>SB</sub> (max) (μ <b>A</b> )	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	3000	18	400	AT24C02-10PC AT24C02N-10SC AT24C02-10SC	8P3 8S1 14S	Commercial (0°C to 70°C)
	3000	18	400	AT24C02-10PI AT24C02N-10SI AT24C02-10SI	8P3 8S1 14S	Industrial (-40°C to 85°C)
10	1500	4	100	AT24C02-10PC-2.7 AT24C02N-10SC-2.7 AT24C02-10SC-2.7	8P3 8S1 14S	Commercial (0°C to 70°C)
	1500	4	100	AT24C02-10PI-2.7 AT24C02N-10SI-2.7 AT24C02-10SI-2.7	8P3 8S1 14S	Industrial (-40°C to 85°C)
10	1000	4	100	AT24C02-10PC-2.5 AT24C02N-10SC-2.5 AT24C02-10SC-2.5	8P3 8S1 14S	Commercial (0°C to 70°C)
	100	4	100	AT24C02-10PI-2.5 AT24C02N-10SI-2.5 AT24C02-10SI-2.5	8P3 8S1 14S	Industrial (-40°C to 85°C)
10	800	3	100	AT24C02-10PC-1.8 AT24C02N-10SC-1.8 AT24C02-10SC-1.8	8P3 8S1 14S	Commercial (0°C to 70°C)
	800	3	100	AT24C02-10PI-1.8 AT24C02N-10SI-1.8 AT24C02-10SI-1.8	8P3 8S1 14S	Industrial (-40°C to 85°C)

	Package Type					
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)					
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)					
148	14 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (SOIC)					
	Options					
Blank	Standard Operation (4.5V to 5.5V)					
-2.7	Low Voltage (2.7V to 5.5V)					
-2.5	Low Voltage (2.5V to 5.5V)					
-1.8	Low Voltage (1.8V to 5.5V)					





t <sub>WR</sub> (max) (ms)	lcc (max) (μ <b>A</b> )	I <sub>SB</sub> (max) (μ <b>A</b> )	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	3000	18	400	AT24C04-10PC AT24C04N-10SC AT24C04-10SC	8P3 8S1 14S	Commercial (0°C to 70°C)
	3000	18	400	AT24C04-10PI AT24C04N-10SI AT24C04-10SI	8P3 8S1 14S	Industrial (-40°C to 85°C)
10	1500	4	100	AT24C04-10PC-2.7 AT24C04N-10SC-2.7 AT24C04-10SC-2.7	8P3 8S1 14S	Commercial (0°C to 70°C)
	1500	4	100	AT24C04-10PI-2.7 AT24C04N-10SI-2.7 AT24C04-10SI-2.7	8P3 8S1 14S	Industrial (-40°C to 85°C)
10	1000	4	100	AT24C04-10PC-2.5 AT24C04N-10SC-2.5 AT24C04-10SC-2.5	8P3 8S1 14S	Commercial (0°C to 70°C)
	1000	4	100	AT24C04-10PI-2.5 AT24C04N-10SI-2.5 AT24C04-10SI-2.5	8P3 8S1 14S	Industrial (-40°C to 85°C)
10	800	3	100	AT24C04-10PC-1.8 AT24C04N-10SC-1.8 AT24C04-10SC-1.8	8P3 8S1 14S	Commercial (0°C to 70°C)
	800	3	100	AT24C04-10PI-1.8 AT24C04N-10SI-1.8 AT24C04-10SI-1.8	8P3 8S1 14S	Industrial (-40°C to 85°C)

	Package Type				
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)				
148	14 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (SOIC)				
	Options				
Blank	Standard Operation (4.5V to 5.5V)				
-2.7	Low Voltage (2.7V to 5.5V)				
-2.5	Low Voltage (2.5V to 5.5V)				
-1.8	Low Voltage (1.8V to 5.5V)				

t <sub>WR</sub> (max) (ms)	lcc (max) (μ <b>A</b> )	I <sub>SB</sub> (max) (μ <b>A</b> )	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	3000	18	400	AT24C08-10PC AT24C08N-10SC AT24C08-10SC	8P3 8S1 14S	Commercial (0°C to 70°C)
	3000	18	400	AT24C08-10PI AT24C08N-10SI AT24C08-10SI	8P3 8S1 14S	Industrial (-40°C to 85°C)
10	1500	4	100	AT24C08-10PC-2.7 AT24C08N-10SC-2.7 AT24C08-10SC-2.7	8P3 8S1 14S	Commercial (0°C to 70°C)
	1500	4	100	AT24C08-10PI-2.7 AT24C08N-10SI-2.7 AT24C08-10SI-2.7	8P3 8S1 14S	Industrial (-40°C to 85°C)
10	1000	4	100	AT24C08-10PC-2.5 AT24C08N-10SC-2.5 AT24C08-10SC-2.5	8P3 8S1 14S	Commercial (0°C to 70°C)
	1000	4	100	AT24C08-10PI-2.5 AT24C08N-10SI-2.5 AT24C08-10SI-2.5	8P3 8S1 14S	Industrial (-40°C to 85°C)
10	800	3	100	AT24C08-10PC-1.8 AT24C08N-10SC-1.8 AT24C08-10SC-1.8	8P3 8S1 14S	Commercial (0°C to 70°C)
	800	3	100	AT24C08-10PI-1.8 AT24C08N-10SI-1.8 AT24C08-10SI-1.8	8P3 8S1 14S	Industrial (-40°C to 85°C)

	Package Type					
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)					
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)					
148	14 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (SOIC)					
	Options					
Blank	Standard Operation (4.5V to 5.5V)					
-2.7	Low Voltage (2.7V to 5.5V)					
-2.5	Low Voltage (2.5V to 5.5V)					
-1.8	Low Voltage (1.8V to 5.5V)					





tw <sub>R</sub> (max) (ms)	lcc (max) (μ <b>A</b> )	I <sub>SB</sub> (max) (μ <b>A</b> )	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	3000	18	400	AT24C16-10PC AT24C16N-10SC AT24C16-10SC	8P3 8S1 14S	Commercial (0°C to 70°C)
	3000	18	400	AT24C16-10PI AT24C16N-10SI AT24C16-10SI	8P3 8S1 14S	Industrial (-40°C to 85°C)
10	1500	4	100	AT24C16-10PC-2.7 AT24C16N-10SC-2.7 AT24C16-10SC-2.7	8P3 8S1 14S	Commercial (0°C to 70°C)
	1500	4	100	AT24C16-10PI-2.7 AT24C16N-10SI-2.7 AT24C16-10SI-2.7	8P3 8S1 14S	Industrial (-40°C to 85°C)
10	1000	4	100	AT24C16-10PC-2.5 AT24C16N-10SC-2.5 AT24C16-10SC-2.5	8P3 8S1 14S	Commercial (0°C to 70°C)
	1000	4	100	AT24C16-10PI-2.5 AT24C16N-10SI-2.5 AT24C16-10SI-2.5	8P3 8S1 14S	Industrial (-40°C to 85°C)
10	800	3	100	AT24C16-10PC-1.8 AT24C16N-10SC-1.8 AT24C16-10SC-1.8	8P3 8S1 14S	Commercial (0°C to 70°C)
	800	3	100	AT24C16-10PI-1.8 AT24C16N-10SI-1.8 AT24C16-10SI-1.8	8P3 8S1 14S	Industrial (-40°C to 85°C)

	Package Type					
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)					
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)					
148	14 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (SOIC)					
	Options					
Blank	Standard Operation (4.5V to 5.5V)					
-2.7	Low Voltage (2.7V to 5.5V)					
-2.5	Low Voltage (2.5V to 5.5V)					
-1.8	Low Voltage (1.8V to 5.5V)					

#### **Features**

- Low Voltage and Standard Voltage Operation
  - $5.0 (V_{CC} = 4.5V \text{ to } 5.5V)$
  - $2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
  - $2.5 (V_{CC} = 2.5V \text{ to } 5.5V)$
  - $1.8 (V_{CC} = 1.8V \text{ to } 5.5V)$
- Internally Organized 2048 x 8 (16K)
- 2-Wire Serial Interface
- **Bidirectional Data Transfer Protocol**
- 100 kHz (1.8V, 2.5V, 2.7V) and 400 kHz (5V) Compatibility
- Write Protect Pin for Hardware Data Protection
- Cascadable Feature Allows for Extended Densities
- 16-Byte Page Write Mode
- Partial Page Writes Are Allowed
- Self-Timed Write Cycle (10 ms max)
- **High Reliability**

Endurance: 1 Million Cycles


- Data Retention: 100 Years Automotive Grade and Extended Temperature Devices Available
- 8-Pin JEDEC SOIC and 8-Pin PDIP Packages


## Description

The AT24C164 provides 16,384 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 2048 words of 8 bits each. The device's cascadable feature allows up to eight devices (128K) to share a common 2-wire bus. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT24C164 is available in space saving 8-pin PDIP and 8-pin SOIC packages and is accessed via a 2-wire serial interface. In addition, this device is available in 5.0V (4.5V to 5.5V), 2.7V (2.7V to 5.5V), 2.5V (2.5V to 5.5V) and 1.8V (1.8V to 5.5V) versions.

## Pin Configurations

Pin Name	Function
A <sub>0</sub> to A <sub>2</sub>	Address Inputs
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect





2-Wire **Serial CMOS** E<sup>2</sup>PROM

16K (2048 x 8)

0105C






### Absolute Maximum Ratings\*

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground0.1V to +7.0V
Maximum Operating Voltage6.25V
DC Output Current5.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Block Diagram**



## **Pin Description**

**SERIAL CLOCK (SCL):** The SCL input is used to positive edge clock data into each E<sup>2</sup>PROM device and negative edge clock data out of each device.

**SERIAL DATA (SDA):** The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open collector devices.

**DEVICE SELECT (A2, A1, A0):** The A2, A1 and A0 pins are device address inputs that may be hardwired or actively driven to V<sub>DD</sub> or V<sub>SS</sub>. These inputs allow the selection for one of eight possible devices sharing a common bus. The AT24C164 can be made compatible with the AT24C16 by tying A2, A1 and A0 to V<sub>SS</sub>. Device addressing is discussed in detail in the device addressing section.

**WRITE PROTECT (WP):** The write protect input, when tied low to GND, allows normal write operations. When WP is tied high to V<sub>CC</sub>, all write operations to the memory are inhibited.

## **Memory Organization**

The AT24C164 is internally organized with 256 pages of 8-bytes each. Random word addressing requires an 11 bit data word address.

# Pin Capacitance (1)

Applicable over recommended operating range from  $T_A = 25$ °C, f = 1.0 MHz,  $V_{CC} = +1.8$ V.

Symbol	Test Condition	Max	Units	Conditions
C <sub>I/O</sub>	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
CIN	Input Capacitance (A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , SCL)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

#### **DC Characteristics**

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V,  $T_{AC} = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
V <sub>CC1</sub>	Supply Voltage		1.8		5.5	V
V <sub>CC2</sub>	Supply Voltage		2.5		5.5	V
Vccз	Supply Voltage		2.7		5.5	V
V <sub>CC4</sub>	Supply Voltage		4.5		5.5	V
lcc	Standby Current V <sub>CC</sub> = 5.0V	READ at 100 kHz		0.4	1.0	mA
Icc	Standby Current V <sub>CC</sub> = 5.0V	WRITE at 100 kHz		2.0	3.0	mA
I <sub>SB1</sub>	Standby Current V <sub>CC</sub> = 1.8V	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>		0.6	3.0	μА
ISB2	Standby Current V <sub>CC</sub> = 2.5V	VIN = Vcc or Vss		1.4	4.0	μΑ
I <sub>SB3</sub>	Standby Current V <sub>CC</sub> = 2.7V	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>		1.6	4.0	μА
I <sub>SB4</sub>	Standby Current V <sub>CC</sub> = 5.0V	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>		8.0	18.0	μА
L	Input Leakage Current	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>		0.10	3.0	μΑ
ILO	Output Leakage Current	Vout = Vcc or Vss		0.05	3.0	μА
VIL	Input Low Level (1)		-1.0		Vcc x 0.3	V
ViH	Input High Level <sup>(1)</sup>		V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V
V <sub>OL2</sub>	Output Low Level V <sub>CC</sub> = 3.0V	I <sub>OL</sub> = 2.1 mA			0.4	V
V <sub>OL1</sub>	Output Low Level V <sub>CC</sub> = 1.8V	lo <sub>L</sub> = 0.15 mA			0.2	V

Note: 1. V<sub>IL</sub> min and V<sub>IH</sub> max are reference only and are not tested.



#### **AC Characteristics**

Applicable over recommended operating range from  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	2.7-, 2.5-	, 1.8-volt	5.0-volt		
		Min	Max	Min	Max	Units
fscL	Clock Frequency, SCL		100		400	kHz
tLOW	Clock Pulse Width Low	4.7		1.2		μs
thigh	Clock Pulse Width High	4.0		0.6		μs
tı	Noise Suppression Time (1)		100		50	ns
taa					0.9	μs
tBUF	Time the bus must be free before a new transmission can start (1)	4.7		1.2		μs
thd.sta	Start Hold Time	4.0		0.6		μs
tsu.sta	Start Set-up Time	4.7		0.6		μs
thd.dat	Data In Hold Time	0		0		μs
tsu.dat	Data In Set-up Time	200		100		ns
t <sub>R</sub>	Inputs Rise Time <sup>(1)</sup>		1.0		0.3	μs
tF	Inputs Fall Time <sup>(1)</sup>		300		300	ns
tsu.sto	Stop Set-up Time	4.7		0.6		μs
tDH	Data Out Hold Time	100		50		ns
twn	Write Cycle Time		10		10	ms

### **Device Operation**

**CLOCK and DATA TRANSITIONS:** The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to Data Validity timing diagram). Data changes during SCL high periods will indicate a start or stop condition as defined below.


**START CONDITION:** A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition timing diagram).

**STOP CONDITION:** A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the E<sup>2</sup>PROM in a standby power mode (refer to Start and Stop Definition timing diagram).


**ACKNOWLEDGE:** All addresses and data words are serially transmitted to and from the E<sup>2</sup>PROM in 8 bit words. The E<sup>2</sup>PROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.

**STANDBY MODE:** The AT24C164 features a low power standby mode which is enabled: a) upon power-up and b) after the receipt of the STOP bit and the completion of any internal operations.

## Bus Timing SCL: Serial Clock SDA: Serial Data I/O




## Write Cycle Timing SCL: Serial Clock SDA: Serial Data I/O




Note: 1. The write cycle time twe is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.




## **Data Validity**



## **Start and Stop Definition**



## **Output Acknowledge**



AT24C164

#### **Device Addressing**

The AT24C164 requires an 8 bit device address word following a start condition to enable the chip for read or write operations (refer to Figure 1). The most significant bit must be a one followed by the A2, A1 and A0 device select bits (the A1 bit must be the compliment of the A1 input pin signal). The next 3 bits are used for memory block addressing and select one of the eight 256 x 8 memory blocks. These bits should be considered the three most significant bits of the data word address. The eighth bit of the device address is the read/write select bit. A read operation is selected if this bit is high or a write operation is selected if this bit is low.

Upon a compare of the device address, the E<sup>2</sup>PROM will output a zero. If a compare is not made, the chip will return to a standby state.

### **Write Operations**

BYTE WRITE: A write operation requires an 8 bit data word address following the device address word and acknowledgement. Upon receipt of this address, the E²PROM will again respond with a zero and then clock in the first 8 bit data word. Following receipt of the 8 bit data word, the E²PROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the E²PROM enters an internally-timed write cycle to the nonvolatile memory. All inputs are disabled during this write cycle and the E²PROM will not respond until the write is complete (refer to Figure 2).

PAGE WRITE: The AT24C164 is capable of a 16-byte page write. A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the E<sup>2</sup>PROM acknowledges receipt of the first data word, the microcontroller can transmit up to fifteen more data words. The E<sup>2</sup>PROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (refer to Figure 3).

The data word address lower 4 bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented retaining the memory page row location. If more than sixteen data words are transmitted to the E<sup>2</sup>PROM, the data word address will "roll over" and previous data will be overwritten.

**ACKNOWLEDGE POLLING:** Once the internally-timed write cycle has started and the E<sup>2</sup>PROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address

word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the E<sup>2</sup>PROM respond with a zero allowing the read or write sequence to continue.

### **Read Operations**

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to first byte of the same page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the E<sup>2</sup>PROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (refer to Figure 4).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the E²PROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The E²PROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 5).

**SEQUENTIAL READ:** Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the E<sup>2</sup>PROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 6).





Figure 1. Device Address




Figure 2. Byte Write




Figure 3. Page Write




Figure 4. Current Address Read




Figure 5. Random Read





Figure 6. Sequential Read





t <sub>WR</sub> (max) (ms)	lcc (max) (μ <b>A</b> )	I <sub>SB</sub> (max) (μ <b>A</b> )	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	3000	18	400	AT24C164-10PC AT24C164-10SC	8P3 8S1	Commercial (0°C to 70°C)
	3000	18	400	AT24C164-10PI AT24C164-10SI	8P3 8S1	Industrial (-40°C to 85°C)
10	1500	4	100	AT24C164-10PC-2.7 AT24C164-10SC-2.7	8P3 8S1	Commercial (0°C to 70°C)
	1500	4	100	AT24C164-10PI-2.7 AT24C164-10SI-2.7	8P3 8S1	Industrial (-40°C to 85°C)
10	1000	4	100	AT24C164-10PC-2.5 AT24C164-10SC-2.5	8P3 8S1	Commercial (0°C to 70°C)
	1000	4	100	AT24C164-10PI-2.5 AT24C164-10SI-2.5	8P3 8S1	Industrial (-40°C to 85°C)
10	800	4	100	AT24C164-10PC-1.8 AT24C164-10SC-1.8	8P3 8S1	Commercial (0°C to 70°C)
	800	4	100	AT24C164-10PI-1.8 AT24C164-10SI-1.8	8P3 8S1	Industrial (-40°C to 85°C)

	Package Type				
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)				
	Options				
Blank	Standard Operation (4.5V to 5.5V)				
-2.7	Low Voltage (2.7V to 5.5V)				
-2.5	Low Voltage (2.5V to 5.5V)				
-1.8	Low Voltage (1.8V to 5.5V)				

#### **Features**

- Low Voltage and Standard Voltage Operation
  - $5.0 (V_{CC} = 4.5V \text{ to } 5.5V)$
  - $2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
  - $2.5 (V_{CC} = 2.5V \text{ to } 5.5V)$
  - $1.8 (V_{CC} = 1.8V \text{ to } 5.5V)$
- Low Power Devices (I<sub>SB</sub> = 2 μA @ 5.5V) Available
- Internally Organized 4096 x 8, 8192 x 8
- 2-Wire Serial Interface
- Bidirectional Data Transfer Protocol
- 100 kHz (1.8V, 2.5V, 2.7V) and 400 kHz (5V) Compatibility
- Write Protect Pin for Hardware Data Protection
- 32-Byte Page Write Mode (Partial Page Writes Allowed)
- Self-Timed Write Cycle (10 ms max)
- High Reliability

Endurance: 1 Million Cycles
Data Retention: 100 Years


- Automotive Grade and Extended Temperature Devices Available
- 8-Pin JEDEC PDIP, 8-Pin and 14-Pin JEDEC SOIC and 8-Pin EIAJ Packages


### **Description**

The AT24C32/64 provides 32,768/65,536 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 4096/8192 words of 8 bits each. The device's cascadable feature allows up to 8 devices to share a common 2-wire bus. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT24C32/64 is available in space saving 8-pin JEDEC PDIP, 8-pin and 14-pin JEDEC SOIC and 8-pin EIAJ packages and is accessed via a 2-wire serial interface. In addition, the entire family is available in 5.0V (4.5V to 5.5V), 2.7V (2.7V to 5.5V), 2.5V (2.5V to 5.5V) and 1.8V (1.8V to 5.5V) versions.


## **Pin Configurations**

Pin Name	Function
A <sub>0</sub> to A <sub>2</sub>	Address Inputs
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect





14-Pin SOIC



# 2-Wire Serial CMOS E<sup>2</sup>PROM

32K (4096 x 8)

64K (8192 x 8)

0336D






#### **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground0.1V to +7.0V
Maximum Operating Voltage 6.25V
DC Output Current 5.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Block Diagram**



#### **Pin Description**

**SERIAL CLOCK (SCL):** The SCL input is used to positive edge clock data into each E<sup>2</sup>PROM device and negative edge clock data out of each device.

**SERIAL DATA (SDA):** The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open collector devices.

**DEVICE/PAGE ADDRESSES (A2, A1, A0):** The A2, A1 and A0 pins are device address inputs that are hard wired or left not connected for hardware compatibility with AT24C16. When the pins are hardwired, as many as eight 32K/64K devices may be addressed on a single bus system (device addressing is discussed in detail under the

Device Addressing section). When the pins are not hardwired, the default  $A_2$ ,  $A_1$ , and  $A_0$  are zero.

**WRITE PROTECT (WP):** The write protect input, when tied to GND, allows normal write operations. When WP is tied high to V<sub>CC</sub>, all write operations to the upper quandrant (8/16K bits) of memory are inhibited. If left unconnected, WP is internally pulled down to GND.

#### **Memory Organization**

AT24C32/64, 32K/64K SERIAL E<sup>2</sup>PROM: The 32K/64K is internally organized as 256 pages of 32-bytes each. Random word addressing requires a 12/13 bit data word address.

# Pin Capacitance (1)

Applicable over recommended operating range from  $T_A = 25$ °C, f = 1.0 MHz,  $V_{CC} = +1.8$ V.

Symbol	mbol Test Condition		Units	Conditions
C <sub>I/O</sub>	Input/Output Capacitance (SDA)	8	pF	V <sub>I/O</sub> = 0V
CIN	Input Capacitance (A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , SCL)	6	pF	$V_{1N} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

#### **DC Characteristics**

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V,  $T_{AC} = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V (unless otherwise noted).

Symbol	Parameter		Test Condition	Min	Тур	Max	Units
V <sub>CC1</sub>	Supply Voltage			1.8		5.5	٧
V <sub>CC2</sub>	Supply Voltage			2.5		5.5	V
V <sub>CC3</sub>	Supply Voltage			2.7		5.5	V
V <sub>CC4</sub>	Supply Voltage			4.5		5.5	V
Icc1	Supply Current V <sub>CC</sub> = 5.0V		READ at 100 kHz		0.4	1.0	mA
Icc2	Supply Current V <sub>CC</sub> = 5.0V		WRITE at 100 kHz		2.0	3.0	mA
I <sub>SB1</sub>	Standby Current	$V_{CC} = 1.8V$	VIN = Vcc or Vss			0.1	$\mu$ <b>A</b>
1981	(1.8V option)	Vcc = 5.5V	VIN = VCC 01 VSS			2.0	
I <sub>SB2</sub>	Standby Current V		V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>			0.5	$\mu A$
1582	(2.5V option)	$V_{CC} = 5.5V$	VIN = VCC 01 VSS			2.0	
I <sub>SB3</sub>	Standby Current	$V_{CC} = 2.7V$	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>			0.5	μΑ
1503	(2.7V option)	Vcc = 5.5V	VIN = VCC 01 VSS			2.0	
I <sub>SB4</sub> <sup>(1)</sup>	Standby Current (5V option)	V <sub>CC</sub> = 4.5 - 5.5V	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>		20	35	μА
ILI	Input Leakage Current		V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>		0.10	3.0	μА
ILO	Output Leakage Current		Vout = Vcc or Vss		0.05	3.0	μΑ
VIL	Input Low Level (2)			-1.0		V <sub>CC</sub> x 0.3	V
VIH	Input High Level (2)			Vcc x 0.7		V <sub>CC</sub> + 0.5	V
V <sub>OL2</sub>	Output Low Level V <sub>CC</sub> = 3.0V		I <sub>OL</sub> = 2.1 mA			0.4	٧
V <sub>OL1</sub>	Output Low Level V <sub>CC</sub> = 1.8V		loL = 0.15 mA			0.2	V

Notes: 1. V<sub>CC</sub> lockout = 3.8V.

2. VIL min and VIH max are reference only and are not tested.



#### **AC Characteristics**

Applicable over recommended operating range from  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	1.8-	volt	2.7-, 2	.5-volt	5.0-	-volt	
		Min	Max	Min	Max	Min	Max	Units
fscL	Clock Frequency, SCL		100.		100		400	kHz
tLOW	Clock Pulse Width Low	4.7		4.7		1.2		μs
thigh	Clock Pulse Width High	4.0		4.0		0.6		μs
tı	Noise Suppression Time (1)		100		100		50	ns
taa	Clock Low to Data Out Valid	0.1	4.5	0.1	4.5	0.1	0.9	μs
tBUF	Time the bus must be free before a new transmission can start (1)	4.7		4.7		1.2		μs
thd.sta	Start Hold Time	4.0		4.0		0.6		μs
tsu.sta	Start Set-up Time	4.7		4.7		0.6		μs
thd.dat	Data In Hold Time	0		0		0		μs
tsu.dat	Data In Set-up Time	200		200		100		ns
tR	Inputs Rise Time (1)		1.0		1.0		0.3	μs
tF	Inputs Fall Time (1)		300		300		300	ns
tsu.sto	Stop Set-up Time	4.7		4.7		0.6		μs
tDH	t <sub>DH</sub> Data Out Hold Time			100		50		ns
twR	Write Cycle Time		20		10		10	ms

Note: 1. This parameter is characterized and is not 100% tested.

## **Device Operation**

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to Data Validity timing diagram). Data changes during SCL high periods will indicate a start or stop condition as defined below.


**START CONDITION:** A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition timing diagram).

**STOP CONDITION:** A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the E<sup>2</sup>PROM in a standby power mode (refer to Start and Stop Definition timing diagram).


**ACKNOWLEDGE:** All addresses and data words are serially transmitted to and from the E<sup>2</sup>PROM in 8 bit words. The E<sup>2</sup>PROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.

**STANDBY MODE:** The AT24C32/64 features a low power standby mode which is enabled: a) upon power-up and b) after the receipt of the STOP bit and the completion of any internal operations.

# Bus Timing SCL: Serial Clock SDA: Serial Data I/O




# Write Cycle Timing SCL: Serial Clock SDA: Serial Data I/O




Note: 1. The write cycle time twe is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.




# **Data Validity**



# **Start and Stop Definition**



# **Output Acknowledge**



#### **Device Addressing**

The 32K/64K E<sup>2</sup>PROM requires an 8 bit device address word following a start condition to enable the chip for a read or write operation (refer to Figure 1). The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all 2-wire E<sup>2</sup>PROM devices.

The 32K/64K uses the three device address bits  $A_2$ ,  $A_1$ ,  $A_0$  to allow as many as eight devices on the same bus. These bits must compare to their corresponding hardwired input pins. The  $A_2$ ,  $A_1$ , and  $A_0$  pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the E<sup>2</sup>PROM will output a zero. If a compare is not made, the device will return to standby state.

**NOISE PROTECTION:** Special internal circuitry placed on the SDA and SCL pins prevent small noise spikes from activating the device. A low-V<sub>CC</sub> detector (5-volt option) resets the device to prevent data corruption in a noisy environment.

**DATA SECURITY:** The AT24C32/64 has a hardware data protection scheme that allows the user to write protect the upper quadrant (8/16K bits) of memory when the WP pin is at V<sub>CC</sub>.

## **Write Operations**

BYTE WRITE: A write operation requires two 8 bit data word addresses following the device address word and acknowledgement. Upon receipt of this address, the E²PROM will again respond with a zero and then clock in the first 8 bit data word. Following receipt of the 8 bit data word, the E²PROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the E²PROM enters an internally-timed write cycle to the nonvolatile memory. All inputs are disabled during this write cycle and the E²PROM will not respond until the write is complete (refer to Figure 2).

**PAGE WRITE:** The 32K/64K E<sup>2</sup>PROM is capable of 32-byte page writes.

A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the E<sup>2</sup>PROM acknowledges receipt of the first data word, the microcontroller can transmit up to 31 more data words. The E<sup>2</sup>PROM will respond with a zero after each data

word received. The microcontroller must terminate the page write sequence with a stop condition (refer to Figure 3).

The data word address lower 5 bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. If more than 32 data words are transmitted to the E<sup>2</sup>PROM, the data word address will "roll over" and previous data will be overwritten.

**ACKNOWLEDGE POLLING:** Once the internally-timed write cycle has started and the E<sup>2</sup>PROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the E<sup>2</sup>PROM respond with a zero, allowing the read or write sequence to continue.

#### **Read Operations**

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

**CURRENT ADDRESS READ:** The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page, to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the E<sup>2</sup>PROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (refer to Figure 4).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the E²PROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The E²PROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 5).





#### **Read Operations** (Continued)

**SEQUENTIAL READ:** Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the E<sup>2</sup>PROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words.

When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 6).

Figure 1. Device Address




Figure 2. Byte Write





Figure 3. Page Write



(\* = DON'T CARE bits)

(† = DON'T CARE bits for the 32K)

Figure 4. Current Address Read




Figure 5. Random Read





Figure 6. Sequential Read







tw <sub>R</sub> (max)	Icc (max)	I <sub>SB</sub> (max)	fMAX	Ordering Code	Dookowa	Operation Dange
(ms)	<b>(μΑ)</b>	<b>(μΑ)</b>	(kHz)	Ordering Code	Package	Operation Range
10	3000	35	400	AT24C32-10PC AT24C32N-10SC AT24C32W-10SC AT24C32-10SC	8P3 8S1 8S2 14S	Commercial (0°C to 70°C)
	3000	35	400	AT24C32-10PI AT24C32N-10SI AT24C32W-10SI AT24C32-10SI	8P3 8S1 8S2 14S	Industrial (-40°C to 85°C)
10	1500	0.5	100	AT24C32-10PC-2.7 AT24C32N-10SC-2.7 AT24C32W-10SC-2.7 AT24C32-10SC-2.7	8P3 8S1 8S2 14S	Commercial (0°C to 70°C)
	1500	0.5	100	AT24C32-10PI-2.7 AT24C32N-10SI-2.7 AT24C32W-10SI-2.7 AT24C32-10SI-2.7	8P3 8S1 8S2 14S	Industrial (-40°C to 85°C)
10	1000	0.5	100	AT24C32-10PC-2.5 AT24C32N-10SC-2.5 AT24C32W-10SC-2.5 AT24C32-10SC-2.5	8P3 8S1 8S2 14S	Commercial (0°C to 70°C)
	1000	0.5	100	AT24C32-10PI-2.5 AT24C32N-10SI-2.5 AT24C32W-10SI-2.5 AT24C32-10SI-2.5	8P3 8S1 8S2 14S	Industrial (-40°C to 85°C)
10	800	0.1	100	AT24C32-10PC-1.8 AT24C32N-10SC-1.8 AT24C32W-10SC-1.8 AT24C32-10SC-1.8	8P3 8S1 8S2 14S	Commercial (0°C to 70°C)
	800	0.1	100	AT24C32-10PI-1.8 AT24C32N-10SI-1.8 AT24C32W-10SI-1.8 AT24C32-10SI-1.8	8P3 8S1 8S2 14S	Industrial (-40°C to 85°C)

	Package Type						
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)						
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)						
8S2	8 Lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)						
148	14S 14 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (SOIC)						
	Options						
Blank	Standard Operation (4.5V to 5.5V)						
-2.7	Low Voltage (2.7V to 5.5V)						
-2.5	-2.5 Low Voltage (2.5V to 5.5V)						
-1.8	Low Voltage (1.8V to 5.5V)						





t <sub>WR</sub> (max) (ms)	Icc (max) (μA)	I <sub>SB</sub> (max) (μ <b>A</b> )	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	3000	35	400	AT24C64-10PC AT24C64N-10SC AT24C64W-10SC AT24C64-10SC	8P3 8S1 8S2 14S	Commercial (0°C to 70°C)
	3000	35	400	AT24C64-10PI AT24C64N-10SI AT24C64W-10SI AT24C64-10SI	8P3 8S1 8S2 14S	Industrial (-40°C to 85°C)
10	1500	0.5	100	AT24C64-10PC-2.7 AT24C64N-10SC-2.7 AT24C64W-10SC-2.7 AT24C64-10SC-2.7	8P3 8S1 8S2 14S	Commercial (0°C to 70°C)
	1500	0.5	100	AT24C64-10PI-2.7 AT24C64N-10SI-2.7 AT24C64W-10SI-2.7 AT24C64-10SI-2.7	8P3 8S1 8S2 14S	Industrial (-40°C to 85°C)
10	1000	0.5	100	AT24C64-10PC-2.5 AT24C64N-10SC-2.5 AT24C64W-10SC-2.5 AT24C64-10SC-2.5	8P3 8S1 8S2 14S	Commercial (0°C to 70°C)
	1000	0.5	100	AT24C64-10PI-2.5 AT24C64N-10SI-2.5 AT24C64W-10SI-2.5 AT24C64-10SI-2.5	8P3 8S1 8S2 14S	Industrial (-40°C to 85°C)
10	800	0.1	100	AT24C64-10PC-1.8 AT24C64N-10SC-1.8 AT24C64W-10SC-1.8 AT24C64-10SC-1.8	8P3 8S1 8S2 14S	Commercial (0°C to 70°C)
	800	0.1	100	AT24C64-10PI-1.8 AT24C64N-10SI-1.8 AT24C64W-10SI-1.8 AT24C64-10SI-1.8	8P3 8S1 8S2 14S	Industrial (-40°C to 85°C)

· · · · · · · · · · · · · · · · · · ·	Package Type						
8P3	8P3 8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)						
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)						
8S2	8 Lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)						
148	14S 14 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (SOIC)						
	Options						
Blank	Standard Operation (4.5V to 5.5V)						
-2.7	Low Voltage (2.7V to 5.5V)						
-2.5	-2.5 Low Voltage (2.5V to 5.5V)						
-1.8	Low Voltage (1.8V to 5.5V)						



3-Wire

**Serial CMOS** 

1K (128 x 8 or 64 x 16)

2K (256 x 8 or 128 x 16)

4K (512 x 8 or 256 x 16)

E<sup>2</sup>PROMs

#### **Features**

Low Voltage and Standard Voltage Operation

 $5.0 (V_{CC} = 4.5V \text{ to } 5.5V)$ 2.7 (V<sub>CC</sub> = 2.7V to 5.5V)

 $2.5 (V_{CC} = 2.5V \text{ to } 5.5V)$ 

 $1.8 (V_{CC} = 1.8V \text{ to } 5.5V)$ 

User Selectable Internal Organization

1K: 128 x 8 or 64 x 16 2K: 256 x 8 or 128 x 16

4K: 512 x 8 or 256 x 16

3-Wire Serial Interface

2 MHz Clock Rate (5V) Compatibility

Self-Timed Write Cycle (10 ms max)

High Reliability
 Endurance: 1 Million Cycles

Data Retention: 100 Years

Automotive Grade and Extended Temperature Devices Available

• 8-Pin PDIP, JEDEC SOIC, and EIAJ SOIC Packages

#### **Description**


The AT93C46/56/57/66 provides 1024/2048/4096 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 64/128/256 words of 16 bits each, when the ORG Pin is connected to V<sub>CC</sub> and 128/256/512 words of 8 bits each when it is tied to ground. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT93C46/56/57/66 is available in space saving 8-pin PDIP and 8-pin JEDEC and EIAJ SOIC packages.

(continued)


# **Pin Configurations**

Pin Name	Function		
cs	Chip Select		
SK	Serial Data Clock		
DI	Serial Data Input		
DO	Serial Data Output		
GND	Ground		
Vcc	Power Supply		
ORG	Internal Organization		
DC	Don't Connect		






#### 8-Pin SOIC



8-Pin SOIC



Rotated (R) (1K JEDEC Only)

0172J





#### **Description** (Continued)

The AT93C46/56/57/66 is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a READ instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The WRITE cycle is completely self-timed and no separate ERASE cycle is required be-

fore WRITE. The WRITE cycle is only enabled when the part is in the ERASE/WRITE ENABLE state. When CS is brought "high" following the initiation of a WRITE cycle, the DO pin outputs the READY/BUSY status of the part.


The AT93C46/56/57/66 is available in 4.5V to 5.5V, 2.7V to 5.5V, 2.5V to 5.5V, and 1.8V to 5.5V versions.

#### **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage 6.25V
DC Output Current 5.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Block Diagram (1)



Note: 1. When the ORG pin is connected to V<sub>CC</sub>, the x 16 organization is selected. When it is connected to ground, the x 8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device (of approximately 1 MΩ) will select the x 16 organization. This feature is not available on 1.8V devices.

# Pin Capacitance (1)

Applicable over recommended operating range from T<sub>A</sub> = 25°C, f = 1.0 MHz, V<sub>CC</sub> = +5.0V (unless otherwise noted).

	Test Conditions	Max	Units	Conditions
Соит	Output Capacitance (DO)	5	pF	Vout = 0V
C <sub>IN</sub>	Input Capacitance (CS, SK, DI)	5	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

#### **DC Characteristics**

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = +1.8\text{V}$  to +5.5V,  $T_{AC} = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{CC} = +1.8\text{V}$  to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
V <sub>CC1</sub>	Supply Voltage			1.8		5.5	V
V <sub>CC2</sub>	Supply Voltage			2.5		5.5	V
V <sub>CC3</sub>	Supply Voltage			2.7		5.5	V
V <sub>CC4</sub>	Supply Voltage			4.5		5.5	V
lcc	Supply Current	V <sub>CC</sub> = 5.0V	READ at 1.0 MHz		0.5	2.0	mA
ICC	Supply Current	VCC = 5.0V	WRITE at 1.0 MHz		0.5	2.0	mA
ISB1	Standby Current	$V_{CC} = 1.8V$	CS = 0V		0	0.1	μΑ
I <sub>SB2</sub>	Standby Current	V <sub>CC</sub> = 2.5V	CS = 0V		6.0	10.0	μΑ
I <sub>SB3</sub>	Standby Current	$V_{CC} = 2.7V$	CS = 0V		6.0	10.0	μΑ
I <sub>SB4</sub>	Standby Current	$V_{CC} = 5.0V$	CS = 0V		17	30	μΑ
IIL	Input Leakage	$V_{IN} = 0V$ to $V_{CC}$			0.1	1.0	μΑ
loL	Output Leakage	$V_{IN} = 0V$ to $V_{CC}$			0.1	1.0	μΑ
V <sub>IL1</sub> <sup>(1)</sup> V <sub>IH1</sub> <sup>(1)</sup>	Input Low Voltage Input High Voltage	$4.5V \le V_{CC} \le 5.5V$		-0.1 2.0		0.8 V <sub>CC</sub> + 1	٧
V <sub>IL2</sub> <sup>(1)</sup> V <sub>IH2</sub> <sup>(1)</sup>	Input Low Voltage Input High Voltage	$1.8V \leq V_{CC} \leq 2.7V$		0.0 V <sub>CC</sub> x 0 .7		V <sub>CC</sub> x 0.3 V <sub>CC</sub> + 1	V
V <sub>OL1</sub>	Output Low Voltage	45V 2V 255V	I <sub>OL</sub> = 2.1 mA			0.4	V
V <sub>OH1</sub>	Output High Voltage	4.5V ≤ V <sub>CC</sub> ≤ 5.5V	I <sub>OH</sub> = -0.4 mA	2.4		<u></u>	V
V <sub>OL2</sub>	Output Low Voltage	101/21/ 2071/	I <sub>OL</sub> = 0.15 mA			0.2	V
V <sub>OH2</sub>	Output High Voltage	$1.8V \le V_{CC} \le 2.7V$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2			V

Note: 1. V<sub>IL</sub> min and V<sub>IH</sub> max are reference only and are not tested.





#### **AC Characteristics**

Applicable over recommended operating range from  $T_A$  = -40°C to + 85°C,  $V_{CC}$  = As Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	Test Condition	l	Min	Тур	Max	Units
fsĸ	SK Clock Frequency	$4.5V \le V_{CC} \le 5$ $2.7V \le V_{CC} \le 5$ $2.5V \le V_{CC} \le 5$ $1.8V \le V_{CC} \le 5$	.5V .5V	0 0 0 0		2 1 0.5 0.25	MHz
tsĸн	SK High Time	4.5V ≤ V <sub>CC</sub> ≤ 5 2.7V ≤ V <sub>CC</sub> ≤ 5 2.5V ≤ V <sub>CC</sub> ≤ 5 1.8V ≤ V <sub>CC</sub> ≤ 5	.5V .5V	250 250 500 1000			ns
tsĸĿ	SK Low Time	4.5V ≤ V <sub>CC</sub> ≤ 5 2.7V ≤ V <sub>CC</sub> ≤ 5 2.5V ≤ V <sub>CC</sub> ≤ 5 1.8V ≤ V <sub>CC</sub> ≤ 5	.5V .5V	250 250 500 1000			ns
tcs	Minimum CS Low Time	4.5V ≤ V <sub>CC</sub> ≤ 5 2.7V ≤ V <sub>CC</sub> ≤ 5 2.5V ≤ V <sub>CC</sub> ≤ 5 1.8V ≤ V <sub>CC</sub> ≤ 5	.5V .5V	250 250 500 1000			ns
tcss	CS Setup Time	Relative to SK	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V	50 50 100 200			ns
tois	DI Setup Time	Relative to SK	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V	100 100 200 400			ns
tcsH	CS Hold Time	Relative to SK		0			ns
toih	DI Hold Time	Relative to SK	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V	100 100 200 400			ns
t <sub>PD1</sub>	Output Delay to '1'	AC Test	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V			250 250 500 1000	ns
t <sub>PD0</sub>	Output Delay to '0'	AC Test	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V			250 250 500 1000	ns
tsv	CS to Status Valid	AC Test	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V			250 250 500 1000	ns
toF	CS to DO in High Impedance	AC Test CS = V <sub>IL</sub>	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V			100 100 200 400	ns
twp	Write Cycle Time			0.1		10	ms
two cycle rane			4.5V ≤ V <sub>CC</sub> ≤ 5.5V		1		ms

## **Instruction Set for the AT93C46**

		Op	Addre	ess	Data		
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	1	10	A <sub>6</sub> - A <sub>0</sub>	A <sub>5</sub> - A <sub>0</sub>			Reads data stored in memory, at specified address.
EWEN	1	00	11XXXXX	11XXXX			Write enable must precede all programming modes.
ERASE	1	11	A <sub>6</sub> - A <sub>0</sub>	A <sub>5</sub> - A <sub>0</sub>			Erase memory location An - Ao.
WRITE	1	01	A <sub>6</sub> - A <sub>0</sub>	A <sub>5</sub> - A <sub>0</sub>	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes memory location An - Ao.
ERAL	1	00	10XXXXX	10XXXX			Erases all memory locations. Valid only at V <sub>CC</sub> = 4.5V to 5.5V.
WRAL	1	00	01XXXXX	01XXXX	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes all memory locations. Valid only at V <sub>CC</sub> = 4.5V to 5.5V.
EWDS	1	00	00XXXXX	00XXXX			Disables all programming instructions.

## **Instruction Set for the AT93C57**

		Op	Addr	ess	Data		
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	1	10	A <sub>7</sub> - A <sub>0</sub>	A <sub>6</sub> - A <sub>0</sub>			Reads data stored in memory, at specified address.
EWEN	1	00	11XXXXXX	11XXXXX			Write enable must precede all programming modes.
ERASE	1	11	A7 - A0	A <sub>6</sub> - A <sub>0</sub>			Erase memory location An - Ao.
WRITE	1	01	A7 - A0	A <sub>6</sub> - A <sub>0</sub>	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes memory location An - Ao.
ERAL	1	00	10XXXXXX	10XXXXX			Erases all memory locations. Valid only at $V_{CC} = 4.5V$ to 5.5V.
WRAL	1	00	01XXXXXX	01XXXXX	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes all memory locations. Valid only at $V_{CC} = 4.5V$ to 5.5V.
EWDS	1	00	00XXXXXX	00XXXXX			Disables all programming instructions.





#### Instruction Set for the AT93C56 and AT93C66

		QΟ	Add	D	ata		
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	1	10	A <sub>8</sub> - A <sub>0</sub>	A7 - A0			Reads data stored in memory, at specified address.
EWEN	1	00	11XXXXXXX	11XXXXXX			Write enable must precede all programming modes.
ERASE	1	11	A <sub>8</sub> - A <sub>0</sub>	A7 - A0			Erases memory location An - A <sub>0</sub> .
WRITE	1	01	A <sub>8</sub> - A <sub>0</sub>	A <sub>7</sub> - A <sub>0</sub>	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes memory location An - Ao.
ERAL	1	00	10XXXXXXX	10XXXXXX			Erases all memory locations. Valid only at V <sub>CC</sub> = 4.5V to 5.5V.
WRAL	1	00	01XXXXXXX	01XXXXXX	D <sub>7</sub> - D <sub>0</sub> D <sub>15</sub>		Writes all memory locations. Valid when $V_{CC} = 5.0V \pm 10\%$ and Disable Register cleared.
EWDS	1	00	00XXXXXXX	00XXXXXX			Disables all programming instructions.

#### **Functional Description**

The AT93C46/56/57/66 is accessed via a simple and versatile 3-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. A valid instruction starts with a rising edge of CS and consists of a Start Bit (logic '1') followed by the appropriate Op Code and the desired memory Address location.

**READ** (**READ**): The Read (READ) instruction contains the Address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic '0') precedes the 8 or 16 bit data output string.

**ERASE/WRITE (EWEN):** To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the Erase/Write Enable state, programming remains enabled until an Erase/Write Disable (EWDS) instruction is executed or Vcc power is removed from the part.

**ERASE (ERASE):** The Erase (ERASE) instruction programs all bits in the specified memory location to the logical '1' state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (tcs). A logic '1' at pin DO indicates that the selected memory location has been erased, and the part is ready for another instruction.

WRITE (WRITE): The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (tcs). A logic '0' at DO indicates that programming is still in progress. A logic '1' indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. A READY/BUSY status cannot be obtained if the CS is brought high after the end of the self-timed programming cycle, twp.


**ERASE ALL (ERAL):** The Erase All (ERAL) instruction programs every bit in the memory array to the logic '1' state and is primarily used for testing purposes. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (tcs). The ERAL instruction is valid only at  $V_{CC} = 5.0V \pm 10\%$ .

WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (tcs). The WRAL instruction is valid only at  $V_{CC} = 5.0V \pm 10\%$ .

**ERASE/WRITE DISABLE (EWDS):** To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the READ instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

#### **Timing Diagrams**

#### **Synchronous Data Timing**



Note: 1. This is the minimum SK period






#### **Organization Key for Timing Diagrams**

	AT93C46 (1K)		AT93C	AT93C56 (2K)		AT93C57 (2K)		AT93C66 (4K)	
1/0	x 8	x 16	x 8	x 16	x 8	x 16	x 8	x 16	
An	<b>A</b> 6	A <sub>5</sub>	A <sub>8</sub> <sup>(1)</sup>	A <sub>7</sub>	A <sub>7</sub>	<b>A</b> 6	A <sub>8</sub>	<b>A</b> <sub>7</sub>	
D <sub>N</sub>	D <sub>7</sub>	D <sub>15</sub>	D <sub>7</sub>	D <sub>15</sub>	D <sub>7</sub>	D <sub>15</sub>	D <sub>7</sub>	D <sub>15</sub>	


Note: 1. A<sub>8</sub> is a DON'T CARE value, but the extra clock is required.

#### Timing Diagrams (Continued)


**READ Timing** 



#### **EWEN Timing**




#### **EWDS Timing**




# Timing Diagrams (Continued)

#### **WRITE Timing**




#### WRAL Timing (1)



Note: 1. Valid only at  $V_{CC} = 4.5V$  to 5.5V.


#### **ERASE Timing**







# **Timing Diagrams** (Continued) **TERAL Timing** (1)



Note: 1. Valid only at  $V_{CC} = 4.5V$  to 5.5V.

t <sub>WP</sub> (max)	lcc (max)	I <sub>SB</sub> (max)	f <sub>MAX</sub>	Ordering Code	Daakawa	Operation Bonco
(ms)	<b>(μΑ)</b>	<b>(μA)</b>	(kHz)	Ordering Code	Package	Operation Range
10	2000	30.0	2000	AT93C46-10PC AT93C46-10SC AT93C46R-10SC AT93C46W-10SC	8P3 8S1 8S1 8S2	Commercial (0°C to 70°C)
10	800	10.0	1000	AT93C46-10PC-2.7 AT93C46-10SC-2.7 AT93C46R-10SC-2.7 AT93C46W-10SC-2.7	8P3 8S1 8S1 8S2	Commercial (0°C to 70°C)
10	600	10.0	500	AT93C46-10PC-2.5 AT93C46-10SC-2.5 AT93C46R-10SC-2.5 AT93C46W-10SC-2.5	8P3 8S1 8S1 8S2	Commercial (0°C to 70°C)
10	80	0.1	250	AT93C46-10PC-1.8 AT93C46-10SC-1.8 AT93C46R-10SC-1.8 AT93C46W-10SC-1.8	8P3 8S1 8S1 8S2	Commercial (0°C to 70°C)
10	2000	30.0	2000	AT93C46-10PI AT93C46-10SI AT93C46R-10SI AT93C46W-10SI	8P3 8S1 8S1 8S2	Industrial (-40°C to 85°C)
10	800	10.0	1000	AT93C46-10PI-2.7 AT93C46-10SI-2.7 AT93C46R-10SI-2.7 AT93C46W-10SI-2.7	8P3 8S1 8S1 8S2	Industrial (-40°C to 85°C)
10	600	10.0	500	AT93C46-10PI-2.5 AT93C46-10SI-2.5 AT93C46R-10SI-2.5 AT93C46W-10SI-2.5	8P3 8S1 8S1 8S2	Industrial (-40°C to 85°C)
10	80	0.1	250	AT93C46-10PI-1.8 AT93C46-10SI-1.8 AT93C46R-10SI-1.8 AT93C46W-10SI-1.8	8P3 8S1 8S1 8S2	Industrial (-40°C to 85°C)





	Package Type							
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)							
8S1	1 8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)							
8S2	8S2 8 Lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)							
	Options							
Blank	Standard Device (4.5V to 5.5V)							
-2.7	Low Voltage (2.7V to 5.5V)							
-2.5	Low Voltage (2.5V to 5.5V)							
-1.8	-1.8 Low Voltage (1.8V to 5.5V)							
R	Rotated Pinout							

twp (max)	I <sub>CC</sub> (max)	I <sub>SB</sub> (max)	f <sub>MAX</sub>	Ordering Code	Daalsaaa	Onevetion Dense
(ms)	<b>(μΑ)</b>	<b>(μA)</b>	(kHz)	Ordering Code	Package	Operation Range
10	2000	30.0	2000	AT93C56-10PC AT93C56-10SC AT93C56W-10SC	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	800	10.0	1000	AT93C56-10PC-2.7 AT93C56-10SC-2.7 AT93C56W-10SC-2.7	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	600	10.0	500	AT93C56-10PC-2.5 AT93C56-10SC-2.5 AT93C56W-10SC-2.5	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	80	0.1	250	AT93C56-10PC-1.8 AT93C56-10SC-1.8 AT93C56W-10SC-1.8	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	2000	30.0	2000	AT93C56-10PI AT93C56-10SI AT93C56W-10SI	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	800	10.0	1000	AT93C56-10PI-2.7 AT93C56-10SI-2.7 AT93C56W-10SI-2.7	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	600	10.0	500	AT93C56-10PI-2.5 AT93C56-10SI-2.5 AT93C56W-10SI-2.5	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	80	0.1	250	AT93C56-10PI-1.8 AT93C56-10SI-1.8 AT93C56W-10SI-1.8	8P3 8S1 8S2	Industrial (-40°C to 85°C)

	Package Type							
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)							
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)							
8S2	8S2 8 Lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)							
	Options							
Blank	Standard Device (4.5V to 5.5V)							
-2.7	Low Voltage (2.7V to 5.5V)							
-2.5	Low Voltage (2.5V to 5.5V)							
-1.8	1.8 Low Voltage (1.8V to 5.5V)							





twp (max)	Icc (max)	I <sub>SB</sub> (max)	fMAX	Ordering Code	Darden	Oneseties Berne
(ms)	<b>(μΑ)</b>	<b>(μA)</b>	(kHz)	Ordering Code	Package	Operation Range
10	2000	30.0	2000	AT93C57-10PC AT93C57-10SC AT93C57W-10SC	8P3 8S1 8S2	Commercial (0°C to 70°C)
10 ,	800	10.0	1000	AT93C57-10PC-2.7 AT93C57-10SC-2.7 AT93C57W-10SC-2.7	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	600	10.0	500	AT93C57-10PC-2.5 AT93C57-10SC-2.5 AT93C57W-10SC-2.5	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	80	0.1	250	AT93C57-10PC-1.8 AT93C57-10SC-1.8 AT93C57W-10SC-1.8	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	2000	30.0	2000	AT93C57-10PI AT93C57-10SI AT93C57W-10SI	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	800	10.0	1000	AT93C57-10PI-2.7 AT93C57-10SI-2.7 AT93C57W-10SI-2.7	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	600	10.0	500	AT93C57-10PI-2.5 AT93C57-10SI-2.5 AT93C57W-10SI-2.5	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	80	0.1	250	AT93C57-10PI-1.8 AT93C57-10SI-1.8 AT93C57W-10SI-1.8	8P3 8S1 8S2	Industrial (-40°C to 85°C)

	Package Type							
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)							
8S1	8S1 8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)							
8S2	8 Lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)							
	Options							
Blank	Standard Device (4.5V to 5.5V)							
-2.7	Low Voltage (2.7V to 5.5V)							
-2.5	-2.5 Low Voltage (2.5V to 5.5V)							
-1.8	Low Voltage (1.8V to 5.5V)							

twp (max)	Icc (max)	I <sub>SB</sub> (max)	f <sub>MAX</sub>	Ordering Code	Package	Operation Range
(ms) 10	(μ <b>Α</b> ) 2000	(μ <b>Α)</b> 30.0	( <b>kHz</b> ) 2000	AT93C66-10PC AT93C66-10SC AT93C66W-10SC	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	800	10.0	1000	AT93C66-10PC-2.7 AT93C66-10SC-2.7 AT93C66W-10SC-2.7	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	600	10.0	500	AT93C66-10PC-2.5 AT93C66-10SC-2.5 AT93C66W-10SC-2.5	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	80	0.1	250	AT93C66-10PC-1.8 AT93C66-10SC-1.8 AT93C66W-10SC-1.8	8P3 8S1 8S2	Commercial (0°C to 70°C)
10	2000	30.0	2000	AT93C66-10PI AT93C66-10SI AT93C66W-10SI	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	800	10.0	1000	AT93C66-10PI-2.7 AT93C66-10SI-2.7 AT93C66W-10SI-2.7	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	600	10.0	500	AT93C66-10PI-2.5 AT93C66-10SI-2.5 AT93C66W-10SI-2.5	8P3 8S1 8S2	Industrial (-40°C to 85°C)
10	80	0.1	250	AT93C66-10PI-1.8 AT93C66-10SI-1.8 AT93C66W-10SI-1.8	8P3 8S1 8S2	Industrial (-40°C to 85°C)

Package Type				
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)			
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)			
8S2	8 Lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)			
Options				
Blank	Standard Device (4.5V to 5.5V)			
-2.7	Low Voltage (2.7V to 5.5V)			
-2.5	Low Voltage (2.5V to 5.5V)			
-1.8	Low Voltage (1.8V to 5.5V)			





#### **Features**

• Low Voltage and Standard Voltage Operation

5.0 (V<sub>CC</sub> = 4.5V to 5.5V) 2.7 (V<sub>CC</sub> = 2.7V to 5.5V) 2.5 (V<sub>CC</sub> = 2.5V to 5.5V)

• 3-Wire Serial Interface

2 MHz Clock Rate (5V) Compatibility

Self-Timed Write Cycle (10 ms max)

High Reliability

Endurance: 1 Million Cycles
Data Retention: 100 Years

Automotive Grade and Extended Temperature Devices Available

• 8-Pin PDIP and JEDEC SOIC Packages

#### **Description**


The AT93C46A provides 1024 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 64 words of 16 bits each. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT93C46A is available in space saving 8-pin PDIP and 8-pin JEDEC packages.


The AT93C46A is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a READ instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The WRITE cycle is completely self-timed and no separate ERASE cycle is required before WRITE. The WRITE cycle is only enabled when the part is in the ERASE/WRITE ENABLE state. When CS is brought "high" following the initiation of a WRITE cycle, the DO pin outputs the READY/BUSY status of the part.

The AT93C46A is available in 4.5V to 5.5V, 2.7V to 5.5V, and 2.5V to 5.5V versions.

#### **Pin Configurations**

Pin Name	Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
Vcc	Power Supply
NC	No Connect
DC	Don't Connect





# 3-Wire Serial CMOS E<sup>2</sup>PROMs

1K (64 x 16)

0539A






#### **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage 6.25V
DC Output Current5.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Block Diagram**



# Pin Capacitance (1)

Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 1.0 MHz,  $V_{CC} = +5.0V$  (unless otherwise noted).

	Test Conditions	Max	Units	Conditions
Соит	Output Capacitance (DO)	5	pF	Vout = 0V
CiN	Input Capacitance (CS, SK, DI)	5	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

#### **DC Characteristics**

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +2.5V$  to +5.5V,  $T_{AC} = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = +2.5V$  to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
V <sub>CC1</sub>	Supply Voltage			1.8		5.5	V
V <sub>CC2</sub>	Supply Voltage			2.5		5.5	V
V <sub>СС3</sub>	Supply Voltage			2.7		5.5	V
V <sub>CC4</sub>	Supply Voltage			4.5		5.5	V
lcc	Supply Current	Vcc = 5.0V	READ at 1.0 MH	łz	0.5	2.0	mA
ICC	Supply Current	VCC = 5.0V	WRITE at 1.0 M	Hz	0.5	2.0	mA
I <sub>SB1</sub>	Standby Current	$V_{CC} = 2.5V$	CS = 0V		14.0	20.0	μΑ
I <sub>SB2</sub>	Standby Current	$V_{CC} = 2.7V$	CS = 0V		14.0	20.0	μΑ
I <sub>SB3</sub>	Standby Current	$V_{CC} = 5.0V$	CS = 0V		35.0	50.0	μΑ
lıL	Input Leakage	$V_{IN} = 0V$ to $V_{CC}$			0.1	1.0	μΑ
loL	Output Leakage	$V_{IN} = 0V$ to $V_{CC}$			0.1	1.0	μΑ
V <sub>IL1</sub> <sup>(1)</sup> V <sub>IH1</sub> <sup>(1)</sup>	Input Low Voltage Input High Voltage	$4.5V \le V_{CC} \le 5.5V$		-0.1 2.0		0.8 V <sub>CC</sub> + 1	V
V <sub>IL2</sub> <sup>(1)</sup> V <sub>IH2</sub> <sup>(1)</sup>	Input Low Voltage Input High Voltage	1.8V ≤ V <sub>CC</sub> ≤ 2.7V		0.0 V <sub>CC</sub> x 0.7		V <sub>CC</sub> x 0.3 V <sub>CC</sub> + 1	V
V <sub>OL1</sub>	Output Low Voltage	1 EV < Voc < E EV	$I_{OL} = 2.1 \text{ mA}$			0.4	V
V <sub>OH1</sub>	Output High Voltage	4.5V ≤ V <sub>CC</sub> ≤ 5.5V	I <sub>OH</sub> = -0.4 mA	2.4			V
V <sub>OL2</sub>	Output Low Voltage	1.8V ≤ V <sub>CC</sub> ≤ 2.7V	loL = 0.15 mA			0.2	V
V <sub>OH2</sub>			I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2			V

Note: 1. V<sub>IL</sub> min and V<sub>IH</sub> max are reference only and are not tested.



#### **AC Characteristics**

Applicable over recommended operating range from  $T_A$  = -40°C to + 85°C,  $V_{CC}$  = +2.5V to + 5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
fsĸ	SK Clock Frequency	4.5V ≤ V <sub>CC</sub> ≤ 5 2.7V ≤ V <sub>CC</sub> ≤ 5 2.5V ≤ V <sub>CC</sub> ≤ 5 1.8V ≤ V <sub>CC</sub> ≤ 5	.5V .5V	0 0 0 0		2 1 0.5 0.25	MHz
tsкн	SK High Time	4.5V ≤ V <sub>CC</sub> ≤ 5 2.7V ≤ V <sub>CC</sub> ≤ 5 2.5V ≤ V <sub>CC</sub> ≤ 5 1.8V ≤ V <sub>CC</sub> ≤ 5	.5V .5V	250 250 500 1000			ns
tskl	SK Low Time	4.5V ≤ V <sub>CC</sub> ≤ 5 2.7V ≤ V <sub>CC</sub> ≤ 5 2.5V ≤ V <sub>CC</sub> ≤ 5 1.8V ≤ V <sub>CC</sub> ≤ 5	.5V .5V	250 250 500 1000			ns
tcs	Minimum CS Low Time	4.5V ≤ V <sub>CC</sub> ≤ 5 2.7V ≤ V <sub>CC</sub> ≤ 5 2.5V ≤ V <sub>CC</sub> ≤ 5 1.8V ≤ V <sub>CC</sub> ≤ 5	.5V .5V	250 250 500 1000			ns
toss	CS Setup Time	Relative to SK	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V	50 50 100 200			ns
tois	DI Setup Time	Relative to SK	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $2.5V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$	100 100 200 400			ns
tcsh	CS Hold Time	Relative to SK		0			ns
tDIH	DI Hold Time	Relative to SK	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$ $2.5V \le V_{CC} \le 5.5V$ $1.8V \le V_{CC} \le 5.5V$	100 100 200 400			ns
tPD1	Output Delay to '1'	AC Test	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V			250 250 500 1000	ns
t <sub>PD0</sub>	Output Delay to '0'	AC Test	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V			250 250 500 1000	ns
tsv	CS to Status Valid	AC Test	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V			250 250 500 1000	ns
tDF	CS to DO in High Impedance	AC Test CS = V <sub>IL</sub>	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V			100 100 200 400	ns
twp	Write Cycle Time			0.1		10	ms
*VVF	Time Cycle Time		$4.5V \le V_{CC} \le 5.5V$		1		ms

## Instruction Set for the AT93C46A

			Address	
Instruction	SB	Op Code	x 16	Comments
READ	1	10	A <sub>5</sub> - A <sub>0</sub>	Reads data stored in memory, at specified address.
EWEN	1	00	11XXXX	Write enable must precede all programming modes.
ERASE	1	11	A <sub>5</sub> - A <sub>0</sub>	Erase memory location An - A <sub>0</sub> .
WRITE	1	01	A <sub>5</sub> - A <sub>0</sub>	Writes memory location An - Ao.
ERAL	1	00	10XXXX	Erases all memory locations. Valid only at V <sub>CC</sub> = 4.5V to 5.5V.
WRAL	1	00	01XXXX	Writes all memory locations. Valid only at $V_{CC} = 4.5V$ to 5.5V.
EWDS	1	00	00XXXX	Disables all programming instructions.





#### **Functional Description**

The AT93C46A is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. A valid instruction starts with a rising edge of CS and consists of a Start Bit (logic '1') followed by the appropriate Op Code and the desired memory Address location.

**READ (READ):** The Read (READ) instruction contains the Address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic '0') precedes the 16 bit data output string.

ERASE/WRITE (EWEN): To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the Erase/Write Enable state, programming remains enabled until an Erase/Write Disable (EWDS) instruction is executed or Vcc power is removed from the part.

**ERASE (ERASE):** The Erase (ERASE) instruction programs all bits in the specified memory location to the logical '1' state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the READY / BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (tcs). A logic '1' at pin DO indicates that the selected memory location has been erased, and the part is ready for another instruction.

WRITE (WRITE): The Write (WRITE) instruction contains the 16 bits of data to be written into the specified memory location. The self-timed programming cycle starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (tcs). A logic '0' at DO indicates that programming is still in progress. A logic '1' indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions.


**ERASE ALL (ERAL):** The Erase All (ERAL) instruction programs every bit in the memory array to the logic '1' state and is primarily used for testing purposes. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (tcs). The ERAL instruction is valid only at  $V_{CC} = 5.0V \pm 10\%$ .

WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (tcs). The WRAL instruction is valid only at  $V_{CC} = 5.0V \pm 10\%$ .

**ERASE/WRITE DISABLE (EWDS):** To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the READ instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

## **Timing Diagrams**

#### **Synchronous Data Timing**




Note: 1. This is the minimum SK period.

# **Organization Key for Timing Diagrams**


	AT93C46A		
I/O	x 16		
AN	<b>A</b> 5		
DN	D <sub>15</sub>		

# Timing Diagrams (Continued)

#### **READ Timing**




## **EWEN Timing** (1)



Note: 1. Requires a minimum of nine clock cycles.

## **EWDS Timing** (1)




Note: 1. Requires a minimum of nine clock cycles.






# Timing Diagrams (Continued)

#### **WRITE Timing**




# WRAL Timing (1, 2)



Notes: 1. Valid only at  $V_{CC} = 4.5V$  to 5.5V.

2. Requires a minimum of nine clock cycles.


### **ERASE Timing**



AT93C46A

## **Timing Diagrams** (Continued)

TERAL Timing (1)



Note: 1. Valid only at  $V_{CC} = 4.5V$  to 5.5V.



t <sub>WP</sub> (max) (ms)	lcc (max) (μA)	I <sub>SB</sub> (max) (μ <b>A</b> )	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	2000	50.0	2000	AT93C46A-10PC AT93C46A-10SC	8P3 8S1	Commercial (0°C to 70°C)
10	800	20.0	1000	AT93C46A-10PC-2.7 AT93C46A-10SC-2.7	8P3 8S1	Commercial (0°C to 70°C)
10	600	20.0	500	AT93C46A-10PC-2.5 AT93C46A-10SC-2.5	8P3 8S1	Commercial (0°C to 70°C)
10	2000	50.0	2000	AT93C46A-10PI AT93C46A-10SI	8P3 8S1	Industrial (-40°C to 85°C)
10	800	20.0	1000	AT93C46A-10PI-2.7 AT93C46A-10SI-2.7	AT93C46A-10PI-2.7 8P3	
10	600	20.0	500	AT93C46A-10PI-2.5 AT93C46A-10SI-2.5	8P3 8S1	Industrial (-40°C to 85°C)

	Package Type								
8P3 8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)									
8S1 8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)									
	Options								
Blank	Standard Device (4.5V to 5.5V)								
-2.7	Low Voltage (2.7V to 5.5V)								
-2.5	Low Voltage (2.5V to 5.5V)								
-1.8	Low Voltage (1.8V to 5.5V)								

#### **Features**

• Low Voltage and Standard Voltage Operation

 $5.0 (V_{CC} = 4.5V \text{ to } 5.5V)$ 2.7 (V<sub>CC</sub> = 2.7V to 5.5V)

 $2.5 (V_{CC} = 2.5V \text{ to } 5.5V)$ 

 $1.8 (V_{CC} = 1.8V \text{ to } 5.5V)$ 

User Selectable Internal Organization

1K: 128 x 8 or 64 x 16 2K: 256 x 8 or 128 x 16

4K: 512 x 8 or 256 x 16

4-Wire Serial Interface

Self-Timed Write Cycle (10 ms max)

High Reliability

Endurance: 1 Million Cycles
Data Retention: 100 Years

8-Pin PDIP and EIAJ SOIC Packages

### **Description**

The AT59C11/22/13 provides 1024/2048/4096 bits of serial EEPROM (Electrically Erasable Programmable Read Only Memory) organized as 64/128/256 words of 16 bits each, when the ORG Pin is connected to V<sub>CC</sub> and 128/256/512 words of 8 bits each when it is tied to ground. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT59C11/22/13 is available in space saving 8-pin PDIP and 8-pin EIAJ SOIC packages.


The AT59C11/22/13 is enabled through the Chip Select pin (CS), and accessed via a 4-wire serial interface consisting of Data Input (DI), Data Output (DO), and Clock (CLK). Upon receiving a READ instruction at DI, the address is decoded and the data

(continued)


## **Pin Configurations**

Pin Name	Function
cs	Chip Select
CLK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
Vcc	Power Supply
ORG	Internal Organization
RDY/BUSY	Status Output

#### 8-Pin PDIP



#### 8-Pin SOIC



# 4-Wire Serial CMOS E<sup>2</sup>PROMs

1K (128 x 8 or 64 x 16)

2K (256 x 8 or 128 x 16)

4K (512 x 8 or 256 x 16)

0173J





### **Description** (Continued)

is clocked out serially on the data output pin DO, the WRITE cycle is completely self-timed and no separate ERASE cycle is required before WRITE. The WRITE cycle is only enabled when the part is in the ERASE/WRITE ENABLE state. Ready/Busy status can be monitored upon

completion of a programming operation by polling the Ready/Busy pin.


The AT59C11/22/13 is available in 5.0V  $\pm$  10%, 2.7V to 5.5V, 2.5V to 5.5V, and 1.8V to 5.5V versions.

#### Absolute Maximum Ratings\*

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage 6.25V
DC Output Current 5.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **Block Diagram** (1)



Note: 1. When the ORG pin is connected to V<sub>CC</sub>, the x 16 organization is selected. When it is connected to ground, the x 8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the x 16 organization. This feature is not available on 1.8V devices.

# Pin Capacitance (1)

Applicable over recommended operating range from T<sub>A</sub> = 25°C, f = 1.0 MHz, V<sub>CC</sub> = +5.0V (unless otherwise noted).

	Test Conditions	Max	Units	Conditions
Cout	Output Capacitance (DO)	5	pF	Vout = 0V
CIN	Input Capacitance (CS, CLK, DI, RDY/BUSY)	5	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

#### **DC Characteristics**

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = +1.8\text{V}$  to +5.5V,  $T_{AC} = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{CC} = +1.8\text{V}$  to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition	on	Min	Тур	Max	Units
V <sub>CC1</sub>	Supply Voltage			1.8		5.5	V
V <sub>CC2</sub>	Supply Voltage			2.5		5.5	V
Vccз	Supply Voltage			2.7		5.5	V
V <sub>CC4</sub>	Supply Voltage			4.5		5.5	V
Icc	Supply Current	Vcc = 5.0V	READ at 1.0 MHz	-	0.5	2.0	mA
	Cupply Current	VCC = 0.0V	WRITE at 1.0 MHz		0.5	2.0	mA
Is <sub>B1</sub>	Standby Current	V <sub>CC</sub> = 1.8V	CS = 0V		0.0	0.1	μΑ
I <sub>SB2</sub>	Standby Current	$V_{CC} = 2.5V$	CS = 0V		6.0	10.0	μΑ
I <sub>SB3</sub>	Standby Current	$V_{CC} = 2.7V$	CS = 0V		6.0	10.0	μΑ
I <sub>SB4</sub>	Standby Current	$V_{CC} = 5.0V$	CS = 0V		21.0	30.0	μΑ
hL	Input Leakage	$V_{IN} = 0V$ to $V_{CC}$			0.1	1.0	μΑ
loL	Output Leakage	V <sub>IN</sub> = 0V to V <sub>CC</sub>			0.1	1.0	μΑ
V <sub>IL1</sub> <sup>(1)</sup> V <sub>IH1</sub> <sup>(1)</sup>	Input Low Voltage Input High Voltage	4.5V ≤ V <sub>CC</sub> ≤ 5.5V		-0.1 2.0		0.8 V <sub>CC</sub> + 1	V
V <sub>IL2</sub> <sup>(1)</sup> V <sub>IH2</sub> <sup>(1)</sup>	Input Low Voltage Input High Voltage	1.8V ≤ V <sub>CC</sub> ≤ 2.7V		0.0 V <sub>CC</sub> x 0.7		Vcc x 0.3 Vcc + 1	٧
Vol1 VoH1	Output Low Voltage Output High Voltage	4.5V ≤ V <sub>CC</sub> ≤ 5.5V	I <sub>OL</sub> = 2.1 mA I <sub>OH</sub> = 0.4 mA	2.4		0.4	٧
V <sub>OL2</sub> V <sub>OH2</sub>	Output Low Voltage Output High Voltage	1.8V ≤ V <sub>CC</sub> ≤ 2.7V	I <sub>OL</sub> = 0.15 mA I <sub>OH</sub> = -0.1 mA	Vcc - 0.2		0.2	٧

Note: 1.  $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.



### **AC Characteristics**

Applicable over recommended operating range from  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
fclk	CLK Clock Frequency	$4.5V \le V_{CC} \le 5$ $2.7V \le V_{CC} \le 5$ $2.5V \le V_{CC} \le 5$ $1.8V \le V_{CC} \le 5$	.5V .5V	0 0 0 0		1 1 0.5 0.25	MHz
tckH	CLK High Time	4.5V ≤ V <sub>CC</sub> ≤ 5 2.7V ≤ V <sub>CC</sub> ≤ 5 2.5V ≤ V <sub>CC</sub> ≤ 5 1.8V ≤ V <sub>CC</sub> ≤ 5	.5V .5V	250 250 500 1000			ns
tckL	CLK Low Time	4.5V ≤ V <sub>CC</sub> ≤ 5 2.7V ≤ V <sub>CC</sub> ≤ 5 2.5V ≤ V <sub>CC</sub> ≤ 5 1.8V ≤ V <sub>CC</sub> ≤ 5	.5V .5V	250 250 500 1000			ns
tcs	Minimum CS Low Time	4.5V ≤ V <sub>CC</sub> ≤ 5 2.7V ≤ V <sub>CC</sub> ≤ 5 2.5V ≤ V <sub>CC</sub> ≤ 5 1.8V ≤ V <sub>CC</sub> ≤ 5	.5V .5V	250 250 500 1000			ns
tcss	CS Setup Time	Relative to SK	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V	50 50 100 200			ns
tois	DI Setup Time	Relative to SK	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V	100 100 200 400			ns
tcsH	CS Hold Time	Relative to SK		0			ns
tDIH	DI Hold Time	Relative to SK	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V	100 100 200 400			ns
tPD1	Output Delay to '1'	AC Test	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V			250 250 500 1000	ns
t <sub>PD0</sub>	Output Delay to '0'	AC Test	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V			250 250 500 1000	ns
tred	CS to Status Valid	AC Test	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V			250 250 500 1000	ns
tcz	CS to DO in High Impedance	AC Test CS = V <sub>IL</sub>	4.5V ≤ V <sub>CC</sub> ≤ 5.5V 2.7V ≤ V <sub>CC</sub> ≤ 5.5V 2.5V ≤ V <sub>CC</sub> ≤ 5.5V 1.8V ≤ V <sub>CC</sub> ≤ 5.5V			100 100 200 400	ns
twc	Write Cycle Time			0.1		10	ms

### Instruction Set for the AT59C11

		Op	Add	Address		ata	
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	1	10XX	A <sub>6</sub> - A <sub>0</sub>	A5 - A0			Reads data stored in memory, at specified address.
EWEN	1	0011	xxxxxx	xxxxx			Write enable must precede all programming modes.
WRITE	1	X1XX	A <sub>6</sub> - A <sub>0</sub>	A <sub>5</sub> - A <sub>0</sub>	D7 - D0	D <sub>15</sub> - D <sub>0</sub>	Writes memory location An - Ao.
ERAL	1	0010	xxxxxx	xxxxx			Erases all memory locations. Valid only at V <sub>CC</sub> = 4.5V to 5.5V.
WRAL	1	0001	xxxxxx	xxxxx	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes all memory locations. Valid only at V <sub>CC</sub> = 4.5V to 5.5V.
EWDS	1	0000	xxxxxx	xxxxx			Disables all programming instructions.

## **Instruction Set for the AT59C22**

		Op	Addı	ess ess	Da	ata	
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	1	10XX	<b>A</b> <sub>7</sub> - <b>A</b> <sub>0</sub>	A <sub>6</sub> - A <sub>0</sub>			Reads data stored in memory, at specified address.
EWEN	1	0011	xxxxxxx	xxxxxx			Write enable must precede all programming modes.
WRITE	1	X1XX	A <sub>7</sub> - A <sub>0</sub>	A <sub>6</sub> - A <sub>0</sub>	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes memory location An - A <sub>0</sub> .
ERAL	1	0010	xxxxxxx	xxxxxx			Erases all memory locations. Valid only at $V_{CC} = 4.5V$ to 5.5V.
WRAL	1	0001	xxxxxxx	xxxxxx	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes all memory locations. Valid when V <sub>CC</sub> = 5.0V ± 10% and Disable Register cleared.
EWDS	1	0000	xxxxxxx	xxxxxx			Disables all programming instructions.



### **Instruction Set for the AT59C13**

		Op	Addr	ess	D	ata	
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	1	10XX	A <sub>8</sub> - A <sub>0</sub>	A7 - A0			Reads data stored in memory, at specified address.
EWEN	1	0011	xxxxxxxx	x xxxxxxxx			Write enable must precede all programming modes.
WRITE	1	X1XX	A <sub>8</sub> - A <sub>0</sub>	A7 - A0	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes memory location An - Ao.
ERAL	1	0010	xxxxxxxx	xxxxxxx			Erases all memory locations. Valid only at V <sub>CC</sub> = 4.5V to 5.5V.
WRAL	1	0001	xxxxxxxx	xxxxxxx	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes all memory locations. Valid when $V_{CC} = 5.0V \pm 10\%$ and Disable Register cleared.
EWDS	1	0000	xxxxxxxx	xxxxxxx			Disables all programming instructions.

#### **Functional Description**

The AT59C11/22/13 are accessed via a simple and versatile 4-wire serial communication interface. Device operation is controlled by six instructions issued by the host processor. A valid instruction starts with a rising edge of CS and consists of a Start Bit (logic '1') followed by the appropriate Op Code and the desired memory Address location.

**READ (READ):** The Read (READ) instruction contains the Address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock CLK. It should be noted that a dummy bit (logic '0') precedes the 8 or 16 bit data output string.

**ERASE/WRITE (EWEN):** To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the Erase/Write Enable state, programming remains enabled until an Erase/Write Disable (EWDS) instruction is executed or V<sub>CC</sub> power is removed from the part.

**WRITE (WRITE):** The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle starts

after the last bit of data is received at serial data input pin DI. The Ready/Busy status of the AT59C11/22/13 can be determined by polling the RDY/BUSY pin. A logic '0' at RDY/BUSY indicates that programming is still in progress. A logic '1' indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions.


**ERASE ALL (ERAL):** The Erase All (ERAL) instruction programs every bit in the memory array to the logic '1' state <u>and is</u> primarily used for testing purposes. The Ready/Busy status of the <u>AT59C11/22/13</u> can be determined by polling the RDY/BUSY pin. The ERAL instruction is valid only at  $V_{CC} = 5.0V \pm 10\%$ .

WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The Ready/Busy status of the AT59C11/22/13 can be determined by polling the RDY/BUSY pin. The WRAL instruction is valid only at  $V_{CC} = 5.0V \pm 10\%$ .

**ERASE/WRITE DISABLE (EWDS):** To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the READ instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

### **Timing Diagrams**

#### **Synchronous Data Timing**



Note: 1. This is the minimum CLK period.

(continued)






# **Organization Key for Timing Diagrams**


	Dens	Density 1K Density 2K			Dens	ity 4K
1/0	x 8	x 16	x 8	x 16	x 8	x 16
An	<b>A</b> 6	<b>A</b> 5	A <sub>7</sub>	<b>A</b> 6	A <sub>8</sub>	A <sub>7</sub>
DN	D <sub>7</sub>	D <sub>15</sub>	D <sub>7</sub>	D <sub>15</sub>	D <sub>7</sub>	D <sub>15</sub>

# Timing Diagrams (Continued)


### **READ Timing**



### **WRITE Timing**




### **EWEN/EWDS Timing**




(continued)

# Timing Diagrams (Continued)

**ERAL Timing** 



#### **WRAL Timing**





twc (max) (ms)	I <sub>CC</sub> (max) (μ <b>A</b> )	I <sub>SB</sub> (max) (μA)	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	2000	30.0	1000	AT59C11-10PC AT59C11W-10SC	8P3 8S2	Commercial (0°C to 70°C)
10	800	10.0	1000	AT59C11-10PC-2.7 AT59C11W-10SC-2.7	8P3 8S2	Commercial (0°C to 70°C)
10	600	10.0	500	AT59C11-10PC-2.5 AT59C11W-10SC-2.5	8P3 8S2	Commercial (0°C to 70°C)
10	80	0.1	250	AT59C11-10PC-1.8 AT59C11W-10SC-1.8	8P3 8S2	Commercial (0°C to 70°C)
10	2000	30.0	1000	AT59C11-10PI AT59C11W-10SI	8P3 8S2	Industrial (-40°C to 85°C)
10	800	10.0	1000	AT59C11-10PI-2.7 AT59C11W-10SI-2.7	8P3 8S2	Industrial (-40°C to 85°C)
10	600	10.0	500	AT59C11-10PI-2.5 AT59C11W-10SI-2.5	8P3 8S2	Industrial (-40°C to 85°C)
10	80	0.1	250	AT59C11-10PI-1.8 AT59C11W-10SI-1.8	8P3 8S2	Industrial (-40°C to 85°C)

	Package Type				
8P3	8P3 8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
8S2	8 Lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)				
	Options				
Blank	Standard Device (4.5V to 5.5V)				
-2.7	Low Voltage (2.7V to 5.5V)				
-2.5	-2.5 Low Voltage (2.5V to 5.5V)				
-1.8	Low Voltage (1.8V to 5.5V)				

twc (max)	Icc (max)	I <sub>SB</sub> (max)	fMAX			
twc (max)	ice (max)	ISB (IIIax)	IMAX	Ordering Code	Package	Operation Range
(ms)	<b>(μΑ)</b>	<b>(μA)</b>	(kHz)			J
10	2000	30.0	1000	AT59C22-10PC AT59C22W-10SC	8P3 8S2	Commercial (0°C to 70°C)
10	800	10.0	1000	AT59C22-10PC-2.7 AT59C22W-10SC-2.7	8P3 8S2	Commercial (0°C to 70°C)
10	600	10.0	500	AT59C22-10PC-2.5 AT59C22W-10SC-2.5	8P3 8S2	Commercial (0°C to 70°C)
10	80	0.1	250	AT59C22-10PC-1.8 AT59C22W-10SC-1.8	8P3 8S2	Commercial (0°C to 70°C)
10	2000	30.0	1000	AT59C22-10PI AT59C22W-10SI	8P3 8S2	Industrial (-40°C to 85°C)
10	800	10.0	1000	AT59C22-10PI-2.7 AT59C22W-10SI-2.7	8P3 8S2	Industrial (-40°C to 85°C)
10	600	10.0	500	AT59C22-10PI-2.5 AT59C22W-10SI-2.5	8P3 8S2	Industrial (-40°C to 85°C)
10	80	0.1	250	AT59C22-10PI-1.8 AT59C22W-10SI-1.8	8P3 8S2	Industrial (-40°C to 85°C)

	Package Type					
8P3	8P3 8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)					
8S2	8 Lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)					
	Options					
Blank	Standard Device (4.5V to 5.5V)					
-2.7	Low Voltage (2.7V to 5.5V)					
-2.5	-2.5 Low Voltage (2.5V to 5.5V)					
-1.8	Low Voltage (1.8V to 5.5V)					





twc (max)	Icc (max)	I <sub>SB</sub> (max)	fMAX	Ordering Code	Pookogo	Operation Range
(ms)	<b>(μA)</b>	<b>(μΑ)</b>	(kHz)	Ordering Code	Package	Operation Range
10	2000	30.0	1000	AT59C13-10PC AT59C13W-10SC	8P3 8S2	Commercial (0°C to 70°C)
10	800	10.0	1000	AT59C13-10PC-2.7 AT59C13W-10SC-2.7	8P3 8S2	Commercial (0°C to 70°C)
10	600	10.0	500	AT59C13-10PC-2.5 AT59C13W-10SC-2.5	8P3 8S2	Commercial (0°C to 70°C)
10	80	0.1	250	AT59C13-10PC-1.8 AT59C13W-10SC-1.8	8P3 8S2	Commercial (0°C to 70°C)
10	2000	30.0	1000	AT59C13-10PI AT59C13W-10SI	8P3 8S2	Industrial (-40°C to 85°C)
10	800	10.0	1000	AT59C13-10PI-2.7 AT59C13W-10SI-2.7	8P3 8S2	Industrial (-40°C to 85°C)
10	600	10.0	500	AT59C13-10PI-2.5 AT59C13W-10SI-2.5	8P3 8S2	Industrial (-40°C to 85°C)
10	80	0.1	250	AT59C13-10PI-1.8 AT59C13W-10SI-1.8	8P3 8S2	Industrial (-40°C to 85°C)

	Package Type					
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)					
8S2	8 Lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)					
	Options					
Blank	Standard Device (4.5V to 5.5V)					
-2.7	Low Voltage (2.7V to 5.5V)					
-2.5	Low Voltage (2.5V to 5.5V)					
-1.8	Low Voltage (1.8V to 5.5V)					

#### **Features**

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 and 3
- Low Voltage and Standard Voltage Operation

 $5.0 (V_{CC} = 4.5V \text{ to } 5.5V)$ 

2.7 (V<sub>CC</sub> = 2.7V to 5.5V)

 $1.8 (V_{CC} = 1.8V \text{ to } 3.6V)$ 

- 2 MHz Clock Rate (5V) Compatibility
- 8-Byte Page Mode
- Block Write Protection

Protect 1/4, 1/2, or Entire Array

- Write Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software Data Protection
- Self-Timed Write Cycle (10 ms Max)
- High Reliability

Endurance: 1 Million Cycles
Data Retention: 100 Years

- Automotive Grade and Extended Temperature Devices Available
- 8-Pin PDIP and JEDEC SOIC Packages

#### Description


The AT25010/020/040 provides 1024/2048/4096 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 128/256/512 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT25010/020/040 is available in space saving 8-pin PDIP and 8-pin JEDEC (SOIC) packages.


The AT25010/020/040 is enabled through the Chip Select pin  $\overline{(CS)}$  and accessed via a 4-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate ERASE cycle is required before WRITE.

(continued)

## **Pin Configurations**

Pin Name	Function
CS	Chip Select
SCK	Serial Data Clock
SI	Serial Data Input
SO	Serial Data Output
GND	Ground
Vcc	Power Supply
WP	Write Protect
HOLD	Suspends Serial Input





# SPI Serial CMOS E<sup>2</sup>PROMs

1K (128 x 8)

2K (256 x 8)

4K (512 x 8)

# **Preliminary**

0606B





### **Description** (Continued)


BLOCK WRITE protection is enabled by programming the status register with one of four blocks of write protection. Separate program enable and program disable instructions are provided for additional data protection. Hardware data protection is provided via the WP pin to protect against inadvertent write attempts. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence.

### **Absolute Maximum Ratings\***

	Operating Temperature55°C to +125°C
	Storage Temperature65°C to +150°C
	Voltage on Any Pin with Respect to Ground1.0V to +7.0V
	Maximum Operating Voltage 6.25V
-	DC Output Current

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Block Diagram**



# Pin Capacitance (1)

Applicable over recommended operating range from T<sub>A</sub> = 25°C, f = 1.0 MHz, V<sub>CC</sub> = +5.0V (unless otherwise noted).

	Test Conditions	Max	Units	Conditions
Cout	Output Capacitance (SO)	8	pF	Vout = 0V
CIN	Input Capacitance (CS, SCK, SI, WP, HOLD)	6	рF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

#### **DC Characteristics**

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V,  $T_{AC} = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Max	Units
Vcc1 (1)	Supply Voltage			1.8	5.5	V
V <sub>CC2</sub>	Supply Voltage			2.7	5.5	V
Vccз	Supply Voltage			4.5	5.5	V
lcc1	Supply Current	V <sub>CC</sub> = 5.0V at 1 MHz, SO = Open			3.0	mA
I <sub>CC2</sub>	Supply Current	V <sub>CC</sub> = 5.0V at 2 MHz, SO = Open			6.0	mA
I <sub>SB1</sub> <sup>(1)</sup>	Standby Current	V <sub>CC</sub> = 1.8V	CS = V <sub>CC</sub>		100	μΑ
I <sub>SB2</sub>	Standby Current	$V_{CC} = 2.7V$	$\overline{\text{CS}} = V_{\text{CC}}$		100	μΑ
I <sub>SB3</sub>	Standby Current	V <sub>CC</sub> = 5.0V	$\overline{\text{CS}} = V_{\text{CC}}$		100	μΑ
lı∟	Input Leakage	$V_{IN} = 0V$ to $V_{CC}$		-1.0	3.0	μΑ
lol	Output Leakage	$V_{IN} = 0V$ to $V_{CC}$ , $T_{AC} = 0^{\circ}C$ to $70^{\circ}C$		-1.0	3.0	μΑ
V <sub>IL</sub> <sup>(2)</sup>	Input Low Voltage			-1.0	V <sub>CC</sub> x 0.3	V
V <sub>IH</sub> <sup>(2)</sup>	Input High Voltage			V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 0.5	V
V <sub>OL1</sub>	Output Low Voltage	4.5V ≤ Vcc ≤ 5.5V	$I_{OL} = 2.0 \text{ mA}$		0.4	V
V <sub>OH1</sub>	Output High Voltage	4.5 V \( \times \( \times \( \times \) \( \times \( \times \) \( \times \)	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> - 0.8		V
Vol2	Output Low Voltage	1.8V ≤ V <sub>CC</sub> ≤ 3.6V	$I_{OL} = 0.15 \text{ mA}$		0.2	V
V <sub>OH2</sub>	Output High Voltage	1.0 V ≥ VCC ≥ 3.0 V	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2		V

Notes: 1. This parameter is preliminary and Atmel may change the specifications upon further characterization.

<sup>2.</sup> VIL min and VIH max are reference only and are not tested.





### **AC Characteristics**

Applicable over recommended operating range from  $T_A$  = -40°C to +85°C,  $V_{CC}$  = As Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	Voltage	Min	Max	Units
fsck	SCK Clock Frequency	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	0 0 0	2 1 (1)	MHz
t <sub>RI</sub>	Input Rise Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6		2 2 2	μs
tFI	Input Fall Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6		2 2 2	μs
twн	SCK High Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	200 400 (1)		ns
tw∟	SCK Low Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	200 400 (1)		ns
tcs	CS High Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	250 500 (1)		ns
tcss	CS Setup Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	250 500 (1)		ns
tcsH	CS Hold Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	250 500 (1)		ns
tsu	Data In Setup Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	50 100 100		ns
tH	Data In Hold Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	50 100 100		ns
t <sub>HD</sub>	Hold Setup Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	100 200 (1)		ns
tcD	Hold Hold Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	100 200 (1)		ns
tv	Output Valid	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	0 0 0	200 400 (1)	ns
tHO	Output Hold Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	0 0 0		ns
tLZ	Hold to Output Low Z	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	0 0 0	100 100 100	ns

Note: 1. To be characterized.

(continued)

# **AC Characteristics** (Continued)

Symbol	Parameter	Voltage	Min	Max	Units
tHZ	Hold to Output High Z	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6		100 100 100	ns
t <sub>DIS</sub>	Output Disable Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6		250 500 (1)	ns
twc	Write Cycle Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6		10	ms



#### **Serial Interface Description**

MASTER: The device that generates the serial clock.

**SLAVE:** Because the Serial Clock pin (SCK) is always an input, the AT25010/020/040 always operates as a slave.

**TRANSMITTER/RECEIVER:** The AT25010/020/040 has separate pins designated for data transmission (SO) and reception (SI).

MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.

**SERIAL OP-CODE:** After the device is selected with  $\overline{CS}$  going low, the first byte will be received. This byte contains the op-code that defines the operations to be performed. The op-code also contains address bit A8 in both the READ and WRITE instructions.


**INVALID OP-CODE:** If an invalid op-code is received, no data will be shifted into the AT25010/020/040, and the serial output pin (SO) will <u>remain</u> in a high impedance state until the falling edge of  $\overline{CS}$  is detected again. This will reinitialize the serial communication.

CHIP SELECT: The AT25010/020/040 is selected when the  $\overline{\text{CS}}$  pin is low. When the device is not selected, data will not be accepted via the SI pin, and the serial output pin (SO) will remain in a high impedance state.

HOLD: The HOLD pin is used in conjunction with the CS pin to select the AT25010/020/040. When the device is selected and a serial sequence is underway, HOLD can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To resume serial communication, the HOLD pin is brought high while the SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state.

**WRITE PROTECT:** The write protect pin  $(\overline{WP})$  will allow normal read/write operations when held high. When the  $\overline{WP}$  pin is brought low, all write operations are inhibited.  $\overline{WP}$  going low while  $\overline{CS}$  is still low will interrupt a write to the AT25010/020/040. If the internal write cycle has already been initiated,  $\overline{WP}$  going low will have no effect on any write operation.

#### **SPI Serial Interface**



#### **Functional Description**

The AT25010/020/040 is designed to interface directly with the synchronous serial peripheral interface (SPI) of the 6805 and 68HC11 series of microcontrollers.

The AT25010/020/040 utilizes an 8 bit instruction register. The list of instructions and their operation codes are contained in Table 1. All instructions, addresses, and data are transferred with the MSB first.

Table 1. Instruction Set for the AT25010/020/040

Instruction Name	Instruction Format	Operation
WREN	0000 X110	Set Write Enable Latch
WRDI	0000 X100	Reset Write Enable Latch
RDSR	0000 X101	Read Status Register
WRSR	0000 X001	Write Status Register
READ	0000 A011	Read Data from Memory Array
WRITE	0000 A010	Write Data to Memory Array
Note: "A" repr	esents MSB ad	Idress bit A8.

**WRITE ENABLE (WREN):** The device will power up in the write disable state when  $V_{CC}$  is applied. All programming instructions must therefore be preceded by a Write Enable instruction. The  $\overline{WP}$  pin must be held high during a WREN instruction.

**WRITE DISABLE (WRDI):** To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the WP pin.

**READ STATUS REGISTER (RDSR):** The Read Status Register instruction provides access to the status register. The READY/BUSY and Write Enable status of the device can be determined by the RDSR instruction. Similarly, the Block Write Protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction.

Table 2a. Status Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Х	Х	X	Х	BP1	BP0	WEN	RDY

Table 2b. Read Status Register Bit Definition

Bit	Definition			
Bit 0 (RDY)	Bit $0 = 0$ ( $\overline{RDY}$ ) indicates the device is READY. Bit $0 = 1$ indicates the write cycle is in progress.			
Bit 1 (WEN)	Bit 1= 0 indicates the device is not WRITE ENABLED. Bit 1 = 1 indicates the device is WRITE ENABLED.			
Bit 2 (BP0)	See Table 3.			
Bit 3 (BP1) See Table 3.				
Bits 4-7 are 0s when device is not in an internal write cycle.				
Bits 0-7 are 1	s during an internal write cycle.			

WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select one of four levels of protection. The AT25010/020/040 is divided into four array segments. One quarter (1/4), one half (1/2), or all of the memory segments can be protected. Any of the data within any selected segment will therefore be READ only. The block write protection levels and corresponding status register control bits are shown in Table 3.

The two bits, BP1 and BP0 are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g. WREN, twc. RDSR).

Table 3. Block Write Protect Bits

Level	Status I Bits	Register	Array Add	dresses P	rotected
	BP1	BP0	AT25010	AT25020	AT25040
0	0	0	None	None	None
1 (1/4)	0	1	60-7F	C0-FF	180-1FF
2 (1/2)	11	0	40-7F	80-FF	100-1FF
3 (AII)	1	1	00-7F	00-FF	000-1FF

READ SEQUENCE (READ): Reading the AT25010/020/040 via the SO (Serial Output) pin requires the following sequence. After the  $\overline{CS}$  line is pulled low to select a device, the READ op-code (including A8) is transmitted via the SI line followed by the byte address to be read (A7-A0). Upon completion, any data on the SI line will be ignored. The data (D7-D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the  $\overline{CS}$  line should be driven high after the data comes out. The READ sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address allowing the entire memory to be read in one continuous READ cycle.

(continued)



### Functional Description (Continued)

WRITE SEQUENCE (WRITE): In order to program the AT25010/020/040, the Write Protect pin (WP) must be held high and two separate instructions must be executed. First, the device must be write enabled via the Write Enable (WREN) Instruction. Then a Write (WRITE) Instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the Block Write Protection Level. During an internal write cycle, all commands will be ignored except the RDSR instruction.

A Write Instruction requires the following sequence. After the CS line is pulled low to select the device, the WRITE op-code (including A8) is transmitted via the SI line followed by the byte address (A7-A0) and the data (D7-D0) to be programmed. Programming will start after the CS pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit.

The READY/BUSY status of the device can be determined by initiating a READ STATUS REGISTER (RDSR)


Instruction. If Bit 0 = 1, the WRITE cycle is still in progress. If Bit 0 = 0, the WRITE cycle has ended. Only the READ STATUS REGISTER instruction is enabled during the WRITE programming cycle.

The AT25010/020/040 is capable of an 8-byte PAGE WRITE operation. After each byte of data is received, the three low order address bits are internally incremented by one; the six high order bits of the address will remain constant. If more than 8-bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. The AT25010/020/040 is automatically returned to the write disable state at the completion of a WRITE cycle.


**NOTE:** If the  $\overline{\text{WP}}$  pin is brought low or if the device is not Write enabled (WREN), the device will ignore the <u>Write</u> instruction and will return to the standby state, when  $\overline{\text{CS}}$  is brought high. A new CS falling edge is required to re-initiate the serial communication.

### **Timing Diagrams**


Synchronous Data Timing



#### **WREN Timing**




#### **WRDI Timing**








#### **RDSR Timing**




#### **WRSR Timing**




# SO HIGH IMPEDANCE

#### **READ Timing**




#### **WRITE Timing**



SO HIGH IMPEDANCE

#### **HOLD** Timing





twp (max) (ms)	I <sub>CC</sub> (max) (μ <b>A</b> )	I <sub>SB</sub> (max) (μ <b>A</b> )	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	6000	100	2000	AT25010-10PC AT25010-10SC	8P3 8S1	Commercial (0°C to 70°C)
10	3000	100	1000	AT25010-10PC-2.7 AT25010-10SC-2.7	8P3 8S1	Commercial (0°C to 70°C)
10	3000	100	(1)	AT25010-10PC-1.8 AT25010-10SC-1.8	8P3 8S1	Commercial (0°C to 70°C)
10	6000	100	2000	AT25010-10PI AT25010-10SI	8P3 8S1	Industrial (-40°C to 85°C)
10	3000	100	1000	AT25010-10PI-2.7 AT25010-10SI-2.7	8P3 8S1	Industrial (-40°C to 85°C)
10	3000	100	(1)	AT25010-10PI-1.8 AT25010-10SI-1.8	8P3 8S1	Industrial (-40°C to 85°C)

	Package Type				
8P3	8P3 8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)				
	Options				
Blank	Standard Device (4.5V to 5.5V)				
-2.7	Low Voltage (2.7V to 5.5V)				
-1.8	Low Voltage (1.8V to 3.6V)				

t <sub>WP</sub> (max) (ms)	I <sub>CC</sub> (max) (μA)	I <sub>SB</sub> (max) (μ <b>A</b> )	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	6000	100	2000	AT25020-10PC AT25020N-10SC	8P3 8S1	Commercial (0°C to 70°C)
10	3000	100	1000	AT25020-10PC-2.7 AT25020N-10SC-2.7	8P3 8S1	Commercial (0°C to 70°C)
10	3000	100	(1)	AT25020-10PC-1.8 AT25020N-10SC-1.8	8P3 8S1	Commercial (0°C to 70°C)
10	6000	100	2000	AT25020-10PI AT25020N-10SI	8P3 8S1	Industrial (-40°C to 85°C)
10	3000	100	1000	AT25020-10PI-2.7 AT25020N-10SI-2.7	8P3 8S1	Industrial (-40°C to 85°C)
10	3000	100	(1)	AT25020-10PI-1.8 AT25020N-10SI-1.8	8P3 8S1	Industrial (-40°C to 85°C)

	Package Type				
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)				
	Options				
Blank	Standard Device (4.5V to 5.5V)				
-2.7	Low Voltage (2.7V to 5.5V)				
-1.8	Low Voltage (1.8V to 3.6V)				





t <sub>WP</sub> (max) (ms)	lcc (max) (μA)	I <sub>SB</sub> (max) (μ <b>A</b> )	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	6000	100	2000	AT25040-10PC AT25040N-10SC	8P3 8S1	Commercial (0°C to 70°C)
10	3000	100	1000	AT25040-10PC-2.7 AT25040N-10SC-2.7	8P3 8S1	Commercial (0°C to 70°C)
10	3000	100	(1)	AT25040-10PC-1.8 AT25040N-10SC-1.8	8P3 8S1	Commercial (0°C to 70°C)
10	6000	100	2000	AT25040-10PI AT25040N-10SI	8P3 8S1	Industrial (-40°C to 85°C)
10	3000	100	1000	AT25040-10PI-2.7 AT25040N-10SI-2.7	8P3 8S1	Industrial (-40°C to 85°C)
10	3000	100	(1)	AT25040-10PI-1.8 AT25040N-10SI-1.8	8P3 8S1	Industrial (-40°C to 85°C)

	Package Type				
8P3	8P3 8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)				
	Options				
Blank	Standard Device (4.5V to 5.5V)				
-2.7	Low Voltage (2.7V to 5.5V)				
-1.8	Low Voltage (1.8V to 3.6V)				

#### **Features**

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 and 3
- Low Voltage and Standard Voltage Operation

 $5.0 (V_{CC} = 4.5V \text{ to } 5.5V)$  $2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$ 

1.8 (Vcc = 1.8V to 3.6V)

- 2 MHz Clock Rate
- 32-Byte Page Mode
- **Block Write Protection**

Protect 1/4, 1/2, or Entire Array

- Write Protect (WP) Pin and Write Disable Instructions for **Both Hardware and Software Data Protection**
- Self-Timed Write Cycle (10 ms Max)
- High Reliability

**Endurance: 1 Million Cycles** Data Retention: 100 Years

- Automotive Grade and Extended Temperature Devices Available
- 8-Pin PDIP and JEDEC SOIC Packages

#### **Description**


The AT25320/640 provides 32768/65536 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 4096/8192 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT25320/640 is available in space saving 8-pin PDIP and 8-pin JEDEC (SOIC) packages.


The AT25320/640 is enabled through the Chip Select pin (CS) and accessed via a 4-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate ERASE cycle is required before WRITE.

(continued)

## **Pin Configurations**

Pin Name	Function	
CS	Chip Select	
SCK	Serial Data Clock	
SI	Serial Data Input	
so	Serial Data Output	
GND	Ground	
Vcc	Power Supply	
WP	Write Protect	
HOLD	Suspends Serial Input	





# SPI **Serial CMOS** E<sup>2</sup>PROMs

32K (4096 x 8)

64K (8192 x 8)

# **Advance** Information

0639A





#### **Description** (Continued)

BLOCK WRITE protection is enabled by programming the status register with one of four blocks of write protection. Separate program enable and program disable instructions are provided for additional data protection. Hardware


data protection is provided via the  $\overline{\text{WP}}$  pin to protect against inadvertent write attempts to the status register. The  $\overline{\text{HOLD}}$  pin may be used to suspend any serial communication without resetting the serial sequence.

### **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin
with Respect to Ground1.0V to +7.0V
with nespect to dround1.0v to +7.0v
Maximum Operating Voltage 6.25V
DC Output Current5.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Block Diagram**



#### **Features**


- E<sup>2</sup> Programmable 65,536 x 1, 131,072 x 1, and 262,144 x 1 bit Serial Memories Designed To Store Configuration Programs For Programmable Gate Arrays
- Simple Interface to SRAM FPGAs Requires Only One User I/O Pin
- Compatible With AT6000 FPGAs, ATT3000 FPGA, EPF8000 FPGAs, ORCA FPGAs, XC2000, XC3000, XC4000, XC5000 FPGAs
- Cascadable To Support Additional Configurations or Future Higher-density Arrays (17C128 and 17C256 only)
- Low-power CMOS EEPROM Process
- Programmable Reset Polarity
- Available In the Space-efficient Plastic DIP or Surface-mount PLCC and SOIC Packages
- In-system Programmable Via 2-Wire Bus
- Emulation of 24CXX Serial E<sup>2</sup>PROMs

#### **Description**

The AT17C65/128/256 (AT17CXXX family) FPGA Configuration E²PROMS (Configurator) provide an easy-to-use, cost-effective configuration memory for Field Programmable Gate Arrays. Both the AT17C65 and the AT17C128 are packaged in the 8-pin DIP and the popular 20-pin Plastic Leaded Chip Carrier, and SOIC. The AT17C256 is available in 14-pin SOIC or 20-pin PLCC or SOIC packages. The AT17CXXX family uses a simple serial-access procedure to configure one or more FPGA devices. The AT17CXXX organization supplies enough memory to configure one or multiple smaller FPGAs. Using a special feature of the AT17CXXX, the user can select the polarity of the reset function by programming a special E²PROM bit.

The AT17C65/128/256 can be programmed with the standard programmers from other manufacturers.

### **Pin Configurations**



# FPGA Configuration E<sup>2</sup>PROM

65K, 128K, and 256K

 Please refer to Section 5, FPGA Configuration
 Memories, page 5-3 for complete AT17C65/128/256 data sheet.

0391D





# Controlling The AT17C65/128/256 Serial E<sup>2</sup>PROMs

Most connections between the FPGA device and the Serial E<sup>2</sup>PROM are simple and self-explanatory:

- The DATA output of the AT17C65/128/256 drives DIN of the FPGA devices.
- The master FPGA CCLK output drives the CLK input of the AT17C65/128/256.
- The CEO output of any AT17C128/256 drives the CE input of the next AT17C128/256 in a cascade chain of PROMs.
- SER EN must be connected to Vcc.

There are, however, two different ways to use the inputs  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$ , as shown in the AC Characteristics Waveform.

#### Condition 1


The simplest connection is to have the FPGA D/P output drive both CE and RESET/OE in parallel. Due to its simplicity, however, this method will fail if the FPGA receives an external reset condition during the configuration cycle.

If a system reset is applied to the FPGA, it will abort the original configuration and then reset itself for a new configuration, as intended. Of course, the AT17C65/128/256 does not see the external reset signal and will not reset its internal address counters and, consequently, will remain out of sync with the FPGA for the remainder of the configuration cycle.

#### Condition 2

The FPGA D/P output drives only the CE input of the AT17C65/128/256, while its OE input is driven by the inversion of the FPGA RESET input. This connection works under all normal circumstances, even when the user aborts a configuration before D/P has gone High. A high level on the RESET/OE input to the AT17CXXX during FPGA reset clears the PROM internal address pointer, so that the reconfiguration starts at the beginning. The AT17C65/128/256 does not require an inverter since the RESET polarity is programmable.

#### **Block Diagram**



#### **Features**

- 2.7 to 3.6V Supply
   Full Read and Write Operation
- Low Power Dissipation
   8 mA Active Current
   50 μA CMOS Standby Current
- Read Access Time 250 ns
- Byte Write 3 ms
- Direct Microprocessor Control DATA Polling

READ/BUSY Open Drain Output on TSOP

- High Reliability CMOS Technology Endurance: 100,000 Cycles
   Data Retention: 10 Years
- Low Voltage CMOS Compatible Inputs and Outputs
- JEDEC Approved Byte Wide Pinout
- Commercial and Industrial Temperature Ranges

#### Description

The AT28BV16 is a low-power, high-performance Electrically Erasable and Programmable Read Only Memory with easy to use features. The AT28BV16 is a 16K memory organized as 2,048 words by 8 bits. The device is manufactured with Atmel's reliable nonvolatile CMOS technology.

The AT28BV16 is accessed like a static RAM for the read or write cycles without the need of external components. During a byte write, the address and data are latched (continued)


## **Pin Configurations**

Function
Addresses
Chip Enable
Output Enable
Write Enable
Data Inputs/Outputs
No Connect
Don't Connect


		Top View			
NC A9 A8 NC WE VCC RDY/BUSY NC A5 A6 A3	2 3 4 5 6 7 8 9 10 11 12 12		28 27 26 25 22 21 20 19 18 17 16 15	A10 I/O7 I/O5 I/O3 I/O2 I/O0 A1	CE I/O6 I/O4 GND I/O1 A0 A2

**PLCC** 

Top View



PDIP, SOIC



16K (2K x 8)

Battery-Voltage<sup>T</sup>

CMOS

E<sup>2</sup>PROM

0308A






### **Description** (Continued)

internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The end of a write cycle can be determined by DATA polling of I/O<sub>7</sub>. Once the end of a write cycle has been detected, a new access for a read or a write can begin.

The CMOS technology offers fast access times of 250 ns at low power dissipation. When the chip is deselected the standby current is less than 50  $\mu$ A.

Atmel's 28BV16 has additional features to ensure high quality and manufacturability. The device utilizes error correction internally for extended endurance and for improved data retention characteristics. An extra 32-bytes of E<sup>2</sup>PROM are available for device identification or tracking.

#### **Block Diagram**



## **Absolute Maximum Ratings\***

,	
	Temperature Under Bias55°C to +125°C
	Storage Temperature65°C to +150°C
	All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
	All Output Voltages with Respect to Ground0.6V to Vcc + 0.6V
	Voltage on OE and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

**READ:** The AT28BV16 is accessed like a Static RAM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual line control gives designers increased flexibility in preventing bus contention.

BYTE WRITE: Writing data into the AT28BV16 is similar to writing into a Static RAM. A low pulse on the WE or CE input with OE high and CE or WE low (respectively) initiates a byte write. The address location is latched on the last falling edge of WE (or CE); the new data is latched on the first rising edge. Internally, the device performs a self-clear before write. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of twc, a read operation will effectively be a polling operation.

**DATA POLLING:** The AT28BV16 provides DATA POLLING to signal the completion of a write cycle. During a write cycle, an attempted read of the data being written results in the complement of that data for I/O<sub>7</sub> (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

**READY/BUSY** (TSOP only): READY/BUSY is an open drain output; it is pulled low during the internal write cycle and released at the completion of the write cycle.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways. (a) Vcc sense— if Vcc is below 2.0V (typical) the write function is inhibited. (b) Vcc power on delay—once Vcc has reached 2.0V the device will automatically time out 5 ms (typical) before allowing a byte write. (c) Write Inhibit—holding any one of OE low, CE high or WE high inhibits byte write cycles.

**DEVICE IDENTIFICATION:** An extra 32-bytes of E<sup>2</sup>PROM memory are available to the user for device identification. By raising A9 to 12  $\pm$  0.5V and using address locations 7E0H to 7FFH the additional bytes may be written to or read from in the same manner as the regular memory array.



## **DC and AC Operating Range**

		AT28BV16-25	AT28BV16-30
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		2.7V to 3.6V	2.7V to 3.6V

## **Operating Modes**

Mode	CE	OE	WE	1/0
Read	V <sub>IL</sub>	VIL	VIH	Dout
Write (2)	V <sub>IL</sub>	ViH	VIL	DiN
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	High Z
Write Inhibit	X	X	ViH	
Write Inhibit	Х	VIL	Х	
Output Disable	Х	V <sub>IH</sub>	Х	High Z

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

## **DC Characteristics**


Symbol	Parameter	Condition	Min	Max	Units
<b>I</b> LI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1.0V$		5	μΑ
lo	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		5	μΑ
IsB	V <sub>CC</sub> Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3 \text{V to V}_{\text{CC}} + 1.0 \text{V}$		50	μА
lcc	V <sub>CC</sub> Active Current AC	f = 5 MHz; I <sub>OUT</sub> = 0 mA; CE = V <sub>IL</sub>		8	mA
VIL	Input Low Voltage			0.6	٧
V <sub>IH</sub>	Input High Voltage		2.0		٧
V	Output Low Voltogo	I <sub>OL</sub> = 1 mA		0.3	٧
$V_{OL}$	Output Low Voltage	I <sub>OL</sub> = 2 mA for RDY/BUSY		0.3	٧
Vон	Output High Voltage	I <sub>OH</sub> = -100 μA	2.0		V

<sup>2.</sup> Refer to AC Programming Waveforms.

#### **AC Read Characteristics**

		AT28BV16-25		AT28BV16-30			
Symbol	Parameter	Min	Max	Min	Max	Units	
tacc	Address to Output Delay		250		300	ns	
tce (1)	CE to Output Delay		250		300	ns	
toE (2)	OE to Output Delay		100		100	ns	
t <sub>DF</sub> (3, 4)	CE or OE High to Output Float	0	55	0	55	ns	
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns	


# **AC Read Waveforms** (1, 2, 3, 4)



- Notes: 1.  $\overline{CE}$  may be delayed up to tACC tCE after the address transition without impact on tACC.


  2.  $\overline{OE}$  may be delayed up to tCE tCE after the falling
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



 $t_{R}$ ,  $t_{F}$  < 20 ns

## **Output Test Load**



# Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
C <sub>IN</sub>	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.






## **AC Write Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tAH	Address Hold Time	100		ns
twp	Write Pulse Width (WE or CE)	150	1000	ns
tos	Data Set-up Time	100		ns
tDH, tOEH	Data, OE Hold Time	10		ns
tcs, tch	CE to WE and WE to CE Set-up and Hold Time	0		ns
twc	Write Cycle Time		3.0	ms
tDB	Time to Device Busy		50	ns

#### **AC Write Waveforms**

#### **WE** Controlled



## **CE** Controlled



AT28BV16


# **Data** Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tрн	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Characteristics.

# **Data** Polling Waveforms





# Ordering Information (1)

tacc	lcc	(mA)	Oudedon Ondo		
(ns)	Active	Standby	Ordering Code	Package	Operation Range
250	8	0.05	AT28BV16-25TC AT28BV16-25JC AT28BV16-25PC AT28BV16-25SC	28T 32J 24P6 24S	Commercial (0°C to 70°C)
	8	0.05	AT28BV16-25TI AT28BV16-25JI AT28BV16-25PI AT28BV16-25SI	28T 32J 24P6 24S	Industrial (-40°C to 85°C)
300	8	0.05	AT28BV16-30TC AT28BV16-30JC AT28BV16-30PC AT28BV16-30SC	28T 32J 24P6 24S	Commercial (0°C to 70°C)
	8	0.05	AT28BV16-30TI AT28BV16-30JI AT28BV16-30PI AT28BV16-30SI	28T 32J 24P6 24S	Industrial (-40°C to 85°C)

Note: 1. See Valid Part Number table below.

#### **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28BV16	25	JC, JI, PC, PI, SC, SI, TC, TI
AT28BV16	30	JC, JI, PC, PI, SC, SI, TC, TI

	Package Type				
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)				
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
24P6	24 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
24S	24 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)				

64K (8K x 8)

**CMOS** 

E<sup>2</sup>PROM

Battery-Voltage

#### **Features**

- 2.7V to 3.6V Supply
   Full Read and Write Operation
- Low Power Dissipation
   8 mA Active Current
   50 µA CMOS Standby Current
- Read Access Time 300 ns
- Byte Write 3 ms
- Direct Microprocessor Control
   DATA Polling

READY/BUSY Open Drain Output

- High Reliability CMOS Technology Endurance: 100,000 Cycles
   Data Retention: 10 Years
- JEDEC Approved Byte-Wide Pinout
- Commercial and Industrial Temperature Ranges

#### Description

The AT28BV64 is a low-voltage, low-power Electrically Erasable and Programmable Read Only Memory specifically designed for battery powered applications. Its 64K of memory is organized 8,192 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation less than 30 mW. When the device is deselected the standby current is less than 50  $\mu\text{A}.$ 

The AT28BV64 is accessed like a Static RAM for the read or write cycles without the need for external components. During a byte write, the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Fol-


## **Pin Configurations**

Pin Name	Function
A0 - A12	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
RDY/BUSY	Ready/Busy Output
NC	No Connect
DC	Don't Connect

PDIP, SOIC Top View

	•		
RDY/BUSY	1 2	28	□ VCC
A7 🗆	3	26	□ NC
A6 □ A5 □	5	25 24	□ A8 □ A9
A4 🗆 A3 🗆	6 7	23 22	A11 OE
A2 🗆	8	21	⊒ A10
A1 🗆 A0 🗆	10	20 19	□ CE □ I/O7
I/O0 □ I/O1 □	11	18 17	□ I/O6 □ I/O5
I/O2 =	13	16 15	□ I/O4 □ I/O3
GND	14	15	203

PLCC Top View



**TSOP Top View** 



0493A






#### **Description** (Continued)

lowing the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The device includes two methods for detecting the end of a write cycle, level detection of RDY/BUSY and DATA polling of I/O7. Once the end of a write cycle has been detected, a new access for a read or write can begin.

Atmel's 28BV64 has additional features to ensure high quality and manufacturability. The device utilizes error correction internally for extended endurance and for improved data retention characteristics. An extra 32-bytes of E<sup>2</sup>PROM are available for device identification or tracking.

#### **Block Diagram**



## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on OE and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

**READ:** The AT28BV64 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever CE or OE is high. This dual line control gives designers increased flexibility in preventing bus contention.

BYTE WRITE: Writing data into the AT28BV64 is similar to writing into a Static RAM. A low pulse on the WE or CE input with OE high and CE or WE low (respectively) initiates a byte write. The address location is latched on the falling edge of WE (or CE); the new data is latched on the rising edge. Internally, the device performs a self-clear before write. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of two, a read operation will effectively be a polling operation.

READY/BUSY: Pin 1 is an open drain READY/BUSY output that can be used to detect the end of a write cycle. RDY/BUSY is actively pulled low during the write cycle and is released at the completion of the write. The open drain connection allows for OR-tying of several devices to the same RDY/BUSY line.

DATA POLLING: The AT28BV64 provides DATA POLLING to signal the completion of a write cycle. During a write cycle, an attempted read of the data being written results in the complement of that data for I/O<sub>7</sub> (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways. (a) V<sub>CC</sub> sense—if V<sub>CC</sub> is below 1.8V (typical) the write function is inhibited. (b) V<sub>CC</sub> power on delay—once V<sub>CC</sub> has reached 2.0V the device will automatically time out 10 ms (typical) before allowing a byte write. (c) Write Inhibit—holding any one of OE low, CE high or WE high inhibits byte write cycles.



# **DC and AC Operating Range**

		AT28BV64-30	
Operating	Com.	0°C - 70°C	
Temperature (Case)	Ind.	-40°C - 85°C	
V <sub>CC</sub> Power Supply		2.7V to 3.6V	

# **Operating Modes**

Mode	CE	ŌĒ	WE	I/O	
Read	VIL	VIL	V <sub>IH</sub>	Dout	
Write (2)	VIL	ViH	VIL	D <sub>IN</sub>	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	X	High Z	
Write Inhibit	X	Х	V <sub>IH</sub>		
Write Inhibit	Х	V <sub>IL</sub>	X		
Output Disable	X	ViH	X	High Z	

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.
2. Refer to AC Programming Waveforms.


#### **DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1.0V$		5	μΑ
ILO	Output Leakage Current	V <sub>I/O</sub> = 0V to V <sub>CC</sub>		5	μΑ
IsB	V <sub>CC</sub> Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3 \text{V to V}_{\text{CC}} + 1.0 \text{V}$		50	μА
Icc	V <sub>CC</sub> Active Current AC	$f = 5 \text{ MHz}$ ; $I_{OUT} = 0 \text{ mA}$ ; $CE = V_{IL}$		8	mA
VIL	Input Low Voltage			0.6	V
ViH	Input High Voltage		2.0		V
V-	Output Low Voltage	I <sub>OL</sub> = 1 mA		0.3	V
Vol	Output Low Voltage	I <sub>OL</sub> = 2 mA for RDY/BUSY		0.3	V
Vон	Output High Voltage	I <sub>OH</sub> = -100 μA	2.0		V

#### **AC Read Characteristics**


		AT28B	V64-30	
Symbol	Parameter	Min	Max	Units
tacc	Address to Output Delay		300	ns
tce (1)	CE to Output Delay		300	ns
toe (2)	OE to Output Delay	0	150	ns
t <sub>DF</sub> (3, 4)	CE or OE High to Output Float	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		ns

# AC Read Waveforms (1, 2, 3, 4)




- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3. t<sub>DF</sub> is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>1</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



## **Output Test Load**



# Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
CIN	4	6	pF	VIN = 0V
Cout	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






#### **AC Write Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	100		ns
twp	Write Pulse Width (WE or CE)	150	1000	ns
tos	Data Set-up Time	100		ns
tDH, tOEH	Data, OE Hold Time	10		ns
t <sub>DB</sub>	Time to Device Busy		50	ns
twc	Write Cycle Time		3	ms

#### **AC Write Waveforms**

#### **WE** Controlled



## **CE** Controlled




**AT28BV64** 

# **Data** Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

# **Data** Polling Waveforms



<sup>2.</sup> See AC Read Characteristics.



# Ordering Information (1)

tacc	Icc (mA)		Operating	Oudening Octo		
(ns)	Active	Standby	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Ordering Code	Package	Operation Range
300	8	0.05	2.7V to 3.6V	AT28BV64-30JC AT28BV64-30PC AT28BV64-30SC AT28BV64-30TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	8	0.05	2.7V to 3.6V	AT28BV64-30JI AT28BV64-30PI AT28BV64-30SI AT28BV64-30TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)

Note: 1. See Valid Part Number table below.

## **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28BV64	30	JC, JI, PC, PI, SC, SI, TC, TI

	Package Type				
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
28P6	28P6 28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
28S	28S 28 Lead, 0.300" Wide, Plastic Gull Wing, Small Outline (SOIC)				
28T	28T 28 Lead, Plastic Thin Small Outline Package (TSOP)				

AT28BV64

#### **Features**

- Single 3.3V  $\pm$  10% Supply
- 3-Volt-Only Read and Write Operation
- Software-Protected Programming
- Low Power Dissipation 15 mA Active Current
  - 20 uA CMOS Standby Current
- Fast Read Access Time 200 ns **Automatic Page Write Operation**
- Internal Address and Data Latches for 64-Bytes
  - **Internal Control Timer**
- Fast Write Cycle Times
  - Page Write Cycle Time: 10 ms Maximum 1 to 64-Byte Page Write Operation
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology
  - Endurance: 10,000 Cycles Data Retention: 10 Years
- JEDEC Approved Byte-Wide Pinout
- **Commercial and Industrial Temperature Ranges**

#### Description

The AT28LV64B is a high-performance electrically erasable programmable read only memory (EEPROM). Its 64K of memory is organized as 8,192 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation of just 54 mW. When the device is deselected, the CMOS standby current is less than 20 µA.

The AT28LV64B is accessed like a static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow (continued)

Pin Configurations

· · · · · · · · · · · · · · · · · · ·					
Pin Name	Function				
A0 - A12	Addresses				
CE	Chip Enable				
ŌĒ	Output Enable				
WE	Write Enable				
1/00 - 1/07	Data Inputs/Outputs				
NC	No Connect				
DC	Don't Connect				

**PLCC** Top View A7 NC VCC NC A5 A4 A3 28 S A11 NC OE A10 24 A10 23 CE 22 1/07 21 1/06 14151617181920 I/O's 1 2 DO GND DC 3 4 Note: PLCC package pins 1 and

17 are DON'T CONNECT.

16 1/02 1/04 15 **TSOP** Top View ŌĒ A11 27 Α9 1/07 A8 25 NC 24 1/05 WE 6 23 vcc 1/03 21 NC A12 20 1/02 19 Α7 10

PDIP, SOIC Top View

> NC A8 26 25 24

CE 1/07 20 19 □ I/O6

23 A11 22 OF

17 □ I/O5

NC | A12 | A7 | A6 | A5 |

A4 A3

A1 A0

I/01 🗆 12

A6 🗏

A5

11

12

64K (8K x 8) Low Voltage **CMOS** E<sup>2</sup>PROM with Page Write and **Software Data Protection** 

17 16 A1

I/O6

1/04

GND

1/01

A0

1/00

18



02990




#### **Description** (Continued)

writing of up to 64-bytes simultaneously. During a write cycle, the addresses and 1 to 64-bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28LV64B has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. A software data protection mechanism guards against inadvertent writes. The device also includes an extra 64-bytes of E<sup>2</sup>PROM for device identification or tracking.

#### **Block Diagram**



## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

**READ:** The AT28LV64B is accessed like a static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The <u>outputs</u> are put in the high impedance state when either CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention in their systems.

**BYTE WRITE:** A low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of two, a read operation will effectively be a polling operation.

**PAGE WRITE:** The page write operation of the AT28LV64B allows 1 to 64-bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 63 additional bytes. Each successive byte must be written within 100  $\mu$ s (tBLc) of the previous byte. If the tBLc limit is exceeded, the AT28LV64B will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 to A12 inputs. For each WE high to low transition during the page write operation, A6 to A12 must be the same.

The A0 to A5 inputs specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

**DATA POLLING:** The AT28LV64B features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is <u>valid</u> on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

TOGGLE BIT: In addition to DATA Polling, the AT28LV64B provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be

read. Reading the toggle bit may begin at any time during the write cycle.

**DATA PROTECTION:** If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

HARDWARE PROTECTION: Hardware features protect against inadvertent writes to the AT28LV64B in the following ways: (a) VCC power-on delay- once VCC has reached 1.8V (typical) the device will automatically time out 10 ms (typical) before allowing a write; (b) write inhibit—holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits write cycles; (c) noise filter—pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software-controlled data protection feature has been implemented on the AT28LV64B. Software data protection (SDP) helps prevent inadvertent writes from corrupting the data in the device. SDP can prevent inadvertent writes during power-up and power-down as well as any other potential periods of system instability.

The AT28LV64B can only be written using the software data protection feature. A series of three write commands to specific addresses with specific data must be presented to the device before writing in the byte or page mode. The same three write commands must begin each write operation. All software write commands must obey the page mode write timing specifications. The data in the 3-byte command sequence is not written to the device; the addresses in the command sequence can be utilized just like any other location in the device.

Any attempt to write to the device without the 3-byte sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, read operations will effectively be polling operations.

**DEVICE IDENTIFICATION:** An extra 64-bytes of E<sup>2</sup>PROM memory are available to the user for device identification. By raising A9 to 12V  $\pm$  0.5V and using address locations 7FC0H to 7FFFH, the additional bytes may be written to or read from in the same manner as the regular memory array.



# DC and AC Operating Range

		AT28LV64B-20	AT28LV64B-25
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		3.3V ± 10%	3.3V ± 10%

# **Operating Modes**

Mode	CE	ŌĒ	WE	I/O
Read	VIL	VIL	ViH	Dout
Write (2)	VIL	ViH	VIL	Din
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	X	High Z
Write Inhibit	X	Х	ViH	
Write Inhibit	Х	УIL	X	
Output Disable	Х	ViH	X	High Z
Chip Erase	VIL	V <sub>H</sub> <sup>(3)</sup>	VįL	High Z

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

#### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$			10	μА
lLO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μА
I <sub>SB</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1V$	Com.		20	μА
ISB	VCC Standby Current CiviOS	OE = VCC - 0.3V to VCC + TV	Ind.		50	μΑ
Icc	Vcc Active Current	f = 5 MHz; lout = 0 mA			15	mA
VIL	Input Low Voltage				0.6	٧
VIH	Input High Voltage			2.0		٧
VoL	Output Low Voltage	I <sub>OL</sub> = 1.6 mA			0.45	٧
VoH	Output High Voltage	I <sub>OH</sub> = -100 μA		2.0		٧


<sup>2.</sup> Refer to AC Programming Waveforms.

<sup>3.</sup>  $V_H = 12.0V \pm 0.5V$ .

#### **AC Read Characteristics**


		AT28LV64B-20		AT28L		
Symbol	Parameter	Min	Max	Min	Max	Units
tacc	Address to Output Delay		200		250	ns
tce (1)	CE to Output Delay		200		250	ns
toE (2)	OE to Output Delay	0	80	0	100	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	55	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns

# AC Read Waveforms (1, 2, 3, 4)



- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



# **Output Test Load**



## Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.





#### **AC Write Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tos	Data Set-up Time	100		ns
tDH, tOEH	Data, OE Hold Time	0		ns
tov	Time to Data Valid	NR <sup>(1)</sup>		
twpH	Write Pulse Width High	100		ns

Notes: 1. NR = No Restriction.


2. All byte write operations must be preceded by the SDP command sequence.

#### **AC Write Waveforms**

#### WE Controlled



#### **CE** Controlled




AT28LV64B

### **Page Mode Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time		ns	
tah	Address Hold Time	100		ns
tos	Data Set-up Time	100		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	200		ns
tBLC	Byte Load Cycle Time		100	μs
twpH	Write Pulse Width High	100		ns


# Write Algorithm (1)



Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A12 - A0 (Hex).
- 2. Data protect state will be re-activated at the end of the write cycle.
- 3. 1 to 64-bytes of data are loaded.

# Software Data Protection Write Cycle Waveforms (1, 2, 3)



Notes: 1. A0 - A12 must conform to the addressing sequence for the first three bytes as shown above.

- A6 through A12 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.
- 3. OE must be high only when WE and CE are both low.






## Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	0			ns
toeh	OE Hold Time	0			ns
toe	OE to Output Delay (2)				ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

## **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
toн	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

## **Toggle Bit Waveforms**



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

2. Beginning and ending state of I/O6 will vary.

Any address location may be used, but the address should not vary.

# Ordering Information (1)

tacc	lcc	(mA)	Ordering Code	Dookogo	Onevetion Dance
(ns)	Active	Standby	Ordering Code	Package	Operation Range
200	15	0.05	AT28LV64B-20JC AT28LV64B-20PC AT28LV64B-20SC AT28LV64B-20TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	15	0.05	AT28LV64B-20JI AT28LV64B-20PI AT28LV64B-20SI AT28LV64B-20TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
250	15	0.05	AT28LV64B-25JC AT28LV64B-25PC AT28LV64B-25SC AT28LV64B-25TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	15	0.05	AT28LV64B-25JI AT28LV64B-25PI AT28LV64B-25SI AT28LV64B-25TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)

Note: 1. See Valid Part Number table below.

## **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28LV64B	20	JC, JI, PC, PI, SC, SI, TC, TI
AT28LV64B	25	JC, JI, PC, PI, SC, SI, TC, TI

	Package Type				
32J	32J 32 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
28S	28 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)				
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)				





AT28LV64B

#### **Features**

- Fast Read Access Time 200 ns
- Automatic Page Write Operation

Internal Address and Data Latches for 64-Bytes
Internal Control Timer

- Fast Write Cycle Times
  - Page Write Cycle Time: 10 ms Maximum
  - 1 to 64-Byte Page Write Operation
- Low Power Dissipation
  - 15 mA Active Current
  - 20 μA CMOS Standby Current
- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology
  - Endurance: 10,000 Cycles Data Retention: 10 Years
- Single 3.3V ± 5% Supply
- JEDEC Approved Byte-Wide Pinout
- Commercial and Industrial Temperature Ranges

## Description

The AT28LV256 is a high-performance Electrically Erasable and Programmable Read Only Memory. Its 256K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation of just 54 mW. When the device is deselected, the CMOS standby current is less than 200  $\mu$ A.

The AT28LV256 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64-bytes simultaneously. During a write cycle, the addresses and 1 to

## **Pin Configurations**

Pin Name	Function
A0 - A14	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect

PLCC Top View

A7 A14 VCC A13

A12 DC WE

4 3 2 32 33 30

A6 6 28 A9

A5 6 28 A9

A6 11 22 C OC

A1 10 24 A10

A1 10 24 A10

A1 11 22 C OC

A1 11 22 C OC

A1 15 16 17 18 2 C VOC

INCS 1 2 DC 3 4 5 GND

Note: PLCC package pins 1 and 17 are DON'T CONNECT.

PDIP, SOIC

(continued)

	, ,	h Men	,	
		~	7	
A14 🗆	1	28	□ VCC	Э
A12 C	2	27	□ WE	
A7 🗆	3	26	□ A13	ı
A6 🗆	4	25	□ A8	
A5 □	5	24	□ A9	
A4 E	6	23	□ A11	
A3 🗆	7	22	□ Œ	
A2 [	8	21	☐ A10	١
A1 🗆	9	20	□ CE	
A0 🗆	10	19	□ VO?	7
1/00 □	11	18	□ 1/0€	3
1/01 E	12	17	D 1/05	5
1/O2 [	13	16	□ VO4	ļ
GND []	14	15	□ vos	3
	L		ĺ	



				•					
<b>A11</b>	OE F	2	1		28	27	È	A10	CE
A8	A9 🗒	4	3		26	25	Ē	1/07	1/06
NE	A13 🗟		5		24		Ē	1/05	1/04
	vcc 🖒	6	7		22	23	Ĕ	I/O3	
14	A12	8	9		20	21	Ę	1/02	GND
Α7	A6 🗒	10	11		18	19	Ĕ.	1/00	1/01
<b>A5</b>	A4 H	12	13		16	17	В	A1	A0
АЗ	т. д	14				15	P		A2

256K (32K x 8) Low Voltage CMOS E<sup>2</sup>PROM

0273E






#### **Description** (Continued)

64-bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28LV256 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64-bytes of E<sup>2</sup>PROM for device identification or tracking.

#### **Block Diagram**



## **Absolute Maximum Ratings\***

_	
	Temperature Under Bias55°C to +125°C
	Storage Temperature65°C to +150°C
	All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
	All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
	Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

**READ:** The AT28LV256 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The <u>outputs</u> are put in the high impedance state when either CE or OE is high. This dualline control gives designers flexibility in preventing bus contention in their system.

**BYTE WRITE:** A low pulse on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  input with  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  low (respectively) and  $\overline{\text{OE}}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ . Once a byte write has been started it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of two, a read operation will effectively be a polling operation.

**PAGE WRITE:** The page write operation of the AT28LV256 allows 1 to 64-bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 63 additional bytes. Each successive byte must be written within 150  $\mu$ s (t<sub>BLC</sub>) of the previous byte. If the t<sub>BLC</sub> limit is exceeded the AT28LV256 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 - A14 inputs. For each WE high to low transition during the page write operation, A6 - A14 must be the same.

The A0 to A5 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

**DATA POLLING:** The AT28LV256 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is <u>valid</u> on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

TOGGLE BIT: In addition to DATA Polling the AT28LV256 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

**DATA PROTECTION:** If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

HARDWARE PROTECTION: Hardware features protect against inadvertent writes to the AT28LV256 in the following ways: (a) V<sub>CC</sub> power-on delay - once V<sub>CC</sub> has reached 1.8V (typical) the device will automatically time out 10 ms (typical) before allowing a write: (b) write inhibit - holding any one of OE low, CE high or WE high inhibits write cycles; (c) noise filter - pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software-controlled data protection feature has been implemented on the AT28LV256. Software data protection (SDP) helps prevent inadvertent writes from corrupting the data in the device. SDP can prevent inadvertent writes during power-up and power-down as well as any other potential periods of system instability.

The AT28LV256 can only be written using the software data protection feature. A series of three write commands to specific addresses with specific data must be presented to the device before writing in the byte or page mode. The same three write commands must begin each write operation. All software write commands must obey the page mode write timing specifications. The data in the 3-byte command sequence is not written to the device; the address in the command sequence can be utilized just like any other location in the device.

Any attempt to write to the device without the 3-byte sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, read operations will effectively be polling operations.

**DEVICE IDENTIFICATION**: An extra 64-bytes of E<sup>2</sup>PROM memory are available to the user for device identification. By raising A9 to 12V  $\pm$  0.5V and using address locations 7FC0H to 7FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.





# **DC and AC Operating Range**

		AT28LV256-20	AT28LV256-25
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		3.3V ± 5%	3.3V ± 5%

# **Operating Modes**

Mode	CE	ŌĒ	WE	I/O	
Read	VıL	VIL	VIH	Dout	
Write (2)	VIL	V <sub>IH</sub>	VIL	DIN	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	X	High Z	
Write Inhibit	Х	Х	ViH		
Write Inhibit	Х	V <sub>I</sub> L	Х		
Output Disable	Х	ViH	Х	High Z	
Chip Erase	VIL	VH <sup>(3)</sup>	VIL	High Z	

#### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub> + 1V			10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μΑ
IsB	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1V$	Com.		20	μΑ
ISB	VCC Standby Current CiviOS	OE = VCC - 0.3V to VCC + 1V	Ind.		50	μА
Icc	V <sub>CC</sub> Active Current	$f = 5 MHz$ ; $I_{OUT} = 0 mA$			15	mA
VIL	Input Low Voltage				0.6	V
ViH	Input High Voltage			2.0	,	V
VoL	Output Low Voltage	I <sub>OL</sub> = 1.6 mA			0.3	V
Vон	Output High Voltage	I <sub>OH</sub> = -100 μA		2.0		V


<sup>3.</sup>  $V_H = 12.0V \pm 0.5V$ .

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.
2. Refer to AC Programming Waveforms.

#### **AC Read Characteristics**

		AT28L	.V256-20	AT28LV256-25		
Symbol	Parameter	Min	Max	Min	Max	Units
tacc	Address to Output Delay		200		250	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay		200		250	ns
toE (2)	OE to Output Delay	0	80	0	100	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	55	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns


# AC Read Waveforms (1, 2, 3, 4)




Notes: 1.  $\overline{CE}$  may be delayed up to t<sub>ACC</sub> - t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.

- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



## **Output Test Load**



# Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	V <sub>OUT</sub> = 0V

Note: 1. This parameter is characterized and is not 100% tested.






## **AC Write Characteristics**

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tDS	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	0		ns
tov	Time to Data Valid	NR <sup>(1)</sup>		


Note: 1. NR = No Restriction

#### **AC Write Waveforms**

## **WE** Controlled



## **CE** Controlled




AT28LV256

## **Page Mode Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
toh	Data Hold Time	0		ns
twp	Write Pulse Width	200		ns
tBLC	Byte Load Cycle Time		150	μs
twpH	Write Pulse Width High	100		ns


## **Programming Algorithm**



#### Notes:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data protect state will be re-activated at the end of program cycle.
- 3. 1 to 64-bytes of data are loaded.

# **Software Protected Write Cycle Waveforms** (1, 2, 3)



the first three bytes as shown above.

- Notes: 1. A0 A14 must conform to the addressing sequence for 2. A6 through A14 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.
  - 3.  $\overline{\text{OE}}$  must be high only when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.






# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
toh	Data Hold Time	0			ns
toeh	OE Hold Time	0			ns
toe	OE to Output Delay (2)				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

## **Data Polling Waveforms**




## Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

# **Toggle Bit Waveforms**




Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.


2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used but the address should not vary.


#### NORMALIZED SUPPLY CURRENT vs.



# NORMALIZED SUPPLY CURRENT vs.



## NORMALIZED SUPPLY CURRENT vs.





# Ordering Information (1)

tacc	tacc Icc (mA) (ns) Active Stan		Oudering Code	Dealsons	Operation Range		
(ns)			Ordering Code	Package			
200	80	0.2			Commercial (0°C to 70°C)		
	80	0.2	AT28LV256-20JI AT28LV256-20PI AT28LV256-20SI AT28LV256-20TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)		
250	80	0.2	AT28LV256-25JC AT28LV256-25PC AT28LV256-25SC AT28LV256-25TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)		
	80	0.2	AT28LV256-25JI AT28LV256-25PI AT28LV256-25SI AT28LV256-25TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)		

Note: 1. See Valid Part Number table below.

#### **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers Speed Package and Temperature Combinations		Package and Temperature Combinations
AT28LV256	20	JC, JI, PC, PI, SC, SI, TC, TI
AT28LV256	25	JC, JI, PC, PI, SC, SI, TC, TI

	Package Type				
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
28S	28 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)				
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)				

#### **Features**

- Single 3.3V ± 10% Supply
- Fast Read Access Time 200 ns
- Automatic Page Write Operation Internal Address and Data Latches for 128-Bytes
- Internal Control Timer

  Fast Write Cycle Time

Page Write Cycle Time - 10 ms Maximum 1 to 128-Byte Page Write Operation

- Low Power Dissipation
  - 15 mA Active Current

20 μA CMOS Standby Current

- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology Endurance: 100,000K Cycles
   Data Retention: 10 Years
- JEDEC Approved Byte-Wide Pinout
- Commercial and Industrial Temperature Ranges

## **Description**

The AT28LV010 is a high-performance 3-volt only Electrically Erasable and Programmable Read Only Memory. Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation of just 54 mW. When the device is deselected, the CMOS standby current is less than 20  $\mu\text{A}$ .

#### **Pin Configurations**

(continued)

Pin Name	Function		
A0 - A16	Addresses		
CE	Chip Enable		
ŌĒ	Output Enable		
WE	Write Enable		
1/00 - 1/07	Data Inputs/Outputs		
NC	No Connect		
DC	Don't Connect		

	rop view			
NC A A16 A A15 A	1 2 3 4	32 31 30 29	VC WE NO	
A7 □ A6 □	5 6		A1	
A5 🗆	7	26	□ A9	
A4 🗆	8		P A1	
A3 ☐ A2 ☐			□ OE	
A1	11	22		

20 | 1/06 19 | 1/05


18 | 1/04

1/00 🗆 13

VO1 14

**PDIP** 

PLCC Top View



				Top View					
A9 A13 NC VCC A16 A12 A6	A11 00000000000000000000000000000000000	2 4 6 8 10 12	1 3 5 7 9 11	Top view	32 30 28 26 24 22 20	31 29 27 25 23 21	proproposed	OE CE I/O6 I/O4 GND I/O1 A0	A10 I/O7 I/O5 I/O3 I/O2 I/O0 A1
A4	A5 =	16	15		18	17	B	A2	АЗ

TSOP

1 Megabit (128K x 8) Low Voltage Paged CMOS E<sup>2</sup>PROM

0395A






#### **Description** (Continued)

The AT28LV010 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 128-byte page register to allow writing of up to 128-bytes simultaneously. During a write cycle, the address and 1 to 128-bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28LV010 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. Software data protection is implemented to guard against inadvertent writes. The device also includes an extra 128-bytes of E<sup>2</sup>PROM for device identification or tracking.

#### **Block Diagram**



## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to $V_{CC}$ + 0.6V
Voltage on OE and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

**READ:** The AT28LV010 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The <u>outputs</u> are put in the high impedance state when either CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention in their system.

WRITE: The write operation of the AT28LV010 allows 1 to 128-bytes of data to be written into the device during a single internal programming period. Each write operation must be preceded by the software data protection (SDP) command sequence. This sequence is a series of three unique write command operations that enable the internal write circuitry. The command sequence and the data to be written must conform to the software protected write cycle timing. Addresses are latched on the falling edge of WE or CE, whichever occurs last and data is latched on the rising edge of WE or CE, whichever occurs first. Each successive byte must be written within 150 µs (tBLC) of the previous byte. If the tBLC limit is exceeded the AT28LV010 will cease accepting data and commence the interal programming operation. If more than one data byte is to be written during a single programming operation, they must reside on the same page as defined by the state of the A7 - A16 inputs. For each WE high to low transition during the page write operation, A7 - A16 must be the same.

The A0 to A6 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28LV010 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

TOGGLE BIT: In addition to DATA Polling the AT28LV010 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

**DATA PROTECTION:** If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

HARDWARE PROTECTION: Hardware features protect against inadvertent writes to the AT28LV010 in the following ways: (a) VCC power-on delay - once VCC has reached 2.0V (typical) the device will automatically time out 5 ms (typical) before allowing a write: (b) write inhibit - holding any one of OE low, CE high or WE high inhibits write cycles: (c) noise filter - pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a write cycle.

**SOFTWARE DATA PROTECTION:** The AT28LV010 incorporates the industry standard software data protection (SDP) function. Unlike standard 5-volt only E<sup>2</sup>PROM's, the AT28LV010 has SDP enabled at all times. Therefore, all write operations must be preceded by the SDP command sequence.

The data in the 3-byte command sequence is not written to the device; the addresses in the command sequence can be utilized just like any other location in the device. Any attempt to write to the device without the 3-byte sequence will start the internal timers. No data will be written to the device. However, for the duration of two, read operations will effectively be polling operations.



# **DC and AC Operating Range**

		AT28LV010-20	AT28LV010-25
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		3.3V ± 5%	3.3V ± 10%

# **Operating Modes**

Mode	CE	ŌĒ	WE	1/0	
Read	V <sub>I</sub> L	VIL	ViH	Dout	
Write (2)	V <sub>l</sub> L	ViH	ViL	DIN	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	High Z	
Write Inhibit	Х	X	VIH		
Write Inhibit	Χ	VIL	Х		
Output Disable	Х	ViH	X	High Z	

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

#### **DC Characteristics**


Symbol	Parameter	Condition	Min	Max	Units
lu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		1	μА
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		1	μΑ
lon	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1V$	Com.	20	μΑ
ISB VCC Standby Current CMOS		CE = VCC - 0.3V to VCC + TV	Ind.	50	μΑ
lcc	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}; I_{OUT} = 0 \text{ mA}; V_{CC} = 3.6V$		15	mA
VIL	Input Low Voltage			0.8	٧
VIH	Input High Voltage		2.0		٧
VoL	Output Low Voltage	I <sub>OL</sub> = 1.6 mA; V <sub>CC</sub> = 3.0V		.45	٧
Vон	Output High Voltage	$I_{OH} = -100  \mu A;  V_{CC} = 3.0 V$	2.4		٧

<sup>2.</sup> Refer to AC Programming Waveforms.

#### **AC Read Characteristics**

		AT28LV010-20		AT28LV010-25			
Symbol	Parameter	Min	Max	Min	Max	Units	
tacc	Address to Output Delay		200		250	ns	
tcE (1)	CE to Output Delay		200		250	ns	
toE (2)	OE to Output Delay	0	80	0	100	ns	
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	55	0	60	ns	
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns	


# AC Read Waveforms (1, 2, 3, 4)




Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{\text{ACC}}$  -  $t_{\text{CE}}$  after the address transition without impact on  $t_{\text{ACC}}$ .

- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



#### **Output Test Load**



# Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






# AC Write Characteristics (1)

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time 100		ns	
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tos	Data Set-up Time	100		ns
tDH, tOEH	Data, OE Hold Time	10		ns


Note: 1. All write operations must be preceded by the SDP command sequence.

# **AC Write Waveforms**

#### **WE** Controlled



#### **CE** Controlled




AT28LV010

#### **Software Protected Write Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	100		ns
tps	Data Set-up Time	100		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	200		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	100		ns


#### **Programming Algorithm**



#### Notes:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data protect state will be re-activated at the end of program cycle.
- 3. 1 to 128-bytes of data are loaded.

Software Protected Program Cycle Waveforms (1, 2, 3)



- Notes: 1. A0 A14 must conform to the addressing sequence for the first 3-bytes as shown above.
  - 2. After the command sequence has been issued and a page write operation follows, the page address inputs (A7 A16) must be the same for each high to low transition of WE (or CE).
  - 3. OE must be high only when WE and CE are both low.






# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

# **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

#### **Toggle Bit Waveforms**



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used but the address should not vary.

<sup>2.</sup> See AC Read Characteristics.

<sup>2.</sup> See AC Read Characteristics.

# Ordering Information (1)

tACC	lcc	(mA)	0		
(ns)	Active	Standby	Ordering Code	Package	Operation Range
200	15	0.2	AT28LV010-20JC AT28LV010-20PC AT28LV010-20TC	32J 32P6 32T	Commercial (0° to 70°C)
	15	0.2	AT28LV010-20JI AT28LV010-20PI AT28LV010-20TI	32J 32P6 32T	Industrial (-40° to 85°C)
250	15	0.2	AT28LV010-25JC AT28LV010-25PC AT28LV010-25TC	32J 32P6 32T	Commercial (0° to 70°C)
	15	0.2	AT28LV010-25JI AT28LV010-25PI AT28LV010-25TI	32J 32P6 32T	Industrial (-40° to 85°C)

Note: 1. See Valid Part Number table below.

#### **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28LV010	20	JC, JI, PC, PI, TC, TI
AT28LV010	25	JC, JI, PC, PI, TC, TI

	Package Type
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)





AT28LV010

16K (2K x 8)

**CMOS** 

E<sup>2</sup>PROM

#### **Features**

- Fast Read Access Time 150 ns
- Fast Byte Write 200 µs or 1 ms
- Self-Timed Byte Write Cycle

Internal Address and Data Latches

Internal Control Timer

**Automatic Clear Before Write** 

- Direct Microprocessor Control
  - DATA POLLING
- Low Power

30 mA Active Current

100 μA CMOS Standby Current

High Reliability

Endurance: 10<sup>4</sup> or 10<sup>5</sup> Cycles

Data Retention: 10 Years

- 5V ± 10% Supply
- CMOS & TTL Compatible Inputs and Outputs
- JEDEC Approved Byte Wide Pinout
- Commercial and Industrial Temperature Ranges

#### **Description**

The AT28C16 is a low-power, high-performance Electrically Erasable and Programmable Read Only Memory with easy to use features. The AT28C16 is a 16K memory organized as 2,048 words by 8 bits. The device is manufactured with Atmel's reliable nonvolatile CMOS technology.

The AT28C16 is accessed like a static RAM for the read or write cycles without the need of external components. During a byte write, the address and data are latched

(continued)

#### **Pin Configurations**

Pin Name	Function		
A0 - A10	Addresses		
CE	Chip Enable		
OE Output Enable			
WE Write Enable			
1/00 - 1/07	Data Inputs/Outputs		
NC	No Connect		
DC	Don't Connect		

PLCC
Top View

A7 NC VCC NC
NC DC WE

4 3 2 1 32 31 30
A8 5 6 28 ( A9
A4 ) 7 27 ( NC
A2 ) 9 25 ( DE
A1 10 24 ( A10
A0 ) 11 23 ( DE
10 12 DC 3 4 5 GND

12 DC 3 4 5 GND

\*= RDV/BUSY

Note: PLCC package pins 1 and 17 are DON'T CONNECT.

PDIP, SOIC Top View

A7 🗆	1	24 🗆 VCC
A6 🗆	2	23 🗆 A8
A5 □	3	22 🗀 A9
A4 🗆	4	21 🗆 WE
A3 🗆	5	20 🗆 ŌE
A2 🗆	6	19 🗀 A10
A1 □	7	18 🗆 CE
A0 🗆	8	17 🗀 1/07
I/O0 🗆	9	16 🗀 1/06
I/O1 🗆	10	15 🗆 1/05
I/O2 🗆	11	14 🗀 1/04
GND 🗆	12	13 🗀 1/03

0540A






#### **Description** (Continued)

internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The end of a write cycle can be determined by DATA POLLING of I/O<sub>7</sub>. Once the end of a write cycle has been detected, a new access for a read or a write can begin.

The CMOS technology offers fast access times of 150 ns at low power dissipation. When the chip is deselected the standby current is less than 100  $\mu$ A.

Atmel's 28C16 has additional features to ensure high quality and manufacturability. The device utilizes error correction internally for extended endurance and for improved data retention characteristics. An extra 32-bytes of E<sup>2</sup>PROM are available for device identification or tracking.

#### **Block Diagram**



# **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to $V_{CC}$ + 0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

**READ:** The AT28C16 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever CE or OE is high. This dual line control gives designers increased flexibility in preventing bus contention.

BYTE WRITE: Writing data into the AT28C16 is similar to writing into a Static RAM. A low pulse on the WE or CE input with OE high and CE or WE low (respectively) initiates a byte write. The address location is latched on the last falling edge of WE (or CE); the new data is latched on the first rising edge. Internally, the device performs a self-clear before write. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of twc, a read operation will effectively be a polling operation.

**FAST BYTE WRITE:** The AT28C16E offers a byte write time of 200 μs maximum. This feature allows the entire device to be rewritten in 0.4 seconds.

DATA POLLING: The AT28C16 provides DATA POLL-ING to signal the completion of a write cycle. During a write cycle, an attempted read of the data being written results in the complement of that data for I/O<sub>7</sub> (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways. (a) vcc sense— if Vcc is below 3.8V (typical) the write function is inhibited. (b) Vcc power on delay— once Vcc has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a byte write. (c) Write Inhibit—holding any one of OE low, CE high or WE high inhibits byte write cycles.

**CHIP CLEAR**: The contents of the entire memory of the AT28C16 may be set to the high state by the CHIP CLEAR operation. By setting  $\overline{CE}$  low and  $\overline{OE}$  to 12 volts, the chip is cleared when a 10 msec low pulse is applied to  $\overline{WE}$ .

**DEVICE IDENTIFICATION:** An extra 32-bytes of E<sup>2</sup>PROM memory are available to the user for device identification. By raising A9 to 12  $\pm$  0.5V and using address locations 7E0H to 7FFH the additional bytes may be written to or read from in the same manner as the regular memory array.



# **DC and AC Operating Range**

		AT28C16-15	
Operating	Com.	0°C - 70°C	
Operating Temperature (Case)	Ind.	-40°C - 85°C	
Vcc Power Supply		5V ± 10%	

# **Operating Modes**

Mode	CE	ŌĒ	WE	1/0	
Read	VIL	VIL	ViH	Dout	
Write (2)	VIL	VIH	VIL	DiN	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	High Z	
Write Inhibit	Х	X	ViH		
Write Inhibit	X	V <sub>I</sub> L	Х		
Output Disable	Х	ViH	Х	High Z	
Chip Erase	VIL	Vн <sup>(3)</sup>	VIL	High Z	

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

#### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub> + 1V			10	μΑ
ILO	Output Leakage Current	V <sub>I/O</sub> = 0V to V <sub>CC</sub>			10	μΑ
Is <sub>B</sub> 1	V <sub>CC</sub> Standby Current CMOS	$\overline{CE}$ = V <sub>CC</sub> - 0.3V to V <sub>CC</sub> + 1.0V			100	μΑ
lone	Vcc Standby Current TTL	CE = 2.0V to Vcc + 1.0V	Com.		2	mA
IsB2	VCC Standby Current 11L	CE = 2.0V to VCC + 1.0V	Ind.		3	mA
laa	Vcc Active Current AC	f = 5 MHz; lout = 0 mA	Com.		30	mA
lcc	ACC Active Carrent AC	CE = VIL	Ind.		45	mA
VIL	Input Low Voltage				0.8	٧
ViH	Input High Voltage			2.0		٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			.4	V
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA		2.4		٧


<sup>2.</sup> Refer to AC Programming Waveforms.

<sup>3.</sup>  $V_H = 12.0V \pm 0.5V$ .

#### **AC Read Characteristics**

		AT28	C16-15	
Symbol	Parameter	Min	Max	Units
tacc	Address to Output Delay		150	ns
tce (1)	CE to Output Delay		150	ns
toe (2)	OE to Output Delay	10	70	ns
t <sub>DF</sub> (3, 4)	CE or OE High to Output Float	0	50	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		ns


# AC Read Waveforms (1, 2, 3, 4)



Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> - t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.

- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first  $(C_L = 5 \text{ pF})$ .
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



### **Output Test Load**

# Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	<u>`</u>			
	Тур	Max	Units	Conditions
Cin	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	Vout ≈ 0V

Note: 1. This parameter is characterized and is not 100% tested.






#### **AC Write Characteristics**


Symbol	Parameter		Min	Тур	Max	Units
tas, toes	Address, OE Set-up Time		10			ns
tah	Address Hold Time		50			ns
twp	Write Pulse Width (WE or CE)		100		1000	ns
tos	Data Set-up Time		50			ns
tDH, tOEH	Data, OE Hold Time		10			ns
tcs, tch	CE to WE and WE to CE Set-up and	I Hold Time	0			ns
t	Write Cycle Time	AT28C16		0.5	1.0	ms
twc	Write Cycle Time	AT28C16E		100	200	μs

#### **AC Write Waveforms**

#### **WE** Controlled



#### **CE** Controlled



AT28C16


# **Data Polling Characteristics** (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)		ns		
twR	Write Recovery Time	0			ns


Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Characteristics.

# **Data** Polling Waveforms




#### **Chip Erase Waveforms**




$$\begin{split} t_S &= t_H = 1 \; \mu \text{sec (min.)} \\ t_W &= 10 \; \text{msec (min.)} \\ V_H &= 12.0V \pm 0.5V \end{split}$$

# <u>AIMEL</u>


#### NORMALIZED SUPPLY CURRENT vs.




### NORMALIZED SUPPLY CURRENT vs.




# NORMALIZED SUPPLY CURRENT vs.




#### NORMALIZED ACCESS TIME vs.



**OUTPUT SINK CURRENT vs.** 



**OUTPUT SOURCE CURRENT vs.** 



# Ordering Information (1)

tACC	lcc	(mA)	Oudering Code	Dookses	Onevetion Denne
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	30	0.1	AT28C16(E)-15JC AT28C16(E)-15PC AT28C16(E)-15SC	32J 24P6 24S	Commercial (0°C to 70°C)
	45	0.1	AT28C16(E)-15JI AT28C16(E)-15PI AT28C16(E)-15SI	32J 24P6 24S	Industrial (-40°C to 85°C)
250	30	0.1	AT28C16-W	DIE	Commercial (0°C to 70°C)

Notes: 1. See Valid Part Number table below.

- 2. The 28C16 200 ns and 250 ns speed selections have been removed from valid selections table and are replaced by the faster 150 ns TAA offering.
- The 28C16 ceramic package offerings have been removed. New designs should utilize the 28C256 ceramic offerings.

#### **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers Speed Package and Temperature Combinations		
AT28C16	15	JC, JI, PC, PI, SC, SI
AT28C16E	15	JC, JI, PC, PI, SC, SI
AT28C16	-	W

	Package Type				
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
24P6	24 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
24S	24 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)				
W	Die				
	Options				
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 1 ms				
E	High Endurance Option: Endurance = 100K Write Cycles; Write Time = 200 μs				





AT28C16

#### **Features**

- Ideal Rewriteable Attribute Memory
- Simple Write Operation

Self-Timed Byte Writes

On-chip Address and Data Latch for SRAM-like Write Operation

Fast Write Cycle Time - 1 ms

5-Volt-Only Nonvolatile Writes

End of Write Detection

RDY/BUSY Output

**DATA** Polling

High Reliability

Endurance: 100,000 Write Cycles Data Retention: 10 Years Minimum

Single 5-Volt Supply for Read and Write

Very Low Power

30 mA Active Current 100 μA Standby Current

#### Description


The AT28C16-T is the ideal nonvolatile attribute memory: it is a low power, 5-volt-only byte writeable nonvolatile memory (E<sup>2</sup>PROM). Standby current is typically less than 100 μA. The AT28C16-T is written like a Static RAM, eliminating complex programming algorithms. The fast write cycle times of 1 ms, allow quick card reconfiguration in-system. Data retention is specified as 10 years minimum, precluding the necessity for batteries. Three access times have been specified to allow for varying layers of buffering between the memory and the PCMCIA interface.

The AT28C16-T is accessed like a Static RAM for read and write operations. During a byte write, the address and data are latched internally. Following the initiation of a write cycle, the device will go to a busy state and automatically write the latched data using an internal control timer. The device provides two methods for detecting the end of a write cycle; the RDY/BUSY output and DATA POLLING of I/O7.

#### **Pin Configurations**

Pin Name	Function
A0 - A10	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
RDY/BSY	Ready/Busy Output
NC	No Connect

**TSOP** Top View




16K (2K x 8) **PCMCIA Nonvolatile Attribute** Memory

0285C





#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +125°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on OE and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

**READ:**The AT28C16-T is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever CE or OE is high. This dual-line control gives designers increased flexibility in preventing bus contention.

BYTE WRITE: Writing data into the AT28C16-T is similar to writing into a Static RAM. A low pulse on WE or CE input with OE high and CE or WE low (respectively) initiates a byte write. The address is latched on the falling edge of WE or CE (whichever occurs last) and the data is latched on the rising edge of WE or CE (whichever occurs first). Once a byte write is started it will automatically time itself to completion. For the AT28C16-T the write cycle time is 1 ms maximum. Once a programming operation has been initiated and for the duration of twc, a read operation will effectively be a polling operation.

**READY/BUSY:** Pin 1 is an open drain READY/BUSY output that indicates the current status of the self-timed internal write cycle. READY/BUSY is actively pulled low during the write cycle and is released at the completion of the write. The open drain output allows OR-tying of several devices to a common interrupt input.

DATA POLLING: The AT28C16-T also provides DATA polling to signal the completion of a write cycle. During a write cycle, an attempted read of the the data being written results in the complement of that data for I/O<sub>7</sub> (the other outputs are indeterminate). When the write cycle is finished, true data appears on all ouputs.

**WRITE PROTECTION:** Inadvertent writes to the device are protected against in the following ways: (a) V<sub>CC</sub> sense—if V<sub>CC</sub> is below 3.8V (typical) the write function is inhibited; (b) V<sub>CC</sub> power on delay— once V<sub>CC</sub> has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a byte write; (c) Write Inhibit—holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits byte write cycles.

CHIP CLEAR: The contents of the entire memory of the AT28C16-T may be set to the high state by the Chip Clear operation. By setting CE low and OE to 12V, the chip is cleared when a 10ms low pulse is applied to WE.

**DEVICE IDENTIFICATION:** An extra 32-bytes of  $E^2PROM$  memory are available to the user for device identification. By raising  $A_9$  to 12V ( $\pm$  0.5V) and using address locations 7E0H to 7FFH the additional bytes may be written to or read from in the same manner as the regular memory array.



# DC and AC Operating Range

		AT28C16-15T
Operating	Com.	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C
V <sub>CC</sub> Power Supply		5V ± 10%

# **Operating Modes**

Mode	CE	OE	WE	I/O	
Read	V <sub>IL</sub>	V <sub>I</sub> L	V <sub>IH</sub>	Dout	
Write <sup>(2)</sup>	VIL	ViH	VIL	DIN	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	X	High Z	
Write Inhibit	Х	Х	V <sub>IH</sub>		
Write Inhibit	Х	V <sub>I</sub> L	Х		
Output Disable	Х	ViH	Х	High Z	
Chip Erase	VIL	V <sub>H</sub> <sup>(3)</sup>	VIL	High Z	

Notes: 1. X can be VIL or VIH.

2. Refer to AC Programming Waveforms.

#### **DC Characteristics**


Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$			10	μА
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μА
Is <sub>B1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE}$ = V <sub>CC</sub> - 0.3V to V <sub>CC</sub> + 1.0V			100	μΑ
I <sub>SB2</sub>	Voc Standby Current TTI	CE = 2.0V to V <sub>CC</sub> + 1.0V	Com.		2	mA
	V <sub>CC</sub> Standby Current TTL		Ind.		3	mA
	Man Antine Comment	f = 5 MHz; lout = 0 mA	Com.		30	mA
lcc	V <sub>CC</sub> Active Current		Ind.		45	mA
VIL	Input Low Voltage				0.8	٧
VIH	Input High Voltage			2.0		٧
VoL	Output Low Voltage	l <sub>OL</sub> = 2.1 mA			.4	٧
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA		2.4		٧

<sup>3.</sup>  $V_H = 12.0V \pm 0.5V$ .

#### **AC Read Characteristics**

PCMCIA	Atmel		AT280	C16-15T	
Symbol	Symbol	Parameter	Min	Max	Units
tc (R)	tRC	Read Cycle Time	150		ns
t <sub>A</sub> (A)	tACC	Address Access Time		150	ns
t <sub>A</sub> (CE)	tce (1)	CE Access Time		150	ns
t <sub>A</sub> (OE)	toE (2)	OE Access Time	0	75	ns
t <sub>EN</sub> (CE)	t <sub>Lz</sub> <sup>(4)</sup>	Output Enable Time From CE	0		ns
t <sub>EN</sub> (OE)	tolz (4)	Output Enable Time From OE	0		ns
tv (A)	tон	Output Hold Time	0		ns
tois (CE)	t <sub>DF</sub> (3, 4)	Output Disable Time From CE	0	50	ns
t <sub>DIS</sub> (OE)	t <sub>DF</sub> (3, 4)	Output Disable Time From OE	0	50	ns

AC Read Waveforms (1, 2, 3, 4)



- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on tACC.
  - 2. OE may be delayed up to tce toe after the falling edge of CE without impact on tce or by tacc - toe after an address change without impact on tACC.
- 3. t<sub>DF</sub> is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first  $(C_L = 5 pF).$

**Output Test Load** 


OUTPUT

5.0V

1.8K <

4. This parameter is characterized and is not 100% tested.

#### Input Test Waveforms and Measurement Level



### Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	Vout = 0V


Note: 1. This parameter is characterized and is not 100% tested.




#### **AC Write Characteristics**

PCMCIA Symbol	Atmel Symbol	Parameter	Min	Max	Units
tsu (A)	tas	Address Setup Time	10		ns
tsu (OE-WE)	toes	Output Disable Time To WE	10		ns
tsu (CE-WE)	tcs	Chip Enable Time To WE	0		ns
tw (WE)	twp	Write Enable Pulse Width	100	1000	ns
tsu (D-WEH)	tos	Data Setup To WE High	50		ns
t <sub>H</sub> (A)	tан	Address Hold Time From WE	50		ns
t <sub>H</sub> (D)	toh	Data Hold Time From WE High	10		ns
t <sub>H</sub> (OE-WE)	toeh	Output Enable Hold Time From WE High	10		ns
t <sub>H</sub> (CE-WE)	tсн	Chip Enable Hold Time From WE High	0		ns
t <sub>D</sub> (B)	t <sub>DB</sub>	Delay From WE High To BUSY Asserted		50	ns
tc (W)	twc	Write Cycle Time		1	ms

#### **AC Write Waveforms**




# **Data Polling Waveforms**



Note: 1. Data Polling AC Timing Characteristics are the same as the AC Read Characteristics.

#### **Chip Erase Waveforms**



 $t_S = t_H = 1 \; \mu sec \; (min.)$   $t_W = 10 \; msec \; (min.)$   $V_H = 12.0 \pm 0.5 V$ 



# Ordering Information (1)

tacc	Icc	(mA)	Oudering Onde		
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	30	0.1	AT28C16-15TC	28T	Commercial (0°C to 70°C)
	45	0.1	AT28C16-15TI	28T	Industrial (-40°C to 85°C)

Notes: 1. See Valid Part Number table below.

2. The 28C16 200 ns and 250 ns speed selections have been removed from valid selections table and are replaced by the faster 150 ns TAA offering.

#### **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28C16	15	TC, TI

Package Type				
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)			

AT28C16-T

16K (2K x 8)

**CMOS** 

E<sup>2</sup>PROM

#### **Features**

- Fast Read Access Time 150 ns
- Fast Byte Write 200 μs or 1 ms
- Self-Timed Byte Write Cycle Internal Address and Data Latches Internal Control Timer

Automatic Clear Before Write

Direct Microprocessor Control
 DATA POLLING

READY/BUSY Open Drain Output

Low Power

30 mA Active Current 100 µa CMOS Standby Current

High Reliability

Endurance: 10<sup>4</sup> or 10<sup>5</sup> Cycles
Data Retention: 10 Years

- 5V ± 10% Supply
- CMOS & TTL Compatible Inputs and Outputs
- JEDEC Approved Byte Wide Pinout
- Commercial and Industrial Temperature Ranges

#### Description

The AT28C17 is a low-power, high-performance Electrically Erasable and Program-mable Read Only Memory with easy to use features. The AT28C17 is a 16K memory organized as 2,048 words by 8 bits. The device is manufactured with Atmel's reliable nonvolatile CMOS technology.

**Pin Configurations** 

(continued)

Pin Name	Function
A0 - A10	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
RDY/BUSY	Ready/Busy Output
NC	No Connect
DC	Don't Connect

PDIP, SOIC Top View RDY/BUSY vcc 28 2 WE NC 27 3 4 5 A7 26 NC 25 24 23 Α6 **A8** A5 □ Α9 Α4 6 NC 22 21 20 ŌĒ АЗ A2 [ 8 A10 Α1 CE 19 A0 [ 10 1/07 I/O0 [ 11 18 1/06 I/O1 = 17 1/05 12 13 16 1/02 1/04 15 1/03 GND [

Note: PLCC package pins 1 and 17 are DON'T CONNECT.



0541A




#### **Description** (Continued)

The AT28C17 is accessed like a static RAM for the read or write cycles without the need of external components. During a byte write, the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The device includes two methods for detecting the end of a write cycle, level detection of RDY/BUSY and DATA POLLING of I/O7. Once the end of a write cycle has been detected, a new access for a read or a write can begin.

The CMOS technology offers fast access times of 150 ns at low power dissipation. When the chip is deselected the standby current is less than 100  $\mu$ A.

Atmel's 28C17 has additional features to ensure high quality and manufacturability. The device utilizes error correction internally for extended endurance and for improved data retention characteristics. An extra 32-bytes of E<sup>2</sup>PROM are available for device identification or tracking.

#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to $V_{CC}$ + 0.6V
Voltage on OE and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

**READ:** The AT28C17 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever CE or OE is high. This dual line control gives designers increased flexibility in preventing bus contention.

BYTE WRITE: Writing data into the AT28C17 is similar to writing into a Static RAM. A low pulse on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  input with  $\overline{\text{OE}}$  high and  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  low (respectively) initiates a byte write. The address location is latched on the last falling edge of  $\overline{\text{WE}}$  (or  $\overline{\text{CE}}$ ); the new data is latched on the first rising edge. Internally, the device performs a self-clear before write. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of twc, a read operation will effectively be a polling operation.

**FAST BYTE WRITE:** The AT28C17E offers a byte write time of 200 μs maximum. This feature allows the entire device to be rewritten in 0.4 seconds.

READY/BUSY: Pin 1 is an open drain READY/BUSY output that can be used to detect the end of a write cycle. RDY/BUSY is actively pulled low during the write cycle and is released at the completion of the write. The open drain connection allows for OR-tying of several devices to the same RDY/BUSY line.

DATA POLLING: The AT28C17 provides DATA POLL-ING to signal the completion of a write cycle. During a write cycle, an attempted read of the data being written results in the complement of that data for I/O<sub>7</sub> (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways. (a) Vcc sense—if Vcc is below 3.8V (typical) the write function is inhibited. (b) Vcc power on delay—once Vcc has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a byte write. (c) Write Inhibit—holding any one of OE low, CE high or WE high inhibits byte write cycles.

CHIP CLEAR: The contents of the entire memory of the AT28C17 may be set to the high state by the CHIP CLEAR operation. By setting  $\overline{\text{CE}}$  low and  $\overline{\text{OE}}$  to 12 volts, the chip is cleared when a 10 msec low pulse is applied to  $\overline{\text{WE}}$ .

**DEVICE IDENTIFICATION:** An extra 32-bytes of E<sup>2</sup>PROM memory are available to the user for device identification. By raising A9 to  $12 \pm 0.5V$  and using address locations 7E0H to 7FFH the additional bytes may be written to or read from in the same manner as the regular memory array.





# **DC and AC Operating Range**

		AT28C17-15
Operating	Com.	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C
Vcc Power Supply		5V ± 10%

# **Operating Modes**

Mode	CE	ŌĒ	WE	I/O	
Read	ViL	VIL	ViH	Dout	
Write (2)	VIL	V <sub>IH</sub>	V <sub>IL</sub>	Din	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	High Z	
Write Inhibit	Х	X	ViH		
Write Inhibit	Х	V <sub>I</sub> L	X		
Output Disable	Х	ViH	Х	High Z	
Chip Erase	VIL	V <sub>H</sub> <sup>(3)</sup>	VIL	High Z	

Notes: 1. X can be VIL or VIH.

#### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
lu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub> + 1V			10	μА
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1.0V$			100	μΑ
lone	Voc Standby Current TTI	$\overline{\text{CE}}$ = 2.0V to V <sub>CC</sub> + 1.0V	Com.		2	mA
ISB2 VCC Standby Current TTL		CE = 2.0V to VCC + 1.0V	Ind.		3	mA
1	A ative Occurrent AO	f = 5 MHz; I <sub>OUT</sub> = 0 mA	Com.		30	mA
lcc	V <sub>CC</sub> Active Current AC	CE = V <sub>IL</sub>	Ind.		45	mA
VIL	Input Low Voltage				0.8	V
ViH	Input High Voltage			2.0		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA = 4.0 for RDY/BUSY			.4	٧
Voн	Output High Voltage	I <sub>OH</sub> = -400 μA		2.4		V


<sup>2.</sup> Refer to AC Programming Waveforms.

<sup>3.</sup>  $V_H = 12.0V \pm 0.5V$ .

#### **AC Read Characteristics**


		AT28		
Symbol	Parameter	Min	Max	Units
tacc	Address to Output Delay		150	ns
tce (1)	CE to Output Delay		150	ns
toE (2)	OE to Output Delay	10	70	ns
t <sub>DF</sub> (3, 4)	CE or OE High to Output Float	0	50	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		ns

# AC Read Waveforms (1, 2, 3, 4)




- Notes: 1.  $\overline{CE}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



# **Output Test Load**



# Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	V <sub>OUT</sub> = 0V

Note: 1. This parameter is characterized and is not 100% tested.






#### **AC Write Characteristics**


Symbol	Parameter	Min	Тур	Max	Units	
tas, toes	Address, OE Set-up Time		10			ns
tah	Address Hold Time		50			ns
twp	Write Pulse Width (WE or CE)	100		1000	ns	
tos	Data Set-up Time	50			ns	
tDH, tOEH	Data, OE Hold Time		10			ns
tcs, tch	CE to WE and WE to CE Set-up	and Hold Time	0			ns
tos	Time to Device Busy		ı		50	ns
	White Cools Time	AT28C17		0.5	1.0	ms
twc	Write Cycle Time	AT28C17E		100	200	μs

#### **AC Write Waveforms**

#### **WE** Controlled



#### **CE** Controlled



AT28C17


# **Data** Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns


Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

# **Data Polling Waveforms**




# **Chip Erase Waveforms**




 $t_S$  =  $t_H$  = 1  $\mu$ sec (min.)  $t_W$  = 10 msec (min.)  $V_H$  = 12.0V  $\pm$  0.5V




#### NORMALIZED SUPPLY CURRENT vs.




#### NORMALIZED SUPPLY CURRENT vs.




### NORMALIZED SUPPLY CURRENT vs.




#### NORMALIZED ACCESS TIME vs.



**OUTPUT SINK CURRENT vs.** 



#### **OUTPUT SOURCE CURRENT vs.**



AT28C17

# Ordering Information (1)

tACC	lcc	(mA)	Oudering Code		0 " 0
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	30	0.1	AT28C17(E)-15JC AT28C17(E)-15PC AT28C17(E)-15SC	32J 28P6 28S	Commercial (0°C to 70°C)
	45	0.1	AT28C17(E)-15JI AT28C17(E)-15PI AT28C17(E)-15SI	32J 28P6 28S	Industrial (-40°C to 85°C)
250	30	0.1	AT28C17-W	DIE	Commercial (0°C to 70°C)

Notes: 1. See Valid Part Number table below.

- 2. The 28C17 200 ns and 250 ns speed selections have been removed from valid selections table and are replaced by the faster 150 ns TAA offering.
- The 28C17 ceramic and LCC package offerings have been removed. New designs should utilize the 28C256 ceramic offerings.

#### **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28C17	15	JC, JI, PC, PI, SC, SI
AT28C17E	15	JC, JI, PC, PI, SC, SI
AT28C17	-	W

	Package Type				
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
28S	28 Lead, 0.300" Wide, Plastic Gull Wing, Small Outline (SOIC)				
W	Die				
	Options				
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 1 ms				
Е	High Endurance Option: Endurance = 100K Write Cycles; Write Time = 200 μs				





64K (8K x 8)

**CMOS** 

E<sup>2</sup>PROM

#### **Features**

- Fast Read Access Time 120 ns
- Fast Byte Write 200 μs or 1 ms
- Self-Timed Byte Write Cycle Internal Address and Data Latches Internal Control Timer Automatic Clear Before Write
- Direct Microprocessor Control <u>READ</u>Y/BUSY Open Drain Output <u>DATA</u> Polling
- Low Power
  - 30 mA Active Current 100 µA CMOS Standby Current
- High Reliability
  - Endurance: 10<sup>4</sup> or 10<sup>5</sup> Cycles Data Retention: 10 Years
- 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout
- Commercial and Industrial Temperature Ranges

#### **Description**


The AT28C64 is a low-power, high-performance 8,192 words by 8 bit nonvolatile Electrically Erasable and Programmable Read Only Memory with popular, easy to use features. The device is manufactured with Atmel's reliable nonvolatile technology.

(continued)


# **Pin Configurations**


Pin Name	Function
A0 - A12	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
RDY/BUSY	Ready/Busy Output
NC	No Connect
DC	Don't Connect

PDIP, SOIC Top View









LCC, PLCC

\* =  $RDY/\overline{BUSY}$  (or NC)

Note: PLCC package pins 1 and 17 are DON'T CONNECT.

0001F






## **Description** (Continued)

The AT28C64 is accessed like a Static RAM for the read or write cycles without the need for external components. During a byte write, the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The device includes two methods for detecting the end of a write cycle, level detection of RDY/BUSY (unless pin 1 is N.C.) and DATA POLLING of I/O7. Once the end of a write cycle has been detected, a new access for a read or write can begin.

The CMOS technology offers fast access times of 120 ns at low power dissipation. When the chip is deselected the standby current is less than 100  $\mu$ A.

Atmel's 28C64 has additional features to ensure high quality and manufacturability. The device utilizes error correction internally for extended endurance and for improved data retention characteristics. An extra 32-bytes of E<sup>2</sup>PROM are available for device identification or tracking.

#### **Block Diagram**



## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

**READ:** The AT28C64 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever CE or OE is high. This dual line control gives designers increased flexibility in preventing bus contention.

**BYTE WRITE:** Writing data into the AT28C64 is similar to writing into a Static RAM. A low pulse on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  input with  $\overline{\text{OE}}$  high and  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  low (respectively) initiates a byte write. The address location is latched on the falling edge of  $\overline{\text{WE}}$  (or  $\overline{\text{CE}}$ ); the new data is latched on the rising edge. Internally, the device performs a self-clear before write. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of twc, a read operation will effectively be a polling operation.

**FAST BYTE WRITE:** The AT28C64E offers a byte write time of 200 μs maximum. This feature allows the entire device to be rewritten in 1.6 seconds.

READY/BUSY: Pin 1 is an open drain READY/BUSY output that can be used to detect the end of a write cycle. RDY/BUSY is actively pulled low during the write cycle and is released at the completion of the write. The open drain connection allows for OR-tying of several devices to the same RDY/BUSY line. Pin 1 is not connected for the AT28C64X.

DATA POLLING: The AT28C64 provides DATA POLLING to signal the completion of a write cycle. During a write cycle, an attempted read of the data being written results in the complement of that data for I/O<sub>7</sub> (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways. (a) V<sub>CC</sub> sense—if V<sub>CC</sub> is below 3.8V (typical) the write function is inhibited. (b) V<sub>CC</sub> power on delay—once V<sub>CC</sub> has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a byte write. (c) Write Inhibit—holding any one of OE low, CE high or WE high inhibits byte write cycles.

**CHIP CLEAR:** The contents of the entire memory of the AT28C64 may be set to the high state by the CHIP CLEAR operation. By setting  $\overline{CE}$  low and  $\overline{OE}$  to 12 volts, the chip is cleared when a 10 msec low pulse is applied to  $\overline{WE}$ .

**DEVICE IDENTIFICATION:** An extra 32-bytes of E<sup>2</sup>PROM memory are available to the user for device identification. By raising A9 to  $12 \pm 0.5V$  and using address locations 1FE0H to 1FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.





## **DC and AC Operating Range**

		AT28C64-12	AT28C64-15	AT28C64-20	AT28C64-25
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

## **Operating Modes**

Mode	CE	ŌĒ	WE	1/0	
Read	ViL	VIL	VIH	Dout	
Write (2)	VIL	V <sub>IH</sub>	VIL	DIN	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	High Z	
Write Inhibit	Χ .	X	ViH		
Write Inhibit	Х	V <sub>IL</sub>	Х		
Output Disable	X	V <sub>IH</sub>	Х	High Z	
Chip Erase	VIL	VH <sup>(3)</sup>	VIL	High Z	

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .


### **DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Units	
ILI .	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$			10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3 \text{V to V}_{\text{CC}} + 1.0 \text{V}$			100	μΑ
lone	V <sub>CC</sub> Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V <sub>CC</sub> + 1.0V	Com.		2	mA
ISB2 VCC Standby Current TTL		CE = 2.0V to VCC + 1.0V	Ind.		3	mA
las	Vcc Active Current AC	f = 5 MHz; lout = 0 mA	Com.		30	mA
lcc	ACC Active Criticity AC	CE = V <sub>IL</sub>	Ind.		45	mA
VIL	Input Low Voltage				0.8	٧
ViH	Input High Voltage			2.0		V
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA = 4.0 mA for RDY/BUSY			.45	٧
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA		2.4		٧

#### **AC Read Characteristics**

		AT28	C64-12	AT28	C64-15	AT28	C64-20	AT28	C64-25	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		120		150		200		250	ns
tce (1)	CE to Output Delay		120		150		200		250	ns
toE (2)	OE to Output Delay	10	60	10	70	10	80	10	100	ns
t <sub>DF</sub> <sup>(3, 4)</sup>	CE or OE High to Output Float	0	45	0	50	0	55	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns

# AC Read Waveforms (1, 2, 3, 4)




- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).

OUTPUT

**Output Test Load** 

4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



## Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
Cin	4	6	pF	VIN = 0V
Cout	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






## **AC Write Characteristics**


Symbol	Parameter		Min	Max	Units
tas, toes	Address, OE Set-up Time		10		ns
tah	Address Hold Time		50		ns
twp	Write Pulse Width (WE or CE)		100	1000	ns
tos	Data Set-up Time		50		ns
tDH, tOEH	Data, OE Hold Time		10		ns
tcs, tch	CE to WE and WE to CE Set-	up and Hold Time	0		ns
t <sub>DB</sub>	Time to Device Busy			50	ns
•	Minito Civola Timo	AT28C64		1.0	ms
twc	Write Cycle Time	AT28C64E		200	μs

## **AC Write Waveforms**

## WE Controlled



## **CE** Controlled



AT28C64/X


# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)			ns	
twn	Write Recovery Time	0			ns


Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

# **Data** Polling Waveforms



# **Chip Erase Waveforms**




 $t_S = t_H = 1 \ \mu sec \ (min.)$  $t_W = 10 \ msec \ (min.)$  $V_H = 12.0V \pm 0.5V$ 







#### NORMALIZED SUPPLY CURRENT vs.




#### NORMALIZED SUPPLY CURRENT vs.




## NORMALIZED SUPPLY CURRENT vs.




#### NORMALIZED ACCESS TIME vs.



#### **OUTPUT SINK CURRENT vs.**



#### OUTPUT SOURCE CURRENT vs.



# Ordering Information (1)

tACC	lcc	(mA)	Oud-ui O- d-		
(ns)	Active	Standby	Ordering Code	Package	Operation Range
120	30	0.1	AT28C64(E)-12JC AT28C64(E)-12PC AT28C64(E)-12SC AT28C64(E)-12TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	45	0.1	AT28C64(E)-12JI AT28C64(E)-12PI AT28C64(E)-12SI AT28C64(E)-12TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
150	30	0.1	AT28C64(E)-15JC AT28C64(E)-15PC AT28C64(E)-15SC AT28C64(E)-15TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	45	0.1	AT28C64(E)-15JI AT28C64(E)-15PI AT28C64(E)-15SI AT28C64(E)-15TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
200	30	0.1	AT28C64(E)-20JC AT28C64(E)-20PC AT28C64(E)-20SC AT28C64(E)-20TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	45	0.1	AT28C64(E)-20JI AT28C64(E)-20PI AT28C64(E)-20SI AT28C64(E)-20TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
250	30	0.1	AT28C64(E)-25JC AT28C64(E)-25PC AT28C64(E)-25SC AT28C64(E)-25TC AT28C64-W	32J 28P6 28S 28T DIE	Commercial (0°C to 70°C)
	45	0.1	AT28C64(E)-25JI AT28C64(E)-25PI AT28C64(E)-25SI AT28C64(E)-25TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)

Note: 1. See Valid Part Number table below.



	Package Type					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
28S	28 Lead, 0.300" Wide, Plastic Gull Wing, Small Outline (SOIC)					
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)					
W	Die					
	Options					
Blank	Blank Standard Device: Endurance = 10K Write Cycles; Write Time = 1 ms					
E	High Endurance Option: Endurance = 100K Write Cycles; Write Time = 200 μs					

# **Ordering Information**

tACC	lcc	(mA)	Oudovinos Codo	<b>D</b> 1	
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	30	0.1	AT28C64X-15JC AT28C64X-15PC AT28C64X-15SC AT28C64X-15TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	45	0.1	AT28C64X-15JI AT28C64X-15PI AT28C64X-15SI AT28C64X-15TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
200	30	0.1	AT28C64X-20JC AT28C64X-20PC AT28C64X-20SC AT28C64X-20TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	45	0.1	AT28C64X-20JI AT28C64X-20PI AT28C64X-20SI AT28C64X-20TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
250	30	0.1	AT28C64X-25JC AT28C64X-25PC AT28C64X-25SC AT28C64X-25TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	45	0.1	AT28C64X-25JI AT28C64X-25PI AT28C64X-25SI AT28C64X-25TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)

### **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28C64 X	12	JC, JI, PC, PI, SC, SI, TC, TI
AT28C64 X	15	JC, JI, PC, PI, SC, SI, TC, TI
AT28C64 X	20	JC, JI, PC, PI, SC, SI, TC, TI
AT28C64 X	25	JC, JI, PC, PI, SC, SI, TC, TI

	Package Type					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
28P6	28 Lead, 0.600" Wide Plastic Dual Inline Package (PDIP)					
28S	28 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)					
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)					





64K (8K x 8)

E<sup>2</sup>PROM with

**Page Write and** 

**Software Data** 

**Protection** 

**CMOS** 

#### **Features**

- Fast Read Access Time 150 ns
- Automatic Page Write Operation

Internal Address and Data Latches for 64-Bytes

Fast Write Cycle Times

Page Write Cycle Time: 10 ms Maximum
1 to 64-Byte Page Write Operation

Low Power Dissipation

40 mA Active Current

100 μA CMOS Standby Current

- Hardware and Software Data Protection
- DATA Polling and Toggle Bit for End of Write Detection
- High Reliability CMOS Technology Endurance: 100,000 Cycles
- Data Retention: 10 Years

  Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout
- Commercial and Industrial Temperature Ranges

## **Description**

The AT28C64B is a high-performance electrically erasable and programmable read only memory (EEPROM). Its 64K of memory is organized as 8,192 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 150 ns with power dissipation of just 220 mW. When the device is deselected, the CMOS standby current is less than 100  $\mu$ A.

(continued)


## **Pin Configurations**

Pin Name	Function
A0 - A12	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect

PDIP, SOIC Top View

1		\ <i>_</i> _		1	
NC 🗆	1	~	28	Þ	VCC
A12 🗆	2		27	Þ	WE
A7 🗆	3		26	Þ	NC
A6 🗆	4		25	مممعمم	A8
A5 🗆	5		24	Þ	A9
A4 🗆	6		23	Þ	A11
A3 🗆	7		22	Þ	OE
A2 🗆	8		21	Þ	A10
A1 🗆	9		20	Þ	CE
A0 🗆	10		19	6	1/07
VO0 □	11		18	Þ	1/06
1/01 🗆	12		17		1/05
I/O2 🗆	13		16	Þ	1/04
GND 🗆	14		15		1/03

PLCC Top View



Note: PLCC package pins 1 and 17 are DON'T CONNECT.

TSOP Top View

<b>A11</b>	OE	5	2	1	28	27	A10	CE
	A9 9	4		3	26		1/07	
8A	NC	Ħ	4	5	24	25	₽ 1/O5	1/06
ΝĒ	vcc	1	6	7	22	23	₽ 1/O3	1/04
NC	A12	₽	8	9	20	21	□ VO2	GND
Α7		d	10			19		1/01
A5	A6	4	12	11	18	17	100	A0
A3	A4		14	13	16	15	R A1	A2
73		L				13	Г	~~

0270E






## **Description** (Continued)

The AT28C64B is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64-bytes simultaneously. During a write cycle, the addresses and 1 to 64-bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA POLLING of I/O7. Once the end of a write cycle has been detected, a new access for a read or write can begin.

Atmel's AT28C64B has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64-bytes of E<sup>2</sup>PROM for device identification or tracking.

#### **Block Diagram**



## **Absolute Maximum Ratings\***

	<u> </u>
Ter	nperature Under Bias55°C to +125°C
Sto	rage Temperature65°C to +150°C
(inc	Input Voltages cluding NC Pins) n Respect to Ground
1	Output Voltages n Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
1	tage on OE and A9 n Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

**READ:** The AT28C64B is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The <u>outputs</u> are put in the high-impedance state when either CE or OE is high. This dual line control gives designers flexibility in preventing bus contention in their systems.

BYTE WRITE: A low pulse on the WE or CE input with CE or WE low (respectively) and OE high initiates a write cycle. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of two, a read operation will effectively be a polling operation.

**PAGE WRITE:** The page write operation of the AT28C64B allows 1 to 64-bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; after the first byte is written, it can then be followed by 1 to 63 additional bytes. Each successive byte must be loaded within 150  $\mu$ s (tBLC) of the previous byte. If the tBLC limit is exceeded, the AT28C64B will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 to A12 inputs. For each WE high to low transition during the page write operation, A6 to A12 must be the same.

The A0 to A5 inputs specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28C64B features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at any time during the write cycle.

**TOGGLE BIT:** In addition to DATA Polling, the AT28C64B provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling, and valid data will be read. Toggle bit reading may begin at any time during the write cycle.

**DATA PROTECTION:** If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent writes to the AT28C64B in the following ways: (a) VCC sense - if VCC is below 3.8V (typical), the write function is inhibited; (b) VCC power-on delay - once VCC has reached 3.8V, the device will automatically time out 5 ms (typical) before allowing a write; (c) write inhibit - holding any one of OE low, CE high, or WE high inhibits write cycles; (d) noise filter - pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature has been implemented on the AT28C64B. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C64B is shipped from Atmel with SDP disabled.

SDP is enabled by the user issuing a series of three write commands in which three specific bytes of data are written to three specific addresses (refer to the *Software Data Protection Algorithm* diagram in this data sheet). After writing the 3-byte command sequence and waiting twc, the entire AT28C64B will be protected against inadvertent writes. It should be noted that even after SDP is enabled, the user may still perform a byte or page write to the AT28C64B by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP remains active unless the disable command sequence is issued. Power transitions do not disable SDP, and SDP protects the AT28C64B during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not actually written into the device; their addresses may still be written with user data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device. However, for the duration of two, read operations will effectively be polling operations.

**DEVICE IDENTIFICATION:** An extra 64-bytes of EEPROM memory are available to the user for device identification. By raising A9 to  $12V \pm 0.5V$  and using address locations 1FC0H to 1FFFH, the additional bytes may be written to or read from in the same manner as the regular memory array.





## **DC and AC Operating Range**

		AT28C64B-15	AT28C64B-20	AT28C64B-25
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%

## **Operating Modes**

Mode	CE	ŌĒ	WE	1/0	
Read	ViL	V <sub>I</sub> L	ViH	Dout	
Write <sup>(2)</sup>	V <sub>IL</sub>	ViH	ViL	DiN	
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	Х	High Z	
Write Inhibit	Х	Х	ViH		
Write Inhibit	Х	VIL	X		
Output Disable	Х	ViH	Х	High Z	
Chip Erase	VIL	Vн <sup>(3)</sup>	VIL	High Z	

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

## **DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
1LI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$		10	μА
llo	Output Leakage Current	V <sub>I/O</sub> = 0V to V <sub>CC</sub>		10	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3 \text{V to V}_{\text{CC}} + 1 \text{V}$ Com., Ind.		100	μΑ
ISB2	V <sub>CC</sub> Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V <sub>CC</sub> + 1V		2	mA
Icc	Vcc Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA		40	mA
VIL	Input Low Voltage			0.8	٧
ViH	Input High Voltage		2.0		V
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		.40	V
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V


Refer to the AC Write Waveforms diagrams in this data sheet.

<sup>3.</sup>  $V_H = 12.0V \pm 0.5V$ .

#### **AC Read Characteristics**


		AT28C64B-15 AT28C64B-20 AT28C64B-25		AT28C64B-15		AT28C64B-20		64B-25	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	
tacc	Address to Output Delay		150		200		250	ns	
tce (1)	CE to Output Delay		150		200		250	ns	
toE (2)	OE to Output Delay	0	70	0	80	0	100	ns	
t <sub>DF</sub> <sup>(3, 4)</sup>	CE or OE to Output Float	0	50	0	55	0	60	ns	
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns	

## AC Read Waveforms (1, 2, 3, 4)



- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first  $(C_L = 5 \text{ pF})$ .
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



## **Output Test Load**

# Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	. Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






### **AC Write Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tch	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	100		ns
tos	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	0		ns

### **AC Write Waveforms**

## WE Controlled



#### **CE** Controlled




AT28C64B

## **Page Mode Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	100		ns
tBLC	Byte Load Cycle Time		150	μs
twpH	Write Pulse Width High	50		ns


Page Mode Write Waveforms (1, 2)



Notes: 1. A6 through A12 must specify the same page address during each high to low transition of WE (or CE).

2. OE must be high only when WE and CE are both low.

## **Chip Erase Waveforms**




 $t_S = t_H = 5 \,\mu sec \,(min.)$   $t_W = 10 \,m sec \,(min.)$   $V_H = 12.0V \pm 0.5V$ 






# Software Data Protection Enable Algorithm (1)




Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A12 - A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64-bytes of data are loaded.

# Software Data Protection Disable Algorithm (1)



## **Software Protected Write Cycle Waveforms** (1, 2)



Notes: 1. A6 through A12 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.

2.  $\overline{\text{OE}}$  must be high only when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.


# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	0			ns
toeh	OE Hold Time	0			ns
toE	OE to Output Delay (2)				ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

## **Data Polling Waveforms**




## Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

# Toggle Bit Waveforms (1, 2, 3)




- Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
  - 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.




<sup>2.</sup> See AC Read Characteristics.




#### NORMALIZED SUPPLY CURRENT vs.



## NORMALIZED SUPPLY CURRENT vs.



## NORMALIZED SUPPLY CURRENT vs.



# Ordering Information (1)

tACC	lcc	(mA)	Oudoving Code		0
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	40	0.1	AT28C64B-15JC AT28C64B-15PC AT28C64B-15SC AT28C64B-15TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
			AT28C64B-15JI AT28C64B-15PI AT28C64B-15SI AT28C64B-15TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
200	40	0.1	AT28C64B-20JC AT28C64B-20PC AT28C64B-20SC AT28C64B-20TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
			AT28C64B-20JI AT28C64B-20PI AT28C64B-20SI AT28C64B-20TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
250	40	0.1	AT28C64B-25JC AT28C64B-25PC AT28C64B-25SC AT28C64B-25TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
			AT28C64B-25JI AT28C64B-25PI AT28C64B-25SI AT28C64B-25TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
	40	0.1	AT28C64B-W	DIE	Commercial (0°C to 70°C)

Note: 1. See Valid Part Number table below.

### **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28C64B	15	JC, JI, PC, PI, SC, SI, TC, TI
AT28C64B	20	JC, JI, PC, PI, SC, SI, TC, TI
AT28C64B	25	JC, JI, PC, PI, SC, SI, TC, TI
AT28C64B	-	W





	Package Type					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
28S	28 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)					
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)					
W	DIE					

256K (32K x 8)

**Paged** 

**CMOS** 

E<sup>2</sup>PROM

#### **Features**

- Fast Read Access Time 150 ns
- Automatic Page Write Operation

Internal Address and Data Latches for 64-Bytes Internal Control Timer

Fast Write Cycle Times

Page Write Cycle Time: 3 ms or 10 ms Maximum 1 to 64-Byte Page Write Operation

Low Power Dissipation

50 mA Active Current

200 µA CMOS Standby Current

- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology
   Endurance: 10<sup>4</sup> or 10<sup>5</sup> Cycles

Data Retention: 10 Years

- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout
- Full Military, Commercial, and Industrial Temperature Ranges

## **Description**

The AT28C256 is a high-performance Electrically Erasable and Programmable Read Only Memory. Its 256K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 150 ns with power dissipation of just 440 mW. When the device is deselected, the CMOS standby current is less than 200  $\mu\text{A}$ .

(continued)

# **Pin Configurations**

Function
Addresses
Chip Enable
Output Enable
Write Enable
Data Inputs/Outputs
No Connect
Don't Connect


TSOP Top View

A11 A8 WE A14 A7 A5	OE 2 A9 4 A13 6 VCC 8 A12 10 A6 12	1 3 5 7 9	28 26 24 22 20 18	27 25 23 21 19	A10 I/O7 I/O5 I/O3 I/O2 I/O0	CE I/O6 I/O4 GND I/O1 A0
A5	A6 🗆	11			I/O0 A1	
АЗ	A4 = 14	13	16	15	<b>ፆ ^</b> '	A2

#### PGA Top View

4	3	1	27	26
A6	A7	A14	WE	A13
5	2	28	24	25
A5	A12	VCC	A9	A8
7	6		22	23
A3	A4		OE	A11
9	8		20	21
A1	A2		CE	A10
11	10	14	16	19
I/O0	A0	GND	I/O4	I/O7
12	13	15	17	18
I/O1	I/O2	I/O3	I/O5	I/O6

LCC, PLCC Top View



A14 □ 1 A12 □ 2 A7 □ 3

ſ			ı
A14 🗆	1	28	□ vcc
A12 🗆	2	27	□ WE
A7 🗆	3	26	□ A13
A6 🗆	4	25	□ A8
A5 🗆	5	24	□ A9
A4 🗆	6	23	□ A11
A3 🗆	7	22	D OE
A2 🗆	8	21	A10
A1 🗆	9	20	CE
A0 🗆	10	19	1/07
I/00 [	11	18	1/06
I/01 🗆	12	17	□ I/O5
1/02 🗆	13	16	1/04
GND 🗆	14	15	1/03

CERDIP, PDIP,

FLATPACK, SOÍC

Top View

Note: PLCC package pins 1 and 17 are DON'T CONNECT.

0006F






## **Description** (Continued)

The AT28C256 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64-bytes simultaneously. During a write cycle, the addresses and 1 to 64-bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA POLLING of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28C256 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64-bytes of E<sup>2</sup>PROM for device identification or tracking.

#### **Block Diagram**



## **Absolute Maximum Ratings\***

Temperature Under B	ias55°C to +125°C
Storage Temperature	65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Grour	nd0.6V to +6.25V
All Output Voltages with Respect to Grour	nd0.6V to V <sub>CC</sub> + 0.6V
Voltage on OE and As with Respect to Groun	9 nd0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

**READ:** The AT28C256 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either CE or OE is high. This dualline control gives designers flexibility in preventing bus contention in their system.

**BYTE WRITE:** A low pulse on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  input with  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  low (respectively) and  $\overline{\text{OE}}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ . Once a byte write has been started it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of two, a read operation will effectively be a polling operation.

PAGE WRITE: The page write operation of the AT28C256 allows 1 to 64-bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 63 additional bytes. Each successive byte must be written within 150 μs (tBLC) of the previous byte. If the tBLC limit is exceeded the AT28C256 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 - A14 inputs. For each WE high to low transition during the page write operation, A6 - A14 must be the same.

The A0 to A5 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28C256 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

**TOGGLE BIT:** In addition to DATA Polling the AT28C256 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

**DATA PROTECTION:** If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

**HARDWARE PROTECTION:** Hardware features protect against inadvertent writes to the AT28C256 in the following ways: (a)  $V_{CC}$  sense - if  $V_{CC}$  is below 3.8V (typical) the write function is inhibited; (b)  $V_{CC}$  power-on delay - once  $V_{CC}$  has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a write: (c) write inhibit holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits write cycles; (d) noise filter - pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature has been implemented on the AT28C256. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C256 is shipped from Atmel with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection Algorithm). After writing the 3-byte command sequence and after two the entire AT28C256 will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a byte or page write to the AT28C256. This is done by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28C256 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, read operations will effectively be polling operations.

(continued)





## **Device Operation** (Continued)

**DEVICE IDENTIFICATION:** An extra 64-bytes of E<sup>2</sup>PROM memory are available to the user for device identification. By raising A9 to  $12V \pm 0.5V$  and using address locations 7FC0H to 7FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased using a 6-byte software code. Please see Software Chip Erase application note for details.

### **DC and AC Operating Range**

		AT28C256-15	AT28C256-20	AT28C256-25	AT28C256-35
	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	
, , , ,	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

## **Operating Modes**

Mode	CE	OE	WE	1/0	
Read	ViL	V <sub>IL</sub>	VIH	Dout	
Write (2)	V <sub>IL</sub>	V <sub>IH</sub>	VIL	DIN	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	High Z	
Write Inhibit	Х	Х	ViH		
Write Inhibit	Х	V <sub>IL</sub>	X		
Output Disable	Х	ViH	Х	High Z	
Chip Erase	VIL	Vн <sup>(3)</sup>	VIL	High Z	

Notes: 1. X can be VIL or VIH.

#### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub> + 1V			10	μΑ
llo	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μΑ
lam.	Voc Standby Current CMOS	$\overline{CE}$ = V <sub>CC</sub> - 0.3V to V <sub>CC</sub> + 1V	Com., Ind.		200	μΑ
ISB1	V <sub>CC</sub> Standby Current CMOS	Mil.			300	μΑ
ISB2	Vcc Standby Current TTL	CE = 2.0V to V <sub>CC</sub> + 1V			3	mÀ
lcc	Vcc Active Current	f = 5 MHz; lout = 0 mA			50	mA
VIL	Input Low Voltage				0.8	V V
ViH	Input High Voltage			2.0		V
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			.45	V
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA		2.4		V


<sup>2.</sup> Refer to AC Programming Waveforms.

<sup>3.</sup>  $V_H = 12.0V \pm 0.5V$ .

#### **AC Read Characteristics**


		AT280	256-15	AT280	256-20	AT280	256-25	AT280	256-35	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		150		200		250		350	ns
tce (1)	CE to Output Delay		150		200		250		350	ns
toe (2)	OE to Output Delay	0	70	0	80	0	100	0	100	ns
t <sub>DF</sub> <sup>(3, 4)</sup>	CE or OE to Output Float	0	50	0	55	0	60	0	70	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns

# AC Read Waveforms (1, 2, 3, 4)



- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3. t<sub>DF</sub> is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



## **Output Test Load**



## Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
C <sub>IN</sub>	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






## **AC Write Characteristics**

Symbol	Parameter	Min	Max	Units	
tas, toes	Address, OE Set-up Time	0		ns	
tah	Address Hold Time	Address Hold Time 50			
tcs	Chip Select Set-up Time	0		ns	
tсн	Chip Select Hold Time	0		ns	
twp	Write Pulse Width (WE or CE)	100		ns	
tos	Data Set-up Time	50		ns	
tDH, tOEH	Data, OE Hold Time	0		ns	
tov	Time to Data Valid	NR <sup>(1)</sup>			


Note: 1. NR = No Restriction

#### **AC Write Waveforms**

## **WE** Controlled



#### **CE** Controlled




AT28C256

## **Page Mode Characteristics**


Symbol	Parameter		Min	Max	Units
tuo	Write Cycle Time	AT28C256		10	ms
twc	vvine Cycle Tille	AT28C256F		3.0	ms
tas	Address Set-up Time		0		ns
tah	Address Hold Time		50		ns
tDS	Data Set-up Time		50		ns
tDH	Data Hold Time		0		ns
twp	Write Pulse Width		100		ns
tBLC	Byte Load Cycle Time			150	μs
twph	Write Pulse Width High		50		ns

Page Mode Write Waveforms (1, 2)



Notes: 1. A6 through A14 must specify the same page address during each high to low transition of WE (or CE).
2. OE must be high only when WE and CE are both low.

## **Chip Erase Waveforms**




 $t_S = t_H = 5 \mu sec (min.)$   $t_W = 10 msec (min.)$  $V_H = 12.0V \pm 0.5V$ 






## Software Data Protection Enable Algorithm (1)




Notes for software program code:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64-bytes of data are loaded.

# Software Data Protection Disable Algorithm (1)



# Software Protected Write Cycle Waveforms (1, 2)



Notes: 1. A6 through A14 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.

2.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.


# **Data** Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	0			ns
toeh	OE Hold Time	0			ns
toE	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

## **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

# Toggle Bit Waveforms (1, 2, 3)




Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.







### NORMALIZED SUPPLY CURRENT vs.



### NORMALIZED SUPPLY CURRENT vs.



### NORMALIZED SUPPLY CURRENT vs.



# Ordering Information (2)

tACC	lcc	(mA)	Ordering Code	Package	Operation Banco
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	50	0.2	AT28C256(E,F)-15JC AT28C256(E,F)-15PC AT28C256(E,F)-15SC AT28C256(E,F)-15TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
			AT28C256(E,F)-15JI AT28C256(E,F)-15PI AT28C256(E,F)-15SI AT28C256(E,F)-15TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
	50	0.3	AT28C256(E,F)-15DM/883 AT28C256(E,F)-15FM/883 AT28C256(E,F)-15LM/883 AT28C256(E,F)-15UM/883	28D6 28F 32L 28U	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	50	0.2	AT28C256(E,F)-20JC AT28C256(E,F)-20PC AT28C256(E,F)-20SC AT28C256(E,F)-20TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
			AT28C256(E,F)-20JI AT28C256(E,F)-20PI AT28C256(E,F)-20SI AT28C256(E,F)-20TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
	50	0.3	AT28C256(E,F)-20DM/883 AT28C256(E,F)-20FM/883 AT28C256(E,F)-20LM/883 AT28C256(E,F)-20UM/883	28D6 28F 32L 28U	Military/883C Class B, Fully Compliant (-55°C to 125°C)
250	50	0.2	AT28C256(E,F)-25JC AT28C256(E,F)-25PC AT28C256-W	32J 28P6 DIE	Commercial (0°C to 70°C)
			AT28C256(E,F)-25JI AT28C256(E,F)-25PI	32J 28P6	Industrial (-40°C to 85°C)
	50	0.3	AT28C256(E,F)-25DM/883 AT28C256(E,F)-25FM/883 AT28C256(E,F)-25LM/883 AT28C256(E,F)-25UM/883 AT28C256(E,F)-35UM/883	28D6 28F 32L 28U 28U	Military/883C Class B, Fully Compliant (-55°C to 125°C)
	50	0.2	AT28C256-W	DIE	Commercial (0°C to 70°C)

(continued)





# **Ordering Information** (Continued)

tacc	lcc	(mA)	0-1-1-1-0-1-	D 1	O
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150 <sup>(3)</sup>	50	0.35	5962-88525 16 UX 5962-88525 16 XX 5962-88525 16 YX 5962-88525 16 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
			5962-88525 15 UX 5962-88525 15 XX 5962-88525 15 YX 5962-88525 15 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
			5962-88525 14 UX 5962-88525 14 XX 5962-88525 14 YX 5962-88525 14 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
	50	0.35	5962-88525 08 UX 5962-88525 08 XX 5962-88525 08 YX 5962-88525 08 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
			5962-88525 07 UX 5962-88525 07 XX 5962-88525 07 YX 5962-88525 07 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
			5962-88525 06 UX 5962-88525 06 XX 5962-88525 06 YX 5962-88525 06 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200 <sup>(3)</sup>	50	0.35	5962-88525 12 UX 5962-88525 12 XX 5962-88525 12 YX 5962-88525 12 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
	50	0.35	5962-88525 04 UX 5962-88525 04 XX 5962-88525 04 YX 5962-88525 04 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
250 <sup>(3)</sup>	50	0.35	5962-88525 13 UX 5962-88525 13 XX 5962-88525 13 YX 5962-88525 13 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
			5962-88525 11 UX 5962-88525 11 XX 5962-88525 11 YX 5962-88525 11 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)

(continued)

## **Ordering Information** (Continued)

tacc	Icc	(mA)	Oudovin u Oodo	Doolsons	Onerstien Benne
(ns)	Active	Standby	Ordering Code	Package	Operation Range
250	50	0.35	5962-88525 05 UX 5962-88525 05 XX 5962-88525 05 YX 5962-88525 05 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
			5962-88525 03 UX 5962-88525 03 XX 5962-88525 03 YX 5962-88525 03 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
300	50	0.35	5962-88525 10 UX 5962-88525 10 XX 5962-88525 10 YX 5962-88525 10 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
	50	0.35	5962-88525 02 UX 5962-88525 02 XX 5962-88525 02 YX 5962-88525 02 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
350	50	0.35	5962-88525 09 UX 5962-88525 09 XX 5962-88525 09 YX 5962-88525 09 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)
	50	0.35	5962-88525 01 UX 5962-88525 01 XX 5962-88525 01 YX 5962-88525 01 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)

Notes: 1. Electrical specifications for these speeds are defined by Standard Microcircuit Drawing 5962-88525.

- 2. See Valid Part Number table below.
- SMD specifies Software Data Protection feature for device type, although Atmel product supplied to every device type in the SMD is 100% tested for this feature.

### **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28C256	15	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256E	15	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256F	15	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256	20	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256E	20	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256F	20	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256	25	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256E	25	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256F	25	JC, JI, PC, PI, SC, SI, TC, TI, DM/883, FM/883, LM/883, UM/883
AT28C256	-	W





	Package Type					
28D6	28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)					
28F	28 Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)					
28P6 28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)						
28S 28 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)						
28T	28T 28 Lead, Plastic Thin Small Outline Package (TSOP)					
28U	28U 28 Pin, Ceramic Pin Grid Array (PGA)					
W	Die					
	Options					
Blank	Blank Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms					
E	E High Endurance Option: Endurance = 100K Write Cycles					
F	Fast Write Option: Write Time = 3 ms					

#### **Features**

- Fast Read Access Time 120 ns
- Automatic Page Write Operation

Internal Address and Data Latches for 128-Bytes

Internal Control Timer

Fast Write Cycle Time

Page Write Cycle Time - 10 ms Maximum

1 to 128-Byte Page Write Operation

Low Power Dissipation

40 mA Active Current

200 μA CMOS Standby Current

- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology

Endurance: 10<sup>4</sup> or 10<sup>5</sup> Cycles

Data Retention: 10 Years

Single 5V ± 10% Supply

- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout
- Commercial and Industrial Temperature Ranges

#### Description

The AT28C010 is a high-performance Electrically Erasable and Programmable Read Only Memory. Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 120 ns with power dissipation of just 220 mW. When the device is deselected, the CMOS standby current is less than 200 μA.

**Pin Configurations** 

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

DC

(continued)
TSOP
Top View

				. 06 1.011					
Α9	A11 ⊑		1		32		Ė	ŌĒ	
	A8 🔄	2	3		30	31	Ĕ	CE	A10
A13	A14	4	5		28	29	Б	1/06	1/07
NC	WE =	6	7		26	27	B	1/04	1/05
vcc	NC 5	8	9		24	25	B	GND	1/03
A16		10	11		22	23	Ė	1/01	1/02
A12	A15	12				21	Ē		1/00
A6	A7 [	14	13		20	19	Б	A0	Α1
A4	A5 🖺	16	15		18	17	Ē	A2	АЗ
,,,,							-		70

PLCC Top View

	Top	View
NC 🗆	1	32 D VCC
A16 🗆	2	31 🗆 WE
A15 🗆	3	30 🗆 NC
A12 □	4	29 🗀 A14
A7 □	5	28 🗀 A13
A6 □	6	27 🗆 A8
A5 🗆	7	26 🗖 A9
A4 🗆	8	25 🗀 A11
А3 🗆	9	24 🗆 ŌĒ
A2 🗆	10	23 🗀 A10
A1 □	11	22 🗆 CE
A0 🗆	12	21 🗀 1/07
I/O0 [	13	20 🗀 1/06
1/01 □	14	19 🗀 I/O5
1/02	15	18 🗆 1/04
GND 🗆	16	17 🗀 1/03

Don't Connect

**PDIP** 

A6 6 28 A5 7 27 A4 8 26 A3 9 25 A2 10 24 A1 11 23 A0 12 22 C 22 C 23 C 24 C 24 C 24 C 25 C 26 C 26 C 27 C 27 C 27 C 28 C 28	A14 A13 A8 A9 A11 OE A10 CE
1/00 \$ 13 15 17 19 21 \$ 1	

GND

Note: PLCC package pin 1 is a DON'T CONNECT.

1 Megabit (128K x 8) Paged CMOS E<sup>2</sup>PROM

# Commercial and Industrial

0353C






#### **Description** (Continued)

The AT28C010 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 128-byte page register to allow writing of up to 128-bytes simultaneously. During a write cycle, the address and 1 to 128-bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA POLLING of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28C010 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 128-bytes of E<sup>2</sup>PROM for device identification or tracking.

#### **Block Diagram**



# **Absolute Maximum Ratings\***

<u> </u>
Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to $V_{CC}$ + 0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

**READ:** The AT28C010 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention in their system.

**BYTE WRITE:** A low pulse on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  input with  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  low (respectively) and  $\overline{\text{OE}}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ . Once a byte write has been started it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of two, a read operation will effectively be a polling operation.

PAGE WRITE: The page write operation of the AT28C010 allows 1 to 128-bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 127 additional bytes. Each successive byte must be written within 150 μs (t<sub>BLC</sub>) of the previous byte. If the t<sub>BLC</sub> limit is exceeded the AT28C010 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A7 - A16 inputs. For each WE high to low transition during the page write operation, A7 - A16 must be the same.

The A0 to A6 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28C010 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

TOGGLE BIT: In addition to DATA Polling the AT28C010 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

**DATA PROTECTION:** If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

HARDWARE PROTECTION: Hardware features protect against inadvertent writes to the AT28C010 in the following ways: (a) Vcc sense - if Vcc is below 3.8V (typical) the write function is inhibited; (b) Vcc power-on delay - once Vcc has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a write: (c) write inhibit-holding any one of OE low, CE high or WE high inhibits write cycles; (d) noise filter - pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature has been implemented on the AT28C010. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C010 is shipped from Atmel with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection Algorithm). After writing the 3-byte command sequence and after two the entire AT28C010 will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a byte or page write to the AT28C010. This is done by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28C010 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, read operations will effectively be polling operations.

(continued)





# **Device Operation** (Continued)

**DEVICE IDENTIFICATION:** An extra 128-bytes of  $E^2PROM$  memory are available to the user for device identification. By raising A9 to 12V  $\pm$  0.5V and using address locations 1FF80H to 1FFFFH the bytes may be written to or read from in the same manner as the regular memory array.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased using a 6-byte software code. Please see Software Chip Erase application note for details.

#### DC and AC Operating Range

		AT28C010-12	AT28C010-15	AT28C010-20
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply		5V ± 10%	5V ± 10%	5V ± 10%

#### **Operating Modes**

Mode	CE	ŌĒ	WE	1/0	
Read	VIL	VIL	V <sub>IH</sub>	Dout	
Write (2)	VIL	ViH	VIL	DiN	
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	· X	High Z	
Write Inhibit	Χ	Χ	ViH	·	
Write Inhibit	X	VIL	X		
Output Disable	Χ	ViH	Х	High Z	

Notes: 1. X can be VIL or VIH.

#### **DC Characteristics**


Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$		10	μА
ILO	Output Leakage Current	V <sub>I/O</sub> = 0V to V <sub>CC</sub>		10	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE}$ = V <sub>CC</sub> - 0.3V to V <sub>CC</sub> + 1V		200	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub> + 1V		3	mA
Icc	V <sub>CC</sub> Active Current	f = 5 MHz; lout = 0 mA		40	mA
VIL	Input Low Voltage			0.8	V
ViH	Input High Voltage		2.0		V
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		.45	V
V <sub>OH1</sub>	Output High Voltage	IOH = -400 μA	2.4		٧
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu\text{A};  V_{CC} = 4.5 \text{V}$	4.2		V

<sup>2.</sup> Refer to AC Programming Waveforms.

#### **AC Read Characteristics**


		AT28C010-12		AT28C010-15		AT28C010-20		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		120		150		200	ns
tce (1)	CE to Output Delay		120		150		200	ns
toE (2)	OE to Output Delay	0	50	0	55	0	55	ns
t <sub>DF</sub> <sup>(3, 4)</sup>	CE or OE to Output Float	0	50	0	55	0	55	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns

# AC Read Waveforms (1, 2, 3, 4)




- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3. t<sub>DF</sub> is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



# Output Test Load



# Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
Cin	4	10	pF	V <sub>IN</sub> = 0V
Соит	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






#### **AC Write Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	. 0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	. 0		ns
twp	Write Pulse Width (WE or CE)	100		ns
tos	Data Set-up Time	50		ns
toh, toeh	Data, OE Hold Time	0		ns

#### **AC Write Waveforms**

#### **WE** Controlled



#### **CE** Controlled




2-236 AT28C010 Com/Ind

# **Page Mode Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	50		ns
tDS	Data Set-up Time	50		ns
t <sub>DH</sub> .	Data Hold Time	0		ns
twp	Write Pulse Width	100		ns
tBLC	Byte Load Cycle Time		150	μs
twpH	Write Pulse Width High	50		ns


# Page Mode Write Waveforms (1, 2)



Notes: 1. A7 through A16 must specify the page address during each high to low transition of WE (or CE).

2. OE must be high only when WE and CE are both low.

# **Chip Erase Waveforms**




 $t_S = 5 \mu sec (min.)$   $t_W = t_H = 10 msec (min.)$  $V_H = 12.0V \pm 0.5V$ 






# Software Data Protection Enable Algorithm (1)




#### Notes:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128-bytes of data are loaded.

#### Software Data Protection Disable Algorithm (1)



# Software Protected Program Cycle Waveform (1, 2, 3)



- Notes: 1. A0 A14 must conform to the addressing sequence for the first 3-bytes as shown above.
  - After the command sequence has been issued and a page write operation follows, the page address inputs (A7 - A16) must be the same for each high to low transition of WE (or CE).
- 3.  $\overline{\text{OE}}$  must be high only when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.

# 2-238 AT28C010 Com/Ind


# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

#### **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

## **Toggle Bit Waveforms**



- Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
  - 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.





# Ordering Information (1)

tacc	lcc	(mA)	Oudoulou Oodo		0 " 0	
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
120	40	0.2	AT28C010(E)-12JC AT28C010(E)-12PC AT28C010(E)-12TC	32J 32P6 32T	Commercial (0° to 70°C)	
	40	0.2	AT28C010(E)-12JI AT28C010(E)-12PI AT28C010(E)-12TI	32J 32P6 32T	Industrial (-40° to 85°C)	
150	40	0.2	AT28C010(E)-15JC AT28C010(E)-15PC AT28C010(E)-15TC	32J 32P6 32T	Commercial (0° to 70°C)	
	40	0.2	AT28C010(E)-15JI AT28C010(E)-15PI AT28C010(E)-15TI	32J 32P6 32T	Industrial (-40° to 85°C)	
200	40	0.2	AT28C010(E)-20JC AT28C010(E)-20PC AT28C010(E)-20TC	32J 32P6 32T	Commercial (0° to 70°C)	
	40	0.2	AT28C010(E)-20JI AT28C010(E)-20PI AT28C010(E)-20TI	32J 32P6 32T	Industrial (-40° to 85°C)	
	40	0.2	AT28C010-W	DIE	Commercial (0° to 70°C)	

Note: 1. See Valid Part Number table below.

#### **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28C010	12	JC, JI, PC, PI, TC, TI
AT28C010E	12	JC, JI, PC, PI, TC, TI
AT28C010	15	JC, JI, PC, PI, TC, TI
AT28C010E	15	JC, JI, PC, PI, TC, TI
AT28C010	20	JC, JI, PC, PI, TC, TI
AT28C010E	20	JC, JI, PC, PI, TC, TI
AT28C010	-	W

# AT28C010 Com/Ind

	Package Type					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)					
W	DIE					
	Options					
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms					
E	High Endurance Option: Endurance = 100K Write Cycles					





#### **Features**

- Fast Read Access Time 120 ns
- Automatic Page Write Operation
   Internal Address and Data Latches for 128-Bytes
   Internal Control Timer
- Fast Write Cycle Time
   Page Write Cycle Time 10 ms Maximum
   1 to 128-Byte Page Write Operation
- Low Power Dissipation

80 mA Active Current 300 μA CMOS Standby Current

- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology Endurance: 10<sup>4</sup> or 10<sup>5</sup> Cycles Data Retention: 10 Years
- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout

#### **Description**

The AT28C010 is a high-performance Electrically Erasable and Programmable Read Only Memory. Its one megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers (continued)

# **Pin Configurations**

Pin Name	Function	
A0 - A16	Addresses	
CE	Chip Enable	
ŌĒ	Output Enable	
WE	Write Enable	
1/00 - 1/07	Data Inputs/Outputs	
NC	No Connect	

#### 44 LCC Top View



#### PGA Top View

4	3	1	27	26
A6	A7	A14	WE	A13
5	2	28	24	25
A5	A12	VCC	A9	A8
7	6	29	22	23
A3	A4	A15	OE	A11
9	8	30	20	21
A1	A2	A16	CE	A10
11	10	14	16	19
I/O0	A0	GND	I/O4	I/O7
12	13	15	17	18
I/O1	I/O2	I/O3	I/O5	I/O6

CERDIP, FLATPACK Top View

	_			,
NC 🗆	1	$\circ$	32	□ vcc
A16 🗆	2		31	□ WE
A15 🗆	3		30	□ NC
A12 🗆	4		29	□ A14
A7 🗆	5		28	□ A13
A6 🗆	6		27	□ A8
A5 🗀	7		26	□ A9
A4 🗀	8		25	□ A11
А3 🗆	9		24	□ Œ
A2 🗆	10		23	□ A10
A1 C	11		22	CE
A0 🗆	12		21	1/07
I/O0 🗀	13		20	□ 1/06
1/01 □	14		19	□ I/O5
I/O2 🗆	15		18	1/04
GND [	16		17	1/03





1 Megabit (128K x 8) Paged CMOS E<sup>2</sup>PROM

# **Military**

0353C





#### **Description** (Continued)


access times to 120 ns with power dissipation of just 440 mW. When the device is deselected, the CMOS standby current is less than 300  $\mu$ A.

The AT28C010 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 128-byte page register to allow writing of up to 128-bytes simultaneously. During a write cycle, the address and 1 to 128-bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal

control timer. The end of a write cycle can be detected by DATA POLLING of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28C010 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 128-bytes of E<sup>2</sup>PROM for device identification or tracking.

#### **Block Diagram**



# **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

**READ:** The AT28C010 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The <u>outputs</u> are put in the high impedance state when either CE or OE is high. This dualline control gives designers flexibility in preventing bus contention in their system.

BYTE WRITE: A low pulse on the WE or CE input with CE or WE low (respectively) and OE high initiates a write cycle. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Once a byte write has been started it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of two, a read operation will effectively be a polling operation.

PAGE WRITE: The page write operation of the AT28C010 allows 1 to 128-bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 127 additional bytes. Each successive byte must be written within 150 μs (tBLC) of the previous byte. If the tBLC limit is exceeded the AT28C010 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A7 - A16 inputs. For each WE high to low transition during the page write operation, A7 - A16 must be the same.

The A0 to A6 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28C010 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

TOGGLE BIT: In addition to DATA Polling the AT28C010 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

**DATA PROTECTION:** If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

**HARDWARE PROTECTION:** Hardware features protect against inadvertent writes to the AT28C010 in the following ways: (a)  $V_{CC}$  sense - if  $V_{CC}$  is below 3.8V (typical) the write function is inhibited; (b)  $V_{CC}$  power-on delay - once  $V_{CC}$  has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a write: (c) write inhibit holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits write cycles; (d) noise filter - pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature has been implemented on the AT28C010. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C010 is shipped from Atmel with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection Algorithm). After writing the 3-byte command sequence and after two the entire AT28C010 will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a byte or page write to the AT28C010. This is done by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28C010 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, read operations will effectively be polling operations.

(continued)





#### **Device Operation** (Continued)

**DEVICE IDENTIFICATION:** An extra 128-bytes of E<sup>2</sup>PROM memory are available to the user for device identification. By raising A9 to  $12V \pm 0.5V$  and using address locations 1FF80H to 1FFFFH the bytes may be written to or read from in the same manner as the regular memory array.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased using a 6-byte software code. Please see Software Chip Erase application note for details.

#### DC and AC Operating Range

	AT28C010-12	AT28C010-15	AT28C010-20	AT28C010-25
Operating Temperature (Case) Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supply	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

#### **Operating Modes**

Mode	CE	ŌĒ	WE	I/O	
Read	V <sub>IL</sub>	VIL	V <sub>IH</sub>	Dout	
Write (2)	VIL	V <sub>IH</sub>	V <sub>IL</sub>	DIN	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	High Z	
Write Inhibit	X	X	V <sub>IH</sub>		
Write Inhibit	X	VIL	Χ		
Output Disable	Х	ViH	X	High Z	

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

#### **DC Characteristics**


Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$		10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		10	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1V$		300	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub> + 1V		3	mA
Icc	V <sub>CC</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA		80	mA
VIL	Input Low Voltage			0.8	V
ViH	Input High Voltage		2.0		V
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		.45	V ,
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu\text{A};  V_{CC} = 4.5 \text{V}$	4.2		V

<sup>2.</sup> Refer to AC Programming Waveforms.

#### **AC Read Characteristics**


		AT28C010-12		AT28C010-15		AT28C010-20		AT28C010-25		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		120		150		200		250	ns
tce (1)	CE to Output Delay		120		150		200		250	ns
toE (2)	OE to Output Delay	0	50	0	55	0	55	0	55	ns
t <sub>DF</sub> <sup>(3, 4)</sup>	CE or OE to Output Float	0	50	0	55	0	55	0	55	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns

# AC Read Waveforms (1, 2, 3, 4)




- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (CL = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



# **Output Test Load**



# Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
CIN	4	10	pF	VIN = 0V
Соит	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






#### **AC Write Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	100		ns
tos	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	0		ns

#### **AC Write Waveforms**

#### **WE** Controlled



#### **CE** Controlled




**AT28C010 Mil** 

# **Page Mode Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
toh	Data Hold Time	0		ns
twp	Write Pulse Width	100		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	50		ns


# Page Mode Write Waveforms (1, 2)



Notes: 1.  $\underline{A7}$  through A16 must specify the page address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).

2. OE must be high only when WE and CE are both low.

# **Chip Erase Waveforms**




 $t_S = 5 \mu sec (min.)$   $t_W = t_H = 10 msec (min.)$  $V_H = 12.0V \pm 0.5V$ 






#### Software Data Protection Enable Algorithm (1)




#### Notes:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128-bytes of data are loaded.

# Software Data Protection Disable Algorithm (1)



# Software Protected Program Cycle Waveform (1, 2, 3)



- Notes: 1. A0 A14 must conform to the addressing sequence for the first 3-bytes as shown above.
  - After the command sequence has been issued and a page write operation follows, the page address inputs (A7 - A16) must be the same for each high to low transition of WE (or CE).
- 3.  $\overline{\text{OE}}$  must be high only when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.


# **Data** Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

# **Data** Polling Waveforms




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

# Toggle Bit Waveforms (1, 2, 3)



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used but the address should not vary.





# Ordering Information (1)

tacc	lcc	(mA)	Oud-vis-u O-d-	Daylor	Outside Danie
(ns)	Active	Standby	Ordering Code	Package	Operation Range
120	80	0.3	AT28C010(E)-12DM/883 AT28C010(E)-12EM/883 AT28C010-12FM/883 AT28C010(E)-12LM/883 AT28C010(E)-12UM/883	32D6 32L 32F 44L 30U	Military/883C Class B, Fully Compliant (-55°C to 125°C)
150	80	0.3	AT28C010(E)-15DM/883 AT28C010(E)-15EM/883 AT28C010-15FM/683 AT28C010(E)-15LM/883 AT28C010(E)-15UM/883	32D6 32L 32F 44L 30U	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	80	0.3	AT28C010(E)-20DM/883 AT28C010(E)-20EM/883 AT28C010-20FM/883 AT28C010(E)-20LM/883 AT28C010(E)-20UM/883	32D6 32L 32F 44L 30U	Military/883C Class B, Fully Compliant (-55°C to 125°C)
250	80	0.3	AT28C010(E)-25DM/883 AT28C010(E)-25EM/883 AT28C010-25FM/883 AT28C010(E)-25LM/883 AT28C010(E)-25UM/883	32D6 32L 32F 44L 30U	Military/883C Class B, Fully Compliant (-55°C to 125°C)
120	80	0.3	5962-38267 07 MXX 5962-38267 07 MZX 5962-38267 07 MYX 5962-38267 07 MTX	32D6 32F 44L 30U	Military/883C Class B, Fully Compliant (-55°C to 125°C)
150	80	0.3	5962-38267 05 MXX 5962-38267 05 MUX 5962-38267 05 MZX 5962-38267 05 MYX 5962-38267 05 MTX	32D6 32L 32F 44L 30U	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	80	0.3	5962-38267 03 MXX 5962-38267 03 MUX 5962-38267 03 MZX 5962-38267 03 MYX 5962-38267 03 MTX	32D6 32L 32F 44L 30U	Military/883C Class B, Fully Compliant (-55°C to 125°C)
250	80	0.3	5962-38267 01 MXX 5962-38267 01 MUX 5962-38267 01 MZX 5962-38267 01 MYX 5962-38267 01 MTX	32D6 32L 32F 44L 30U	Military/883C Class B, Fully Compliant (-55°C to 125°C)
	80	0.3	AT28C010-W	DIE	

Note: 1. See Valid Part Number table on next page.

# **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28C010	12	DM/883, EM/883, FM/883, LM/883, UM/883
AT28C010E	12	DM/883, EM/883, LM/883, UM/883
AT28C010	15	DM/883, EM/883, FM/883, LM/883, UM/883
AT28C010E	15	DM/883, EM/883, LM/883, UM/883
AT28C010	20	DM/883, EM/883, FM/883, LM/883, UM/883
AT28C010E	20	DM/883, EM/883, LM/883, UM/883
AT28C010	25	DM/883, EM/883, FM/883, LM/883, UM/883
AT28C010E	25	DM/883, EM/883, LM/883, UM/883

	Package Type				
32D6	32 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline (CERDIP)				
32F	32 Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)				
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)				
44L	44 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)				
30U	30 Pin, Ceramic Pin Grid Array (PGA)				
W	Die				
	Options				
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms				
E	High Endurance Option: Endurance = 100K Write Cycles				





#### **Features**

- Fast Read Access Time 150 ns
- Automatic Page Write Operation

Internal Address and Data Latches for 256-Bytes Internal Control Timer

Fast Write Cycle Time

Page Write Cycle Time - 10 ms Maximum 1 to 256-Byte Page Write Operation

Low Power Dissipation

80 mA Active Current

300 μA CMOS Standby Current

- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology

Endurance: 10,000 Cycles Data Retention: 10 Years

- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout
- Full Military, Commercial and Industrial Temperature Ranges

#### **Description**


The AT28C040 is a high-performance electrically erasable and programmable read only memory (E<sup>2</sup>PROM). Its 4 megabits of memory is organized as 524,288 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 150 ns with power dissipation of just 440 mW. When the device is deselected, the CMOS standby current is less than 300 µA.

(continued)

#### **Pin Configurations**

Pin Name	Function
A0 - A18	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

#### LCC Top View



#### SIDE BRAZE, FLATPACK Top View

A18 🗆	1	$\circ$	32	Þ	VCC
A16 🗆	2		31		WE
A15 🗆	3		30		A17
A12 🗆	4		29	Þ	A14
A7 🗆	5		28		A13
A6 🗆	6		27		A8
A5 □	7		26		A9
A4 🗆	8		25	Ь	A11
АЗ □	9		24		Œ
A2 🗆	10		23	Ь	A10
A1	11		22	Б	CE
AO 🗆	12		21	Ь	1/07
1/00 🗆	13		20	b	1/06
I/01 🗆	14		19		1/05
1/02	15		18	Ь	1/04
GND -	16		17	6	1/03
GIAD 7				Г	

**A**MET

4 Megabit (512K x 8) Paged CMOS E<sup>2</sup>PROM

# **Preliminary**

0542A




#### **Description** (Continued)

The AT28C040 is accessed like a static RAM for the read or write cycle without the need for external components. The device contains a 256-byte page register to allow writing of up to 256-bytes simultaneously. During a write cycle, the address and 1 to 256-bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA POLLING of I/O7. Once the end of a write cycle has been detected, a new access for a read or write can begin.

Atmel's AT28C040 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 256-bytes of E<sup>2</sup>PROM for device identification or tracking.

#### **Block Diagram**



### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on OE and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

**READ:** The AT28C040 is accessed like a static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The <u>outputs</u> are put in the high impedance state when either CE or OE is high. This dualline control gives designers flexibility in preventing bus contention in their systems.

**BYTE WRITE:** A low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of two, a read operation will effectively be a polling operation.

**PAGE WRITE:** The page write operation of the AT28C040 allows 1 to 256-bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 255 additional bytes. Each successive byte must be written within 150  $\mu$ s (tBLC) of the previous byte. If the tBLC limit is exceeded, the AT28C040 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page <u>as</u> defined by the state of the A8 - A18 inputs. For each  $\overline{\text{WE}}$  high to low transition during the page write operation, A8 - A18 must be the same.

The A0 to A7 inputs specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28C040 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

TOGGLE BIT: In addition to DATA Polling, the AT28C040 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

**DATA PROTECTION:** If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

HARDWARE PROTECTION: Hardware features protect against inadvertent writes to the AT28C040 in the following ways: (a) Vcc sense - if Vcc is below 3.8V (typical) the write function is inhibited; (b) Vcc power-on delay - once Vcc has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a write: (c) write inhibit-holding any one of OE low, CE high or WE high inhibits write cycles; (d) noise filter - pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature has been implemented on the AT28C040. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C040 is shipped from Atmel with SDP disabled.

SDP is enabled when the host system issues a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection Algorithm). After writing the 3-byte command sequence and after twc, the entire AT28C040 will be protected against inadvertent write operations. It should be noted that once protected, the host can still perform a byte or page write to the AT28C040. To do so, the same 3-byte command sequence used to enable SDP must precede the data to be written.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP, and SDP will protect the AT28C040 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device, and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, read operations will effectively be polling operations.

(continued)





#### **Device Operation** (Continued)

**DEVICE IDENTIFICATION:** An extra 256-bytes of E<sup>2</sup>PROM memory are available to the user for device identification. By raising A9 to 12V  $\pm$  0.5V and using address locations 7FF80H to 7FFFFH, the bytes may be written to or read from in the same manner as the regular memory array.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased using a 6-byte software erase code. Please see Software Chip Erase application note for details.

#### **DC and AC Operating Range**

		AT28C040-15	AT28C040-20	AT28C040-25
- ·	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%

#### **Operating Modes**

Mode	CE	ŌĒ	WE	1/0
Read	VIL	V <sub>IL</sub>	VIH	Dout
Write (2)	VIL	ViH	VIL	DIN
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	High Z
Write Inhibit	X	X	ViH	
Write Inhibit	X	VIL	X	
Output Disable	Х	ViH	Х	High Z

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

#### **DC Characteristics**


Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$		10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		10	μΑ
I <sub>SB1</sub>	Vcc Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1V$		300	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V <sub>CC</sub> + 1V		3	mA
Icc	V <sub>CC</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA		80	mA
VIL	Input Low Voltage			0.8	V
VIH	Input High Voltage		2.0		٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		.45	V
V <sub>OH1</sub>	Output High Voltage	IOH = -400 μA	2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu\text{A};  V_{CC} = 4.5 \text{V}$	4.2		V

<sup>2.</sup> Refer to AC Programming Waveforms.

#### **AC Read Characteristics**


		AT28C040-15 AT28C040-		040-20	20 AT28C040-25			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		150		200		250	ns
tce (1)	CE to Output Delay		150		200		250	ns
toe (2)	OE to Output Delay	0	55	0	55	0	55	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	55	0	55	0	55	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns

# AC Read Waveforms (1, 2, 3, 4)



- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{\text{ACC}}$   $t_{\text{CE}}$  after the address  $\underline{t_{\text{ransition}}}$  without impact on  $t_{\text{ACC}}$ .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



# **Output Test Load**

# Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
Cin	4	10	pF	V <sub>IN</sub> = 0V
Соит	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.






#### **AC Write Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time 50			ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	100		ns
tos	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	0		ns

#### **AC Write Waveforms**

#### WE Controlled



# **CE** Controlled




AT28C040

# **Page Mode Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	50		ns
tDS	Data Set-up Time	50		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	100		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	50		ns

Page Mode Write Waveforms (1, 2)




Notes: 1.  $\underline{A8}$  through A18 must specify the page address during each high to low transition of  $\overline{\text{WE}}$  (or  $\overline{\text{CE}}$ ).

2. OE must be high only when WE and CE are both low.




#### Software Data Protection Enable Algorithm (1)




#### Notes:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 256-bytes of data are loaded.

# Software Data Protection Disable Algorithm (1)



# Software Protected Program Cycle Waveform (1, 2, 3)



- Notes: 1. A0 A14 must conform to the addressing sequence for the first 3-bytes as shown above.
  - After the command sequence has been issued and a page write operation follows, the page address inputs (A8 - A18) must be the same for each high to low transition of WE (or CE).
- 3.  $\overline{\text{OE}}$  must be high only when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.

£4


# **Data** Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

# **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
tоен	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
tOEHP	OE High Pulse	150	`		ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

# **Toggle Bit Waveforms** (1, 2, 3)



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

2. Beginning and ending state of I/O6 will vary.

Any address location may be used but the address should not vary.





# Ordering Information (1)

tacc	lcc	(mA)	0			
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
150	80	0.3	AT28C040-15BC AT28C040-15FC AT28C040-15LC	32B 32F 44L	Commercial (0° to 70°C)	
	80	0.3	AT28C040-15BI AT28C040-15FI AT28C040-15LI	32B 32F 44L	Industrial (-40° to 85°C)	
	80	0.3	AT28C040-15BM AT28C040-15FM AT28C040-15LM	32B 32F 44L	Military (-55°C to 125°C)	
	80	0.3	AT28C040-15BM/883 AT28C040-15FM/883 AT28C040-15LM/883	32B 32F 44L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
200	80	0.3	AT28C040-20BC AT28C040-20FC AT28C040-20LC	32B 32F 44L	Commercial (0° to 70°C)	
	80	0.3	AT28C040-20BI AT28C040-20FI AT28C040-20LI	32B 32F 44L	Industrial (-40° to 85°C)	
	80	0.3	AT28C040-20BM AT28C040-20FM AT28C040-20LM	32B 32F 44L	Military (-55°C to 125°C)	
	80	0.3	AT28C040-20BM/883 AT28C040-20FM/883 AT28C040-20LM/883	32B 32F 44L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
250	80	0.3	AT28C040-25BC AT28C040-25FC AT28C040-25LC	32B 32F 44L	Commercial (0° to 70°C)	
	80	0.3	AT28C040-25BI AT28C040-25FI AT28C040-25LI	32B 32F 44L	Industrial (-40° to 85°C)	
	80	0.3	AT28C040-25BM AT28C040-25FM AT28C040-25LM	32B 32F 44L	Military (-55°C to 125°C)	
	80	0.3	AT28C040-25BM/883 AT28C040-25FM/883 AT28C040-25LM/883	32B 32F 44L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	

Note: 1. See Valid Part Numbers on next page.

#### **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28C040	15	BC, BI, FC, FI, LC, LI, BM/883, FM/883, LM/883
AT28C040	20	BC, BI, FC, FI, LC, LI, BM/883, FM/883, LM/883
AT28C040	25	BC, BI, FC, FI, LC, LI, BM/883, FM/883, LM/883

Package Type	
32B	32 Lead, 0.600" Wide, Ceramic Side Braze Dual Inline (Side Braze)
32F	32 Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)
44L	44 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)
Options	
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms





64K (8K x 8)

**High Speed** 

E<sup>2</sup>PROM with

**Page Write and** 

**Software Data** 

**Protection** 

**CMOS** 

### **Features**

- Fast Read Access Time 55 ns
- Automatic Page Write Operation

Internal Address and Data Latches for 64-Bytes

Fast Write Cycle Times

Page Write Cycle Time: 10 ms Maximum

1 to 64-Byte Page Write Operation

Low Power Dissipation

40 mA Active Current

100 μA CMOS Standby Current

- Hardware and Software Data Protection
- DATA Polling and Toggle Bit for End of Write Detection
- High Reliability CMOS Technology Endurance: 100,000 Cycles
   Data Retention: 10 Years
- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout
- Commercial and Industrial Temperature Ranges

### **Description**

The AT28HC64B is a high-performance electrically erasable and programmable read only memory (EEPROM). Its 64K of memory is organized as 8,192 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 55 ns with power dissipation of just 220 mW. When the device is deselected, the CMOS standby current is less than 100 µA.

The AT28HC64B is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow

(continued)


## **Pin Configurations**

Pin Name	Function
A0 - A12	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect

TSOP Top View

A11 A8 WE NC A7 A5	A9 NC VCC A12 A6		2 4 6 8 10 12	1 3 5 7 9 11	28 26 24 22 20 18	27 25 23 21 19 17	A10 I/O7 I/O5 I/O3 I/O2 I/O0 A1	CE I/O6 I/O4 GND I/O1 A0
АЗ	,,,,	q_	14			15	F ^'	A2





PLCC Top View A7 NC VCC NC A12 DC WE



Note: PLCC package pins 1 and 17 are DON'T CONNECT.

0274D






### **Description** (Continued)

writing of up to 64-bytes simultaneously. During a write cycle, the addresses and 1 to 64-bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA Polling of I/O7. Once the end of a write cycle has been detected, a new access for a read or write can begin.

Atmel's AT28HC64B has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64-bytes of EEPROM for device identification or tracking.

### **Block Diagram**



### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on OE and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Device Operation**

**READ:** The AT28HC64B is accessed like a Static RAM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The <u>outputs</u> are put in the high-impedance state when either  $\overline{CE}$  or  $\overline{OE}$  is high. This dual line control gives designers flexibility in preventing bus contention in their systems.

BYTE WRITE: A low pulse on the WE or CE input with CE or WE low (respectively) and OE high initiates a write cycle. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of two, a read operation will effectively be a polling operation.

**PAGE WRITE:** The page write operation of the AT28HC64B allows 1 to 64-bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; after the first byte is written, it can then be followed by 1 to 63 additional bytes. Each successive byte must be loaded within 150  $\mu$ s (tBLC) of the previous byte. If the tBLC limit is exceeded, the AT28HC64B will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 to A12 inputs. For each WE high to low transition during the page write operation, A6 to A12 must be the same.

The A0 to A5 inputs specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28HC64B features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle, an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at any time during the write cycle.

TOGGLE BIT: In addition to DATA Polling, the AT28HC64B provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling, and valid data will be

read. Toggle bit reading may begin at any time during the write cycle.

**DATA PROTECTION:** If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent writes to the AT28HC64B in the following ways: (a) V<sub>CC</sub> sense - if V<sub>CC</sub> is below 3.8V (typical), the write function is inhibited; (b) V<sub>CC</sub> power-on delay - once V<sub>CC</sub> has reached 3.8V, the device will automatically time out 5 ms (typical) before allowing a write; (c) write inhibit - holding any one of OE low, CE high or WE high inhibits write cycles; (d) noise filter - pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software-controlled data protection feature has been implemented on the AT28HC64B. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28HC64B is shipped from Atmel with SDP disabled.

SDP is enabled by the user issuing a series of three write commands in which three specific bytes of data are written to three specific addresses (refer to the *Software Data Protection Algorithm* diagram in this data sheet). After writing the 3-byte command sequence and waiting twc, the entire AT28HC64B will be protected against inadvertent writes. It should be noted that even after SDP is enabled, the user may still perform a byte or page write to the AT28HC64B. This is done by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP remains active unless the disable command sequence is issued. Power transitions do not disable SDP, and SDP protects the AT28HC64B during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not actually written into the device; their addresses may still be written with user data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device, however. For the duration of two, read operations will effectively be polling operations.

(continued)





## **Device Operation (Continued)**

**DEVICE IDENTIFICATION:** An extra 64-bytes of EEPROM memory are available to the user for device identification. By raising A9 to  $12V \pm 0.5V$  and using ad-

dress locations 1FC0H to 1FFFH, the additional bytes may be written to or read from in the same manner as the regular memory array.

### DC and AC Operating Range

		AT28HC64B-55	AT28HC64B-70	AT28HC64B-90	AT28HC64B-120
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.		-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

### **Operating Modes**

Mode	CE	OE	WE	1/0	
Read	ViL	V <sub>I</sub> L	ViH	Dout	
Write <sup>(2)</sup>	ViL	ViH	VIL	DIN	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	High Z	
Write Inhibit	Х	X	ViH		
Write Inhibit	Х	V <sub>I</sub> L	X		
Output Disable	X	ViH	X	High Z	
Chip Erase	V <sub>IL</sub>	VH <sup>(3)</sup>	VIL	High Z	

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

3.  $V_H = 12.0V \pm 0.5V$ .

### **DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
lu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub> + 1V		10	μА
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		10	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1V$ Com., Ind.		100 <sup>(1)</sup>	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\frac{3}{CE} = 2.0V \text{ to } V_{CC} + 1V$		2 <sup>(1)</sup>	mA
Icc	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}$ ; $I_{OUT} = 0 \text{ mA}$		40	mA
VIL	Input Low Voltage			0.8	٧
VIH	Input High Voltage		2.0		٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		.40	٧
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V


Note: 1. I<sub>SB1</sub> and I<sub>SB2</sub> for the 55 ns part is 40 mA maximum.

<sup>2.</sup> Refer to the *AC Write Waveforms* diagrams in this data sheet.

### **AC Read Characteristics**


		AT28H	C64B-55	AT28H	C64B-70	0 AT28HC64B-9		IC64B-90 AT28HC64B-120		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		55		70		90		120	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay		55		70		90		120	ns
toE (2)	OE to Output Delay	0	30	0	35	0	40	0	50	ns
t <sub>DF</sub> (3, 4)	OE to Output Float	0	30	0	35	0	40	0	50	ns
tон	Output Hold	0		0		0		0		ns

# **AC Read Waveforms** (1, 2, 3, 4)




- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



### **Output Test Load**



# Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
CIN	4	6	pF	V <sub>IN</sub> = 0V
Cout	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






### **AC Write Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	100		ns
tos	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	0		ns

### **AC Write Waveforms**

## **WE** Controlled



### **CE** Controlled




AT28HC64B

## **Page Mode Characteristics**


Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tан	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	100		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	50		ns

# Page Mode Write Waveforms (1, 2)



Notes: 1. A6 through A12 must specify the same page address during each high to low transition of WE (or CE).
2. OE must be high only when WE and CE are both low.

## **Chip Erase Waveforms**




 $t_S = t_H = 5 \,\mu sec \,(min.)$   $t_W = 10 \,msec \,(min.)$   $V_H = 12.0V \pm 0.5V$ 






### Software Data Protection Enable Algorithm (1)




Notes for software program code:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A12 A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64-bytes of data are loaded.

### Software Data Protection Disable Algorithm (1)



# Software Protected Write Cycle Waveforms (1, 2)



Notes: 1. A6 through A12 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.

2. OE must be high only when WE and CE are both low.


# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	0			ns
toeh	OE Hold Time	0			ns
toE	OE to Output Delay (2)				ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

### **Data Polling Waveforms**




## Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
toh	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
tOEHP	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

# Toggle Bit Waveforms (1, 2, 3)



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.


2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used, but the address should not vary.







### NORMALIZED SUPPLY CURRENT vs.



# NORMALIZED SUPPLY CURRENT vs.



# NORMALIZED SUPPLY CURRENT vs.



# Ordering Information (1)

tacc Icc (mA)		(mA)	Oudovin a Oodo		
(ns)	Active	Standby	Ordering Code	Package	Operation Range
55	40	0.1	AT28HC64B-55JC AT28HC64B-55PC AT28HC64B-55SC	32J 28P6 28S	Commercial (0°C to 70°C)
70	40	0.1	AT28HC64B-70JC AT28HC64B-70PC AT28HC64B-70SC AT28HC64B-70TC	PC 28P6 (0°C to 70 SC 28S	
	40	0.1	AT28HC64B-70JI AT28HC64B-70PI AT28HC64B-70SI AT28HC64B-70TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
90	40	0.1	AT28HC64B-90JC AT28HC64B-90PC AT28HC64B-90SC AT28HC64B-90TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	40	0.1	AT28HC64B-90JI AT28HC64B-90PI AT28HC64B-90SI AT28HC64B-90TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
120	40	0.1	AT28HC64B-12JC AT28HC64B-12PC AT28HC64B-12SC AT28HC64B-12TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
	40	0.1	AT28HC64B-12JI AT28HC64B-12PI AT28HC64B-12SI AT28HC64B-12TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)

Note: 1. See Valid Part Number table below.



# **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers Speed Package and Temperature Combinations		Package and Temperature Combinations
AT28HC64B	55	PC, SC
AT28HC64B	70	JI, PC, PI, SC, SI, TC, TI
AT28HC64B	90	JI, PC, PI, SC, SI, TC, TI
AT28HC64B	12	JI, PC, PI, SC, SI, TC, TI

	Package Type						
32J	32J 32 Lead, Plastic J-Leaded Chip Carrier (PLCC)						
28P6	28P6 28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)						
28S	28S 28 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)						
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)						

256 (32K x 8)

**High Speed** 

**CMOS** 

E<sup>2</sup>PROM

### **Features**

- Fast Read Access Time 70 ns
- Automatic Page Write Operation

Internal Address and Data Latches for 64-Bytes Internal Control Timer

- Fast Write Cycle Times
  - Page Write Cycle Time: 3 ms or 10 ms Maximum
  - 1 to 64-Byte Page Write Operation
- Low Power Dissipation
  - 80 mA Active Current
  - 3 mA Standby Current
- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology Endurance: 10<sup>4</sup> or 10<sup>5</sup> Cycles Data Retention: 10 Years
- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout
- Full Military, Commercial, and Industrial Temperature Ranges

### Description

The AT28HC256 is a high-performance Electrically Erasable and Programmable Read Only Memory. Its 256K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the AT28HC256 offers access times to 70 ns with power dissipation of just 440 mW. When the AT28HC256 is deselected, the standby current is less than 5 mA.

### **Pin Configurations**

(continued)

Pin Name	Function
A0 - A14	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect

			Top View				
A11 A9 A13 WE VCC A14 A12 A5 A6 A4 A3	2 4 6 8 10 12 14	1 3 5 7 9 11		28 26 24 22 20 18	27 25 23 21 19 17	A10 I/O7 I/O5 I/O3 I/O2 I/O0 A1	CE 1/06 1/04 GND 1/01 A0 A2

TOOD

PGA
Top View

4	3	1	27	26
A6	A7	A14	WE	A13
5	2	28	24	25
A5	A12	VCC	A9	A8
7	6		22	23
A3	A4		OE	A11
9	8		20	21
A1	A2		CE	A10
11	10	14	16	19
I/O0	A0	GND	I/O4	I/O7
12	13	15	17	18
I/O1	I/O2	I/O3	I/O5	I/O6

CERDIP, PDIP, FLATPACK Top View

		~ <i>/</i> -		1	
A14 🗆	1	_	28	Þ	vcc
A12 🗆	2		27	þ	WE
A7 □	3		26	Þ	A13
A6 🗆	4		25	Þ	A8
A5 🗆	5		24	Þ	A9
A4 🗆	6		23	Þ	A11
А3 □	7		22		0E
A2 🗆	8		21	Þ	A10
A1 🗆	9		20	Þ	CE
A0 □	10		19	Þ	1/07
1/00 🗆	11		18	Þ	1/06
1/01 🗆	12		17	þ	1/05
I/O2 🗆	13		16	Þ	1/04
GND 🗆	14		15	Þ	1/03

LCC, PLCC Top View



Note: PLCC package pins 1 and 17 are DON'T CONNECT.

0007F






### **Description** (Continued)

The AT28HC256 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64-bytes simultaneously. During a write cycle, the address and 1 to 64-bytes of data are internally latched, freeing the addresses and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28HC256 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64-bytes of E<sup>2</sup>PROM for device identification or tracking.

### **Block Diagram**



# **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Device Operation**

**READ:** The AT28HC256 is accessed like a Static RAM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either  $\overline{CE}$  or  $\overline{OE}$  is high. This dualline control gives designers flexibility in preventing bus contention in their system.

BYTE WRITE: A low pulse on the WE or CE input with CE or WE low (respectively) and OE high initiates a write cycle. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Once a byte write has been started it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of two, a read operation will effectively be a polling operation.

**PAGE WRITE:** The page write operation of the AT28HC256 allows 1 to 64-bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 63 additional bytes. Each successive byte must be written within 150  $\mu$ s (tBLc) of the previous byte. If the tBLc limit is exceeded the AT28C256 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 - A14 inputs. That is, for each WE high to low transition during the page write operation, A6 - A14 must be the same.

The A0 to A5 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28HC256 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

TOGGLE BIT: In addition to DATA Polling the AT28HC256 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Testing the toggle bit may begin at any time during the write cycle.

**DATA PROTECTION:** If precautions are not taken, inadvertent writes to any 5-volt-only nonvolatile memory may occur during transition of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

**HARDWARE PROTECTION:** Hardware features protect against inadvertent writes to the AT28HC256 in the following ways: (a)  $V_{CC}$  sense - if  $V_{CC}$  is below 3.8V (typical) the write function is inhibited; (b)  $V_{CC}$  power-on delay - once  $V_{CC}$  has reached 3.8V the device will automatically time out 5 ms typical) before allowing a write: (c) write inhibit holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits write cycles: (d) noise filter - pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature has been implemented on the AT28HC256. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28HC256 is shipped from Atmel with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection Algorithm). After writing the 3-byte command sequence and after two the entire AT28HC256 will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a byte or page write to the AT28HC256. This is done by preceding the data to be written by the same 3-byte command sequence.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28HC256 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. It should also be noted that the data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the three byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, read operations will effectively be polling operations.

(continued)





### **Device Operation** (Continued)

**DEVICE IDENTIFICATION:** An extra 64-bytes of E<sup>2</sup>PROM memory are available to the user for device identification. By raising A9 to  $12V \pm 0.5V$  and using address locations 7FC0H to 7FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased using a 6-byte software code. Please see Software Chip Erase application note for details.

### DC and AC Operating Range

,		AT28HC256-70	AT28HC256-90	AT28HC256-12
	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
(2007)	Mil.		-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%

### **Operating Modes**

Mode	CE	ŌĒ	WE	1/0	
Read	V <sub>IL</sub>	VIL	ViH	Dout	
Write (2)	VIL	ViH	VIL	DiN	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	High Z	
Write Inhibit	Χ	Χ	V <sub>IH</sub>		
Write Inhibit	X	VIL	Х		
Output Disable	Х	ViH	Х	High Z	
Chip Erase	ViL	Vн <sup>(3)</sup>	V <sub>IL</sub>	High Z	

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

### **DC Characteristics**

Symbol	Parameter	Condition	Mi	n Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$		10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		10	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub> + 1V	AT28HC256-90, -12	3	mA
ISB1	VCC Standby Current 11L	CE = 2.0V to VCC + TV	AT28HC256-70	60	mA
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE}$ = -3.0V to V <sub>CC</sub> + 1V	AT28HC256-90, -12	300	μΑ
Icc	V <sub>CC</sub> Active Current	f = 5 MHz; lout = 0 mA		80	mA
VIL	Input Low Voltage			8.0	V
ViH	Input High Voltage		2.	0	V
VoL	Output Low Voltage	I <sub>OL</sub> = 6.0 mA		.45	V
Vон	Output High Voltage	I <sub>OH</sub> = -4 mA	2.	4	V


<sup>2.</sup> Refer to AC Programming Waveforms.

<sup>3.</sup>  $V_H = 12.0V \pm 0.5V$ .

### **AC Read Characteristics**

		AT28HC256-70		AT280	C256-90	-90 AT28HC256-12		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		70		90		120	ns
tce (1)	CE to Output Delay		70		90		120	ns
toE (2)	OE to Output Delay	0	35	0	40	0	50	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	35	0	40	0	50	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns


# AC Read Waveforms (1, 2, 3, 4)




Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $\text{t}_{\text{ACC}}$  -  $\text{t}_{\text{CE}}$  after the address transition without impact on  $\text{t}_{\text{ACC}}$ .

- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



## **Output Test Load**



# Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
CIN	4	6	рF	$V_{IN} = 0V$
Соит	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






### **AC Write Characteristics**

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0	,	ns
tcH	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	100		ns
tos	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	0		ns
tov	Time to Data Valid	NR <sup>(1)</sup>		


Note: 1. NR = No Restriction

## **AC Write Waveforms**

## **WE** Controlled



### **CE** Controlled




AT28HC256

### **Page Mode Write Characteristics**

Symbol	Parameter		Min	Тур	Max	Units
turo	Write Cycle Time	AT28HC256		5	10	ms
twc	White Cycle Time	AT28HC256F		2	3.0	ms
tas	Address Set-up Time		0			ns
tah	Address Hold Time		50			ns
tos	Data Set-up Time		50			ns
tDH	Data Hold Time		0			ns
twp	Write Pulse Width		100			ns
tBLC	Byte Load Cycle Time				150	μs
twph	Write Pulse Width High		50			ns


# Page Mode Write Waveforms (1, 2)



Notes: 1. A6 through A14 must specify the same page address during each high to low transition of WE (or CE).

2. OE must be high only when WE and CE are both low.

### **Chip Erase Waveforms**




 $t_S = t_H = 5 \mu sec (min.)$   $t_W = 10 msec (min.)$  $V_H = 12.0V \pm 0.5V$ 






### Software Data Protection Enable Algorithm (1)




#### Notes:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64-bytes of data are loaded.

# Software Data Protection Disable Algorithm (1)



## Software Protected Write Cycle Waveforms (1, 2)



Notes: 1. A6 through A14 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.

2.  $\overline{\text{OE}}$  must be high only when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.


# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	0			ns
toeh	OE Hold Time	0			ns
toE	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

### **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
tOEHP	OE High Pulse	150			ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

### **Toggle Bit Waveforms**



- Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
  - 2. Beginning and ending state of I/O6 will vary


3. Any address location may be used but the address should not vary.




<sup>2.</sup> See AC Read Characteristics.




### NORMALIZED SUPPLY CURRENT vs.



### NORMALIZED SUPPLY CURRENT vs.



# NORMALIZED SUPPLY CURRENT vs.



# Ordering Information (1)

tACC	lcc	(mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
70	80	60	AT28HC256(E,F)-70JC AT28HC256(E,F)-70PC	32J 28P6	Commercial (0°C to 70°C)	
	80	0.3	AT28HC256(E,F)-70JI AT28HC256(E,F)-70PI	32J 28P6	Industrial (-40°C to 85°C)	
90	80	0.3	AT28HC256(E,F)-90JC AT28HC256(E,F)-90PC	32J 28P6	Commercial (0°C to 70°C)	
	80	0.3	AT28HC256(E,F)-90JI AT28HC256(E,F)-90PI	32J 28P6	Industrial (-40°C to 85°C)	
	80	0.3	AT28HC256(E,F)-90DM/883 AT28HC256(E,F)-90FM/883 AT28HC256(E,F)-90LM/883 AT28HC256(E,F)-90UM/883	28D6 28F 32L 28U	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
120	80	0.3	AT28HC256(E,F)-12JC AT28HC256(E,F)-12PC AT28HC256(E,F)-12SC AT28HC256(E,F)-12TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)	
	80	0.3	AT28HC256(E,F)-12JI AT28HC256(E,F)-12PI AT28HC256(E,F)-12SI AT28HC256(E,F)-12TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)	
	80	0.3	AT28HC256(E,F)-12DM/883 AT28HC256(E,F)-12FM/883 AT28HC256(E,F)-12LM/883 AT28HC256(E,F)-12UM/883	28D6 28F 32L 28U	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
90	80	0.3	5962-88634 03 UX 5962-88634 03 XX 5962-88634 03 YX 5962-88634 03 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
	80	0.3	5962-88634 04 UX 5962-88634 04 XX 5962-88634 04 YX 5962-88634 04 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
120	80	0.3	5962-88634 01 UX 5962-88634 01 XX 5962-88634 01 YX 5962-88634 01 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
	80	0.3	5962-88634 02 UX 5962-88634 02 XX 5962-88634 02 YX 5962-88634 02 ZX	28U 28D6 32L 28F	Military/883C Class B, Fully Compliant (-55°C to 125°C)	

Note: 1. See Valid Part Number table below.





### **Ordering Information Note**

Previous data sheets included the low power suffixes L, LE and LF on the AT28HC256 for 120 ns and 90 ns speeds. The low power parameters are now *standard*; therefore, the L, LE and LF suffixes are no longer required.

### **Valid Part Numbers**

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28HC256	70	JC, JI, PC, PI
AT28HC256	90	JC, JI, PC, PI, TC, TI, DM/883, FM/883, UM/883
AT28HC256E	90	JC, JI, PC, PI, TC, TI, DM/883, FM/883, UM/883
AT28HC256F	90	JC, JI, PC, PI, TC, TI, DM/883, FM/883, UM/883
AT28HC256	12	JC, JI, PC, PI, TC, TI, DM/883, FM/883, UM/883
AT28HC256E	12	JC, JI, PC, PI, TC, TI, DM/883, FM/883, UM/883
AT28HC256F	12	JC, JI, PC, PI, TC, TI, DM/883, FM/883, UM/883

	Package Type
28D6	28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)
28F	28 Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
28S	28 Lead, 0.300" Wide Plastic Gull Wing Small Outline (SOIC)
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)
28U	28 Pin, Ceramic Pin Grid Array (PGA)
	Options
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms
E	High Endurance Option: Endurance = 100K Write Cycles
F	Fast Write Option: Write Time = 3 ms

# E<sup>2</sup>PROM Data Protection

## Advantages of E<sup>2</sup>PROMs

E<sup>2</sup>PROMs provide the memory solution wherever reprogrammable, nonvolatile memory is required. They are easy to use, requiring little or no support hardware such as refresh clocks or batteries. Each memory location can be selectively changed without impact on any other location; blanket erasure and rewriting of the entire device or a large section of it is not required.

E²PROMs made at Atmel were designed to provide the best features available. Atmel E²PROMs provide high speed read access times so that many applications can use them without inserting costly wait states. The page mode write operation of Atmel E²PROMs allows for the fastest effective write time available in E²PROM memories. Since all of Atmel's devices are made in CMOS, they offer the benefits of low operating and standby power.


In order to take advantage of all of the benefits of Atmel E<sup>2</sup>PROMs, care must be taken to maintain the integrity of the data. While an E<sup>2</sup>PROM will retain its data for many years with or without power applied, improper operation of the device could result in data being inadvertently rewritten.

# When is Data Susceptible to Corruption

In the use of any memory device, it is expected that the data stored in it is available as it is written. This is especially true of E<sup>2</sup>PROMs since their code often controls the operation of the system in which they are contained. Unlike most other memory types that are rewritten in systems, E<sup>2</sup>PROMs are often expected to retain their data for a period of many years, with or without power applied and during power transitions. For these reasons, added attention is given to avoid corrupting data in E<sup>2</sup>PROMs.

(continued)

**Figure 1.** Hardware Data Protection- Power Level Sense Detector and Power On Delay Timer



CMOS E<sup>2</sup>PROM

# Application Note

0543A





# When is Data Susceptible to Corruption (Continued)

There are a number of situations in which data is particularly prone to corruption. These situations include powering on and off of the devices, noise spikes on the control lines and system glitches. Atmel E<sup>2</sup>PROMs include features to help protect against each of these potential sources of inadvertent writes. Atmel data protection features are broken down into two different types: hardware data protection features.

### **Atmel Hardware Data Protection Features**

Atmel E²PROMs include four different types of hardware data protection. These features provide protection against most inadvertent writes that might occur in a system. Atmel hardware data protection features include: three line write control, power level sense detector, power on delay timer and noise filters on  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$ .

THREE-LINE WRITE CONTROL: In order to write a device the  $\overline{OE}$  signal must be high with the  $\overline{CE}$  and  $\overline{WE}$  signals low. Holding any of the three lines in the opposite state will prohibit a write cycle. For example, whenever the  $\overline{OE}$  signal is low, a write to the device cannot be started.

**POWER LEVEL SENSE DETECTOR:** An active circuit in Atmel E<sup>2</sup>PROMs monitors the level of the supply voltage to the device. If the supply is below 3.8 volts, typical, write cycles to the devices can not be activated.

**POWER ON DELAY TIMER:** As power is applied to Atmel E<sup>2</sup>PROMs, the power level sense detector will issue an internal signal that indicates that the supply is above the sense level. At this time an internal timer is initiated that times out in typically 5 ms. During this time period, writes to the device cannot be performed. This delay pe-

riod serves two purposes. First, it allows the supply level additional time to rise to within the standard operating region before writes are permitted. Secondly, it lets the system stabilize and present the correct levels to the control pins of the  $\rm E^2PROM$  so that the  $\rm E^2PROM$  doesn't react to its inputs before they are actually valid. Figure 1 shows the combined action of the power supply level detector and the delay timer upon writes to the device.


NOISE FILTERS ON  $\overline{WE}$  AND  $\overline{CE}$ : If brief noise pulses below  $V_{IH}$  occur on the  $\overline{WE}$  or  $\overline{CE}$  inputs to the device, a write cycle will not be initiated. Internal to the  $E^2PROM$ , a noise filter does not allow the short pulses to activate a write cycle. As shown in Figure 2, write pulses of sufficient length will still initiate writes but short noise spikes on the  $\overline{WE}$  or  $\overline{CE}$  control lines will not.

#### Atmel Software Data Protection Feature

Available on some Atmel E<sup>2</sup>PROMs is a user selectable feature that requires a software sequence at the beginning of each write cycle in order for a write to be performed. To enable the software data protection feature, a series of three-write commands to specific addresses with specific data must be performed. Once set, the same 3-byte code must begin each write request. (A separate write cycle to enable the software feature is not necessary: after any write that is preceded with the 3-byte code, the software data protection function will be enabled, see Figure 3.) The feature may be disabled by issuing a 6-byte code to the device as shown in Figure 4. After being set, the software data protection feature remains active until its disable command is issued. Power transitions will not reset the software data protection feature, but the feature will prevent against inadvertent writes during power transitions.

(continued)





# **Atmel Software Data Protection Feature** (Continued)

The software data protection feature protects data against various causes of inadvertent writes. Since it is active during power transitions it protects data when powering on or off the device. Noise spikes that occur on the control lines will be ignored since they will not show the correct address and data needed to start a write cycle. Even for system malfunctions, such as when write pulses of adequate length are given to the device, the software feature can prevent the corruption of the data in the E<sup>2</sup>PROM. The address locations used for the software code are not sacrificed from the usable memory array. The device recognizes the software code and does not alter the data stored at the address locations of the code. Byte locations of code are still usable, and don't have to be rewritten.

### **System Design Considerations**

Designing systems with data integrity in mind can greatly reduce the chance of lost data. The amount of attention needed depends upon the nature of the design. Following are a few areas that might need special attention in certain designs.

### **External Power On Protection**

Many systems will have a PON (power on) signal to control the operation of the system. Such a signal can be gated with the logic creating the  $\overline{OE}$  signal to the E²PROM, holding  $\overline{OE}$  low when the PON signal is false. Similarly, a PON-type signal could be gated with the  $\overline{WE}$  or  $\overline{CE}$  logic, forcing  $\overline{WE}$  or  $\overline{CE}$  high when writes should not be allowed.

If the system does not include a PON-type signal, one can be created from various programmable voltage reference devices. With such a device, the user can select the voltage supply level below which the device cannot be written. It should be noted that in many systems, using Atmel's E<sup>2</sup>PROMS with their internal power level detection and power delay timer, no additional power on circuitry is required for the device.

### **Multiple Power Supplies**

In systems that utilize more than one power supply, extra care must be taken during power transitions to both the E²PROM and the devices controlling the inputs to the E²PROM. Power on rates of the different supplies are likely to vary. Using programmable voltage reference devices to detect the power level of both supplies and forcing the  $\overline{\text{OE}}$  pin low when either line is below the desired level may be used in such situations to avoid inadvertent writes.

### **Memory Cards**

Since memory cards are often pushed into and pulled out of systems that are already powered on, they have additional chances of inadvertent writes. If the edge connector is arranged such that power and control lines are not asserted in a prescribed manner, false writes to the device may occasionally occur depending upon how the card is inserted. To provide proper power on sequencing, a card could be designed with its control pins recessed from the edge of the card. Resistors would be placed on the card to connect CE and WE to Vcc and OE to ground. This arrangement insures that power is first applied to the device and that the control pins are not in the write state until each pin is being controlled by the host system. Variations of this technique may be used effectively in different systems: the basic idea is to guarantee systematic application of the power and control pins such that a write state is not entered upon insertion or removal of the card from the host.









Figure 4. Software Data Protection- Disable



### **Software Chip Erase**

The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with specific data patterns. Once the code has been entered, the device will set each byte to the high state (FFh). After the software chip

erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time required to erase the whole chip is tec (20 ms). The software data protection is still enabled even after the software chip erase is performed.

# CMOS E<sup>2</sup>PROM


Application Note

### **Chip Erase Cycle Characteristics**

Symbol	Parameter	
tEC	Chip Erase Cycle Time	20 ms Max

Note: 1. Please refer to individual data sheets for the minimum and maximum values of the tas, tah, tos, toh, twp, talc, and twph parameters.

# Chip Erase Software Algorithm (1, 3)



Notes: 1. Data Format: (Hex); Address Format: (Hex).


- After loading the 6-byte code, no byte loads are allowed until the completion of the erase cycle. The erase cycle will time itself to completion in 20 ms (max).
- 3. The flow diagram shown is for a x8 part. For a x16 part, the data should be 16 bits long (e.g., the data to be loaded should be AAAA for step 1 in the algorithm).

<u>AIMEL</u>

0544A



### **Chip Erase Cycle Waveforms**



Note: 1.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.

# Programmers That Support Atmel Memory Products

The following programmers support Atmel memory products. Please contact the companies individually to find out if

specific products and packages are supported.

### Advin Systems Inc.

1050-L East Duane Avenue Sunnyvale, California 95086 (408) 243-7000

### **BP Microsystems**

1000 North Post Oak Road, Suite #225 Houston, Texas 77055-7237 (713) 688-4600

### **Bytek Corporation**

543 North West 77th Street Bocaraton, Florida 33487-1323 (407) 994-3520

### Data I/O Corporation

P.O. Box 97946 10525 Willows Road NE Redmond, Washington 98073-9746 (800) 247-5700

### Elan Systems, Inc.

365 Woodview Avenue, Suite #700 Morgan Hill, California 95037 (408) 778-7267

### **Logical Devices**

692 South Military Trail Deerfield Beach, Florida 33442 (305) 428-6868

#### Minato Electronics

3628 Madison Avenue, Suite #5 North Highlands, California 95660 (916) 348-6066

#### Needham's Electronics

4630 Beloit Drive, Suite #20 Sacramento, California 95841 (916) 924-8037

#### SMS

17411 N.E. Union Hill Road, Suite #100 Redmond, Washington 98052 (206) 883-8447

#### System General

1603A South Main Street Milpitas, California 95035 (408) 263-6667

# CMOS E<sup>2</sup>PROM

# Application Note

0545A





# Interfacing AT24CXX Serial E<sup>2</sup>PROMs with AT89CX051 Microcontrollers

Serial memory devices offer significant advantages over parallel devices in applications where lower data transfer rates are acceptable. In addition to requiring less board space, serial devices allow microcontroller I/O pins to be conserved. This is especially valuable when adding external memory to low pin count microcontrollers such as the Atmel AT89C1051 and AT89C2051.

This application note presents a suite of software routines which may be incorporated into a user's application to allow an AT89CX051 microcontroller to read and write AT24CXX serial E<sup>2</sup>PROMs. The software supports all members of the AT24CXX family, and may easily be modified for compatibility with any of the Atmel 8051-code compatible microcontrollers.

#### Hardware

A typical interconnection between an AT89CX051 microcontroller and an AT24CXX serial E<sup>2</sup>PROM is shown in

Figure 1. As indicated in the figure, up to eight members of the AT24CXX family may share the bus, utilizing the same two microcontroller I/O pins. Each device on the bus must have its address inputs (A0, A1, A2) hard-wired to a unique address. In the figure, the first device recognizes address zero (A0. A1, A2 tied low), while the eighth recognizes address seven (A0, A1, A2 tied high). Not all members of the AT24CXX family recognize all three address inputs, limiting the number of some devices which may be present to less than eight. The exact number of devices of each type which may share the bus is shown in Table 1.

# Bidirectional Data Transfer Protocol

The Bidirectional Data Transfer Protocol utilized by the AT24CXX family allows a number of compatible devices to share a common 2-wire bus. The bus consists of a serial clock (SCL) line and a serial

(continued)

Table 1. Atmel's 2-Wire Serial E2PROM Family

Device	Size (Bytes)	Page Size (Bytes)	Max Per Bus	Addresses Used
AT24C01	1K	8	1	None
AT24C01A	1K	8	8	A0, A1, A2
AT24C02	2K	8	8	A0, A1, A2
AT24C04	4K	16	4	A1, A2
AT24C08	8K	16	2	A2
AT24C16	16K	16	1	None
AT24C164	16K	16	8	A0, A1, A2
AT24C32	32K	32	8	A0, A1, A2
AT24C64	64K	32	8	A0, A1, A2

# Interfacing 24CXX Serial E<sup>2</sup>PROMs


# Application Note

0507B





Figure 1. Typical Circuit Configuration



### **Bidirectional Data Transfer Protocol** (Continued)

data (SDA) line. The clock is generated by the bus master and data is transmitted serially on the data line, most significant bit first, synchronized to the clock. The protocol supports bidirectional data transfers in 8 bit bytes.

In this application, the microcontroller serves as the bus master, initiating all data transfers and generating the clock which regulates the flow of data. The serial devices present on the bus are considered slaves, accepting or sending data in response to orders from the master.

The bus master initiates a data transfer by generating a start condition on the bus. This is followed by transmission of a byte containing the device address of the intended recipient. The device address consists of a 4 bit fixed portion and a 3 bit programmable portion. The fixed portion must match the value hard-wired into the slave, while the programmable portion allows the master to select between a maximum of eight slaves of similar type on the bus.

AT24CXX serial E<sup>2</sup>PROMs respond to device addresses with a fixed portion equal to '1010' and a programmable portion matching the address inputs (A0, A1, A2). Not all members of the AT24CXX family examine all three address inputs; Table 1 shows which of the three address inputs are valid for each member of the family.

The eighth bit in the device address byte specifies a write or read operation. After the eighth bit is transmitted, the master releases the data line and generates a ninth clock.

If a slave has recognized the transmitted device address, it will respond to the ninth clock by generating an acknowledge condition on the data line. A slave which is busy when addressed may not generate an acknowledge. This is true for the AT24CXX when a write operation is in progress.

Following receipt of the slave's address acknowledgment, the master continues with the data transfer. If a write operation has been ordered, the master transmits the remaining data, with the slave acknowledging receipt of each byte. If the master has ordered a read operation, it releases the data line and clocks in data sent by the slave. After each byte is received, the master generates an acknowledge condition on the bus. The acknowledge is omitted following receipt of the last byte. The master terminates all operations by generating a stop condition on the bus. The master may also abort a data transfer at any time by generating a stop condition.

Refer to the AT24CXX family data sheets for detailed information on AT24CXX device operation and Bidirectional Data Transfer Protocol bus timing.

The software for this application may be obtained by downloading from Atmel's Web Site or BBS: (408) 436-4309. Consult the comment block at the beginning of the source code file for detailed information on features and operation.



Web Site: http://www.atmel.com

BBS: 1-(408) 436-4309

# Interfacing AT93CXX Serial E<sup>2</sup>PROMs with AT89CX051 Microcontrollers

Serial memory devices offer significant advantages over parallel devices in applications where lower data transfer rates are acceptable. In addition to requiring less board space, serial devices allow microcontroller I/O pins to be conserved. This is especially valuable when adding external memory to low pin count microcontrollers such as the Atmel AT89C1051 and AT89C2051.

This appplication note presents a suite of software routines which may be incorporated into a user's application to allow AT89CX051 microcontrollers to read and write AT93CXX serial E²PROMs. All seven AT93CXX device functions are supported: read, write, write all, erase, erase all, erase/write enable and erase/write disable. The routines are general purpose, supporting both eight-bit and sixteen-bit accesses to all members of the 93CXX family. In addition, both 3-wire and 4-wire configurations are supported.

The AT93CXX may be connected to the AT89CX051 microcontroller in either a 3-wire (Figure 1) or 4-wire (Figure 2) configuration. In the 3-wire configuration, the E<sup>2</sup>PROM serial data in (DI) and serial data out (DO) pins are both connected to the same microcontroller I/O pin, thereby saving a pin. This is possible because the microcontroller I/O pins can be dynamically reprogrammed as input or output.

Note the strapping of the AT93CXX ORG pins shown in Figure 1 and Figure 2. The ORG (internal organization) pin selects 8 bit data when grounded and 16 bit data when floating or tied to Vcc. The ORG pin connections shown in the figures are for illustration only; 8 bit or 16 bit data may be selected in either the 3-wire or 4-wire configuration.

The software for this application may be obtained by downloading from Atmel's Web Site or BBS. Consult the comment block at the beginning of the source code file for detailed information on features and operation.

Web Site: http://www.atmel.com

BBS: 1-(408) 436-4309

# Interfacing 93CXX Serial E<sup>2</sup>PROMS

# Application Note

0521B





Figure 1. 3-Wire Configuration





Figure 2. Typical Circuit Configuration



# Interfacing AT25XXX Serial E<sup>2</sup>PROMs with AT89CXX Microcontrollers

#### SERIAL PERIPHERAL INTERFACE

Serial memory devices offer significant advantages over parallel devices in applications where lower data transfer rates are acceptable. In addition to requiring less board space, serial devices allow microcontroller I/O pins to be conserved. This is especially valuable when adding external memory to low pin count microcontrollers such as the Atmel AT89C1051 and AT89C2051.

This application note presents a suite of software routines which may be incorporated into a user's application to allow AT89CXX microcontrollers to read from and write to AT25XXX serial E<sup>2</sup>PROMs. All six AT25XXX device operations are supported: read memory, write memory, read status, write status, (set write protection levels), write enable and write disable. Routines are also provided to read from and write to memory utilizing the page mode of the AT25XXX. The software supports both 3-wire and 4wire configurations and meets all AT25XXX family timing requirements when run on an AT89CXX microcontroller with a 24 MHz clock.

#### **HARDWARE**

The AT25XXX may be connected to the AT89CXX microcontroller in either a 3-wire (Figure 1) or 4-wire (Figure 2) configuration. In the 3-wire configuration, the E<sup>2</sup>PROM serial data in (SI) and serial data out (SO) pins are both connected to the same microcontroller I/O pin, thereby saving a pin. This is possible because the microcontroller I/O pins can be dynamically reprogrammed as input or output.

#### SOFTWARE

Software for this application note may be downloaded from Atmel's Web Site or BBS. Consult the comment block at the beginning of the source code file for detailed information on features and operation.



Web Site: http://www.atmel.com

BBS: 1-(408) 436-4309

# Interfacing Serial E<sup>2</sup>PROMs with Microcontrollers

# Application Note

0628A





Figure 1. 3-Wire Configuration





Figure 2. 4-Wire Configuration



Nonvolatile Memory Product Information	1
E <sup>2</sup> PROMS	2
EPROMs	3
Flash Memories	4
FPGA Configuration Memories	First .
Quality and Reliability	6
Military	7
Die Products	8
Package Outlines	9



**Miscellaneous Information** 



#### **ATTENTION:**

The following data sheets show the improper pinout, a 40-pin TSOP instead of a 32-pin TSOP:

AT27BV010 AT27LV010A AT27CO10/L

For the corrected data sheets, access Atmel's Fax-on-Demand system, Web site or CD-ROM version of this data book.

<b>CMOS EPROMs</b>			
Battery-Voltage <sup>T</sup>	<sup>м</sup> • 2.7V - 3.6V Ор	eration	
AT27BV256	32K x 8	256K, 2.7-Volt EPROM	3-3
AT27BV512	64K x 8	512K, 2.7-Volt EPROM	3-13
AT27BV010	128K x 8	1M bit, 2.7-Volt EPROM	3-23
AT27BV1024	64K x 16	1M bit, 2.7-Volt EPROM	3-33
AT27BV020	256K x 8	2M bit, 2.7-Volt EPROM	3-43
AT27BV040	512K x 8	4M bit, 2.7-Volt EPROM	3-53
AT27BV4096	256K x 16	4M bit, 2.7-Volt EPROM	3-63
Low Voltage • 3	.0V - 3.6V Operation	on	
The Atmel 3-Volt E	PROM Family		3-73
AT27LV256A	32K x 8	256K, 3-Volt EPROM	3-75
AT27LV512A	64K x 8	512K, 3-Volt EPROM	3-85
AT27LV010A	128K x 8	1M bit, 3-Volt EPROM	3-95
AT27LV020A	256K x 8	2M bit, 3-Volt EPROM	3-105
AT27LV040A	512K x 8	4M bit, 3-Volt EPROM	3-115
Standard • 5V O	peration		
AT27C256R	32K x 8	256K EPROM	3-125
AT27C512R	64K x 8	512K EPROM	3-135
AT27C516	32K x 16	512K EPROM	3-145
AT27C010/L	128K x 8	1M bit EPROM	3-153
AT27C1024	64K x 16	1M bit EPROM	3-163
AT27C020	256K x 8	2M bit EPROM	3-171
AT27C2048	128K x 16	2M bit EPROM	3-179
AT27C040	512K x 8	4M bit EPROM	3-187
AT27C4096	256K x 16	4M bit EPROM	3-195
AT27C080	1M x 8	8M bit EPROM	3-203
AT27C8192	512K x 16 /		
	1024K x 8	8M bit EPROM	3-211
EPROM Product C	haracteristics for AT	27CXXX Series Parts	3-221
EPROM Applicat	tion Notes		
		Mixed 3-Volt/5-Volt Data Bus	
The Benefits of Atr	nel's RAPID <sup>™</sup> Progra	mming Algorithm	3-229
		Nanufacturers	
EPROM Programm	ner Firmware Suppor	t	3-241

Section 3





256K (32K x 8)

Battery-Voltage<sup>™</sup>

Unregulated

**High Speed** 

**CMOS EPROM** 

**OTP** 

#### **Features**

- Fast Read Access Time 70 ns
- Dual Voltage Range Operation

Unregulated Battery Power Supply Range, 2.7V to 3.6V or Standard 5V  $\pm$  10% Supply Range

- Pin Compatible with JEDEC Standard AT27C256
- Low Power CMOS Operation

20  $\mu$ A max. (less than 1  $\mu$ A typical) Standby for V<sub>CC</sub> = 3.6V 29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6V

- JEDEC Standard Surface Mount Packages
  - 32-Lead PLCC
  - 28-Lead 330-mil SOIC
  - 28-Lead TSOP
- High Reliability CMOS Technology
  - 2.000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
   JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### Description


The AT27BV256 is a high performance, low power, low voltage 262,144 bit one-time programmable read only memory (OTP EPROM) organized as 32K by 8 bits. It requires only one supply in the range of 2.7V to 3.6V in normal read mode operation, making it ideal for fast, portable systems using either regulated or unregulated battery power.

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At  $V_{CC}=2.7V$ , any word can be accessed in less than 70 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{CC}=3V$ , the AT27BV256 consumes less than one fifth the power of a standard 5V EPROM.


(continued)

#### **Pin Configurations**

Pin Name	Function
A0 - A14	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌĒ	Output Enable
NC	No Connect



Note: PLCC Package Pins 1 and 17 are DON'T CONNECT.



TSOP Top View

Type 1

				.,,					
OE	A11 🗐	23	22		21	20	B	CE	A10
A9	'''' ¤		24		19		Ē		07
A13	7.0	25	26		17	18	Ē	06	O5
VCC	A14 ₽	27	28		15	16	Б	O4	ОЗ
A12	VPP\$	1	2		13	14	E	GND	02
A6	A7 🖁	3	4		11	12	B	01	00
A4	A5 🖯	5	•		9	10	B	A0	
A4	АЗ ⊒_	7	6		9	8	Б	A2	A1

— A10

0601A





#### **Description** (Continued)

Standby mode supply current is typically less than 1  $\mu$ A at 3V. The AT27BV256 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

The AT27BV256 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC, SOIC and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27BV256 operating with V<sub>CC</sub> at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V<sub>CC</sub> = 5.0V. At V<sub>CC</sub> = 2.7V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27BV256 has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27BV256 programs exactly the same way as a standard 5V AT27C256R and uses the same programming equipment.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Under Bias40°C to +85°C	— ;
Storage Temperature65°C to +125°C	;
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1	)
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1</sup>	)
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1</sup>	)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0V for pulses of less than 20 ns.

#### **Operating Modes**

Mode \ Pin	CE	ŌĒ	Ai	V <sub>PP</sub>	Vcc	Outputs
Read <sup>(2)</sup>	VIL	VIL	Ai	Vcc	Vcc (2)	Dout
Output Disable (2)	VIL	VIH	X <sup>(1)</sup>	Vcc	Vcc (2)	High Z
Standby <sup>(2)</sup>	V <sub>IH</sub>	Х	Х	Vcc	Vcc (2)	High Z
Rapid Program (3)	VIL	V <sub>IH</sub>	Ai	V <sub>PP</sub>	Vcc (3)	DiN
PGM Verify (3)	Χ	VIL	Ai	$V_{PP}$	Vcc (3)	Dout
Optional PGM Verify (3)	VIL	VIL	Ai	Vcc	Vcc (3)	Douт
PGM Inhibit (3)	ViH	V <sub>IH</sub>	Х	V <sub>PP</sub>	V <sub>CC</sub> <sup>(3)</sup>	High Z
Product Identification (3, 5)	VIL	VIL	A9 = V <sub>H</sub> <sup>(4)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A14 = V <sub>IL</sub>	Vcc	V <sub>CC</sub> <sup>(3)</sup>	Identification Code

Notes: 1. X can be VIL or VIH.

- 2. Read, output disable, and standby modes require,  $2.7V \le V_{CC} \le 3.6V$ , or  $4.5V \le V_{CC} \le 5.5V$ .
- 3. Refer to Programming Characteristics. Programming modes require V<sub>CC</sub> = 6.5V.
- 4.  $V_H = 12.0 \pm 0.5 V$ .
- 5. Two identifier bytes may be selected. All Ai inputs are held low (VIL), except A9 which is set to VH and A0 which is toggled low (VIL) to select the Manufacturer's Identification byte and high (VIH) to select the Device Code byte.





#### **DC and AC Operating Conditions for Read Operation**

	AT27BV256						
	-70	-90	-12	-15			
Operating Temperature (Case) $\frac{\text{Com.}}{\text{Ind.}}$	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C			
Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C			
V Device Cumbi	2.7V to 3.6V	2.7V to 3.6V	2.7V to 3.6V	2.7V to 3.6V			
V <sub>CC</sub> Power Supply	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%			

#### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
$V_{CC} = 2$	.7V to 3.6V				
lu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μА
ILO	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μА
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
lo-	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μА
IsB	VCC - Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE}$ = 2.0 to V <sub>CC</sub> + 0.5V		100	μΑ
Icc	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}, V_{CC} = 0 \text{ mA}$	3.6V	8	mA
VIL	Input Low Voltage	V <sub>CC</sub> = 3.0 to 3.6V	-0.6	0.8	٧
VIL	input Low Voltage	V <sub>CC</sub> = 2.7 to 3.6V	-0.6	0.2 x V <sub>CC</sub>	٧
ViH	Input High Voltage	V <sub>CC</sub> = 3.0 to 3.6V	2.0	V <sub>CC</sub> + 0.5	٧
VIH	Input High Voltage	V <sub>CC</sub> = 2.7 to 3.6V	0.7 x Vcc	V <sub>CC</sub> + 0.5	٧
		I <sub>OL</sub> = 2.0 mA		0.4	٧
VoL	Output Low Voltage	$I_{OL} = 100 \mu A$		0.2	٧
		I <sub>OL</sub> = 20 μA	Λ	0.1	٧
		I <sub>OH</sub> = -2.0 mA	2.4		٧
Vон	Output High Voltage	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2		٧
		I <sub>OH</sub> = -20 μA	V <sub>CC</sub> - 0.1		٧
V <sub>CC</sub> = 4	.5V to 5.5V				
l <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
ILO	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
IsB	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
198	VCC Standby Current	$I_{SB2}$ (TTL), $\overline{CE} = 2.0$ to $V_{CC} + 0.5V$		1	mA
Icc	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		20	mA
VIL	Input Low Voltage		-0.6	0.8	٧
V <sub>IH</sub>	Input High Voltage	• .	2.0	V <sub>CC</sub> + 0.5	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub>, and removed simultaneously with or after V<sub>PP</sub>.

V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.


#### AC Characteristics for Read Operation (V<sub>CC</sub> = 2.7V to 3.6V and 4.5V to 5.5V)

			AT27BV256										
				70	-6	90	-12		-12 -15		12 -15		
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Units		
tacc (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		70		90		120		150	ns		
tcE (2)	CE to Output Delay	OE = V <sub>IL</sub>		70		90		120		150	ns		
toE (2, 3)	OE to Output Delay	CE = VIL		50		50		50		60	ns		
t <sub>DF</sub> <sup>(4, 5)</sup>	OE or CE High to Output Float, whichever occurred first			40		40		40		50	ns		
toH	Output Hold from Address, CE or OE, whichever occurred first		0		0		0		0		ns		

Notes:

2, 3, 4, 5. - see AC Waveforms for Read Operation.

#### **AC Waveforms for Read Operation** (1)



- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - 2. OE may be delayed up to tce-toe after the falling edge of CE without impact on tce.
  - 3. OE may be delayed up to tACC-tOE after the address is valid without impact on tACC.
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer
- 6. When reading a 27BV256, a 0.1 μF capacitor is required across V<sub>CC</sub> and ground to supress spurious voltage tran-




#### **Input Test Waveform and Measurement Level**

# AC DRIVING LEVELS 0.45V 2.0 AC MEASUREMENT 0.8 LEVEL

t<sub>R</sub>, t<sub>F</sub> < 20 ns (10% to 90%)

#### **Output Test Load**




Note: CL = 100 pF including jig capacitance.

#### **Pin Capacitance** (f = 1 MHz, T = 25°C) (1)

	Тур	Max	Units	Conditions	
CIN	4	8	pF	$V_{IN} = 0V$	
Соит	8	12	pF	V <sub>OUT</sub> = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

#### **Programming Waveforms** (1)



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .
  - 2. toE and toFP are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27BV256 a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

#### **DC Programming Characteristics**

TA = 25  $\pm$  5°C, V<sub>CC</sub> = 6.5  $\pm$  0.25V, V<sub>PP</sub> = 13.0  $\pm$  0.25V

		Test	L	imits	
Symbol	Parameter	Conditions	Min	Max	Units
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА
VIL	Input Low Level		-0.6	0.8	٧
VIH	Input High Level		2.0	V <sub>CC</sub> + 0.5	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧
lcc2	V <sub>CC</sub> Supply Current (Program and Verify)			25	mA
IPP2	V <sub>PP</sub> Current	CE = V <sub>IL</sub>		25	mA
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	٧





#### **AC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

Sym-	Test	Lim	its	
bol	Parameter Conditions* (1)	Min	Max	Units
tas	Address Setup Time	2		μS
toes	OE Setup Time	2		μS
tos	Data Setup Time	2		μS
tah	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
tDFP	OE High to Out- put Float Delay <sup>(2)</sup>	0	130	ns
typs	V <sub>PP</sub> Setup Time	2		μS
tvcs	V <sub>CC</sub> Setup Time	2		μS
tpw	CE Program Pulse Width	95	105	μS
toe	Data <u>Valid</u> from OE <sup>(2)</sup>		150	ns
tprt	V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to	90%)	20 ns
Input Pulse Levels	Ó.45V	to 2.4V
Input Timing Reference Level	V8.0	to 2.0V
Output Timing Reference Level	0.8V	to 2.0V

- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after VPP.
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven —see timing diagram.
  - 3. Program Pulse width tolerance is 100 µsec ± 5%.


#### Atmel's 27BV256 Integrated Product Identification Code

		Pins							Hex	
Codes	AO	07	<b>O</b> 6	<b>O</b> 5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	1	1	0	0	8C

1. The AT27BV256 has the same Product Identification Note: Code as the AT27C256R. Both are programming compatible.

#### Rapid Programming Algorithm

A 100 us CE pulse width is used to program. The address is set to the first location. VCC is raised to 6.5V and VPP is raised to 13.0V. Each address is first programmed with one 100 µs CE pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 µs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and VCC to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



#### **Ordering Information**

tacc	lcc	(mA)	Oudeview Code	01	0
(ns)	(ns) Active Standby		Ordering Code	Package	Operation Range
70	8	0.02	AT27BV256-70JC AT27BV256-70RC AT27BV256-70TC	32J 28R 28T	Commercial (0°C to 70°C)
	8	0.02	AT27BV256-70JI AT27BV256-70RI AT27BV256-70TI	32J 28R 28T	Industrial (-40°C to 85°C)
90	8	0.02	AT27BV256-90JC AT27BV256-90RC AT27BV256-90TC	32J 28R 28T	Commercial (0°C to 70°C)
	8	0.02	AT27BV256-90JI AT27BV256-90RI AT27BV256-90TI	32J 28R 28T	Industrial (-40°C to 85°C)
120	8	0.02	AT27BV256-12JC AT27BV256-12RC AT27BV256-12TC	32J 28R 28T	Commercial (0°C to 70°C)
	8	0.02	AT27BV256-12JI AT27BV256-12RI AT27BV256-12TI	32J 28R 28T	Industrial (-40°C to 85°C)
150	8	0.02	AT27BV256-15JC AT27BV256-15RC AT27BV256-15TC	32J 28R 28T	Commercial (0°C to 70°C)
	8 0.02 AT27BV256-15JI AT27BV256-15RI AT27BV256-15TI		32J 28R 28T	Industrial (-40°C to 85°C)	

	Package Type						
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)						
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline (SOIC)						
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)						





#### **Features**

- Fast Read Access Time 90 ns
- Dual Voltage Range Operation

Unregulated Battery Power Supply Range, 2.7V to 3.6V

or Standard 5V ± 10% Supply Range

- Pin Compatible with JEDEC Standard AT27C512
- Low Power CMOS Operation

20  $\,\mu\text{A}$  max. (less than 1 $\mu\text{A}$  typical) Standby for V<sub>CC</sub> = 3.6V 29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6V

JEDEC Standard Surface Mount Packages

32-Lead PLCC

28-Lead 330-mil SOIC

28-Lead TSOP

- High Reliability CMOS Technology
  - 2,000V ESD Protection

200 mA Latchup Immunity

- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
   JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### **Description**

The AT27BV512 is a high performance, low power, low voltage 524,288 bit one-time programmable read only memory (OTP EPROM) organized as 64K by 8 bits. It requires only one supply in the range of 2.7V to 3.6V in normal read mode operation, making it ideal for fast, portable systems using either regulated or unregulated battery power.


Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At  $V_{CC}=2.7V$ , any byte can be accessed in less than 90 ns. With a typical power consumption of only 18 mW at 5 MHz and  $V_{CC}=3V$ , the AT27BV512 consumes less than one fifth the power of a standard 5V EPROM.

O

#### **Pin Configurations**

Pin Name	Function
A0 - A15	Addresses
O0 - O7	Outputs
CE	Chip Enable
OE/V <sub>PP</sub>	Output Enable
NC	No Connect

PLCC Top View



Note: PLCC Package Pins 1 and 17 are DON'T CONNECT.

SOIC Top View

(continued)

Г				
A15 🗆	1	28	]	VCC
A12 🗆	2	27	3	A14
A7 🗆	3	26	J	A13
A6 □	4	25		A8
A5 □	5	24	3	A9
A4 🗆	6	23	J	A11
АЗ □	7	22	)	OE/VPP
A2 🗆	8	21	3	A10
A1 🗆	9	20		CE
A0 ☐	10	19		07
00 🗆	11	18		O6
01 🖺	12	17	IJ	O5
O2 🗆	13	16		O4
GND 🗆	14	15		O3
- 1		1		

TSOP Top View

		iype i					
A9 A8 A15 UUUUU A6 A5 A3 A4 A3 A3 A3 A3 A4 A3	23 25 27 1 3 5	22 24 26 28 2 4	21 19 17 15 13 11 9	20 18 16 14 12 10 8	<u> annonnannanna</u>	CE 06 04 GND 01 A0 A2	A10 O7 O5 O3 O2 O0 A1

512K (64K x 8)
Unregulated
Battery-Voltage<sup>™</sup>
High Speed
OTP
CMOS EPROM

0602A





#### **Description** (Continued)

Standby mode supply current is typically less than 1  $\mu$ A at 3V. The AT27BV512 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

The AT27BV512 is available in industry standard JEDECapproved one-time programmable (OTP) plastic PLCC, SOIC, and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27BV512 operating with V<sub>CC</sub> at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V<sub>CC</sub> = 5.0V. At V<sub>CC</sub> = 2.7V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27BV512 has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27BV512 programs exactly the same way as a standard 5V AT27C512R and uses the same programming equipment.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu\text{F}$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu\text{F}$  bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +125°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0V for pulses of less than 20 ns.

#### **Operating Modes**

Mode \ Pin	CE	OE/V <sub>PP</sub>	Ai	Vcc	Outputs
Read (2)	VIL	V <sub>IL</sub>	Ai	Vcc (2)	Douт
Output Disable (2)	VIL	V <sub>IH</sub>	X <sup>(1)</sup>	Vcc (2)	High Z
Standby (2)	V <sub>IH</sub>	X	Х	Vcc (2)	High Z
Rapid Program (3)	VIL	V <sub>PP</sub>	Ai	Vcc (3)	DIN
PGM Verify (3)	VIL	V <sub>IL</sub>	Ai	Vcc (3)	Dout
PGM Inhibit (3)	V <sub>IH</sub>	V <sub>PP</sub>	Х	Vcc (3)	High Z
Product Identification (3, 5)	VIL	V <sub>IL</sub>	A9 = V <sub>H</sub> <sup>(4)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A15 = V <sub>IL</sub>	Vcc (3)	Identification Code

- Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.
  - 2. Read, output disable, and standby modes require,  $2.7V \le V_{CC} \le 3.6V$ , or  $4.5V \le V_{CC} \le 5.5V$ .
  - 3. Refer to Programming Characteristics. Programming modes require V<sub>CC</sub> = 6.5V.
- 4.  $V_H = 12.0 \pm 0.5 V$ .
- Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





#### DC and AC Operating Conditions for Read Operation

		AT27BV512				
		-90	-12	-15		
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C		
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C		
Van Dower Cumply		2.7V to 3.6V	2.7V to 3.6V	2.7V to 3.6V		
V <sub>CC</sub> Power Supply		5V ± 10%	5V ± 10%	5V ± 10%		

#### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
V <sub>CC</sub> = 2	.7V to 3.6V				
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
ILO	Output Leakage Current	Vout = 0V to Vcc		±5	μΑ
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μΑ
I <sub>SB</sub>	VCC - Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{V}$		100	μΑ
lcc	Vcc Active Current	f = 5 MHz, I <sub>OUT</sub> = 0 mA, $\overline{CE}$ = V <sub>IL</sub> , V <sub>CC</sub> =	= 3.6V	8	mA
VIL	Input Law Valtage	V <sub>CC</sub> = 3.0 to 3.6V	-0.6	8.0	٧
VIL	Input Low Voltage	V <sub>CC</sub> = 2.7 to 3.6V	-0.6	0.2 x V <sub>C</sub> C	٧
ViH	Input High Voltage	V <sub>CC</sub> = 3.0 to 3.6V	2.0	V <sub>CC</sub> + 0.5	٧
VIH	Input High Voltage	V <sub>CC</sub> = 2.7 to 3.6V	0.7 x V <sub>CC</sub>	V <sub>CC</sub> + 0.5	٧
		I <sub>OL</sub> = 2.0 mA		0.4	٧
$V_{OL}$	Output Low Voltage	I <sub>OL</sub> = 100 μA		0.2	٧
		$I_{OL} = 20 \mu A$		0.1	٧
		I <sub>OH</sub> = -2.0 mA	2.4		٧
VoH	Output High Voltage	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2		٧
		I <sub>OH</sub> = -20 μA	V <sub>CC</sub> - 0.1		٧
$V_{CC} = 4$	.5V to 5.5V				
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
ILO	Output Leakage Current	Vout = 0V to Vcc		±5	μΑ
IPP1 <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
lan	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
ISB	VCC - Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE}$ = 2.0 to V <sub>CC</sub> + 0.5V		1	mA
Icc	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		20	mA
VIL	Input Low Voltage		-0.6	0.8	٧
ViH	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before OE/V<sub>PP</sub>, and removed simultaneously with or after OE/V<sub>PP</sub>.

V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.


#### AC Characteristics for Read Operation ( $V_{CC} = 2.7V$ to 3.6V and 4.5V to 5.5V)

			AT27BV512						
			-	90	_	12		15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE/V <sub>PP</sub> = V <sub>IL</sub>		90		120		150	ns
tcE (2)	CE to Output Delay	OE/V <sub>PP</sub> = V <sub>IL</sub>		90		120		150	ns
toE (2, 3)	OE/V <sub>PP</sub> to Output Delay	CE = V <sub>IL</sub>		50		50		60	ns
t <sub>DF</sub> (4, 5)	OE/Vpp or CE High to Output Float, whichever occurred first			40		40		50	ns
tон	Output Hold from Address, CE or OE/VPP, whichever occurred first		0		0		0		ns

Notes:

2, 3, 4, 5. - see AC Waveforms for Read Operation.


#### AC Waveforms for Read Operation (1)



- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - 2. OE/V<sub>PP</sub> may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on tCE.
  - 3. OE/V<sub>PP</sub> may be delayed up to t<sub>ACC</sub> t<sub>OE</sub> after the address is valid without impact on tACC.
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer
- 6. When reading the 27BV512, a 0.1 µF capacitor is required across V<sub>CC</sub> and grond to supress spurious voltage transients.




#### **Input Test Waveform and Measurement Level**



t<sub>R</sub>, t<sub>F</sub> < 20 ns (10% to 90%)

#### **Output Test Load**




Note: CL = 100 pF including jig capacitance.

#### **Pin Capacitance** (f = 1 MHz, $T = 25^{\circ}C$ ) (1)

	Тур	Max	Units	Conditions	
CIN	4	6	pF	$V_{IN} = 0V$	
Cout	8	12	pF	V <sub>OUT</sub> = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

#### **Programming Waveforms** (1)



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .
  - 2.  $t_{OE}$  and  $t_{DFP}$  are characteristics of the device but must be accommodated by the programmer.
- When programming the 27BV512, a 0.1 μF capacitor is required across V<sub>PP</sub> and ground to supress spurious voltage transients.

#### **DC Programming Characteristics**

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25V$ ,  $\overline{OE}/V_{PP} = 13.0 \pm 0.25V$ 

		Test	Lir	Limits		
Symbol	Parameter	Conditions	Min	Max	Units	
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ	
VIL	Input Low Level		-0.6	0.8	٧	
VIH	Input High Level		2.0	V <sub>CC</sub> + 0.5	٧	
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧	
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧	
lcc2	V <sub>CC</sub> Supply Current (Program and Verify)			25	mA	
I <sub>PP2</sub>	OE/V <sub>PP</sub> Current	CE = V <sub>IL</sub>		25	mA	
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	٧	





#### **AC Programming Characteristics**

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25V$ ,  $\overline{OE}/V_{PP} = 13.0 \pm 0.25V$ 

Sym- bol	Test Conditions* (1)	<b>Lir</b> Min	<b>nits</b> Max	Units
tas	Address Setup Time	2		μS
toes	OE/V <sub>PP</sub> Setup Time	2		μЅ
toeh	OE/V <sub>PP</sub> Hold Time	2		μS
tos	Data Setup Time	2		μS
tan	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
tDFP	CE High to Out- put Float Delay <sup>(2)</sup>	0	130	ns
tycs	V <sub>CC</sub> Setup Time	2		μS
tpw	CE Program Pulse Width (3)	95	105	μS
tov	Data Valid from CE (2)		1	μS
tvR	OE/V <sub>PP</sub> Recovery Time	2		μs
tPRT	OE/V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to	90)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before OE/V<sub>PP</sub> and removed simultaneously or after OE/V<sub>PP</sub>.
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
  - 3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.


### Atmel's 27BV512 Integrated Product Identification Code

		Pins					Hex			
Codes	A0	07	O6	O5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	1	0	1	0D

Note: 1. The AT27BV512 has the same Product Identification Code as the AT27C512R. Both are programming compatible.

#### Rapid Programming Algorithm

A 100 us CE pulse width is used to program. The address is set to the first location. VCC is raised to 6.5V and OE/VPP is raised to 13.0V. Each address is first programmed with one 100 us CE pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 µs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. OE/VPP is then lowered to VIL and VCC to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



#### **Ordering Information**

tacc	Icc	(mA)	Out to the Out to	Desta			
(ns)	Active	Standby	Ordering Code	Package	Operation Range		
90 8 0.02		0.02	AT27BV512-90JC AT27BV512-90RC AT27BV512-90TC	32J 28R 28T	Commercial (0°C to 70°C)		
	8	0.02	AT27BV512-90JI AT27BV512-90RI AT27BV512-90TI	32J 28R 28T	Industrial (-40°C to 85°C)		
120	8	0.02	AT27BV512-12JC AT27BV512-12RC AT27BV512-12TC	32J 28R 28T	Commercial (0°C to 70°C)		
	8	0.02	AT27BV512-12JI AT27BV512-12RI AT27BV512-12TI	32J 28R 28T	Industrial (-40°C to 85°C)		
150	8	0.02	AT27BV512-15JC AT27BV512-15RC AT27BV512-15TC	32J 28R 28T	Commercial (0°C to 70°C)		
	8	0.02	AT27BV512-15JI AT27BV512-15RI AT27BV512-15TI	32J 28R 28T	Industrial (-40°C to 85°C)		

	Package Type						
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)						
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline (SOIC)						
28T	28 Lead, Thin Small Outline Package (TSOP)						





#### **Features**

- Fast Read Access Time 70 ns
- Dual Voltage Range Operation

Unregulated Battery Power Supply Range, 2.7V to 3.6V

- or Standard 5V ± 10% Supply Range
  Compatible with JEDEC Standard AT27C010
- Low Power CMOS Operation

20  $\,\mu\text{A}$  max. (less than 1  $\,\mu\text{A}$  typical) Standby for V<sub>CC</sub> = 3.6V 29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6V

- JEDEC Standard Packages
  - 32-Lead PLCC
  - 32-Lead TSOP
- High Reliability CMOS Technology 2,000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
   JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### Description

The AT27BV010 is a high performance, low power, low voltage 1,048,576 bit onetime programmable read only memory (OTP EPROM) organized as 128K by 8 bits. It requires only one supply in the range of 2.7V to 3.6V in normal read mode operation, making it ideal for fast, portable systems using either regulated or unregulated battery power.

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At  $V_{CC}=2.7V$ , any byte can be accessed in less than 70 ns. With a typical power draw of only 18 mW at 5 MHz and  $V_{CC}=3V$ , the AT27BV010 consumes less than one fifth the power of a standard 5V

(continued)

#### **Pin Configurations**

Pin Name	Function
A0 - A16	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌE	Output Enable
PGM	Program Strobe
NC	No Connect

TSOP Top View
Type 1

A12 A16 VCC NC	
A15 VPP PGM	
A7 5 3 1 31 20	
A1 7 3 23 4	A14
A6 > 6 28 (	A13
A5 7 27 8 A4 8 26	A8
A4 8 26 d	A9
A3 9 25 d	A11
A2 ) 10 24 d	OE
A1 ) 11 23 d	A10
A0 5 12 22 d	CE
00 3 13 15 17 19 21	07
14 16 18 20	1
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
O2 O3 O5	
O1 GND O4 O6	

PLCC Top View

NC	NC 🗄	0	1 2	40	39	E	NC	NC
A11			3 2	38	35	5		OE
	A9 🛚	4			37	Б	A10	CE
A8	A13	6	5	36	35	Н	07	CE
A14		О	7	34	33	Б	07	O6
	A17 🗆	8			33	Þ	O5	
A18	9	-	9	32		Б		O4
	vcc ⊑	10	44		31	K.	О3	
VPP	A16 🗄	40	11	30	29	ĸ	02	GND
A15	Alo E	12	13	28		Б	02	01
AIS	A12 🗆	14	13	20	27	Þ	00	O1
A7	d		15	26		Þ		A0
	A6 🚍	16			25	Þ	A1	
A5	A4 🗄	18	17	24	23	Б	АЗ	A2
NC	🗆		19	22		b		NC
.40	NC 🗆	20	10		21	h	NC	

1 Megabit (128K x 8) Unregulated Battery-Voltage OTP CMOS EPROM

0344D





#### **Description** (Continued)

EPROM. Standby mode supply current is typically less than 1 μA at 3V. The AT27BV010 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

The AT27BV010 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27BV010 operating with V<sub>CC</sub> at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V<sub>CC</sub> = 5.0V. At V<sub>CC</sub> = 2.7V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27BV010 has additional features to ensure high quality and efficient production use. The Rapid<sup>™</sup> Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27BV010 programs exactly the same way as a standard 5V AT27C010 and uses the same programming equipment.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V<sub>CC</sub> and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the V<sub>CC</sub> and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



#### Absolute Maximum Ratings\*

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +125°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
VPP Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0V for pulses of less than 20 ns.

#### **Operating Modes**

Mode \ Pin	CE	ŌĒ	PGM	Ai	VPP	Vcc	Outputs
Read <sup>(2)</sup>	VIL	VIL	X <sup>(1)</sup>	Ai	Х	Vcc (2)	Dout
Output Disable (2)	Х	ViH	Х	Х	Х	Vcc (2)	High Z
Standby (2)	ViH	Х	Х	X	Х	Vcc (2)	High Z
Rapid Program (3)	VIL	VIH	VIL	Ai	V <sub>PP</sub>	Vcc (3)	DiN
PGM Verify (3)	ViL	VIL	ViH	Ai	V <sub>PP</sub>	Vcc (3)	Dout
PGM Inhibit (3)	ViH	Х	Х	X	Vpp	Vcc (3)	High Z
Product Identification (3, 5)	ViL	VIL	Х	A9 = V <sub>H</sub> <sup>(4)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A16 = V <sub>IL</sub>	Х	Vcc (3)	Identification Code

- Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.
  - Read, output disable, and standby modes require, 2.7V ≤ V<sub>CC</sub> ≤ 3.6V, or 4.5V ≤ V<sub>CC</sub> ≤ 5.5V.
  - Refer to Programming Characteristics.
     Programming modes require V<sub>CC</sub> = 6.5V.
- 4.  $V_H = 12.0 \pm 0.5 V$ .
- Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





#### **DC and AC Operating Conditions for Read Operation**

		AT27BV010					
		-70	-90	-12	-15		
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C		
(Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C		
V Deves Court		2.7V to 3.6V	2.7V to 3.6V	2.7V to 3.6V	2.7V to 3.6V		
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%		

= Preliminary Information

#### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
V <sub>CC</sub> = 2	.7V to 3.6V				
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μ <b>A</b>
lLO	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μА
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μА
IsB	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μΑ
130	vec Standby Surrent	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{V}$		100	μΑ
lcc	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}, V_{CC} = 3$	.6V	8	mA
\/	Input Low Voltage	V <sub>CC</sub> = 3.0 to 3.6V	-0.6	0.8	V
ViL	Input Low Voltage	V <sub>CC</sub> = 2.7 to 3.6V	-0.6	0.2 x V <sub>CC</sub>	٧
\/	Input High Voltage	V <sub>CC</sub> = 3.0 to 3.6V	2.0	V <sub>CC</sub> + 0.5	V
VIH	Input High Voltage	V <sub>CC</sub> = 2.7 to 3.6V	0.7 x V <sub>CC</sub>	V <sub>CC</sub> + 0.5	٧
VoL		l <sub>OL</sub> = 2.0 mA		0.4	V
	Output Low Voltage	I <sub>OL</sub> = 100 μA		0.2	٧
		I <sub>OL</sub> = 20 μA		0.1	٧
		I <sub>OH</sub> = -2.0 mA	2.4		٧
VoH	Output High Voltage	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2		٧
		I <sub>OH</sub> = -20 μA	V <sub>CC</sub> - 0.1		٧
$V_{CC} = 4$	.5V to 5.5V				
lu .	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
llo	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
	V <sub>CC</sub> <sup>(1)</sup> Standby Current	I <sub>SB1</sub> (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μА
IsB	VCC - Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE}$ = 2.0 to V <sub>CC</sub> + 0.5V		1	mΑ
Icc	Vcc Active Current	f = 5 MHz, I <sub>OUT</sub> = 0 mA, $\overline{CE}$ = V <sub>IL</sub>		25	mA
ViL	Input Low Voltage		-0.6	0.8	V
ViH	Input High Voltage		2.0	Vcc + 0.5	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Notes: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$ , and removed simultaneously with or after  $V_{PP}$ .

V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during pro gramming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

#### AC Characteristics for Read Operation (V<sub>CC</sub> = 2.7V to 3.6V and 4.5V to 5.5V)


		AT27BV010									
				70	-(	90		12		15	
Symbol	Parameter	Condition	Min	Max	Min	Мах	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		70		90		120		150	ns
tcE (2)	CE to Output Delay	OE = V <sub>IL</sub>		70		. 90		120		150	ns
toE (2, 3)	OE to Output Delay	CE = V <sub>IL</sub>		50		50		50		60	ns
t <sub>DF</sub> (4, 5)	5) OE or CE High to Output Float, whichever occurred first			40		40		40		50	ns
tон	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , whichever occurred first				0		0		0		ns

Notes:

2, 3, 4, 5. - see AC Waveforms for Read Operation.

= Preliminary Information


#### **AC** Waveforms for Read Operation (1)




- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - 2. OE may be delayed up to tce toe after the falling edge of CE without impact on tcE.
  - 3. OE may be delayed up to tACC tOE after the address is valid without impact on tACC.
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer



#### **Input Test Waveform and Measurement Level**



#### **Output Test Load**




Note: CL = 100 pF including jig capacitance.

#### Pin Capacitance (f = 1 MHz, T = 25°C) (1)

	Тур	Max	Units	Conditions	
CIN	4	8	pF	$V_{IN} = 0V$	
Соит	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

#### **Programming Waveforms** (1)



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}. \label{eq:virial}$ 
  - 2. toe and toep are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27BV010, a 0.1  $\mu F$  capacitor is required across Vpp and ground to suppress spurious voltage transients.

#### **DC Programming Characteristics**

 $T_{\text{A}}$  = 25  $\pm~$  5°C,  $V_{\text{CC}}$  = 6.5  $\pm~$  0.25V,  $V_{\text{PP}}$  = 13.0  $\pm~$  0.25V

		Test	Li	Limits		
Symbol	Parameter	Conditions	Min	Max	Units	
1 <sub>L1</sub>	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА	
VIL	Input Low Level		-0.6	0.8	٧	
VIH	Input High Level		2.0	V <sub>CC</sub> + 1	٧	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧	
VoH	Output High Voltage	$I_{OH} = -400 \mu A$	2.4		٧	
Icc2	V <sub>CC</sub> Supply Current (Program and Verify)			40	mA	
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	$\overline{CE} = \overline{PGM} = V_{IL}$		20	mA	
VID	A9 Product Identification Voltage		11.5	12.5	V	





#### **AC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.2$ V

Sym-	Test Conditions	, <b>*</b> (1)	Lim		
bol	Parameter	<u> </u>	Vlin	Max	Units
tas	Address Setup Time		2		μS
tces	CE Setup Time		2		μS
toes	OE Setup Time		2		μS
tos	Data Setup Time		2		μS
tan	Address Hold Time		0		μS
t <sub>DH</sub>	Data Hold Time		2		μS
tDFP	OE High to Out- put Float Delay (2)		0	130	ns
tvps	V <sub>PP</sub> Setup Time		2		μS
tvcs	V <sub>CC</sub> Setup Time		2		μS
tpw	PGM Program Pulse Width	(3)	95	105	μS
toe	Data Valid from OE			150	ns
tprt	V <sub>PP</sub> Pulse Rise Time During Programming		50		ns

\*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%	6)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after VPP.
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven -see timing diagram.
  - 3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.


## Atmel's 27BV010 Integrated Product Identification Code (1)

		Pins					Hex			
Codes	A0	07	<b>O</b> 6	<b>O</b> 5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	0	1	0	1	05

Note: 1. The AT27BV010 has the same Product Identification Code as the AT27C010. Both are programming compatible.

#### **Rapid Programming Algorithm**

A 100 us PGM pulse width is used to program. The address is set to the first location. VCC is raised to 6.5V and VPP is raised to 13.0V. Each address is first programmed with one 100 us PGM pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 us pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and Vcc to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



**Ordering Information** 

t <sub>ACC</sub> (ns)	$V_{CC} = 3.6V$		Ordering Code	Package	Operation Range
(113)					
70	8	0.02	AT27BV010-70JC AT27BV010-70TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27BV010-70JI AT27BV010-70TI	32J 32T	Industrial (-40°C to 85°C)
90	8	0.02	AT27BV010-90JC AT27BV010-90TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27BV010-90JI AT27BV010-90TI	32J 32T	Industrial (-40°C to 85°C)
120	8	0.02	AT27BV010-12JC AT27BV010-12TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27BV010-12JI AT27BV010-12TI	32J 32T	Industrial (-40°C to 85°C)
150	8	0.02	AT27BV010-15JC AT27BV010-15TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27BV010-15JI AT27BV010-15TI	32J 32T	Industrial (-40°C to 85°C)

= Preliminary Information

Package Type					
32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)				





#### **Features**

- Fast Read Access Time 90 ns
- Dual Voltage Range Operation

Unregulated Battery Power Supply Range, 2.7V to 3.6V or Standard 5V  $\pm$  10% Supply Range

- Pin Compatible with JEDEC Standard AT27C1024
- Low Power CMOS Operation

20  $\,\mu$ A max. (less than 1  $\,\mu$ A typical) Standby for V<sub>CC</sub> = 3.6V 29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6V

JEDEC Standard Surface Mount Packages

44-Lead PLCC

40-Lead TSOP (10 x 14mm)

High Reliability CMOS Technology
 2.000V ESD Protection

200 mA Latchup Immunity

- Rapid<sup>™</sup> Programming Algorithm 100 µs/word (typical)
- CMOS and TTL Compatible Inputs and Outputs JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### **Description**

The AT27BV1024 is a high performance, low power, low voltage 1,048,576 bit one-time programmable read only memory (OTP EPROM) organized as 64K by 16 bits. It requires only one supply in the range of 2.7V to 3.6V in normal read mode operation. The by-16 organization makes this part ideal for portable and handheld 16 and 32 bit microprocessor based systems using either regulated or unregulated battery power.


(continued)

### **Pin Configurations**

Pin Name	Function
A0 - A15	Addresses
O0 - O15	Outputs
CE	Chip Enable
ŌE	Output Enable
PGM	Program Strobe
NC	No Connect

Note: Both GND pins must be connected.

PLCC Top View



Note: PLCC Package Pins 1 and 23 are DON'T CONNECT.

	TSOP Top View						
A9 A10 A11 A12 A13 A14 A15 NC 4	6	1 3 5 7	Type 1  40 39 A8 38 37 B A6 36 35 B A4	GND A7 A5 A3			
VPP CE U O15 O14 U O13 O12 U O11 O10 U	10 12 14 16 18	9 11 13 15 17	32 31 A A0 30 29 D O0 28 27 D O2 26 25 D O4 24 23 D O6	A1 OE O1 O3 O5			
O9 O8 = 2	20	19	22 21 GND	07			

1 Megabit (64K x 16) Unregulated Battery-Voltage High Speed OTP CMOS EPROM

0631A





#### **Description** (Continued)

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At  $V_{CC}=2.7V$ , any word can be accessed in less than 120 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{CC}=3V$ , the AT27BV1024 consumes less than one fifth the power of a standard 5V EPROM.

Standby mode supply current is typically less than 1  $\mu$ A at 3V. The AT27BV1024 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

The AT27BV1024 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27BV1024 operating with  $V_{\rm CC}$  at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at  $V_{\rm CC} = 5.0$ V. At  $V_{\rm CC} = 2.7$ V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27BV1024 has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27BV1024 programs exactly the same way as a standard 5V AT27C1024 and uses the same programming equipment.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

### **Operating Modes**

Mode \ Pin	CE	ŌĒ	PGM	Ai	$V_{PP}$	Vcc	Outputs
Read <sup>(2)</sup>	ViL	VIL	X <sup>(1)</sup>	Ai	Х	Vcc (2)	Dout
Output Disable (2)	Χ	ViH	Х	X	Х	Vcc (2)	High Z
Standby (2)	ViH	Х	Х	Х	X <sup>(5)</sup>	Vcc (2)	High Z
Rapid Program (3)	VIL	VIH	V <sub>IL</sub>	Ai	V <sub>PP</sub>	Vcc (3)	DIN
PGM Verify (3)	VIL	VIL	ViH	Ai	V <sub>PP</sub>	Vcc (3)	Dout
PGM Inhibit (3)	VIH	Х	Х	Х	V <sub>PP</sub>	Vcc (3)	High Z
Product Identification (3, 5)	ViL	VIL	Х	A9 = V <sub>H</sub> <sup>(4)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A15 = V <sub>IL</sub>	Vcc	Vcc (3)	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

- 2. Read, output disable, and standby modes require,  $2.7V \le V_{CC} \le 3.6V$ , or  $4.5V \le V_{CC} \le 5.5V$ .
- Refer to Programming Characteristics. Programming modes require V<sub>CC</sub> = 6.5V.
- 4.  $V_H = 12.0 \pm 0.5 V$ .
- Two identifier words may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification word and high (V<sub>IH</sub>) to select the Device Code word.





### DC and AC Operating Conditions for Read Operation

		AT27BV1024							
		-90	-12	-15					
Operating	Com.	0°C-70°C	0°C - 70°C	0°C - 70°C					
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C					
V D O		2.7V 3.6V	2.7V - 3.6V	2.7V - 3.6V					
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%					

= Preliminary Information

### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
V <sub>CC</sub> = 2	.7V to 3.6V				
lLi	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μА
llo	Output Leakage Current	Vout = 0V to Vcc		±5	μА
I <sub>PP1</sub> (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μА
	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μΑ
ISB	VCC - Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{V}$		100	μА
Icc	V <sub>CC</sub> Active Current	f = 5 MHz, I <sub>OUT</sub> = 0 mA, $\overline{CE}$ = V <sub>IL</sub> , V <sub>CC</sub> = 3	3.6V	8	mA
V.	Janua Law Vallana	V <sub>CC</sub> = 3.0 to 3.6V	-0.6	0.8	٧
VIL	Input Low Voltage	V <sub>CC</sub> = 2.7 to 3.6V	-0.6	0.2 x V <sub>CC</sub>	٧
V <sub>IH</sub> Input High Voltage		V <sub>CC</sub> = 3.0 to 3.6V	2.0	Vcc + 0.5	٧
		V <sub>CC</sub> = 2.7 to 3.6V	0.7 x V <sub>CC</sub>	V <sub>CC</sub> + 0.5	٧
VoL		l <sub>OL</sub> = 2.0 mA		0.4	V
	Output Low Voltage	I <sub>OL</sub> = 100 μA		0.2	٧
		I <sub>OL</sub> = 20 μA		0.1	٧
		I <sub>OH</sub> = -2.0 mA	2.4		٧
Vон	Output High Voltage	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2		٧
		I <sub>OH</sub> = -20 μA	V <sub>CC</sub> - 0.1		٧
$V_{CC} = 4$	.5V to 5.5V				
lu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
lLO	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
I <sub>PP1</sub> (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
I <sub>SB</sub>	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
ISB	VCC Standby Current	$I_{SB2}$ (TTL), $\overline{CE} = 2.0$ to $V_{CC} + 0.5V$		1	mA
Icc	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		30	mA
VIL	Input Low Voltage		-0.6	0.8	٧
VIH	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub>, and removed simultaneously with or after V<sub>PP</sub>.

VPP may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

### AC Characteristics for Read Operation (V<sub>CC</sub> = 2.7V to 3.6V and 4.5V to 5.5V)


		-90	-12	-15	
Symbol	Parameter Condition	Min Max	Min Max	Min Max	Units
tacc (3)	Address to $\overline{CE} = \overline{OE}$ Output Delay $= V_{IL}$	90	120	150	ns
tce (2)	CE to Output Delay  ○E = V <sub>IL</sub>	90	120	150	ns
toE (2, 3)	OE to Output Delay	30	35	50	ns
t <sub>DF</sub> <sup>(4, 5)</sup>	OE or CE High to Output Float, whichever occurred first	"mdima" alam 17 mm   30 mm   1	30	40	ns
tон	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , whichever occurred first	0	0	0	ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

Hasil.

= Preliminary Information


### **AC** Waveforms for Read Operation (1)



- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - 2. OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
  - 3. OE may be delayed up to t<sub>ACC</sub> t<sub>OE</sub> after the address is valid without impact on t<sub>ACC</sub>.
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.
- When reading a 27BV1024, a 0.1 μF capacitor is required across V<sub>CC</sub> and ground to supress spurious voltage transients.



### **Input Test Waveforms and Measurement Levels**



### **Output Test Load**




Note: CL = 100 pF including jig capacitance.

### Pin Capacitance (f = 1 MHz T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions	
CIN	4	10	pF	$V_{IN} = 0V$	
Cout	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

### **Programming Waveforms** (1)



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}. \label{eq:local_local_potential}$ 
  - toe and toep are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27BV1024 a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

### **DC Programming Characteristics**

TA = 25  $\pm$  5°C, V<sub>CC</sub> = 6.5  $\pm$  0.25V, V<sub>PP</sub> = 13.0  $\pm$  0.25V

		Limits							
Symbol	Parameter	Test Conditions	Min	Max	Units				
lLi	Input Load Current	VIN = VIL, VIH		±10	μА				
VIL	Input Low Level		-0.6	0.8	٧				
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 0.1	V				
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$		0.4	V				
VoH	Output High Voltage	Ιοн = -400 μΑ	2.4		V				
Icc2	V <sub>CC</sub> Supply Current (Program and Verify)			50	mA				
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	CE = PGM = V <sub>IL</sub>		30	mA				
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	٧				





#### **AC Programming Characteristics**

TA = 25  $\pm$  5°C, V<sub>CC</sub> = 6.5  $\pm$  0.25V, V<sub>PP</sub> = 13.0  $\pm$  0.25V

2	T	Lin	nits	
Sym- bol	Parameter Conditions* (1)	Min	Max	Units
tas	Address Setup Time	2		μS
tces	CE Setup Time	2		μS
toes	OE Setup Time	2		μs
tos	Data Setup Time	2		μS
tan	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
tDFP	OE High to Out- put Float Delay (2)	0	130	ns
typs	V <sub>PP</sub> Setup Time	2		μs
tycs	V <sub>CC</sub> Setup Time	2		μS
tpw	PGM Program Pulse Width (3)	95	105	μS
toe	Data Valid from OE		150	ns
tprt	V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%	s)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after VPP.
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven - see timing diagram.
  - 3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.


# Atmel's 27BV1024 Integrated Product Identification Code (1)

		Pins								Hex	
Codes	A0	015-08	07	06	<b>O</b> 5	04	ОЗ	02	01	00	
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	0	0	1	00F1

Note: 1. The AT27BV1024 has the same Product Identification Code as the AT27C1024. Both are programming compatible.

### **Rapid Programming Algorithm**

A 100 µs PGM pulse width is used to program. The address is set to the first location. Vcc is raised to 6.5V and VPP is raised to 13.0V. Each address is first programmed with one 100 us PGM pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 100 µs pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. Vpp is then lowered to 5.0V and Vcc to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.



## **Ordering Information**

tacc	Icc (mA)		Oudouio e Codo	5 .	o .: D
(ns)	Active	Standby	Ordering Code	Package	Operation Range
90	8	0.02	AT27BV1024-90JC AT27BV1024-90VC	44J 40V	Commercial (0°C to 70°C)
	8	0.02	AT27BV1024-90JI AT27BV1024-90VI	44J 40V	Industrial (-40°C to 85°C)
120	8	0.02	AT27BV1024-12JC AT27BV1024-12VC	44J 40V	Commercial (0°C to 70°C)
	8	0.02	AT27BV1024-12JI AT27BV1024-12VI	44J 40V	Industrial (-40°C to 85°C)
150	8	0.02	AT27BV1024-15JC AT27BV1024-15VC	44J 40V	Commercial (0°C to 70°C)
	8	0.02	AT27BV1024-15JI AT27BV1024-15VI	44J 40V	Industrial (-40°C to 85°C)

= Preliminary Information

Package Type					
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
40V	40 Lead, Plastic Thin Small Outline Package (TSOP) 10 x 14 mm				





2 Megabit

#### **Features**

- Fast Read Access Time 100 ns
- Dual Voltage Range Operation

Unregulated Battery Power Supply Range, 2.7V to 3.6V

- or Standard 5V ± 10% Supply Range

  Compatible with JEDEC Standard AT27C020
- Low Power CMOS Operation

20  $\,\mu$ A max. (less than 1  $\,\mu$ A typical) Standby for V<sub>CC</sub> = 3.6V 29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6V

- Wide Selection of JEDEC Standard Packages
  - 32-Lead PLCC
  - 32-Lead TSOP
- High Reliability CMOS Technology
  - 2,000V ESD Protection
  - 200 mA Latchup Immunity
  - Rapid<sup>™</sup> Programming Algorithm 100 μs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
  - JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### Description

The AT27BV020 is a high performance, low power, low voltage 2,097,152 bit onetime programmable read only memory (OTP EPROM) organized as 256K by 8 bits. It requires only one supply in the range of 2.7 to 3.6V in normal read mode operation, making it ideal for fast, portable systems using either regulated or unregulated battery power.


Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At  $V_{CC}=2.7V$ , any byte can be accessed in less than 100 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{CC}=3V$ , the AT27BV020 consumes less than one fifth the power of a standard 5V EPROM. Standby mode supply current is typically less than 1  $\mu$ A at 3V. The AT27BV020 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

(continued)

### **Pin Configurations**

Pin Name	Function
A0 - A17	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌE	Output Enable
PGM	Program Strobe

TSOP Top View **Type 1** 



A11 A8 A14 PGM VPP A15 A7 A5	A17 UUUUU A16 UUU A6 U	0 4 6 8 10 12 14	1 2 3 5 7 9 11 13 15	32 30 28 26 24 22 20	31 29 27 25 23 21 19	المحمودة والمراجعة والمراجعة	A10 O7 O5 O3 O2 O0 A1	OE CE O6 O4 GND O1 A0 A2
A5	A4 🗟	16	15	18	17	Ĕ	АЗ	A2

(256K x 8)
Unregulated
Battery-Voltage
High Speed
OTP
CMOS EPROM

0345C





#### **Description** (Continued)

The AT27BV020 is available in industry standard JEDEC approved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27BV020 operating with V<sub>CC</sub> at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V<sub>CC</sub> = 5.0V. At V<sub>CC</sub> = 2.7V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27BV020 has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27BV020 programs exactly the same way as a standard 5V AT27C020 and uses the same programming equipment.

#### System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V<sub>CC</sub> and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the V<sub>CC</sub> and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



### **Absolute Maximum Ratings\***

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +125°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V (1)
VPP Supply Voltage with Respect to Ground2.0V to +14.0V (1)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0V for pulses of less than 20 ns.

### **Operating Modes**

Mode \ Pin	CE	ŌĒ	PGM	Ai	$V_{PP}$	Vcc	Outputs
Read <sup>(2)</sup>	VIL	VIL	X <sup>(1)</sup>	Ai	Х	Vcc (2)	Dout
Output Disable <sup>(2)</sup>	Χ	V <sub>IH</sub>	Х	X	Х	Vcc (2)	High Z
Standby <sup>(2)</sup>	VIH	Χ	Х	X	Х	Vcc (2)	High Z
Rapid Program (3)	VIL	V <sub>IH</sub>	VIL	Ai	$V_{PP}$	Vcc (3)	DiN
PGM Verify (3)	VIL	VIL	ViH	Ai	$V_{PP}$	Vcc (3)	Dout
PGM Inhibit (3)	VIH	Х	Х	X	$V_{PP}$	Vcc (3)	High Z
Product Identification <sup>(3, 5)</sup>	VIL	VIL	Х	A9 = V <sub>H</sub> <sup>(4)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A17 = V <sub>IL</sub>	x	Vcc (3)	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

- 2. Read, output disable, and standby modes require,  $2.7V \le V_{CC} \le 3.6V$ , or  $4.5V \le V_{CC} \le 5.5V$ .
- Refer to Programming Characteristics. Programming modes require V<sub>CC</sub> = 6.5V.
- 4.  $V_H = 12.0 \pm 0.5 V$ .
- Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





### **DC and AC Operating Conditions for Read Operation**

		AT27BV020				
		-10	-12	-15		
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C		
(Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C		
Van Dawer Cumbe		2.7V to 3.6V	2.7V to 3.6V	2.7V to 3.6V		
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%		

### **DC and Operating Characteristics for Read Operation**

= Preliminary Information

Symbol	Parameter	Condition	Min	Max	Units
V <sub>CC</sub> = 2	.7V to 3.6V				
lu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
llo	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
I <sub>PP1</sub> (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
IsB	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μΑ
128	VCC Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{V}$		100	μΑ
lcc	Vcc Active Current	f = 5 MHz, I <sub>OUT</sub> = 0 mA, $\overline{\text{CE}}$ = V <sub>IL</sub> , V <sub>CC</sub> =	3.6V	8	mA
V	Input Law Valtage	V <sub>CC</sub> = 3.0 to 3.6V	-0.6	0.8	٧
VIL	Input Low Voltage	V <sub>CC</sub> = 2.7 to 3.6V	-0.6	0.2 x V <sub>CC</sub>	٧
V	Input Ligh Voltage	V <sub>CC</sub> = 3.0 to 3.6V	2.0	Vcc + 0.5	٧
ViH	Input High Voltage	V <sub>CC</sub> = 2.7 to 3.6V	0.7 x V <sub>CC</sub>	V <sub>CC</sub> + 0.5	٧
		I <sub>OL</sub> = 2.0 mA		0.4	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 100 μA		0.2	٧
		I <sub>OL</sub> = 20 μA		0.1	٧
		I <sub>OH</sub> = -2.0 mA	2.4		٧
Voh	Output High Voltage	IOH = -100 μA	V <sub>CC</sub> - 0.2		٧
		I <sub>OH</sub> = -20 μA	V <sub>CC</sub> - 0.1		٧
$V_{CC} = 4$	.5V to 5.5V				
lLi	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μА
llo	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μА
	V <sub>CC</sub> <sup>(1)</sup> Standby Current	I <sub>SB1</sub> (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
ISB	VCC - Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE}$ = 2.0 to V <sub>CC</sub> + 0.5V		1	mA
lcc	Vcc Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		25	mA
VIL	Input Low Voltage		-0.6	8.0	٧
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub>, and removed simultaneously with or after V<sub>PP</sub>.

<sup>2.</sup>  $V_{PP}$  may be connected directly to  $V_{CC}$ , except during programming. The supply current would then be the sum of  $I_{CC}$  and  $I_{PP}$ .

### AC Characteristics for Read Operation (V<sub>CC</sub> = 2.7V to 3.6V and 4.5V to 5.5V)


			AT27BV020						
			_	10	-	12	-	15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		100		120		150	ns
t <sub>CE</sub> (2)	CE to Output Delay	$\overline{OE} = V_{IL}$		100		120		150	ns
toE (2, 3)	OE to Output Delay	CE = VIL		50		50		60	ns
t <sub>DF</sub> (4, 5)	OE or CE High to Output Float, which	ever occurred first		40		40		50	ns
tон	Output Hold from Address, CE or OE whichever occurred first	,	0		0		0		ns

Notes:

2, 3, 4, 5. - see AC Waveforms for Read Operation.

= Preliminary Information


## **AC Waveforms for Read Operation** (1)



- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - 2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{CE}}$   $t_{\text{OE}}$  after the falling edge of CE without impact on tce.
  - 3. OE may be delayed up to tACC tOE after the address is valid without impact on tACC.
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.




### **Input Test Waveform and Measurement Level**



 $t_R$ ,  $t_F < 20$  ns (10% to 90%)

### **Output Test Load**




Note: CL = 100 pF including jig capacitance.

### Pin Capacitance (f = 1 MHz, $T = 25^{\circ}C$ ) (1)

	Тур	Max	Units	Conditions	
CIN	4	8	pF	$V_{IN} = 0V$	
Cout	8	12	pF	V <sub>OUT</sub> = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

### **Programming Waveforms** (1)



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .
  - 2. toE and toFP are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27BV020 a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

### **DC Programming Characteristics**

 $T_{A}$  = 25  $\pm$  5°C,  $V_{CC}$  = 6.5  $\pm$  0.25V,  $V_{PP}$  = 13.0  $\pm$  0.25V

		Test	L	Limits		
Symbol	Parameter	Conditions	Min	Max	Units	
lu	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА	
VIL	Input Low Level		-0.6	0.8	V	
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 0.5	V	
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V	
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V	
lcc2	V <sub>CC</sub> Supply Current (Program and Verify)			40	mA	
IPP2	VPP Supply Current	CE = PGM = V <sub>IL</sub>		20	mA	
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	٧	





### **AC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

Sym-	Test Conditions* (1)		nits	
bol	Parameter	Min	Max	Units
tas	Address Setup Time	2		μS
tces	CE Setup Time	2		μS
toes	OE Setup Time	2		μS
tos	Data Setup Time	2		μS
ŧан	Address Hold Time	Û		μS
tDH	Data Hold Time	2		μS
tDFP	OE High to Output Float Delay <sup>(3)</sup>	0	130	ns
typs	V <sub>PP</sub> Setup Time	2		μS
tycs	V <sub>CC</sub> Setup Time	2		μS
tpw	PGM Program Pulse Width (2)	95	105	μS
toE	Data Valid from OE		150	ns
tprt	V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%	s)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

#### Notes: 1. $V_{CC}$ must be applied simultaneously or before $V_{PP}$

- and removed simultaneously or after Vpp.

  2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven —see timing diagram.
- 3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.


# Atmel's 27BV020 Integrated Product Identification Code (1)

		Pins							Hex	
Codes	AO	07	O6	<b>O</b> 5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	0	1	1	0	86

Note: 1. The AT27BV020 has the same Product Identification Code as the AT27C020. Both are programming compatible.

#### **Rapid Programming Algorithm**

A 100  $\mu s$   $\overline{PGM}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and Vpp is raised to 13.0V. Each address is first programmed with one 100  $\mu s$   $\overline{PGM}$  pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100  $\mu s$  pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked.  $V_{PP}$  is then lowered to 5.0V and  $V_{CC}$  to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



### **Ordering Information**

tACC	Icc (mA) Vcc = 3.6V  Active Standby		Ordering Code	Package	Operation Range
(ns)					_
100	8	0.02	AT27BV020-10JC AT27BV020-10TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27BV020-10JI AT27BV020-10TI	32J 32T	Industrial (-40°C to 85°C)
120	8	0.02	AT27BV020-12JC AT27BV020-12TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27BV020-12JI AT27BV020-12TI	32J 32T	Industrial (-40°C to 85°C)
150	8	0.02	AT27BV020-15JC AT27BV020-15TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27BV020-15JI AT27BV020-15TI	32J 32T	Industrial (-40°C to 85°C)

= Preliminary Information

Package Type						
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)					





#### **Features**

- Fast Read Access Time 120 ns
- Dual Voltage Range Operation

Unregulated Battery Power Supply Range, 2.7V to 3.6V or Standard 5V ± 10% Supply Range

- Compatible with JEDEC Standard AT27C040
- Low Power CMOS Operation

20  $\,\mu\text{A}$  max. (less than 1  $\mu\text{A}$  typical) Standby for V<sub>CC</sub> = 3.6V 29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6V

- JEDEC Standard Packages
  - 32-Lead PLCC
  - 32-Lead TSOP
- High Reliability CMOS Technology
  - 2,000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Standard for LVTTL and LVBO

  Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### Description


The AT27BV040 chip is a high performance, low power, low voltage, 4,194,304 bit one-time programmable read only memory (EPROM) organized as 512K by 8 bits. It requires only one supply in the range of 2.7 to 3.6V in normal read mode operation, making it ideal for fast, portable systems using either regulated or unregulated battery power.

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At  $V_{CC}=2.7V$ , any byte can be accessed in less than 100 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{CC}=3V$ , the AT27BV040 consumes less than one fifth the power of a standard 5V EPROM. Standby mode supply current is typically less than 1  $\mu$ A at 3V. The AT27BV040 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

(continued)

#### **Pin Configurations**

Pin Name	Function
A0 - A18	Addresses
00 - 07	Outputs
CE	Chip Enable
ŌE	Output Enable



TSOP Top View
Type 1

A11	, I	$\bigcirc$	1 0	32	01	È	410	OE
A8	A9 🖥	•	3 2	30	31	Ē	A10	CE
A14	A13	4	5	28	29	Ĕ	07	O6
A18	A17 🖥	6	7	26	27	Ĕ	05	O4
VPP	vcc 🗄	8	9	24	25	β	ОЗ	GND
A15	A16 🗄	10	11	22	23	В	02	01
A7	A12 🖁	12	13	20	21	В	00	Α0
A5	A6 🖯	14		18	19	R	A1	
AS	A4 🗟	16	15	10	17	Б	АЗ	A2

**AIMEL** 

4 Megabit (512K x 8) Unregulated Battery-Voltage<sup>™</sup> High Speed OTP CMOS EPROM

0346C



#### **Description** (Continued)

The AT27BV040 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27BV040 operating with V<sub>CC</sub> at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V<sub>CC</sub> = 5.0V. At V<sub>CC</sub> = 2.7V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27BV040 has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27BV040 programs exactly the same way as a standard 5V AT27C040 and uses the same programming equipment.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the  $V_{CC}$  and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the  $V_{CC}$  and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



### **Absolute Maximum Ratings\***

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +125°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0V for pulses of less than 20 ns.

### **Operating Modes**

1 9						
Mode \ Pin	CE	ŌĒ	Ai	V <sub>PP</sub>	Vcc	Outputs
Read <sup>(2)</sup>	VIL	VIL	Ai	X <sup>(1)</sup>	Vcc (2)	Dout
Output Disable (2)	Х	ViH	X	Х	Vcc (2)	High Z
Standby (2)	VIH	Х	X	Х	Vcc (2)	High Z
Rapid Program (3)	VIL	ViH	Ai	$V_{PP}$	Vcc <sup>(3)</sup>	DIN
PGM Verify (3)	Х	VIL	Ai	V <sub>PP</sub>	Vcc (3)	Dout
PGM Inhibit (3)	ViH	VIH	X	V <sub>PP</sub>	V <sub>CC</sub> <sup>(3)</sup>	High Z
Product Identification (3, 5)	VIL	VIL	A9 = V <sub>H</sub> <sup>(4)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A18 = V <sub>IL</sub>	Х	V <sub>CC</sub> <sup>(3)</sup>	Identification Code

- Notes: 1. X can be VIL or VIH.
  - Read, output disable, and standby modes require, 2.7V ≤ V<sub>CC</sub> ≤ 3.6V, or 4.5V ≤ V<sub>CC</sub> ≤ 5.5V.
  - 3. Refer to Programming Characteristics. Programming modes require  $V_{CC} = 6.5V$ .
- 4.  $V_H = 12.0 \pm 0.5 V$ .
- Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





### DC and AC Operating Conditions for Read Operation

		AT27BV040			
		-12	-15		
Operating Temperature	Com.	in the state of th	0°C - 70°C		
(Case)	Ind.	The state of the s	-40°C - 85°C		
V Davisa Ciralia		2.7V to 3.6V	2.7V to 3.6V		
V <sub>CC</sub> Power Supply			5V ± 10%		

= Preliminary Information

### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
V <sub>CC</sub> = 2	.7V to 3.6V				
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
llo	Output Leakage Current	Vour = 0V to Vcc		±5	μΑ
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
lon	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μΑ
ISB	VCC Standby Current	$I_{SB2}$ (TTL), $\overline{CE} = 2.0$ to $V_{CC} + 0.5V$		100	μΑ
Icc	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}, V_{CC} = 0 \text{ mA}$	: 3.6V	8	mA
VıL	Input Low Voltage	V <sub>CC</sub> = 3.0 to 3.6V	-0.6	0.8	٧
V IL	input Low Voltage	V <sub>CC</sub> = 2.7 to 3.6V	-0.6	0.2 x V <sub>CC</sub>	٧
VIH	Input High Voltage	V <sub>CC</sub> = 3.0 to 3.6V	2.0	V <sub>CC</sub> + 0.5	٧
VIH	Input Fight Voltage	V <sub>CC</sub> = 2.7 to 3.6V	0.7 x Vcc	V <sub>CC</sub> + 0.5	V
		l <sub>OL</sub> = 2.0 mA		0.4	V
VoL	Output Low Voltage	$I_{OL} = 100 \mu A$		0.2	٧
		$I_{OL} = 20 \mu A$		0.1	٧
		I <sub>OH</sub> = -2.0 mA	2.4		٧
Vон	Output High Voltage	IOH = -100 μA	V <sub>CC</sub> - 0.2		٧
		I <sub>OH</sub> = -20 μA	V <sub>CC</sub> - 0.1		٧
$V_{CC} = 4$	.5V to 5.5V				
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
ILO	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
I <sub>SB</sub>	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
198	VCC Standby Current	$I_{SB2}$ (TTL), $\overline{CE} = 2.0$ to $V_{CC} + 0.5V$		1	mA
lcc	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		30	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub>, and removed simultaneously with or after V<sub>PP</sub>.

<sup>2.</sup> V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

### AC Characteristics for Read Operation (V<sub>CC</sub> = 2.7V to 3.6V and 4.5V to 5.5V)


	:		AT27BV040				
			-12 -15		15		
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		120		150	ns
tcE (2)	CE to Output Delay	OE = V <sub>IL</sub>		120		150	ns
toE (2, 3)	OE to Output Delay	CE = V <sub>I</sub> L		50		60	ns
t <sub>DF</sub> (4, 5)	OE or CE High to Output Float, whichever		40		50	ns	
tон	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , whichever occurred first		0		0		ns

Notes:

2, 3, 4, 5. - see AC Waveforms for Read Operation.

= Preliminary Information


## **AC Waveforms for Read Operation** (1)



- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V. See Input Test Waveforms and Measurement Levels.
  - 2. OE may be delayed up to tce-toe after the falling edge of CE without impact on tce.
  - 3. OE may be delayed up to tACC-tOE after the address is valid without impact on tACC.
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.



### **Input Test Waveform and Measurement Level**



t<sub>R</sub>, t<sub>F</sub> < 20 ns (10% to 90%)

### **Output Test Load**




Note: CL = 100 pF including jig capacitance.

### **Pin Capacitance** (f = 1 MHz, $T = 25^{\circ}C$ ) (1)

	Тур	Max	Units	Conditions	
CiN	4	8	pF	$V_{IN} = 0V$	
Cout	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

## **Programming Waveforms** (1)



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .
  - 2. toE and toFP are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27BV040 a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

### **DC Programming Characteristics**

 $T_{A}$  = 25  $\pm$  5°C,  $V_{CC}$  = 6.5  $\pm$  0.25V,  $V_{PP}$  = 13.0  $\pm$  0.25V

		Test	L		
Symbol	Parameter	Conditions	Min	Max	Units
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА
V <sub>IL</sub>	Input Low Level		-0.6	0.8	٧
ViH	Input High Level		2.0	V <sub>CC</sub> + 0.7	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧
lcc2	V <sub>CC</sub> Supply Current (Program and Verify)			40	mA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	CE = V <sub>IL</sub>		20	mA
$V_{ID}$	A9 Product Identification Voltage		11.5	12.5	٧





#### AC Programming Characteristics

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

Sym-		Test Conditions* (1)	Lir	nits	
bol	Parameter	Conditions	Min	Max	Units
tas	Address Setup T	ime	2		μs
toes	OE Setup Time		2		μS
tos	Data Setup Time		2		μS
tah	Address Hold Tir	ne	0		μs
tDH	Data Hold Time		2		μS
tDFP	OE High to Out- put Float Delay	2)	0	130	ns
tvps	V <sub>PP</sub> Setup Time		2		μs
tvcs	V <sub>CC</sub> Setup Time		2		μS
tpw	CE Program Pulse Width (3)		95	105	μs
toE	Data <u>Val</u> id from OE <sup>(2)</sup>			150	ns
tprt	V <sub>PP</sub> Pulse Rise T Programming	ime During	50		ns

\*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%)......20 ns Input Pulse Levels........................0.45V to 2.4V Input Timing Reference Level......0.8V to 2.0V Output Timing Reference Level............0.8V to 2.0V

- Notes: 1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven -see timing diagram.
  - 3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.


#### Atmel's 27BV040 Integrated **Product Identification Code**

		Pins							Hex	
Codes	AO	07	<b>O</b> 6	O5	O4	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	0	1	1	0B

1. The AT27BV040 has the same Product Identification Code as the AT27C040. Both are programming compatible.

#### Rapid Programming Algorithm

A 100 µs CE pulse width is used to program. The address is set to the first location. Vcc is raised to 6.5V and Vpp is raised to 13.0V. Each address is first programmed with one 100 µs CE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 us pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. Vpp is then lowered to 5.0V and Vcc to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



### **Ordering Information**

tacc		(mA) = 3.6V	Ordering Code	Package	Operation Range
(ns)	Active	Standby	_		
120	8	0.02	AT27BV040-12JC AT27BV040-12TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27BV040-12JI AT27BV040-12TI	32J 32T	Industrial (-40°C to 85°C)
150	8	0.02	AT27BV040-15JC AT27BV040-15TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27BV040-15JI AT27BV040-15TI	32J 32T	Industrial (-40°C to 85°C)

= Preliminary Information

Package Type					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)				





#### **Features**

- Fast Read Access Time 120 ns
- Dual Voltage Range Operation

Unregulated Battery Power Supply Range, 2.7V to 3.6V or Standard 5V ± 10% Supply Range

- Pin Compatible with JEDEC Standard AT27C4096
- Low Power CMOS Operation

20  $\mu$ A max. (less than 1  $\mu$ A typical) Standby for V<sub>CC</sub> = 3.6V 29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6V

- JEDEC Standard Surface Mount Packages
  - 44-Lead PLCC
  - 40-Lead TSOP (10 x 14mm)
- High Reliability CMOS Technology
  - 2,000V ESD Protection 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming algorithm 100 µs/word (typical)
- CMOS and TTL Compatible Inputs and Outputs
   JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### **Description**

The AT27BV4096 is a high performance, low power, low voltage 4,194,304 bit onetime programmable read only memory (OTP EPROM) organized as 256K by 16 bits. It requires only one supply in the range of 2.7V to 3.6V in normal read mode operation. The by-16 organization makes this part ideal for portable and handheld 16 and 32 bit microprocessor based systems using either regulated or unregulated battery power.

(continued)

#### **Pin Configurations**

Pin Name	Function
A0 - A17	Addresses
O0 - O15	Outputs
CE	Chip Enable
<u>OE</u>	Output Enable
NC	No Connect

Note: Both GND pins must be connected.

PLCC Top View

O13 O15 VPP VCC A16 A14

O14 CE NC A17 A15

O12 7 6 4 2 44 42 40

O10 9 37 A11

O9 10 38 A10

O9 11 35 A9

GND 13 33 NC

O7 14 33 NC

O7 14 33 NC

O7 15 19 21 23 25 27 29

O4 17 19 20 00 NCA 1 33

O3 O1 OE A0 A2 A4

TSOP Top View **Type 1** 

A9 A10	0	1 2	40	39	È	A8	GND
A11 [	Ĭ.	3 2	38		Ē		Α7
A13	4	5	36	37	Ĕ	A6	A5
A15	6	7	34	35	Ĕ.	A4	АЗ
A17 NC	8	9	32	33	R	A2	A1
VCC -	10	11	30	31	В	A0	OE
CE -	12			29	Ē.	00	
O15 O14	14	13	28	27	Б	02	01
O13 O12	16	15	26	25	Ė.	O4	О3
011 010	18	17	24		6	06	O5
O9 O8	20	19	22	21	ķ	GND	07

Note: 1. PLCC package pins 1 and 23 are DON'T CONNECT.



4 Megabit (256K x 16) Unregulated Battery-Voltage High Speed OTP CMOS EPROM

0640A



#### **Description** (Continued)

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At  $V_{CC}=2.7V$ , any word can be accessed in less than 120 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{CC}=3V$ , the AT27BV4096 consumes less than one fifth the power of a standard 5V EPROM.

Standby mode supply current is typically less than 1  $\mu$ A at 3V. The AT27BV4096 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

The AT27BV4096 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27BV4096 operating with V<sub>CC</sub> at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V<sub>CC</sub> = 5.0V. At V<sub>CC</sub> = 2.7V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27BV4096 has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27BV4096 programs exactly the same way as a standard 5V AT27C4096 and uses the same programming equipment.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V (1)
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

### **Operating Modes**

Mode \ Pin	CE	ŌĒ	Ai	V <sub>PP</sub>	Vcc	Outputs
Read <sup>(2)</sup>	$V_{IL}$	VIL	Ai	X <sup>(1)</sup>	Vcc <sup>(2)</sup>	Dout
Output Disable (2)	Χ	VIH	X	X	Vcc (2)	High Z
Standby (2)	VIH	Х	Х	X <sup>(5)</sup>	Vcc (2)	High Z
Rapid Program (3)	VIL	V <sub>IH</sub>	Ai	V <sub>PP</sub>	Vcc (3)	DIN
PGM Verify (3)	ViH	VIL	Ai	V <sub>PP</sub>	Vcc (3)	Dout
PGM Inhibit (3)	ViH	VIH	Х	V <sub>PP</sub>	Vcc (3)	High Z
Product Identification (3, 5)	VIL	VIL	A9 = V <sub>H</sub> <sup>(4)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A17 = V <sub>IL</sub>	Vcc	V <sub>CC</sub> <sup>(3)</sup>	Identification Code

- Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.
  - 2. Read, output disable, and standby modes require, 2.7V ≤ V<sub>CC</sub> ≤ 3.6V, or 4.5V ≤ V<sub>CC</sub> ≤ 5.5V.
  - Refer to Programming Characteristics. Programming modes require V<sub>CC</sub> = 6.5V.
- 4.  $V_H = 12.0 \pm 0.5 V$ .
- Two identifier words may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification word and high (V<sub>IH</sub>) to select the Device Code word.





### DC and AC Operating Conditions for Read Operation

		AT27BV4096				
		-12	-15			
Operating	Com.	0°C1-70°C	0°C - 70°C			
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C			
V . D Ol		2.7V - 3.6V	2.7V - 3.6V			
V <sub>CC</sub> Power Supply		5V ± 10%	5V ± 10%			

= Preliminary Information

### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
V <sub>CC</sub> = 2	.7V to 3.6V				
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μА
llo	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μА
I <sub>SB</sub>	VCC \ Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE}$ = 2.0 to V <sub>CC</sub> + 0.5V		100	μА
lcc ·	V <sub>CC</sub> Active Current	f = 5 MHz, lout = 0 mA, $\overline{\text{CE}}$ = V <sub>IL</sub> , V <sub>CC</sub> :	= 3.6V	8	mA
V	I	V <sub>CC</sub> = 3.0 to 3.6V	-0.6	0.8	٧
VIL	Input Low Voltage	V <sub>CC</sub> = 2.7 to 3.6V	-0.6	0.2 x V <sub>CC</sub>	٧
VıH	Input High Voltage	V <sub>CC</sub> = 3.0 to 3.6V	2.0	V <sub>CC</sub> + 0.5	V
VIH	input right voltage	V <sub>CC</sub> = 2.7 to 3.6V	0.7 x V <sub>CC</sub>	V <sub>CC</sub> + 0.5	٧
		I <sub>OL</sub> = 2.0 mA		0.4	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 100 μA		0.2	٧
		$I_{OL} = 20 \mu A$		0.1	٧
	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4		٧
Vон		I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2		٧
		I <sub>OH</sub> = -20 μA	V <sub>CC</sub> - 0.1		٧
$V_{CC} = 4$	.5V to 5.5V				
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$		±1	μΑ
llo	Output Leakage Current	Vout = 0V to Vcc		±5	μΑ
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
IsB	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
128	VCC Standby Current	$I_{SB2}$ (TTL), $\overline{CE} = 2.0$ to $V_{CC} + 0.5V$		1	mA
lcc	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		40	mA
VIL	Input Low Voltage		-0.6	8.0	٧
ViH	Input High Voltage		2.0	Vcc + 0.5	٧
VoL	Output Low Voltage	IOLA = 2.1 mA		0.4	٧
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Notes: 1. VCC must be applied simultaneously with or before VPP, and removed simultaneously with or after VPP.

VPP may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.


### AC Characteristics for Read Operation (V<sub>CC</sub> = 2.7V to 3.6V and 4.5V to 5.5V)

	·		AT27BV4096			
			-12	-15		
Symbol	Parameter	Condition	Min Max	Min Max	Units	
tacc (3)	Address to Output Delay	CE = OE = VIL	120	150	ns	
tcE (2)	CE to Output Delay	OE = V <sub>IL</sub>	120	150	ns	
toE (2, 3)	OE to Output Delay	CE = V <sub>IL</sub>	35	50	ns	
t <sub>DF</sub> (4, 5)	OE or CE High to Output Flo	OE or CE High to Output Float, whichever occurred first		40	ns	
toн	Output Hold from Address, C whichever occurred first	0	0	ns		

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

= Preliminary Information


### **AC Waveforms for Read Operation** (1)



- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
  - OE may be delayed up to t<sub>ACC</sub> t<sub>OE</sub> after the address is valid without impact on t<sub>ACC</sub>.
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven
- When reading a 27BV4096, a 0.1 μF capacitor is required across V<sub>CC</sub> and ground to supress spurious voltage transients.



#### **Input Test Waveforms and Measurement Levels**



#### **Output Test Load**




Note: CL = 100 pF including jig capacitance.

#### Pin Capacitance (f = 1 MHz T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions	
CIN	4	10	pF	$V_{IN} = 0V$	
Соит	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

### **Programming Waveforms** (1)



Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .

- 2. toE and toFP are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27BV4096 a 0.1  $\mu$ F capacitor is required across Vpp and ground to suppress spurious voltage transients.

#### **DC Programming Characteristics**

TA = 25  $\pm$  5°C, VCC = 6.5  $\pm$  0.25V, Vpp = 13.0  $\pm$  0.25V

		Limits							
Symbol	Parameter	Test Conditions	Min	Max	Units				
l <u>L</u> ı	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА				
V <sub>IL</sub>	Input Low Level		-0.6	0.8	٧				
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 0.1	٧				
VoL	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$		0.4	٧				
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧				
Icc2	V <sub>CC</sub> Supply Current (Program and Verify)			50	mA				
IPP2	V <sub>PP</sub> Supply Current	CE = V <sub>IL</sub>		30	mA				
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	٧				





#### **AC Programming Characteristics**

TA = 25  $\pm$  5°C, V<sub>CC</sub> = 6.5  $\pm$  0.25V, V<sub>PP</sub> = 13.0  $\pm$  0.25V

C	Tank	Lin	nits	Unito
Sym- bol	Parameter Conditions* (1)	Min	Max	Units
tas	Address Setup Time	2		μS
tces	CE Setup Time	2		μS
toes	OE Setup Time	2		μS
tos	Data Setup Time	2		μS
tan	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
tDFP	OE High to Out- put Float Delay (2)	0	130	ns
tvps	V <sub>PP</sub> Setup Time	2		μS
tvcs	V <sub>CC</sub> Setup Time	2		μS
tpw	PGM Program Pulse Width (3)	47.5	52.5	μS
toe	Data Valid from OE		150	ns
tPRT	V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 9	0%)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V/to 2.0V

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
- 3. Program Pulse width tolerance is 50  $\mu$ sec  $\pm$  5%.


# Atmel's 27BV4096 Integrated Product Identification Code (1)

		Pins									Hex
Codes	A0	015-08	07	06	<b>O</b> 5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	1	0	0	00F4

Note: 1. The AT27BV4096 has the same Product Identification Code as the AT27C4096. Both are programming compatible.

#### **Rapid Programming Algorithm**

A 50  $\mu s$   $\overline{CE}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and  $V_{PP}$  is raised to 13.0V. Each address is first programmed with one 50  $\mu s$   $\overline{CE}$  pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50  $\mu s$  pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked.  $V_{PP}$  is then lowered to 5.0V and  $V_{CC}$  to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.



## **Ordering Information**

tACC	lcc (	(mA)	0		
(ns)	Active	Standby	Ordering Code Package Standby		Operation Range
120	8	0.02	AT27BV4096-12JC AT27BV4096-12VC	44J 40V	Commercial (0°C to 70°C)
	8	0.02	AT27BV4096-12JI AT27BV4096-12VI	44J 40V	Industrial (-40°C to 85°C)
150	8	0.02	AT27BV4096-15JC AT27BV4096-15VC	44J 40V	Commercial (0°C to 70°C)
	8	0.02	AT27BV4096-15JI AT27BV4096-15VI	44J 40V	Industrial (-40°C to 85°C)

= Preliminary Information

Package Type								
44J	44J 44 Lead, Plastic J-Leaded Chip Carrier (PLCC)							
40V	40 Lead, Plastic Thin Small Outline Package (TSOP) 10 x 14 mm							





#### The Atmel 3-Volt EPROM Family

- Why 3-volt operation?
- Does the whole system have to be operated at 3 volts?
- How do you program a 3-volt EPROM?
- What happens if you run a 3-volt device at 3.6 volts?

The Atmel AT27LVXXX series of EPROMs was designed to operate over a wide range of supply voltages from 3.0 to 3.6 volts. This offers the designer the opportunity to take advantage of the greatly reduced power consumption at 3 volts.

The 3-volt series of EPROMs is specified to draw a maximum of 8.0 mA at 5.0 MHz when operated at 3.6VDC. This is less than half of the specified maximum current of a standard EPROM operating at 5.0VDC. Because of the low supply voltage, the power savings calculations are even more dramatic: 29 mW for the LV series compared to 165 mW (5.5V @ 30 mA; i.e. 27C040) for standard fivevolt devices. That means much longer battery life.

The LV series has CMOS inputs and outputs specified for TTL levels and 3-volt CMOS levels (Rail-to-Rail). In other words, an LV device with V<sub>CC</sub> = 3.0VDC can drive standard 5-volt TTL logic devices on its data output lines making in terface with 5-volt logic easy. The LV series of EPROMs can even be safely

driven by 5-volt signals, even though their Vcc is at 3.0VDC (please refer to application note Interfacing Atmel LV EPROMs on a Mixed Three-Volt/Five-Volt Data Bus, this chapter). The next question that comes to mind is "Why run just one EPROM at 3 volts while the rest of the system uses 5 volts?" One reason is if your system is on a very tight power budget, such as battery operated equipment, daughter boards or phone line powered products, the six times power savings might make a significant difference. Of course your design might use more than one EPROM, for map memory, operating system, font storage or maybe smart cards. In this case the total power savings can be very large. Remember at 165 mW each, 8 EPROMs at 5 volts use 1.3 Watts instead of 235 mW for the 3-volt devices!

When the 3-volt devices are in a programmer they work just like their standard Atmel 5-volt counterparts. Absolutely no difference! Programming support is already in place and widely available on most programmers on the market today.

The AT27LVXXX series of EPROMs are specified to operate from 3.0 to 3.6 volts. So what happens when the device is operated above 3 volts? It speeds up and draws more power, but never more than a standard EPROM. This feature offers the most flexibility for system manufacturers.

# Low Voltage OTP CMOS EPROM

0546A





256K (32K x 8)

**CMOS EPROM** 

**Low Voltage** 

**OTP** 

#### **Features**

- Fast Read Access Time 70 ns
- Dual Voltage Range Operation

Low Voltage Power Supply Range, 3.0V to 3.6V or Standard 5V  $\pm$  10% Supply Range

- Pin Compatible with JEDEC Standard AT27C256
- Low Power CMOS Operation

20  $\,\mu$ A max. (less than 1  $\,\mu$ A typical) Standby for V<sub>CC</sub> = 3.6V 29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6V

JEDEC Standard Packages

32-Lead PLCC

28-Lead 330-mil SOIC

28-Lead TSOP

- High Reliability CMOS Technology 2.000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Standard for LVTTL
  Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### **Description**

The AT27LV256A is a high performance, low power, low voltage 262,144 bit one-time programmable read only memory (OTP EPROM) organized as 32K by 8 bits. It requires only one supply in the range of 3.0V to 3.6V in normal read mode operation, making it ideal for fast, portable systems using battery power.


Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3.3V supply. At  $V_{CC} = 3.0V$ , any byte can be accessed in less than 70 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{CC} = 3.3V$ , the AT27LV256A consumes less than one fifth the power of a standard 5V EPROM.

(continued)

#### **Pin Configurations**

Pin Name	Function
A0 - A14	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌĒ	Output Enable
NC	No Connect

PLCC Top View



Note:PLCC Package Pins 1 and 17 are DON'T CONNECT.

SOIC Top View

ſ		$\sim$		1	
VPP □	1		28	Þ	VCC
A12 🗆	2		27	Þ	A14
A7 🗆	3		26	Þ	A13
A6 🗆	4		25	Þ	A8
A5 🗆	5		24	Р	A9
A4 🖺	6		23	Þ	A11
АЗ 🗆	7		22	Þ	OE
A2 🗆	8		21	Þ	A10
A1 🗆	9		20	Р	CE
AO 🗆	10		19	P	07
00 🗆	11		18	Þ	06
01 🗆	12		17	P	O5
O2 🗆	13		16	Þ	04
GND 🗆	14		15	Þ	О3
				1	

**TSOP Top View** 

					Туре	1				
A9 A13	A11 0 A8 0 A14 0 VPP 0 A7 0 A5 0	þ	23 25 27 1 3 5	22 24 26 28 2 4			21 19 17 15 13 11 9	20 18 16 14 12 10 8	CE O6 O4 GND O1 A0 A2	A10 O7 O5 O3 O2 O0 A1

0547A





#### **Description** (Continued)

Standby mode supply current is typically less than 1  $\mu$ A at 3.3V.

The AT27LV256A is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC, SOIC and TSOP packages . All devices feature two-line control ( $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ ) to give designers the flexibility to prevent bus contention.


The AT27LV256A operating with V<sub>CC</sub> at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V<sub>CC</sub> = 5.0V. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27LV256A has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV256A programs exactly the same way as a standard 5V AT27C256R and uses the same programming equipment.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +125°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 volts for pulses of less than 20 ns.

#### **Operating Modes**

Mode \ Pin	CE	ŌE	Ai	$V_{PP}$	Vcc	Outputs
Read <sup>(2)</sup>	VIL	VIL	Ai	Vcc	Vcc (2)	Dout
Output Disable (2)	VIL	V <sub>IH</sub>	X <sup>(1)</sup>	Vcc	V <sub>CC</sub> <sup>(2)</sup>	High Z
Standby <sup>(2)</sup>	ViH	X <sup>(1)</sup>	X <sup>(1)</sup>	Vcc	V <sub>CC</sub> <sup>(2)</sup>	High Z
Rapid Program (3)	VIL	ViH	Ai	$V_{PP}$	Vcc (3)	D <sub>IN</sub>
PGM Verify (3)	X <sup>(1)</sup>	VIL	Ai	$V_{PP}$	Vcc (3)	Dout
Optional PGM Verify (3)	VIL	VIL	Ai	Vcc	Vcc (3)	Dout
PGM Inhibit (3)	ViH	ViH	X <sup>(1)</sup>	$V_{PP}$	Vcc (3)	High Z
Product Identification (3, 5)	VIL	VIL	$A9 = V_H^{(4)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A14 = V_{IL}$	Vcc	V <sub>CC</sub> <sup>(3)</sup>	Identification Code

- Notes: 1. X can be VIL or VIH.
  - 2. Read, output disable, and standby modes require,  $3.0V \le V_{CC} \le 3.6V$ , or  $4.5V \le V_{CC} \le 5.5V$ .
  - 3. Refer to Programming Characteristics. Programming modes require V<sub>CC</sub> = 6.5V.
- 4.  $V_H = 12.0 \pm 0.5 V$ .
- F. Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





#### DC and AC Operating Conditions for Read Operation

		AT27LV256A							
		-70	-90	-12	-15				
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C				
(Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C				
V D 0 1		3.0V to 3.6V	3.0V to 3.6V	3.0V to 3.6V	3.0V to 3.6V				
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%				

#### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
$V_{CC} = 3$	.0V to 3.6V				
lu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
ILO	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	$V_{PP} = V_{CC}$		10	μΑ
Isa	V <sub>CC</sub> <sup>(1)</sup> Standby Current	I <sub>SB1</sub> (CMOS), $\overline{\text{CE}} = V_{\text{CC}} \pm 0.3V$		20	μА
190	VCC Standby Gunerit	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{V}$		100	μА
lcc	V <sub>CC</sub> Active Current	$\frac{f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},}{CE} = V_{IL}$	*	8	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	٧
ViH	Input High Voltage		2.0	V <sub>CC</sub> + 0 .5	٧
VoL	Output Low Voltage	$I_{OL} = 2.0 \text{ mA}$		0.4	٧
VoH	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4		V
$V_{CC} = 4$	.5V to 5.5V				
lLı	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
llo	Output Leakage Current	Vout = 0V to Vcc		±5	μΑ
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
IsB	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
ISB	VCC * Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0$ to V <sub>CC</sub> + 0.5V		1	mA
Icc	V <sub>CC</sub> Active Current	$\underline{f} = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},$ $CE = V_{IL}$		20	mA
VIL	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub>, and removed simultaneously with or after V<sub>PP</sub>.


V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

#### AC Characteristics for Read Operation (V<sub>CC</sub> = 3.0V to 3.6V and 4.5V to 5.5V)

			AT27LV256A								
				70	-6	90	-1	12	-1	15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Мах	Min	Max	Units
t <sub>ACC</sub> (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		70		90		120		150	ns
t <sub>CE</sub> (2)	CE to Output Delay	OE = V <sub>IL</sub>		70		90		120		150	ns
toE (2, 3)	OE to Output Delay	CE = V <sub>IL</sub>		50		50		50		60	ns
t <sub>DF</sub> <sup>(4, 5)</sup>	OE or CE High to Output Float, whichever occurred first			40		40		40		50	ns
tон	Output Hold from Address, CE or OE, whichever occurred first		0		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

### **AC Waveforms for Read Operation** (1)



- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
  - 3.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}$   $t_{\text{OE}}$  after the address is valid without impact on  $t_{\text{ACC}}$ .
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.




#### **Input Test Waveform and Measurement Level**

# AC DRIVING LEVELS 0.45V 2.0 AC MEASUREMENT LEVELS

t<sub>B</sub>, t<sub>F</sub> < 20 ns (10% to 90%)

#### **Output Test Load**




Note:  $C_L = 100 \text{ pF}$  including jig capacitance.

### **Pin Capacitance** (f = 1 MHz, $T = 25^{\circ}C$ ) (1)

	Тур	Max	Units	Conditions	
C <sub>IN</sub>	4	8	pF	$V_{IN} = 0V$	
Cout	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

## **Programming Waveforms** (1)



Notes: 1. The Input Timing Reference is 0.8V for  $V_{1L}$  and 2.0V for  $V_{1H}. \\$ 

- 2. toe and toep are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27LV256A a 0.1  $\mu F$  capacitor is required across Vpp and ground to suppress spurious voltage transients.

#### **DC Programming Characteristics**

TA = 25  $\pm$  5°C, VCC = 6.5  $\pm$  0.25V, V<sub>PP</sub> = 13.0  $\pm$  0.25V

		Test	Li		
Symbol	Parameter	Conditions	Min	Max	Units
1[]	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА
VIL	Input Low Level		-0.6	0.8	٧
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 0.5	٧
Vol	Output Low Voltage	l <sub>OL</sub> = 2.1 mA		0.4	٧
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧
Icc2	V <sub>CC</sub> Supply Current (Program and Verify)			25	mA
I <sub>PP2</sub>	V <sub>PP</sub> Current	CE = V <sub>IL</sub>		25	mA
VID	A9 Product Identification Voltage		11.5	12.5	٧





#### **AC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

Sym-	Test Conditions* (1)	<b>Lir</b> Min	nits Max l	Jnits
tas	Address Setup Time	2		μS
toes	OE Setup Time	2		μѕ
tos	Data Setup Time	2		μS
tan	Address Hold Time	0		μS
ton	Data Hold Timo	2		μs
tDFP	OE High to Output Float Delay <sup>(2)</sup>	0	130	ns
typs	V <sub>PP</sub> Setup Time	2		μS
tycs	V <sub>CC</sub> Setup Time	2		μs
tpw	CE Program Pulse Width (3)	95	105	μS
toe	Data Valid from $\overline{\text{OE}}^{(2)}$		150	ns
tprt	V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%)......20 ns Input Pulse Levels......0.45V to 2.4V Input Timing Reference Level......0.8V to 2.0V Output Timing Reference Level.........0.8V to 2.0V

- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after VPP.
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven -see timing diagram.
  - 3. Program Pulse width tolerance is 100 µsec ± 5%.


# Atmel's 27LV256A Integrated Product Identification Code (1)

		Pins								
Codes	A0	07	<b>O</b> 6	O5	04	О3	02	01	00	Hex Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	1	1	0	0	8C

1. The AT27LV256A has the same Product Identification Note: Code as the AT27C256R. Both are programming compatible.

#### **Rapid Programming Algorithm**

A 100 µs CE pulse width is used to program. The address is set to the first location. VCC is raised to 6.5V and VPP is raised to 13.0V. Each address is first programmed with one 100 µs CE pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 us pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. Vpp is then lowered to 5.0V and Vcc to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



#### **Ordering Information**

tACC	Icc	(mA)	Oudeving Code	Doolsono	O
(ns)	Active	Standby	Ordering Code	Package	Operation Range
70	8	0.02	AT27LV256A-70JC AT27LV256A-70RC AT27LV256A-70TC	32J 28R 28T	Commercial (0°C to 70°C)
	8	0.02	AT27LV256A-70JI AT27LV256A-70RI AT27LV256A-70TI	32J 28R 28T	Industrial (-40°C to 85°C)
90	8	0.02	AT27LV256A-90JC AT27LV256A-90RC AT27LV256A-90TC	32J 28R 28T	Commercial (0°C to 70°C)
	8	0.02	AT27LV256A-90JI AT27LV256A-90RI AT27LV256A-90TI	32J 28R 28T	Industrial (-40°C to 85°C)
120	8	0.02	AT27LV256A-12JC AT27LV256A-12RC AT27LV256A-12TC	32J 28R 28T	Commercial (0°C to 70°C)
	8	0.02	AT27LV256A-12JI AT27LV256A-12RI AT27LV256A-12TI	32J 28R 28T	Industrial (-40°C to 85°C)
150	8	0.02	AT27LV256A-15JC AT27LV256A-15RC AT27LV256A-15TC	32J 28R 28T	Commercial (0°C to 70°C)
	8	0.02	AT27LV256A-15JI AT27LV256A-15RI AT27LV256A-15TI	32J 28R 28T	Industrial (-40°C to 85°C)

	Package Type						
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)						
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline (SOIC)						
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)						





512K (64K x 8)

**CMOS EPROM** 

**Low Voltage** 

**OTP** 

#### **Features**

- Fast Read Access Time 90 ns
- Dual Voltage Range Operation

Low Voltage Power Supply Range, 3.0V to 3.6V or Standard 5V ± 10% Supply Range

- Compatible with JEDEC Standard AT27C512
- Low Power CMOS Operation

20  $\,\mu$ A max. (less than 1  $\,\mu$ A typical) Standby for V<sub>CC</sub> = 3.6V 29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6V

JEDEC Standard Packages

32-Lead PLCC

28-Lead 330-mil SOIC

28-Lead TSOP

- High Reliability CMOS Technology
   Account FOR Productions
  - 2,000V ESD Protection 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
  - JEDEC Standard for LVTTL
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### Description


The AT27LV512A is a high performance, low power, low voltage 524,288 bit one-time programmable read only memory (OTP EPROM) organized as 64K by 8 bits. It requires only one supply in the range of 3.0V to 3.6V in normal read mode operation, making it ideal for fast, portable systems using battery power.

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3.3V supply. At  $V_{\rm CC}=3.0V$ , any byte can be accessed in less than 90 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{\rm CC}=3.3V$ , the AT27LV512A consumes less than one fifth the power of a standard 5V EPROM.

(continued)

#### Pin Configurations

Pin Name	Function
A0 - A15	Addresses
O0 - O7	Outputs
CE	Chip Enable
OE/V <sub>PP</sub>	Output Enable
NC	No Connect



Note: PLCC Package Pins 1 and 17 are DON'T CONNECT.

S	SOIC Top View									
		<u></u>	1							
A15 🗆	1	28	þ	VCC						
A12 □	2	27	B	A14						
A7 □	3	26		A13						
A6 □	4	25	Þ	A8						
A5 □	5	24	Þ	A9						
A4 🗆	6	23	Þ	A11						
A3 C	7	22	Þ	OE/VPP						
A2 🗆	8	21		A10						
A1 🗆	9	20	P	CE						
A0 🗆	10	19		07						
00 🗆	11	18	Þ	O6						
01 🗆	12	17	Þ	O5						
O2 [	13	16	P	O4						
GND [	14	15	Þ	О3						

TSOP Top View

Type 1

OE/VPP A11	23	22	21	20		CE	A10
A9 🗆		24	19		Р		07
A13 ~ □	25	26	17	18		06	O5
VCC A14	27	28	15	16	Þ	04	О3
A12 A15		2	13	14	Р	GND	02
A6 A7	3	4	11	12	Þ	01	00
A4 A5	5	6	9	10		A0	A1
A3 ☐				8	Þ	A2	

0607A





#### **Description** (Continued)

Standby mode supply current is typically less than 1  $\mu\text{A}$  at 3.3V.

The AT27LV512A is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC, SOIC, and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27LV512A operating with V<sub>CC</sub> at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V<sub>CC</sub> = 5.0V. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27LV512A has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV512A programs exactly the same way as a standard 5V AT27C512R and uses the same programming equipment.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +125°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V (1)
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 volts for pulses of less than 20 ns.

#### **Operating Modes**

Mode \ Pin	CE	OE/V <sub>PP</sub>	Ai	Vcc	Outputs
Read (2)	VIL	VIL	Ai	Vcc (2)	Dout
Output Disable (2)	VIL	V <sub>IH</sub>	X <sup>(1)</sup>	Vcc (2)	High Z
Standby (2)	V <sub>IH</sub>	X	Х	Vcc (2)	High Z
Rapid Program (3)	ViL	V <sub>PP</sub>	Ai	Vcc (3)	D <sub>IN</sub>
PGM Inhibit (3)	V <sub>IH</sub>	Vpp	X	Vcc (3)	High Z
Product Identification (3, 5)	VIL	VIL	A9 = V <sub>H</sub> <sup>(4)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A15 = V <sub>IL</sub>	Vcc (3)	Identification Code

Notes: 1. X can be Vii or Viii.

- 2. Read, output disable, and standby modes require,  $3.0V \le V_{CC} \le 3.6V$ , or  $4.5V \le V_{CC} \le 5.5V$ .
- 3. Refer to Programming Characteristics. Programming modes require V<sub>CC</sub> = 6.5V.
- 4.  $V_H = 12.0 \pm 0.5 V$ .
- Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





#### DC and AC Operating Conditions for Read Operation

			AT27LV512A	
		-90	-12	-15
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
(Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply		3.0V to 3.6V	3.0V to 3.6V	3.0V to 3.6V
		5V ± 10%	5V ± 10%	5V ± 10%

#### **DC** and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
$V_{CC} = 3$	.0V to 3.6V				
lu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
ILO	Output Leakage Current	Vout = 0V to Vcc		±5	μΑ
l <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	VPP = VCC		10	μΑ
IsB	V <sub>CC</sub> <sup>(1)</sup> Standby Current	I <sub>SB1</sub> (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μΑ
ISB	VCC Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0$ to V <sub>CC</sub> + 0.5V		100	μΑ
Icc	V <sub>CC</sub> Active Current	$\frac{f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},}{CE} = V_{IL}$		8	mA
VIL	Input Low Voltage		-0.6	0.8	٧
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0 .5	V
VoL	Output Low Voltage	I <sub>OL</sub> = 2.0 mA		0.4	V
Vон	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4		V
$V_{CC} = 4$	.5V to 5.5V				
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
ILO	Output Leakage Current	Vout = 0V to Vcc		±5	μА
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
I <sub>SB</sub>	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
ISB	VCC * Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0$ to V <sub>CC</sub> + 0.5V		1	mA
Icc	V <sub>CC</sub> Active Current	$\underline{f} = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},$ $CE = V_{IL}$		20	mA
VIL	Input Low Voltage		-0.6	0.8	٧
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
VoH	Output High Voltage	IOH = -400 μA	2.4		٧


Note: 1. V<sub>CC</sub> must be applied simultaneously with or before  $\overline{\text{OE}}/\text{Vpp}$ , and removed simultaneously with or after  $\overline{\text{OE}}/\text{Vpp}$ .

#### AC Characteristics for Read Operation (V<sub>CC</sub> = 3.0V to 3.6V and 4.5V to 5.5V)

			-	90	_	12		15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL}$		90		120		150	ns
tcE (2)	CE to Output Delay	OE/VPP = VIL		90		120		150	ns
toE (2, 3)	OE/V <sub>PP</sub> to Output Delay	CE = VIL		50		50		60	ns
t <sub>DF</sub> <sup>(4, 5)</sup>	OE/V <sub>PP</sub> or CE High to Output Float, whichever occurred first			40		40		50	ns
tон	Output Hold from Address, CE or OE/V <sub>PP</sub> , whichever occurred first		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

#### **AC Waveforms for Read Operation** (1)



- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - 2. OE/V<sub>PP</sub> may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of  $\overline{\text{CE}}$  without impact on t<sub>CE</sub>.
  - 3. OE/Vpp may be delayed up to t<sub>ACC</sub> t<sub>OE</sub> after the address is valid without impact on t<sub>ACC</sub>.
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.




#### **Input Test Waveform and Measurement Level**

# AC DRIVING MEASUREMENT LEVELS 0.45V

t<sub>R</sub>, t<sub>F</sub> < 20 ns (10% to 90%)

#### **Output Test Load**




Note: CL = 100 pF including jig capacitance.

## **Pin Capacitance** (f = 1 MHz, $T = 25^{\circ}C$ )

	Тур	Max	Units	Conditions	
CiN	4	6	pF	$V_{IN} = 0V$	
Cout	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.



Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .

2. toe and toep are characteristics of the device but must be accommodated by the programmer.

#### **DC Programming Characteristics**

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25V$ ,  $\overline{OE}/V_{PP} = 13.0 \pm 0.25V$ 

			L	imits	
Symbol	Parameter	Test Conditions	Min	Max	Units
lu	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		10	μА
VIL	Input Low Level		-0.6	0.8	٧
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 0.5	V
Vol	Output Low Voltage	l <sub>OL</sub> = 2.1 mA		0.4	٧
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
lcc2	V <sub>CC</sub> Supply Current (Program and Verify)			25	mA
IPP2	OE/V <sub>PP</sub> Current	CE = V <sub>IL</sub>		25	mA
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	٧



#### **AC Programming Characteristics**

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25V$ ,  $\overline{OE/V_{PP}} = 13.0 \pm 0.25V$ 

Sym- bol	Test Conditions* (1)	<b>Li</b> i Min	mits Max	Units
tas	Address Setup Time	2		μS
toes	OE/V <sub>PP</sub> Setup Time	2		μs
toeh	OE/V <sub>PP</sub> Hold Time	2		μS
tos	Data Setup Time	2		μS
tah	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
tDFP	CE High to Output Float Delay (2)	0	130	ns
tvcs	V <sub>CC</sub> Setup Time	2		μS
tpw	CE Program Pulse Width (3)	95	105	μS
t <sub>DV</sub>	Data Valid from CE (2)		1	μS
tvR	OE/V <sub>PP</sub> Recovery Time	2		μS
tprt	OE/V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

\*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%)......20 ns Input Pulse Levels......0.45V to 2.4V Input Timing Reference Level......0.8V to 2.0V Output Timing Reference Level...........0.8V to 2.0V

- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before OE/V<sub>PP</sub> and removed simultaneously or after OE/VPP.
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven -see timing diagram.
  - 3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.


#### Atmel's 27LV512A Integrated Product Identification Code (1)

		Pins					Hex			
Codes	A0	07	<b>O</b> 6	<b>O</b> 5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	0	1	0	1	0D

1. The AT27LV512A has the same Product Identification Code as the AT27C512R. Both are programming compatible.

#### **Rapid Programming Algorithm**

A 100 µs CE pulse width is used to program. The address is set to the first location. Vcc is raised to 6.5V and OE/VPP is raised to 13.0V. Each address is first programmed with one 100 us CE pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 us pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. OE/VPP is then lowered to VIL and VCC to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



## **Ordering Information**

tacc	lcc	(mA)	Oudouiu u Oodo	Dealsons	
(ns)	Active	Standby	Ordering Code	Package	Operation Range
90	8	0.02	AT27LV512A-90JC AT27LV512A-90RC AT27LV512A-90TC	32J 28R 28T	Commercial (0°C to 70°C)
	8	0.02	AT27LV512A-90JI AT27LV512A-90RI AT27LV512A-90TI	32J 28R 28T	Industrial (-40°C to 85°C)
120	8	0.02	AT27LV512A-12JC AT27LV512A-12RC AT27LV512A-12TC	32J 28R 28T	Commercial (0°C to 70°C)
	8	0.02	AT27LV512A-12JI AT27LV512A-12RI AT27LV512A-12TI	32J 28R 28T	Industrial (-40°C to 85°C)
150	8	0.02	AT27LV512A-15JC AT27LV512A-15RC AT27LV512A-15TC	32J 28R 28T	Commercial (0°C to 70°C)
	8	0.02	AT27LV512A-15JI AT27LV512A-15RI AT27LV512A-15TI	32J 28R 28T	Industrial (-40°C to 85°C)

	Package Type
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline (SOIC)
28T	28 Lead, Thin Small Outline Package (TSOP)





1 Megabit

#### **Features**

- Fast Read Access Time 90 ns
- Dual Voltage Range Operation

Low Voltage Power Supply Range, 3.0V to 3.6V or Standard 5V ± 10% Supply Range

- Compatible with JEDEC Standard AT27C010
- Low Power CMOS Operation

20  $\,\mu$ A max. (less than 1  $\,\mu$ A typical) Standby for V<sub>CC</sub> = 3.6V 29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6V

JEDEC Standard Packages

32-Lead PLCC

32-Lead TSOP

High Reliability CMOS Technology

2,000V ESD Protection

200 mA Latchup Immunity

- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs JEDEC Standard for LVTTL
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### **Description**

The AT27LV010A is a high performance, low power, low voltage 1,048,576 bit onetime programmable read only memory (OTP EPROM) organized as 128K by 8 bits. It requires only one supply in the range of 3.0V to 3.6V in normal read mode operation, making it ideal for fast, portable systems using battery power.

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3.3V supply. At  $V_{CC}=3.0V$ , any byte can be accessed in less than 90 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{CC}=3.3V$ , the AT27LV010A consumes less than one fifth the power of a standard 5V EPROM. Standby mode supply current is typically less than 1  $\mu$ A at 3.3V.

(continued)

#### **Pin Configurations**


Pin Name	Function
A0 - A16	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌE	Output Enable
PGM	Program Strobe
NC	No Connect

PLCC Top View

A12 A16 VCC NC
A15 VPP PGM

A7 5 3 1 31 29 A14
A6 6 28 A13
A5 7 27 A8
A8 8 28 A9
A3 9 25 A11
A2 110 24 OE
A2 110 24 OE
A2 110 11 12 23 OE
OO 13 15 17 19 21 OF

14 15 18 20
O2 03 05
O1 GND 04 O6



(128K x 8)
Low Voltage
OTP
CMOS EPROM

0548A





#### **Description** (Continued)

The AT27LV010A is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27LV010A operating with  $V_{\rm CC}$  at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at  $V_{\rm CC} = 5.0$ V. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27LV010A has additional features to ensure high quality and efficient production use. The Rapid<sup>™</sup> Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV010A programs exactly the same way as a standard 5V AT27C010 and uses the same programming equipment.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +125°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
VPP Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 volts for pulses of less than 20 ns.

#### **Operating Modes**

Mode \ Pin	CE	ŌĒ	PGM	Ai	V <sub>PP</sub>	Vcc	Outputs
Read <sup>(2)</sup>	VIL	VIL	X <sup>(1)</sup>	Ai	Х	Vcc (2)	Dout
Output Disable (2)	Х	V <sub>IH</sub>	Х	Х	Х	Vcc (2)	High Z
Standby <sup>(2)</sup>	ViH	Х	Х	Χ	Х	Vcc (2)	High Z
Rapid Program (3)	VIL	V <sub>IH</sub>	VIL	Ai	V <sub>PP</sub>	Vcc (3)	DiN
PGM Verify <sup>(3)</sup>	VIL	VIL	ViH	Ai	V <sub>PP</sub>	Vcc (3)	Dout
PGM Inhibit (3)	ViH	Х	Х	X	$V_{PP}$	Vcc (3)	High Z
Product Identification (3, 5)	VIL	VIL	Х	A9 = V <sub>H</sub> <sup>(4)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A16 = V <sub>IL</sub>	Х	Vcc (3)	Identification Code

- Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.
  - 2. Read, output disable, and standby modes require,  $3.0V \le V_{CC} \le 3.6V$ , or  $4.5V \le V_{CC} \le 5.5V$ .
  - 3. Refer to Programming Characteristics. Programming modes require V<sub>CC</sub> = 6.5V.
- 4.  $V_H = 12.0 \pm 0.5 V$ .
- Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





#### DC and AC Operating Conditions for Read Operation

			AT27LV010A	
		-90	-12	-15
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
(Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V - Down Comple		3.0V to 3.6V	3.0V to 3.6V	3.0V to 3.6V
V <sub>CC</sub> Power Supply		5V ± 10%	5V ± 10%	5V ± 10%

#### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
V <sub>cc</sub> = 3	.0V to 3.6V				
lu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
llo	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μА
IsB	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μΑ
128	VCC Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{V}$		100	μΑ
Icc	V <sub>CC</sub> Active Current	$\frac{f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},}{CE} = V_{IL}$		8	mA
VIL	Input Low Voltage		-0.6	0.8	V
VIH	Input High Voltage		2.0	Vcc + 0 .5	V .
Vol	Output Low Voltage	I <sub>OL</sub> = 2.0 mA		0.4	٧
VoH	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4		٧
V <sub>cc</sub> = 4	.5V to 5.5V				
lu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
llo	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μА
I <sub>PP1</sub> (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	VPP = VCC		10	μΑ
lan	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
IsB	VCC * Standby Current	$I_{SB2}$ (TTL), $\overline{CE} = 2.0$ to $V_{CC} + 0.5V$	11000	1	mA
Icc	V <sub>CC</sub> Active Current	$\underline{f} = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},$ $CE = V_{IL}$		25	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
Voh	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub>, and removed simultaneously with or after V<sub>PP</sub>.

<sup>2.</sup> V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.


#### AC Characteristics for Read Operation ( $V_{CC} = 3.0V$ to 3.6V and 4.5V to 5.5V)

			AT27LV010A						
			-9	90	-	12		15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub> (3)	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		90		120		150	ns
t <sub>CE</sub> (2)	CE to Output Delay	OE = V <sub>IL</sub>		90		120		150	ns
toE (2, 3)	OE to Output Delay	CE = VIL		50		50		60	ns
t <sub>DF</sub> <sup>(4, 5)</sup>	OE or CE High to Output Float, whichever occurred first			40		40		50	ns
tон	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , whichever occurred first		0		0		0		ns

Notes:

2, 3, 4, 5. - see AC Waveforms for Read Operation.

### **AC Waveforms for Read Operation** (1)



- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - 2. OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
  - 3. OE may be delayed up to tACC TOE after the address is valid without impact on tACC.
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.




#### **Input Test Waveform and Measurement Level**

# AC DRIVING LEVELS 0.45V 2.0 AC MEASUREMENT 0.8 LEVEL

t<sub>R</sub>, t<sub>F</sub> < 20 ns (10% to 90%)

#### **Output Test Load**




Note: CL = 100 pF including jig capacitance.

### Pin Capacitance (f = 1 MHz, T = 25°C) (1)

	Тур	Max	Units	Conditions	
CiN	4	8	pF	V <sub>IN</sub> = 0V	
Cout	8	12	pF	$V_{OUT} = 0V$	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





- Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}. \label{eq:potential}$ 
  - 2. toe and toep are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27LV010A a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

#### **DC Programming Characteristics**

 $T_{\text{A}}$  = 25  $\pm$  5°C,  $V_{\text{CC}}$  = 6.5  $\pm$  0.25V,  $V_{\text{PP}}$  = 13.0  $\pm$  0.25V

		Test	L	imits	
Symbol	Parameter	Conditions	Min	Max	Units
l <u>u</u>	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА
V <sub>IL</sub>	Input Low Level		-0.6	0.8	V
ViH	Input High Level		2.0	V <sub>CC</sub> + 0.5	٧
VoL	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$		0.4	٧
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧
ICC2	V <sub>CC</sub> Supply Current (Program and Verify)			40	mΑ
IPP2	V <sub>PP</sub> Supply Current	$\overline{CE} = \overline{PGM} = V_{IL}$		20	mA
$V_{ID}$	A9 Product Identification Voltage		11.5	12.5	V



#### **AC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.2$ V

Sym-	Test Conditions* <sup>(1)</sup>	Lir	nits	
bol	Parameter	Min	Max	Units
tas	Address Setup Time	2		μS
tces	CE Setup Time	2		μS
toes	OE Setup Time	2		μS
tos	Data Setup Time	2		μS
tah	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
tDFP	OE High to Output Float Delay <sup>(2)</sup>	0	130	ns
tvps	V <sub>PP</sub> Setup Time	2		μS
tvcs	V <sub>CC</sub> Setup Time	2		μS
tpw	PGM Program Pulse Width (3)	95	105	μS
toE	Data Valid from OE		150	ns
tprt	V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to	90%)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after VPP.
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven -see timing diagram.
  - 3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.


# Atmel's 27LV010A Integrated Product Identification Code

		Pins						Hex		
Codes	A0	07	<b>O</b> 6	<b>O</b> 5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	0	1	0	1	05

Note: 1. The AT27LV010A has the same Product Identification Code as the AT27C010. Both are programming compatible.

#### **Rapid Programming Algorithm**

A 100 us PGM pulse width is used to program. The address is set to the first location. VCC is raised to 6.5V and VPP is raised to 13.0V. Each address is first programmed with one 100 µs PGM pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 µs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and V<sub>CC</sub> to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



**Ordering Information** 

tACC	VCC = 3.6V Ordering Code		Ordering Code	Package	Operation Range	
(ns)			_			
90	8	0.02	AT27LV010A-90JC AT27LV010A-90TC	32J 32T	Commercial (0°C to 70°C)	
	8	0.02	AT27LV010A-90JI AT27LV010A-90TI	32J 32T	Industrial (-40°C to 85°C)	
120	8	0.02	AT27LV010A-12JC AT27LV010A-12TC	32J 32T	Commercial (0°C to 70°C)	
	8	0.02	AT27LV010A-12JI AT27LV010A-12TI	32J 32T	Industrial (-40°C to 85°C)	
150	8	0.02	AT27LV010A-15JC AT27LV010A-15TC	32J 32T	Commercial (0°C to 70°C)	
	8	0.02	AT27LV010A-15JI AT27LV010A-15TI	32J 32T	Industrial (-40°C to 85°C)	

Package Type						
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)					





2 Megabit

 $(256K \times 8)$ 

**OTP** 

Low Voltage

**CMOS EPROM** 

#### **Features**

- Fast Read Access Time 100 ns
- Dual Voltage Range Operation

Low Voltage Power Supply Range, 3.0V to 3.6V or Standard 5V  $\pm$  10% Supply Range

- Compatible with JEDEC Standard AT27C020
- Low Power CMOS Operation

20  $\,\mu$ A max. (less than 1  $\,\mu$ A typical) Standby for V<sub>CC</sub> = 3.6V 29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6V

- JEDEC Standard Packages
  - 32-Lead PLCC
  - 32-Lead TSOP
- High Reliability CMOS Technology 2,000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- Two-Line Control
- CMOS and TTL Compatible Inputs and Outputs JEDEC Standard for LVTTL
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### **Description**

The AT27LV020A is a high performance, low power, low voltage 2,097,152 bit one-time programmable read only memory (OTP EPROM) organized as 256K by 8 bits. It requires only one supply in the range of 3.0 to 3.6V in normal read mode operation, making it ideal for fast, portable systems using battery power.


Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At  $V_{CC}=3.0V$ , any byte can be accessed in less than 100 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{CC}=3.3V$ , the AT27LV020A consumes less than one fifth the power of a standard 5V EPROM. Standby mode supply current is typically less than 1  $\mu$ A at 3.3V.

(continued)

### **Pin Configurations**


Pin Name	Function
A0 - A17	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌE	Output Enable
PGM	Program Strobe

PLCC, Top View



TSOP Top View

Type 1



0549A





#### **Description** (Continued)

The AT27LV020A is available in industry standard JEDEC approved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27LV020A operating with V<sub>CC</sub> at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V<sub>CC</sub> = 5.0V. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27LV020A has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV020A programs exactly the same way as a standard 5V AT27C020 and uses the same programming equipment.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



### **Absolute Maximum Ratings\***

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +125°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 volts for pulses of less than 20 ns.

### **Operating Modes**

Mode \ Pin	CE	ŌĒ	PGM	Ai	V <sub>PP</sub>	Vcc	Outputs
Read <sup>(2)</sup>	VIL	VIL	X <sup>(1)</sup>	Ai	Х	Vcc (2)	Dout
Output Disable (2)	Х	ViH	Х	X	Х	Vcc (2)	High Z
Standby <sup>(2)</sup>	ViH	Х	Х	X	Х	Vcc (2)	High Z
Rapid Program (3)	VIL	ViH	VIL	Ai	V <sub>PP</sub>	Vcc (3)	DIN
PGM Verify (3)	VIL	VIL	VIH	Ai	V <sub>PP</sub>	Vcc (3)	Dout
PGM Inhibit (3)	VIH	Х	Х	Х	Vpp	Vcc (3)	High Z
Product Identification (3, 5)	VIL	VIL	x	A9 = V <sub>H</sub> <sup>(4)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A17 = V <sub>IL</sub>	Х	Vcc (3)	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

- 2. Read, output disable, and standby modes require,  $3.0V \le V_{CC} \le 3.6V$ , or  $4.5V \le V_{CC} \le 5.5V$ .
- 3. Refer to Programming Characteristics. Programming modes require  $V_{CC} = 6.5V$ .
- 4.  $V_H = 12.0 \pm 0.5 V$ .
- 5. Two identifier bytes may be selected. All Ai inputs are held low (VIL), except A9 which is set to VH and A0 which is toggled low (VIL) to select the Manufacturer's Identification byte and high (VIH) to select the Device Code byte.





### **DC and AC Operating Conditions for Read Operation**

		AT27LV020A						
		-10	-12	-15				
Operating Temperature	Com.	0°C - 70°G	0°C - 70°C	0°C - 70°C				
(Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C				
V . D		3.0V to 3.6V	3.0V to 3.6V	3.0V to 3.6V				
V <sub>CC</sub> Power Supply		5V±10%	5V ± 10%	5V ± 10%				



### **DC** and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
$V_{CC} = 3$	.0V to 3.6V				
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
ILO	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	$V_{PP} = V_{CC}$		10	μΑ
Isa	V <sub>CC</sub> <sup>(1)</sup> Standby Current	I <sub>SB1</sub> (CMOS), $\overline{\text{CE}} = V_{\text{CC}} \pm 0.3V$		20	μΑ
128	VCC Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{V}$		100	μΑ
lcc	V <sub>CC</sub> Active Current	$\frac{f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},}{CE} = V_{IL}$		8	mA
VIL	Input Low Voltage		-0.6	0.8	٧
ViH	Input High Voltage		2.0	V <sub>CC</sub> + 0 .5	٧
Vol	Output Low Voltage	I <sub>OL</sub> = 2.0 mA		0.4	٧
Vон	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4		V
$V_{CC} = 4$	.5V to 5.5V				
lLi	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
ILO	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
I <sub>PP1</sub> (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
Isb	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
128	VCC Standby Current	I <sub>SB2</sub> (TTL), $\overline{\text{CE}}$ = 2.0 to V <sub>CC</sub> + 0.5V		11	mA
Icc	V <sub>CC</sub> Active Current	$\underline{f} = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},$ $CE = V_{IL}$		25	mA
VIL	Input Low Voltage		-0.6	0.8	٧
VIH	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	٧
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
Voh	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub>, and removed simultaneously with or after V<sub>PP</sub>.

<sup>2.</sup> V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

### AC Characteristics for Read Operation ( $V_{CC} = 3.0V$ to 3.6V and 4.5V to 5.5V)

			AT27LV020A						
			-1	0	-	12		15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		100		120		150	ns
t <sub>CE</sub> (2)	CE to Output Delay	OE = V <sub>IL</sub>		100		120		150	ns
toE (2, 3)	OE to Output Delay	CE = V <sub>IL</sub>		50		50		60	ns
t <sub>DF</sub> <sup>(4, 5)</sup>	OE or CE High to Output Float, whichever occurred first			40		40		50	ns
tон	Output Hold from Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$ , whichever occurred first		0		0		0		ns


Notes:

2, 3, 4, 5, - see AC Waveforms for Read Operation.



= Preliminary Information


### **AC Waveforms for Read Operation** (1)




- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - 2. OE may be delayed up to tce toe after the falling edge of CE without impact on tce.
  - 3. OE may be delayed up to tACC tOE after the address is valid without impact on tACC.
- 4. This parameter is only sampled and is not 100%
- 5. Output float is defined as the point when data is no longer driven.



### **Input Test Waveform and Measurement Level**



### **Output Test Load**




Note: CL = 100 pF including jig capacitance.

### **Pin Capacitance** (f = 1 MHz, T = 25°C) (1)

	Тур	Max	Units	Conditions		
CiN	4	8	pF	$V_{IN} = 0V$		
Cout	8	12	pF	Vout = 0V		

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

### **Programming Waveforms** (1)



- Notes: 1. The Input Timing Reference is 0.8V for V<sub>IL</sub> and 2.0V for V<sub>IU</sub>
  - 2. toE and tDFP are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27LV020A a 0.1  $\mu$ F capacitor is required across  $V_{PP}$  and ground to suppress spurious voltage transients.

### **DC Programming Characteristics**

 $T_A = 25 \pm 5^{\circ}C, V_{CC} = 6.5 \pm 0.25V, V_{PP} = 13.0 \pm 0.25V$ 

			L		
Symbol	Parameter	Test Conditions	Min	Max	Units
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ
VIL	Input Low Level		-0.6	0.8	٧
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 0.5	٧
Vol	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$		0.4	٧
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧
Icc2	V <sub>CC</sub> Supply Current (Program and Verify)			40	mΑ
IPP2	V <sub>PP</sub> Supply Current	CE = PGM = V <sub>IL</sub>		20	mA
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	٧





#### **AC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

Sym-	Test Conditions* (1)	<b>Li</b> i Min	mits Max	Units
			HIGH	
tas	Address Setup Time	2		μS
tces	CE Setup Time	2		μS
toes	OE Setup Time	2		μS
tos	Data Setup Time	2		μS
tah	Address Hold Time	0		μS
ťDΗ	Data Hold Time	2		μS
tDFP	OE High to Output Float Delay	0	130	ns
tvps	V <sub>PP</sub> Setup Time	2		μS
tvcs	V <sub>CC</sub> Setup Time	2		μS
tpw	PGM Program Pulse Width	95	105	μS
toE	Data Valid from OE		150	ns
tPRT	V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 90	0%)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after VPP.
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven —see timing diagram.
  - 3. Program Pulse width tolerance is 100 µsec ± 5%.


# Atmel's 27LV020A Integrated Product Identification Code (1)

		Pins					Hex			
Codes	A0	07	<b>O</b> 6	<b>O</b> 5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	0	1	1	0	86

Note: 1. The AT27LV020A has the same Product Identification Code as the AT27C020. Both are programming compatible.

#### Rapid Programming Algorithm

A 100 us PGM pulse width is used to program. The address is set to the first location. Vcc is raised to 6.5V and VPP is raised to 13.0V. Each address is first programmed with one 100 us PGM pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 us pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and Vcc to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



**Ordering Information** 

tACC	Icc (mA) Vcc = 3.6V  Active Standby		Ordering Code	Package	Operation Range		
(ns)							
100	8	0.02	AT27LV020A-10JC AT27LV020A-10TC	32J 32T	Commercial (0°C to 70°C)		
	8	0.02	AT27LV020A-10JI AT27LV020A-10TI	32J 32T	Industrial (-40°C to 85°C)		
120	8	0.02	AT27LV020A-12JC AT27LV020A-12TC	32J 32T	Commercial (0°C to 70°C)		
	8	0.02	AT27LV020A-12JI AT27LV020A-12TI	32J 32T	Industrial (-40°C to 85°C)		
150	8	0.02	AT27LV020A-15JC AT27LV020A-15TC	32J 32T	Commercial (0°C to 70°C)		
	8	0.02	AT27LV020A-15JI AT27LV020A-15TI	32J 32T	Industrial (-40°C to 85°C)		

= Preliminary Information

	Package Type
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)





#### **Features**

- Fast Read Access Time 120 ns
- Dual Voltage Range Operation
   Low Voltage Power Supply Range, 3.0V to 3.6V
- or Standard 5V ± 10% Supply Range

  Compatible With JEDEC Standard AT27C040
- Low Power 3.3-volt CMOS Operation

20  $\,\mu$ A max. (less than 1  $\,\mu$ A typical) Standby for V<sub>CC</sub> = 3.6V 29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6V

- JEDEC Standard Packages
  - 32-Lead PLCC
  - 32-Lead TSOP
- High Reliability CMOS Technology 2,000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs JEDEC Standard for LVTTL
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### **Description**

The AT27LV040A is a high performance, low power, low voltage, 4,194,304 bit onetime programmable read only memory (OTP EPROM) organized as 512K by 8 bits. It requires only one supply in the range of 3.0 to 3.6V in normal read mode operation, making it ideal for fast, portable systems using battery power.


Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At  $V_{CC}=3.0V$ , any byte can be accessed in less than 120 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{CC}=3.3V$ , the AT27LV040A consumes less than one half the power of a standard 5V EPROM. Standby mode supply current is typically less than 1  $\mu$ A at 3.3V.

(continued)

### **Pin Configurations**

Pin Name	Function
A0 - A18	Addresses
00 - 07	Outputs
CE	Chip Enable
ŌĒ	Output Enable

PLCC Top View



TSOP Top View Type 1

/PP A15 A7	A16   A12	0 4 6 8 10 12 14	1 2 5 7 9 11 13	32 30 28 26 24 22 20	31 29 27 25 23 21 19	مممعممعممهم	A10 O7 O5 O3 O2 O0 A1	OE CE O6 O4 GND O1 A0
A7 A5	A6	14 16	13 15	20 18	19 17		A1 A3	A0 A2

4 Megabit (512K x 8) Low Voltage OTP CMOS EPROM

0557A





#### **Description** (Continued)

The AT27LV040A is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27LV040A operating with  $V_{\rm CC}$  at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at  $V_{\rm CC}$  = 5.0V. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27LV040A has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV040A programs exactly the same way as a standard 5V AT27C040 and uses the same programming equipment.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



### **Absolute Maximum Ratings\***

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +125°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 volts for pulses of less than 20 ns.

### **Operating Modes**

Mode \ Pin	CE	ŌĒ	Ai	V <sub>PP</sub>	Vcc	Outputs
Read <sup>(2)</sup>	VIL	VIL	Ai	X <sup>(1)</sup>	Vcc (2)	Dout
Output Disable (2)	Х	ViH	X	Х	Vcc (2)	High Z
Standby <sup>(2)</sup>	V <sub>IH</sub>	Х	Х	Χ	V <sub>CC</sub> <sup>(2)</sup>	High Z
Rapid Program (3)	VIL	V <sub>IH</sub>	Ai	V <sub>PP</sub>	Vcc (3)	D <sub>IN</sub>
PGM Verify <sup>(3)</sup>	Х	VIL	Ai	$V_{PP}$	V <sub>CC</sub> <sup>(3)</sup>	Dout
PGM Inhibit (3)	V <sub>IH</sub>	ViH	Х	$V_{PP}$	Vcc (3)	High Z
Product Identification (3, 5)	VIL	V <sub>IL</sub>	A9 = V <sub>H</sub> <sup>(4)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A18 = V <sub>IL</sub>	Х	Vcc (3)	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

- Read, output disable, and standby modes require, 3.0V ≤ V<sub>CC</sub> ≤ 3.6V, or 4.5V ≤ V<sub>CC</sub> ≤ 5.5V.
- Refer to Programming Characteristics. Programming modes require V<sub>CC</sub> = 6.5V.
- 4.  $V_H = 12.0 \pm 0.5 V$ .
- Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





### DC and AC Operating Conditions for Read Operation

		AT27LV040	4
		-12	-15
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C
(Case)	Ind.	-40°C - 85°C	-40°C - 85°C
V Dawas Comple		3.0V to 3.6V	3.0V to 3.6V
V <sub>CC</sub> Power Supply		5V±10%	5V ± 10%



= Preliminary Information

### DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
V <sub>CC</sub> = 3	.0V to 3.6V				
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μА
lo	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μА
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	VPP = VCC		10	μΑ
Isa	V <sub>CC</sub> <sup>(1)</sup> Standby Current	I <sub>SB1</sub> (CMOS), $\overline{\text{CE}} = V_{\text{CC}} \pm 0.3V$		20	μΑ
128	VCC Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0$ to V <sub>CC</sub> + 0.5V		100	μΑ
Icc	V <sub>CC</sub> Active Current	$\frac{f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},}{CE} = V_{IL}$		8	mA
VIL	Input Low Voltage		-0.6	0.8	٧
ViH	Input High Voltage		2.0	V <sub>CC</sub> + 0 .5	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.0 mA		0.4	٧
VoH	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4		٧
$V_{CC} = 4$	.5V to 5.5V				
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μА
llo	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μА
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	VPP = VCC		10	μΑ
lsa	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μА
128	VCC - Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0$ to V <sub>CC</sub> + 0.5V		1	mA
lcc	V <sub>CC</sub> Active Current	$\underline{f} = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},$ $CE = V_{IL}$		30	mA
VIL	Input Low Voltage		-0.6	0.8	٧
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub>, 2. V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during proand removed simultaneously with or after VPP.

gramming. The supply current would then be the sum of ICC and IPP.

### AC Characteristics for Read Operation (V<sub>CC</sub> = 3.0V to 3.6V and 4.5V to 5.5V)


				AT27L	V040A		
			-12			15	]
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
t <sub>ACC</sub> (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>	Section 1	120		150	ns
tcE (2)	CE to Output Delay	OE = VIL	7.4	120		150	ns
toE (2, 3)	OE to Output Delay	CE = VIL		50		60	ns
t <sub>DF</sub> (4, 5)	OE or CE High to Output Float, whichever occurred first			40		50	ns
tон	Output Hold from Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$ , whichever occurred first		0		0		ns

Notes:

2, 3, 4, 5. - see AC Waveforms for Read Operation.

= Preliminary Information


### **AC Waveforms for Read Operation** (1)



- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V. See Input Test Waveforms and Measurement Levels.
  - 2. OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
  - 3. OE may be delayed up to tACC tOE after the address is valid without impact on tACC.
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.




### Input Test Waveform and Measurement Level



t<sub>R</sub>, t<sub>F</sub> < 20 ns (10% to 90%)

### **Output Test Load**




Note: CL = 100 pF including jig capacitance.

### **Pin Capacitance** (f = 1 MHz, $T = 25^{\circ}C$ ) (1)

	Тур	Max	Units	Conditions	
CIN	4	8	pF	V <sub>IN</sub> = 0V	
Соит	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

## **Programming Waveforms** (1)



Notes: 1. The Input Timing Reference is 0.8V for V<sub>IL</sub> and 2.0V for V<sub>IH</sub>.

- 2. toe and toep are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27LV040A a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

### **DC Programming Characteristics**

 $T_A = 25 \pm 5^{\circ} C$ ,  $V_{CC} = 6.5 \pm 0.25 V$ ,  $V_{PP} = 13.0 \pm 0.25 V$ 

		Test	L	imits.	
Symbol	Parameter	Conditions	Min	Max	Units
(L)	Input Load Current	V <sub>IN</sub> =V <sub>IL</sub> ,V <sub>IH</sub>		±10	μΑ
VIL	Input Low Level		-0.6	0.8	٧
ViH	Input High Level		2.0	V <sub>CC</sub> + 0.5	٧
VoL	Output Low Voltage	l <sub>OL</sub> = 2.1 mA		0.4	٧
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧
Icc2	V <sub>CC</sub> Supply Current (Program and Verify)			40	mA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	CE ≈ V <sub>IL</sub>		20	mA
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	٧





#### **AC Programming Characteristics**

 $T_{A}$  = 25  $\pm$  5°C,  $V_{CC}$  = 6.5  $\pm$  0.25V,  $V_{PP}$  = 13.0  $\pm$  0.25V

Sym- bol	Test Conditions* (1)	<b>Lir</b> Min	nits Max	Units
tas	Address Setup Time	2		μS
toes	OE Setup Time	- 2		μs
tos	Data Setup Time	2		μS
tan	Address Hold Time	0		μS
tDH	Data Hold Time	2		μЅ
tDFP	OE High to Output Float Delay <sup>(2)</sup>	0	130	ns
typs	V <sub>PP</sub> Setup Time	2		μS
tvcs	V <sub>CC</sub> Setup Time	2		μS
tpw	CE Program Pulse Width (3)	95	105	μS
toE	Data Valid from OE (2)		150	ns
tPRT	V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%	)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven —see timing diagram.
- 3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.

## Atmel's 27LV040A Integrated Product Identification Code (1)


	Т				Pins	3				Hex
Codes	A0	07	<b>O</b> 6	<b>O</b> 5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	0	1	1	0B

Note:

1. The AT27LV040A has the same Product Identification Code as the AT27C040. Both are programming compatible.

#### **Rapid Programming Algorithm**

A 100  $\mu s$   $\overline{\text{CE}}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and  $V_{PP}$  is raised to 13.0V. Each address is first programmed with one 100  $\mu s$   $\overline{\text{CE}}$  pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100  $\mu s$  pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked.  $V_{PP}$  is then lowered to 5.0V and  $V_{CC}$  to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



### **Ordering Information**

tacc	Icc (mA) Vcc = 3.6V		Ordering Code	Package	Operation Range
(ns)	Active	Standby	<del>-</del>		
120	8	0.02	AT27LV040A-12JC AT27LV040A-12TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27LV040A-12JI AT27LV040A-12TI	32J 32T	Industrial (-40°C to 85°C)
150	8	0.02	AT27LV040A-15JC AT27LV040A-15TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27LV040A-15JI AT27LV040A-15TI	32J 32T	Industrial (-40°C to 85°C)

= Preliminary Information

	Package Type
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)





#### **Features**

- Fast Read Access Time 45 ns
- Low Power CMOS Operation 100 μA max. Standby 20 mA max. Active at 5 MHz
  - **JEDEC Standard Packages** 28-Lead 600-mil PDIP 32-Lead PLCC

28-Lead TSOP and SOIC

- $5V \pm 10\%$  Supply
- High Reliability CMOS Technology 2.000V ESD Protection 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 100 μs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### Description


The AT27C256R is a low-power, high performance 262,144 bit one-time programmable read only memory (OTP EPROM) organized 32K by 8 bits. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 45 ns, eliminating the need for speed reducing WAIT states on high performance microprocessor systems.

Atmel's scaled CMOS technology provides low active power consumption, and fast programming. Power consumption is typically only 8 mA in Active Mode and less than 10 µA in Standby.

(continued)


### Pin Configurations

Pin Name	Function
A0 - A14	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌĒ	Output Enable
NC	No Connect



Α7 3 4

A6 [



Note: PLCC Package Pins 1 and 17 are DON'T CONNECT.

					Type 1					
OE	A11 🗒	2	, 2	22		21	20	b	CE	A10
A9	A8 🗆	2	2	:4		19	18	Ē	06	07
A13	A14	2	- 2	<b>!6</b>		17	16	Ē	04	O5
VCC	VPP	hί		28		15		E		О3
A12	q	֓֡֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֓֓֓֡֓֓֓֓	2	!		13	14	E	GND O1	02
A6	A7 [	3	4			11	12	Ĕ		00
A4	A5	5	6	i		9	10 8	Ĕ	A0 A2	A1

PDIP, SOIC Top View

26 25

VCC A13

A8

Α9

**OTP CMOS EPROM** 

256K (32K x 8)

0014G





### **Description** (Continued)

The AT27C256R is available in a choice of industry standard JEDEC-approved one time programmable (OTP) plastic DIP, PLCC, SOIC, and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


With 32K byte storage capability, the AT27C256R allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C256R has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

### **Operating Modes**

Mode \ Pin	CE	ŌĒ	Ai	Vpp	Outputs
Read	VIL	VIL	Ai	Vcc	Dout
Output Disable	VIL	V <sub>IH</sub>	X <sup>(1)</sup>	Vcc	High Z
Standby	ViH	X <sup>(1)</sup>	X <sup>(1)</sup>	Vcc	High Z
Rapid Program (2)	VIL	VIH	· Ai	VPP	D <sub>IN</sub>
PGM Verify (2)	X <sup>(1)</sup>	VIL	Ai	$V_{PP}$	Dout
Optional PGM Verify (2)	VIL	VIL	Ai	Vcc	Dout
PGM Inhibit (2)	ViH	V <sub>IH</sub>	X <sup>(1)</sup>	VPP	High Z
Product Identification (4)	VIL	VIL	A9 = V <sub>H</sub> <sup>(3)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A14 = V <sub>IL</sub>	Vcc	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

- 2. Refer to Programming characteristics.
- 3.  $V_H = 12.0 \pm 0.5 V$ .

4. Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





### DC and AC Operating Conditions for Read Operation

			AT27C256R								
		-45	-55	-70	-90	-12	-15				
Operating	Com.	0°C - 70°C									
Temp. (Case)	Ind.	-40°C - 85°C									
V <sub>CC</sub> Supply		5V ± 10%									

### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
lLO	Output Leakage Current	Vout = 0V to Vcc		±5	μΑ
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	VPP = VCC		10	μΑ
IsB	V <sub>CC</sub> <sup>(1)</sup> Standby Current	I <sub>SB1</sub> (CMOS), $\overline{\text{CE}} = V_{\text{CC}} \pm 0.3V$		100	μΑ
ISB	VCC * Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0$ to V <sub>CC</sub> + 0.5V		1	mA
Icc	V <sub>CC</sub> Active Current	$\frac{f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},}{CE} = V_{IL}$		20	mA
VIL	Input Low Voltage		-0.6	0.8	٧
VIH	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
VoH	Output High Voltage	$I_{OH} = -400 \mu A$	2.4		٧

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.


### **AC Characteristics for Read Operation**

	AT27C256R														
			-	45	-:	55	-	70	-(	90		12	-1	15	
Symbol	Parameter	Condition	Min	Max	Units										
tacc (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		45		55		70		90		120		150	ns
tce (2)	CE to Output Delay	OE = V <sub>IL</sub>		45		55		70		90		120		150	ns
toE (2, 3)	OE to Output Delay	CE = V <sub>IL</sub>		20		25		30		30		35		40	ns
t <sub>DF</sub> (4, 5)	OE or CE High to Output Float, whichev	ver occurred first		20		20		25		25		30		35	ns
ton ·	Output Hold from Address, CE or OE, whichever occurred f	irst	7		7		7		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

<sup>2.</sup> V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

### **AC Waveforms for Read Operation** (1)



- Notes: 1. Timing measurement reference level is 1.5V for -45 and -55 devices. Input AC drive levels are  $V_{IL} = 0.0V$  and  $V_{IH} = 3.0V$ . Timing measurement reference levels for all other speed grades are  $V_{OL} = 0.8V$  and  $V_{OH} = 2.0V$ . Input AC drive levels are  $V_{IL} = 0.45V$  and  $V_{IH} = 2.4V$ .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
- OE may be delayed up to t<sub>ACC</sub> t<sub>OE</sub> after the address is valid without impact on t<sub>ACC</sub>.
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.


### **Input Test Waveforms and Measurement Levels**

•

AC DRIVING 1.5V AC MEASUREMENT LEVELS 0.0V  $t_{\rm R},\,t_{\rm F} < 5$  ns (10% to 90%)

For -70, -90, -12, and -15 devices:

For -45 and -55 devices only:



#### **Output Test Load**



Note:

C<sub>L</sub>= 100 pF including jig capacitance, except for the -45 and -55 devices, where C<sub>L</sub>= 30 pF.

### Pin Capacitance (f = 1MHz, T = 25°C) (1)


	Тур	Max	Units	Conditions	
CIN	4	6	pF	$V_{IN} = 0V$	
Соит	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





**Programming Waveforms** (1)



Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .

- toe and toep are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27C256R a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

### **DC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

		Test	L	Limits			
Symbol	Parameter	Conditions	Min	Max	Units		
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА		
VIL	Input Low Level		-0.6	0.8	٧		
ViH	Input High Level		2.0	V <sub>CC</sub> + 1	٧		
Vol	Output Low Volt.	I <sub>OL</sub> = 2.1 mA		0.4	٧		
Vон	Output High Volt.	l <sub>OH</sub> = -400 μA	2.4		٧		
ICC2	V <sub>CC</sub> Supply Current (Program and Verify)			25	mA		
I <sub>PP2</sub>	V <sub>PP</sub> Current	CE = V <sub>IL</sub>		25	mA		
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	٧		

#### **AC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

Sym-		Test	Lir	nits	
bol	Parameter	Conditions* <sup>(1)</sup>	Min	Max	Units
tas	Address Setup Ti	me	2		μs
toes	OE Setup Time		2		μs
tos	Data Setup Time		2		μS
tah	Address Hold Tim	ie	0		μs
tDH	Data Hold Time		2		μs
tDFP	OE High to Out- put Float Delay (2)	)	0	130	ns
tvps	V <sub>PP</sub> Setup Time		2		μs
tvcs	V <sub>CC</sub> Setup Time		2		μs
tpw	CE Program Pulse Width (3)		95	105	μS
toE	Data Valid from OE (2)			150	ns
tprt	V <sub>PP</sub> Pulse Rise Ti Programming	me During	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 90	)%)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V


- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after Vpp.
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven - see timing diagram.
  - 3. Program Pulse width tolerance is 100  $\mu \sec \pm 5\%$ .

#### Atmel's 27C256R Integrated **Product Identification Code**

		Pins						Hex		
Codes	AO	07	<b>O</b> 6	<b>O</b> 5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	1	1	0	0	8C

### **Rapid Programming Algorithm**

A 100 us CE pulse width is used to program. The address is set to the first location. Vcc is raised to 6.5V and Vpp is raised to 13.0V. Each address is first programmed with one 100 µs CE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 us pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. Vpp is then lowered to 5.0V and Vcc to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.





## **Ordering Information**

tacc Icc (mA)		(mA)	0.1	_			
(ns)	Active	Standby	Ordering Code	Package	Operation Range		
45	20	0.1	AT27C256R-45JC AT27C256R-45PC AT27C256R-45RC AT27C256R-45TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)		
	20	0.1	AT27C256R-45JI AT27C256R-45PI AT27C256R-45RI AT27C256R-45TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)		
55	20	0.1	AT27C256R-55JC AT27C256R-55PC AT27C256R-55RC AT27C256R-55TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)		
	20	0.1	AT27C256R-55JI AT27C256R-55PI AT27C256R-55RI AT27C256R-55TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)		
70	20	0.1	AT27C256R-70JC AT27C256R-70PC AT27C256R-70RC AT27C256R-70TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)		
	20	0.1	AT27C256R-70JI AT27C256R-70PI AT27C256R-70RI AT27C256R-70TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)		
90	20	0.1	AT27C256R-90JC AT27C256R-90PC AT27C256R-90RC AT27C256R-90TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)		
	20	0.1	AT27C256R-90JI AT27C256R-90PI AT27C256R-90RI AT27C256R-90TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)		
120	20	0.1	AT27C256R-12JC AT27C256R-12PC AT27C256R-12RC AT27C256R-12TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)		
	20	0.1	AT27C256R-12JI AT27C256R-12PI AT27C256R-12RI AT27C256R-12TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)		

(continued)

### **Ordering Information** (Continued)

()	Icc	(mA)	Oudovina Oodo			
	Active	Standby	Ordering Code	Package	Operation Range	
150	20	0.1	AT27C256R-15JC AT27C256R-15PC AT27C256R-15RC AT27C256R-15TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)	
	20	0.1	AT27C256R-15JI AT27C256R-15PI AT27C256R-15RI AT27C256R-15TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)	

	Package Type					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline (SOIC)					
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)					





#### **Features**

- Fast Read Access Time 45 ns
- Low Power CMOS Operation
   100 μA max. Standby

20 mA max. Active at 5 MHz

JEDEC Standard Packages

28-Lead 600-mil PDIP 32-Lead PLCC

28-Lead TSOP and SOIC

• 5V ± 10% Supply

 High Reliability CMOS Technology 2,000V ESD Protection

200 mA Latchup Immunity

- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

### **Description**

The AT27C512R is a low-power, high performance 524,288 bit one-time programmable read only memory (OTP EPROM) organized 64K by 8 bits. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 45 ns, eliminating the need for speed reducing WAIT states on high performance microprocessor systems.


Atmel's scaled CMOS technology provides high speed, lower active power consumption, and significantly faster programming. Power consumption is typically only 8 mA in Active Mode and less than 10  $\mu$ A in Standby.

(continued)


### **Pin Configurations**

Pin Name	Function
A0 - A15	Addresses
O0 - O7	Outputs
CE	Chip Enable
OE /VPP	Output Enable/VPP
NC	No Connect

PLCC Top View



Note: PLCC Package Pins 1 and 17 are DON'T CONNECT.



TSOP Top View

		туре т	
OE/VPP =	23 22	21 20 7 7	A10
A9 A11 A	25 24 25	19 ₽	07
A13 A14	25 26 27	17 ₽	05
VCC A15	) 1 28	15 🗀 -	O3
A12 A7	3 2	13 🗗	O2
A6 A5	5 4 5	11 - 🗀	0 00
A4 A3	7 6	<b>a</b> D	.2 A1
7.0			

CMOS EPROM

512K (64K x 8)

**OTP** 

0015H





#### **Description** (Continued)

The AT27C512R is available in a choice of industry standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, SOIC, and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


With 64K byte storage capability, the AT27C512R allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C512R has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the VCC and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the VCC and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V (1)
VPP Supply Voltage with Respect to Ground2.0V to +14.0V (1)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

### **Operating Modes**

Mode \ Pin	CE	OE/V <sub>PP</sub>	Ai	Outputs
Read	VIL	VIL	Ai	Dout
Output Disable	V <sub>IL</sub>	ViH	X <sup>(1)</sup>	High Z
Standby	V <sub>IH</sub>	X <sup>(1)</sup>	Χ	High Z
Rapid Program <sup>(2)</sup>	VIL	Vpp	Ai	DiN
PGM Inhibit	ViH	Vpp	X <sup>(1)</sup>	High Z
Product Identification (4)	VIL	VIL	A9 = V <sub>H</sub> <sup>(3)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A15 = V <sub>IL</sub>	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to Programming Characteristics.

3.  $V_H = 12.0 \pm 0.5 V$ .

4. Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





### DC and AC Operating Conditions for Read Operation

			AT27C512R						
		-45	-55	-70	-90	-12	-15		
Operating	Com.	0°C - 70°C							
Temp.(Case)	Ind.	-40°C - 85°C							
Vcc Supply		5V ± 10%							

### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
lu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μА
ILO	Output Leakage Current	Vout = 0V to Vcc		±5	μΑ
lan	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
IsB	VCC - Standby Current	$I_{SB2}$ (TTL), $\overline{CE}$ = 2.0 to $V_{CC}$ + 0.5 $V$		1	mA
Icc	V <sub>CC</sub> Active Current	$\frac{f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},}{CE = V_{IL}}$		20	mA
VIL	Input Low Voltage		-0.6	0.8	V
ViH	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V


Note: 1.  $V_{CC}$  must be applied simultaneously or before  $\overline{OE}/V_{PP}$ , and removed simultaneously or after  $\overline{OE}/V_{PP}$ .

### **AC Characteristics for Read Operation**

			AT27C512R												
			-45		-55		-70		-90		-12		-15		
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE/V <sub>PP</sub> = V <sub>IL</sub>		45		55		70		90		120		150	ns
t <sub>CE</sub> (2)	CE to Output Delay	$\overline{OE}/V_{PP} = V_{IL}$		45		55		70		90		120		150	ns
toE (2, 3)	OE/V <sub>PP</sub> to Output Delay	CE = V <sub>IL</sub>		20		25		30		35		35		40	ns
t <sub>DF</sub> (4, 5)	OE/V <sub>PP</sub> or CE High of Output Float, whiche	to ever occurred first		20		20		25		25		30		35	ns
tон	Output H <u>old from</u> Address, CE or OE/ whichever occurred		7		7		7		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

### **AC Waveforms for Read Operation** (1)




- Notes: 1. Timing measurement reference level is 1.5V for -45 and 3.  $\overline{\text{OE}}/\text{VPP}$  may be delayed up to t<sub>ACC</sub> t<sub>OE</sub> after the -55 devices. Input AC drive levels are V<sub>IL</sub> = 0.0V and VIH = 3.0V. Timing measurement reference levels for all other speed grades are  $V_{OL} = 0.8V$  and  $V_{OH} =$ 2.0V. Input AC drive levels are  $V_{IL} = 0.45V$  and  $V_{IH} =$ 2.4V.
  - 2. OE/VPP may be delayed up to tCE tOE after the falling edge of CE without impact on toe.
- address is valid without impact on tACC.
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.

### **Input Test Waveforms and Measurement Levels**

For -45 and -55 devices only:

3.0V AC AC DRIVING 1.5V MEASUREMENT **LEVELS** LEVEL 0.0V  $t_R$ ,  $t_F < 5$  ns (10% to 90%)

For -70, -90, -12, -15, and -20 devices:



t<sub>R</sub>, t<sub>F</sub> < 20 ns (10% to 90%)

### **Output Test Load**



Note: CL = 100 pF including jig capacitance, except for the -45 and -55 devices, where CL = 30 pF.

### Pin Capacitance (f = 1 MHz T = $25^{\circ}$ C)


	Тур	Max	Units	Conditions	
CIN	4	6	pF	V <sub>IN</sub> = 0V	
Cout	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





**Programming Waveforms** 



Notes: 1. The Input Timing Reference is 0.8V for VIL and 2.0V for VIH.

2. toe and toep are characteristics of the device but must be accommodated by the programmer.

## **DC Programming Characteristics**

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25V$ ,  $\overline{OE}/V_{PP} = 13.0 \pm 0.25V$ 

		Test	Test Limits		
Symbol	Parameter	Conditions	Min	Max	Units
lu	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА
VIL	Input Low Level		-0.6	0.8	٧
VIH	Input High Level		2.0	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧
Icc2	V <sub>CC</sub> Supply Current (Program and Verify)			25	mA
IPP2	OE/V <sub>PP</sub> Current	CE = V <sub>IL</sub>		25	mA
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	٧

#### **AC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $\overline{OE}/V_{PP} = 13.0 \pm 0.25$ V

Sym-	Test	Liı	mits	Units
bol	Parameter Condtions* (1)	Min	Max	
tas	Address Setup Time	2		μS
toes	OE/V <sub>PP</sub> Setup Time	2		μS
toeh	OE/V <sub>PP</sub> Hold Time	2		μS
tos	Data Setup Time	2		μS
tah	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
tDFP	CE High to Output Float Delay (2)	0	130	ns
tvcs	V <sub>CC</sub> Setup Time	2		μS
tpw	CE Program Pulse Width (3)	95	105	μS
t <sub>DV</sub>	Data Valid from CE (2)		1	μS
tvR	OE/V <sub>PP</sub> Recovery Time	2		μS
tprt	OE/V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%	6) 20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before OE/V<sub>PP</sub> and removed simultaneously or after OE/V<sub>PP</sub>.


- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
- 3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.

# Atmel's 27C512R Integrated Product Identification Code

	Pins				Hex					
Codes	AO	07	<b>O</b> 6	<b>O</b> 5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	1	0	1	0D

### **Rapid Programming Algorithm**

A 100  $\mu s$   $\overline{\text{CE}}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and  $\overline{\text{OE/VPP}}$  is raised to 13.0V. Each address is first programmed with one 100  $\mu s$   $\overline{\text{CE}}$  pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100  $\mu s$  pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked.  $\overline{\text{OE/VPP}}$  is then lowered to  $V_{IL}$  and  $V_{CC}$  to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.





## **Ordering Information**

tacc Icc (mA)		(mA)	Out of the Control				
(ns)	Active	Standby	Ordering Code	Package	Operation Range		
45	20	0.1	AT27C512R-45JC AT27C512R-45PC AT27C512R-45RC AT27C512R-45TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)		
	20	0.1	AT27C512R-45JI AT27C512R-45PI AT27C512R-45RI AT27C512R-45TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)		
55	20	0.1	AT27C512R-55JC AT27C512R-55PC AT27C512R-55RC AT27C512R-55TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)		
	20	0.1	AT27C512R-55JI AT27C512R-55PI AT27C512R-55RI AT27C512R-55TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)		
70	20	0.1	AT27C512R-70JC AT27C512R-70PC AT27C512R-70RC AT27C512R-70TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)		
	20	0.1	AT27C512R-70JI AT27C512R-70PI AT27C512R-70RI AT27C512R-70TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)		
90	20	0.1	AT27C512R-90JC AT27C512R-90PC AT27C512R-90RC AT27C512R-90TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)		
	20	0.1	AT27C512R-90JI AT27C512R-90PI AT27C512R-90RI AT27C512R-90TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)		
120	20	0.1	AT27C512R-12JC AT27C512R-12PC AT27C512R-12RC AT27C512R-12TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)		
	20	0.1	AT27C512R-12JI AT27C512R-12PI AT27C512R-12RI AT27C512R-12TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)		
150	20	0.1	AT27C512R-15JC AT27C512R-15PC AT27C512R-15RC AT27C512R-15TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)		

(continued)

## **Ordering Information** (Continued)

t <sub>ACC</sub> (ns)	Icc (mA)		Oudovina Codo		Operation Range	
	Active	Standby	Ordering Code Package			
150	20	0.1	AT27C512R-15JI AT27C512R-15PI AT27C512R-15RI AT27C512R-15TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)	

	Package Type				
32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
28P6 28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline (SOIC)				
28T 28 Lead, Thin Small Outline Package (TSOP)					





#### **Features**

- Fast Read Access Time 45 ns
- Low Power CMOS Operation
   100 μA max. Standby
- 30 mA max. Active at 5 MHz

  JEDEC Standard Packages
  - 44-Lead PLCC
  - 40-Lead TSOP (10mm x 14mm)
- 5V ± 10% Power Supply
- High Reliability CMOS Technology 2000V ESD Protection 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 50 µs/word (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

### **Description**


The AT27C516 is a low-power, high performance 524,288 bit one-time programmable read only memory (OTP EPROM) organized 32K by 16 bits. It requires only one 5V power supply in normal read mode operation. Any word can be accessed in less than 45 ns, eliminating the need for speed reducing WAIT states. The by-16 organization make this part ideal for high-performance 16 and 32 bit microprocessor systems. (continued)

**Pin Configurations** 

Pin Name	Function
A0 - A14	Addresses
O0 - O15	Outputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program Strobe
NC	No Connect

Note: Both GND pins must be connected.

PLCC Top View



Note: PLCC Package Pins 1 and 23 are DON'T CONNECT.

TSOP Top View Type 1

A9 A10	O 1 2	40 39	B GND
A11 A12	3	38	⊒ A6 A7
A13 🗆	5	36 37	□ A5
NC A14	6 7	35 34	A4 A3
PGM NC	8 9	32 33	A2 A1
VCC 🗆	10	31	□ A0
VPP CE	11 12	30 29	00 OE
015 014	14 13	28 27	02 01
013 012	16 15	<sup>26</sup> 25	O4 O3
011 010	18 17	24 23	O6 O5
O9 O8	20 19	<sup>22</sup> 21	GND O7

OTP CMOS EPROM

512K (32K x 16)

0362C





#### **Description** (Continued)

In read mode, the AT27C516 typically consumes 15 mA. Standby mode supply current is typically less than 10  $\mu$ A.

The AT27C516 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC and TSOP packages. The device features two-line control (CE, OE) to eliminate bus contention in high-speed systems.


With 32K word storage capability, the AT27C516 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C516 have additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50 µs/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

## **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

### **Block Diagram**



## Absolute Maximum Ratings\*

	1
Temperature Under Bias55°C to +125°C	
Storage Temperature65°C to +150°C	
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)	
Voltage on A9 with Respect to Ground2.0V to +14.0V (1)	
VPP Supply Voltage with Respect to Ground2.0V to +14.0V (1)	
Respect to Ground2.0V to +7.0V <sup>(1)</sup> Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup> VPP Supply Voltage with	

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to - 2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

## **Operating Modes**

Mode \ Pin	CE	ŌĒ	PGM	Ai	V <sub>PP</sub>	Outputs
Read	VIL	VIL	X <sup>(1)</sup>	Ai	Х	Dout
Output Disable	Χ	V <sub>IH</sub>	Х	Х	Х	High Z
Standby	ViH	Х	Х	Х	X <sup>(5)</sup>	High Z
Rapid Program (2)	ViL	V <sub>IH</sub>	ViL	Ai	V <sub>PP</sub>	DiN
PGM Verify	VIL	VıL	V <sub>IH</sub>	Ai	$V_{PP}$	Douт
PGM Inhibit	ViH	Х	Х	Х	V <sub>PP</sub>	High Z
Product Identification (4)	VIL	VIL	x	A9 = V <sub>H</sub> <sup>(3)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A14 = V <sub>IL</sub>	Vcc	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

- 2. Refer to Programming characteristics.
- 3.  $V_H = 12.0 \pm 0.5 V$ .

- 4. Two identifier words may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification word and high (V<sub>IH</sub>) to select the Device Code word.
- Standby V<sub>CC</sub> current (I<sub>SB</sub>) is specified with V<sub>PP</sub> = V<sub>CC</sub>. V<sub>CC</sub> > V<sub>PP</sub> will cause a slight increase in I<sub>SB</sub>.





## **DC and AC Operating Conditions for Read Operation**

		AT27C516								
		-45	-55	-70	-85	-10				
Operating	Com.	0°C - 70°C								
Temperature (Case)	Ind.	-40°C - 85°C								
Vcc Power Supply		5V ± 10%								

## **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		± 1	μΑ
ILO	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
I <sub>PP1</sub> (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	Vpp = Vcc		10	μΑ
IsB	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
158	VCC Standby Current	$I_{SB2}$ (TTL), $\overline{CE} = 2.0$ to $V_{CC} + 0.5V$		1	mA
Icc	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		30	mA
VIL	Input Low Voltage		-0.6	0.8	٧
VIH	Input High Voltage		2.0	Vcc + 0.5	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.


## **AC Characteristics for Read Operation**

							AT27	C516					
				45	-:	55	-	70	-8	85		10	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE = VIL		45		55		70		85		100	ns
t <sub>CE</sub> (2)	CE to Output Delay	OE = V <sub>IL</sub>		45		55		70		85		100	ns
toE (2, 3)	OE to Output Delay	CE = V <sub>IL</sub>		20		25		25		30		30	ns
t <sub>DF</sub> (4, 5)	OE or CE High to Output Fl whichever occurred first	oat,		20		25		25		30		30	ns
tон	Output Hold from Address, CE or OE, whichever occurred first		7		7		7		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

## **AC** Waveforms for Read Operation (1)




- Notes: 1. Timing measurement reference level is 1.5V for -45 and -55 devices. Input AC drive levels are  $V_{IL} = 0.0V$  and  $V_{IH} = 3.0V$ . Timing measurement reference levels for all other speed grades are  $V_{OL} = 0.8V$  and  $V_{OH} = 2.0V$ . Input AC drive levels are  $V_{IL} = 0.45V$  and  $V_{IH} = 2.4V$ .
  - 2. OE may be delayed up to tce toe after the falling edge of CE without impact on tce.
- 3.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}$   $t_{\text{OE}}$  after the address is valid without impact on  $t_{\text{ACC}}$ .
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.

## **Input Test Waveforms and Measurement Levels**

AC

3.0V

For -45, -55, and -70 Devices Only:



AC

For -85 and -10 Devices Only: Note: CL = 100 pF including jig capacitance except -45, -55 and -70

devices, where CL = 30 pF.

(1N914)

3.3K

**Output Test Load** 

OUTPUT PIN

## Pin Capacitance (f = 1 MHz T = $25^{\circ}$ C)


	Тур	Max	Units	Conditions	
CiN	4	10	pF	V <sub>IN</sub> = 0V	
Соит	8	12	pF	V <sub>OUT</sub> = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





**Programming Waveforms** (1)



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .
  - 2. toE and toEP are characteristics of the device but must be accommodated by the programmer.
- When programming the AT27C516 a 0.1 μF capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

## **DC Programming Characteristics**

 $T_{\text{A}}$  = 25  $\pm$  5°C,  $V_{\text{CC}}$  = 6.5  $\pm$  0.25V,  $V_{\text{PP}}$  = 13.0  $\pm$  0.25V

		Test	L	Limits			
Symbol	Parameter	Conditions	Min	Max	Units		
lu	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА		
VIL	Input Low Level		-0.6	0.8	٧		
ViH	Input High Level		2.0	V <sub>CC</sub> + 0.1	٧		
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧		
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧		
lcc2	V <sub>CC</sub> Supply Current (Program and Verify)			50	mA		
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	CE = PGM = V <sub>IL</sub>		30	mA		
VID	A9 Product Identification Voltage		11.5	12.5	٧		

### **AC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

Sym-	Test	Li	mit	
bol	Parameter Conditions* (1)	Min	Max	Units
tas	Address Setup Time	2		μS
tces	CE Setup Time	2		μS
toes	OE Setup Time	2		μS
tos	Data Setup Time	2		μS
tan	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
tDFP	OE High to Output Float Delay (2)	0	130	ns
typs	V <sub>PP</sub> Setup Time	2		μS
tvcs	V <sub>CC</sub> Setup Time	2		μS
tpw	PGM Program Pulse Width (3)	47.5	52.5	μS
toE	Data Valid from OE		150	ns
tPRT	V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 9	90%)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V


- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after VPP.
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven - see timing diagram.
  - 3. Program Pulse width tolerance is 50  $\mu$ sec  $\pm$  5%.

#### Atmel's 27C516 Integrated **Product Identification Code**

		Pins								Hex	
Codes	A0	015-08	07	<b>O</b> 6	<b>O</b> 5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	0	1	0	00F2

### **Rapid Programming Algorithm**

A 50 us PGM pulse width is used to program. The address is set to the first location. VCC is raised to 6.5V and VPP is raised to 13.0V. Each address is first programmed with one 50 us PGM pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 µs pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and VCC to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.







## **Ordering Information**

tacc	lcc	(mA)	Ondonio a Oodo		n
(ns)	Active	Standby	Ordering Code	Package	Operation Range
45	30	0.1	AT27C516-45JC AT27C516-45VC	44J 40V	Commercial (0°C to 70°C)
	30	0.1	AT27C516-45JI AT27C516-45VI	44J 40V	Industrial (-40°C to 85°C)
55	30	0.1	AT27C516-55JC AT27C516-55VC	44J 40V	Commercial (0°C to 70°C)
	30	0.1	AT27C516-55JI AT27C516-55VI	44J 40V	Industrial (-40°C to 85°C)
70	30	0.1	AT27C516-70JC AT27C516-70VC	44J 40V	Commercial (0°C to 70°C)
	30	0.1	AT27C516-70JI AT27C516-70VI	44J 40V	Industrial (-40°C to 85°C)
85	30	0.1	AT27C516-85JC AT27C516-85VC	44J 40V	Commercial (0°C to 70°C)
	30	0.1	AT27C516-85JI AT27C516-85VI	44J 40V	Industrial (-40°C to 85°C)
100	30	0.1	AT27C516-10JC AT27C516-10VC	44J 40V	Commercial (0°C to 70°C)
			AT27C516-10JI AT27C516-10VI	44J 40V	Industrial (-40°C to 85°C)

	Package Type					
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
40V	40 Lead, Plastic Thin Small Outline Package (TSOP) (10mm x 14mm)					

1 Megabit

 $(128K \times 8)$ 

**CMOS EPROM** 

**OTP** 

#### **Features**

- Fast Read Access Time 45 ns
- Low Power CMOS Operation

100 μA max. Standby

25 mA max. Active at 5 MHz (AT27C010L)

35 mA max. Active at 5 MHz (AT27C010)

JEDEC Standard Packages

32-Lead 600-mil PDIP

32-Lead PLCC

32-Lead TSOP

- 5V ± 10% Supply
- High Reliability CMOS Technology 2000V ESD Protection

200 mA Latchup Immunity

- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### **Description**

The AT27C010/L is a low-power, high performance 1,048,576 bit one-time programmable read only memory (OTP EPROM) organized as 128K by 8 bits. They require only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 45 ns, eliminating the need for speed reducing WAIT states on high performance microprocessor systems.


Two power versions are offered. In read mode, the AT27C010 typically consumes 25 mA while the AT27C010L requires only 8 mA. Standby mode supply current for both parts is typically less than 10  $\mu$ A.

(continued)

## **Pin Configurations**

Pin Name	Function
A0 - A16	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program Strobe
NC	No Connect

PLCC Top View



PDIP Top View

		-		
		~ ~		1
VPP [	1	_	32	b vcc
A16 🗆			31	PGM NC A14 A13 A8 A9 A11 OE O7 O6 O5 O 04 O3
A15 🗆	3		30	□ NC
A12 🗆	4		29	□ A14
A7 🗆	5		28	□ A13
A6 🗆	6		27	□ A8
A5 🗆	7		26	□ A9
A4 🗆	8		25	□ A11
АЗ □	9		24	OE
A2 🗆	10		23	□ A10
A1 📮	11		22	□ CE
A0 🗆	12		21	□ 07
00 🗆	13		20	□ 06
01 🗆	14		19	□ 05
O2 🗆	15		18	□ 04
GND 🗆	16		17	□ 03

**TSOP Top View** 

#### Type 1

NC	NC F	0	1 2	40	39	È	NC	NC
A11			3 2	38		Ē	A10	ŌΕ
A8		4	5	36	37	Ĕ		CE
A14	A13 🗄	6	7	34	35	Ē	07	06
A18	A17 目	8	9	32	33	B	O5	04
VPP	vcc 🖁	10	11	30	31	Ė	ОЗ	GND
	A16 🗟	12			29	Ē	02	
A15	A12 3	14	13	28	27	Ĕ	00	01
Α7	A6 🗄	16	15	26	25	Ĕ	A1	A0
A5	A4 🗄	18	17	24		Е	A3	A2
NC	NC E	20	19	22	21	Ė	NC	NC

0321H





### **Description** (Continued)

The AT27C010/L in available in a choice of industry standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, and TSOP packages. All devices feature two line control (CE, OE) to give designers the flexibility to prevent bus contention.


With 128K byte storage capability, the AT27C010/L allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C010/L have additional features to ensure high quality and efficient production use. The Rapid<sup>™</sup> Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 µF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 µF bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

## **Block Diagram**



## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

## **Operating Modes**

<u> </u>						
Mode \ Pin	CE	ŌĒ	PGM	Ai	V <sub>PP</sub>	Outputs
Read	VIL	VIL	X <sup>(1)</sup>	Ai	Х	Dout
Output Disable	Χ	VIH	Х	X	Х	High Z
Standby	ViH	Х	Х	X	Х	High Z
Rapid Program (2)	VIL	ViH	VIL	Ai	V <sub>PP</sub>	DiN
PGM Verify	VIL	VIL	V <sub>IH</sub>	Ai	V <sub>PP</sub>	Dout
PGM Inhibit	ViH	Х	Х	X	V <sub>PP</sub>	High Z
Product Identification (4)	VIL	VIL	х	A9 = V <sub>H</sub> <sup>(3)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A16 = V <sub>IL</sub>	Х	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to Programming characteristics.

3.  $V_H = 12.0 \pm 0.5 V$ .

4. Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





## DC and AC Operating Conditions for Read Operation

			AT27C010 / AT27C010L							
		-45	-55	-70	-90	-12	-15			
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C			
Temp. (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C			
V <sub>CC</sub> Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%			

## **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition		Min	Max	Units
lu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>			±1	μΑ
ILO	Output Leakage Current	Vout = 0V to Vcc			±5	μΑ
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>			10	μΑ
IsB V <sub>CC</sub> <sup>(1)</sup> Standby Current		I <sub>SB1</sub> (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$			100	μΑ
		I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0$ to V <sub>CC</sub> + 0		1	mA	
Icc	Vcc Active Current	f = 5 MHz, I <sub>OUT</sub> = 0 mA,	AT27C010		25	mA
ICC	ACC Active Current	CE = V <sub>IL</sub>	AT27C010		35	mA
VIL	Input Low Voltage			-0.6	0.8	٧
VIH	Input High Voltage			2.0	V <sub>CC</sub> + 0.5	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.4	٧
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA		2.4		٧

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after VPP.

## **AC Characteristics for Read Operation**


						Α	T27C	010/	AT2	7 <b>C</b> 010	L				
			-	45	-:	55	-7	70	-(	90		12	-1	5	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub> (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		45		55		70		90		120		150	ns
t <sub>CE</sub> (2)	CE to Output Delay	$\overline{OE} = V_{IL}$		45		55		70		90		120		150	ns
toE (2, 3)	OE to Output Delay	CE = V <sub>IL</sub>		20		25		30		35		35		40	ns
t <sub>DF</sub> (4, 5)	OE or CE High to Output Float, whichev	er occurred first		20		20		25		25		30		35	ns
tон	Output Hold from Address, CE or OE, whichever occurred fi	irst	7		7		7		0		0		0		ns

Notes:

2, 3, 4, 5. - see AC Waveforms for Read Operation.

<sup>2.</sup> VPP may be connected directly to VCC, except during programming. The supply current would then be the sum of ICC and IPP.

## **AC Waveforms for Read Operation** (1)




- Notes: 1. Timing measurement reference level is 1.5V for -45 and -55 devices. Input AC drive levels are  $V_{IL} = 0.0V$  and  $V_{IH} = 3.0V$ . Timing measurement reference levels for all other speed grades are  $V_{OL} = 0.8V$  and  $V_{OH} = 2.0V$ . Input AC drive levels are  $V_{IL} = 0.45V$  and  $V_{IH} = 2.4V$ .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
- 3.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}$   $t_{\text{OE}}$  after the address is valid without impact on  $t_{\text{ACC}}$ .
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

## Input Test Waveforms and Measurement Levels

For -45 and -55 devices only:

AC DRIVING 1.5V AC MEASUREMENT LEVELS 0.0V LEVEL (10% to 90%)

For -70, -90, -12, -15, and -20 devices:



t<sub>R</sub>, t<sub>F</sub> < 20 ns (10% to 90%)

3.0V

#### **Output Test Load**



Note: CL = 100 pF including jig capacitance, except for the -45 and -55 devices, where CL= 30 pF.

## Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C)


	Тур	Max	Units	Conditions	
CIN	4	8	pF	V <sub>IN</sub> = 0V	
Соит	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





## **Programming Waveforms** (1)



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .
  - 2. t<sub>OE</sub> and t<sub>DFP</sub> are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27C010/L, a 0.1  $\mu$ F capacitor is required across Vpp and ground to suppress spurious voltage transients.

## **DC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

		Test	imits		
Symbol	Parameter	Conditions	Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = V <sub>IL</sub> , V <sub>IH</sub>		±10	μА
VIL	Input Low Level		-0.6	0.8	٧
VIH	Input High Level		2.0	V <sub>CC</sub> + 1	V
VoL	Output Low Voltage	loL = 2.1 mA		0.4	٧
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
lcc2	V <sub>CC</sub> Supply Current (Program and Verify)			40	mA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	CE = PGM = V <sub>IL</sub>		20	mA
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	٧

### **AC Programming Characteristics**

 $T_{\text{A}}$  = 25  $\pm$  5°C,  $V_{\text{CC}}$  = 6.5  $\pm$  0.25 V,  $V_{\text{PP}}$  = 13.0  $\pm$  0.25V

Sym-	Test Conditions* (1)	<b>Lin</b> Min	nits Max	Units
tas	Address Setup Time	2		μS
tces	CE Setup Time			μЅ
toes	OE Setup Time	2		μS
tps	Data Setup Time	2		μS
tah	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
tDFP	OE High to Output Float Delay <sup>(2)</sup>	0	130	ns
tvps	V <sub>PP</sub> Setup Time	2		μS
tvcs	V <sub>CC</sub> Setup Time	2		μS
tpw	PGM Program Pulse Width (3)	95	105	μS
toE	Data Valid from OE		150	ns
tPRT	V <sub>PP</sub> Pulse Rise TIme During Programming	50		ns

#### \*AC Conditions of Test:

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.


- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
- 3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.

# Atmel's 27C010/L Integrated Product Identification Code

		Pins					Hex			
Codes	A0	07	<b>O</b> 6	O5	04	ОЗ	O2	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	0	1	0	1	05

### **Rapid Programming Algorithm**

A 100  $\mu s$   $\overline{PGM}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and VPP is raised to 13.0V. Each address is first programmed with one 100  $\mu s$   $\overline{PGM}$  pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100  $\mu s$  pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and VCc to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.





## **Ordering Information**

tACC	Icc	(mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
45	35	0.1 AT27C010-45JC AT27C010-45PC AT27C010-45TC		32J 32P6 32T	Commercial (0°C to 70°C)	
	35	0.1	AT27C010-45JI AT27C010-45PI AT27C010-45TI	32J 32P6 32T	Industrial (-40°C to 85°C)	
55	35	0.1	AT27C010-55JC AT27C010-55PC AT27C010-55TC	32J 32P6 32T	Commercial (0°C to 70°C)	
	35	0.1	AT27C010-55JI AT27C010-55PI AT27C010-55TI	32J 32P6 32T	Industrial (-40°C to 85°C)	
70	35	0.1	AT27C010-70JC AT27C010-70PC AT27C010-70TC	32J 32P6 32T	Commercial (0°C to 70°C)	
	35	0.1	AT27C010-70JI AT27C010-70PI AT27C010-70TI	32J 32P6 32T	Industrial (-40°C to 85°C)	
90	35	0.1	AT27C010-90JC AT27C010-90PC AT27C010-90TC	32J 32P6 32T	Commercial (0°C to 70°C)	
	35	0.1	AT27C010-90JI AT27C010-90PI AT27C010-90TI	32J 32P6 32T	Industrial (-40°C to 85°C)	
120	35	0.1	AT27C010-12JC AT27C010-12PC AT27C010-12TC	32J 32P6 32T	Commercial (0°C to 70°C)	
	35	0.1	AT27C010-12JI AT27C010-12PI AT27C010-12TI	32J 32P6 32T	Industrial (-40°C to 85°C)	
150	35	0.1	AT27C010-15JC AT27C010-15PC AT27C010-15TC	32J 32P6 32T	Commercial (0°C to 70°C)	
	35	0.1	AT27C010-15JI AT27C010-15PI AT27C010-15TI	32J 32P6 32T	Industrial (-40°C to 85°C)	

## **Ordering Information**

tacc	lcc	(mA)	0	Danis		
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
45	45 25 0.1		AT27C010L-45JC AT27C010L-45PC AT27C010L-45TC	32J 32P6 32T	Commercial (0°C to 70°C)	
	25	0.1	AT27C010L-45JI AT27C010L-45PI AT27C010L-45TI	32J 32P6 32T	Industrial (-40°C to 85°C)	
55	25	0.1	AT27C010L-55JC AT27C010L-55PC AT27C010L-55TC	32J 32P6 32T	Commercial (0°C to 70°C)	
	25	0.1	AT27C010L-55JI AT27C010L-55PI AT27C010L-55TI	32J 32P6 32T	Industrial (-40°C to 85°C)	
70	25	0.1	AT27C010L-70JC AT27C010L-70PC AT27C010L-70TC	32J 32P6 32T	Commercial (0°C to 70°C)	
	25	0.1	AT27C010L-70JI AT27C010L-70PI AT27C010L-70TI	32J 32P6 32T	Industrial (-40°C to 85°C)	
90	25	0.1	AT27C010L-90JC AT27C010L-90PC AT27C010L-90TC	32J 32P6 32T	Commercial (0°C to 70°C)	
	25	0.1	AT27C010L-90JI AT27C010L-90PI AT27C010L-90TI	32J 32P6 32T	Industrial (-40°C to 85°C)	
120	25	0.1	AT27C010L-12JC AT27C010L-12PC AT27C010L-12TC	32J 32P6 32T	Commercia (0°C to 70°C)	
	25	0.1	AT27C010L-12JI AT27C010L-12PI AT27C010L-12TI	32J 32P6 32T	Industrial (-40°C to 85°C)	
150	25	0.1	AT27C010L-15JC AT27C010L-15PC AT27C010L-15TC	32J 32P6 32T	Commercial (0°C to 70°C)	
	25	0.1	AT27C010L-15JI AT27C010L-15PI AT27C010L-15TI	32J 32P6 32T	Industrial (-40°C to 85°C)	

	Package Type							
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)							
32P6	32P6 32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)							
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)							





1 Megabit

 $(64K \times 16)$ 

**CMOS EPROM** 

**OTP** 

#### **Features**

- Fast Read Access Time 45 ns
- Low Power CMOS Operation

100 μA max. Standby

30 mA max. Active at 5 MHz

JEDEC Standard Packages

40-Lead 600-mil PDIP

44-Lead PLCC

40-Lead TSOP (10 mm x 14 mm)

Direct Upgrade from 512K (AT27C516) EPROM

5V ± 10% Power Supply

• High Reliability CMOS Technology

2000V ESD Protection

200 mA Latchup Immunity

- Rapid<sup>™</sup> Programming Algorithm 100 µs/word (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### Description

The AT27C1024 is a low-power, high performance 1,048,576 bit one-time programmable read only memory (OTP EPROM) organized 64K by 16 bits. It requires only one 5V power supply in normal read mode operation. Any word can be accessed in less than 45 ns, eliminating the need for speed reducing WAIT states. The by-16 organization make this part ideal for high-performance 16 and 32 bit microprocessor systems.


(continued)

## **Pin Configurations**

Pin Name	Function
A0 - A15	Addresses
O0 - O15	Outputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program Strobe
NC	No Connect

Note: Both GND pins must be connected.

#### PLCC Top View



Note: PLCC Package Pins 1 and 23 are DON'T CONNECT.

#### PDIP Top View

VPP	4	1	·	40	þ	VCC
CE	4	2		39	þ	A17
015	d	3		38	þ	A16
014		4		37	þ	A15
013	Ε	5		36	þ	A14
012		6		35	Ь	A13
011	d	7		34	Ь	A12
010		8		33	Ь	A11
O9	П	9		32	Ь	A10
08	d	10		31	þ	A9
GND	d	11		30	þ	GND
07	С	12		29	þ	A8
06		13		28	Ь	A7
O5		14		27	-	A6
04	d	15		26	þ	A5
03	d	16		25	þ	A4
02	d	17		24	þ	A3
01	0	18		23	þ	A2
00	П	19		22	þ	A1
OE	d	20		21	Ь	A0

## TSOP Top View Type 1

	i ypc i				
A9 =	1 ,	40	20	P	GND
A11 A10	3	38	39	A8	A7
A13 A12 4	5	36	37	B A6	A5
A15 A14 6	7	34	35		АЗ
PGM NC 8	9	32	33	A2	A1
VPP 10	11	30	31	A0	OE
O15 CE 12	13	28	29	P 00 □	01
			27	P 02	
O13 O12 16		26	25	D 04	ОЗ
O11 O10 1 18	17		23	B 06	O5
O9 O8 3 20	19	22	21	GND	07

0388H





#### **Description** (Continued)

In read mode, the AT27C1024 typically consumes 15 mA. Standby mode supply current is typically less than 10  $\mu$ A.

The AT27C1024 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, and TSOP packages. The device features two-line control (CE, OE) to eliminate bus contention in high-speed systems.


With high density 64K word storage capability, the AT27C1024 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C1024 have additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μs/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

## **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V<sub>CC</sub> and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the V<sub>CC</sub> and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

### **Block Diagram**



## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

## **Operating Modes**

Mode \ Pin	CE	ŌĒ	PGM	Ai	V <sub>PP</sub>	Outputs
Read	VIL	VIL	X <sup>(1)</sup>	Ai	Х	Dout
Output Disable	Х	ViH	Х	X	Х	High Z
Standby	ViH	Х	Х	Х	X <sup>(5)</sup>	High Z
Rapid Program <sup>(2)</sup>	VIL	VIH	VIL	Ai	Vpp	D <sub>IN</sub>
PGM Verify	VIL	VIL	V <sub>IH</sub>	Ai	Vpp	Dout
PGM Inhibit	ViH	Х	Х	Х	V <sub>PP</sub>	High Z
Product Identification (4)	VIL	VIL	Х	A9 = V <sub>H</sub> <sup>(3)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A15 = V <sub>IL</sub>	Vcc	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

- 2. Refer to Programming characteristics.
- 3.  $V_H = 12.0 \pm 0.5 V$ .

- 4. Two identifier words may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification word and high (V<sub>IH</sub>) to select the Device Code word.
- Standby V<sub>CC</sub> current (I<sub>SB</sub>) is specified with V<sub>PP</sub> = V<sub>CC</sub>. V<sub>CC</sub> > V<sub>PP</sub> will cause a slight increase in I<sub>SB</sub>.





## DC and AC Operating Conditions for Read Operation

			AT27C1024								
		-45	-55	-70	-85	-12	-15				
Operating	Com.	0°C - 70°C									
Temperature (Case)	Ind.	-40°C - 85°C									
Vcc Power St	pply	5V ± 10%									

## **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
lu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
lLO	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μА
Isa	V <sub>CC</sub> <sup>(1)</sup> Standby Current	I <sub>SB1</sub> (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
128	VCC Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE}$ = 2.0 to V <sub>CC</sub> + 0.5V		1	mA
Icc	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		30	mA
VIL	Input Low Voltage		-0.6	0.8	٧
VIH	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
Vон	Output High Voltage	IOH = -400 μA	2.4		٧

Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$ , and removed simultaneously or after  $V_{PP}$ .


## **AC Characteristics for Read Operation**

				AT27C1024											
				45	-	55	-7	70	-8	<b>B</b> 5		12		15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Мах	Units
tacc (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		45		55		70		85		120		150	ns
t <sub>CE</sub> (2)	CE to Output Delay	OE = V <sub>IL</sub>		45		55		70		85		120		150	ns
toE (2, 3)	OE to Output Delay	CE = V <sub>IL</sub>		20		25		25		30		35		50	ns
t <sub>DF</sub> (4, 5)	OE or CE High whichever occu	to Output Float, irred first		20		25		25		30		30		40	ns
tон	Output Hold fro Address, CE or whichever occu	ŌĒ,	7		7		7		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

## **AC Waveforms for Read Operation** (1)



- Notes: 1. Timing measurement reference level is 1.5V for -45 and -55 devices. Input AC drive levels are  $V_{IL} = 0.0V$  and  $V_{IH} = 3.0V$ . Timing measurement reference levels for all other speed grades are  $V_{OL} = 0.8V$  and  $V_{OH} = 2.0V$ . Input AC drive levels are  $V_{IL} = 0.45V$  and  $V_{IH} = 2.4V$ .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
- 3.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}$   $t_{\text{OE}}$  after the address is valid without impact on  $t_{\text{ACC}}$ .
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

### **Input Test Waveforms and Measurement Levels**

AC

DRIVING

**LEVELS** 

3.0V -

`0.0V

For -45, -55, and -70 Devices Only:

t<sub>R</sub>, t<sub>F</sub> < 5 ns (10% to 90%)

2.4V

AC

DRIVING

LEVELS

0.45V

2.0

MEASUREMENT

LEVEL

AC

LEVEL

MEASUREMENT

For -85, -10, -12, -15 Devices Only:

t<sub>R</sub>, t<sub>F</sub> < 20 ns (10% to 90%)

1.5V

### **Output Test Load**

1.3V (1N914) 3.3K OUTPUT PIN CL

Note: CL = 100 pF including jig capacitance except -45, -55 and -70 devices, where CL = 30 pF.

## Pin Capacitance (f = 1 MHz T = $25^{\circ}$ C) (1)


	Тур	Max	Units	Conditions	
CiN	4	10	pF	V <sub>IN</sub> = 0V	
Соит	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





## **Programming Waveforms** (1)



Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .

- 2. toE and toFP are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27C1024 a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

## **DC Programming Characteristics**

TA = 25  $\pm$  5°C, VCC = 6.5  $\pm$  0.25V, Vpp = 13.0  $\pm$  0.25V

	•	Limits							
Symbol	Parameter	Test Conditions	Min	Max	Units				
ILI	Input Load Current	VIN = VIL, VIH		±10	μА				
VIL	Input Low Level		-0.6	0.8	V				
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 0.1	٧				
VoL	Output Low Voltage	i <sub>OL</sub> = 2.1 mA		0.4	V				
VoH	Output High Voltage	Ioн = -400 μA	2.4		٧				
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)			50	mA				
IPP2	V <sub>PP</sub> Supply Current	CE = PGM = V <sub>IL</sub>		30	mA				
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	٧				

#### **AC Programming Characteristics**

TA = 25  $\pm$  5°C, V<sub>CC</sub> = 6.5  $\pm$  0.25V, V<sub>PP</sub> = 13.0  $\pm$  0.25V

C	T	Lin	nits	
Sym- bol	Parameter Conditions* (1)	Min	Max	Units
tas	Address Setup Time	2		μS
tces	CE Setup Time	2		μS
toes	OE Setup Time	2		μS
tos	Data Setup Time	2		μS
taH	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
tDFP	OE High to Out- put Float Delay <sup>(2)</sup>	0	130	ns
tvps	V <sub>PP</sub> Setup Time	2		μS
tycs	V <sub>CC</sub> Setup Time	2		μS
tpw	PGM Program Pulse Width (3)	95	105	μЅ
toE	Data Valid from OE		150	ns
tprt	V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 90	0%)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.


- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
- 3. Program Pulse width tolerance is 100  $\mu sec \pm 5\%.$

# Atmel's 27C1024 Integrated Product Identification Code

		Pins								Hex	
Codes	ΑO	015-08	07	<b>O</b> 6	<b>O</b> 5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	0	0	1	00F1

### **Rapid Programming Algorithm**

A 100  $\mu s$   $\overline{PGM}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and  $V_{PP}$  is raised to 13.0V. Each address is first programmed with one 100  $\mu s$   $\overline{PGM}$  pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 100  $\mu s$  pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked.  $V_{PP}$  is then lowered to 5.0V and  $V_{CC}$  to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.







## **Ordering Information**

tacc Icc (mA)		(mA)	0.1.1.0.1.		
(ns)	Active	Standby	Ordering Code	Package	Operation Range
45	30	0.1	AT27C1024-45JC AT27C1024-45PC AT27C1024-45VC	44J 40P6 40V	Commercial (0°C to 70°C)
	30	0.1	AT27C1024-45JI AT27C1024-45PI AT27C1024-45VI	44J 40P6 40V	Industrial (-40°C to 85°C)
55	30	0.1	AT27C1024-55JC AT27C1024-55PC AT27C1024-55VC	44J 40P6 40V	Commercial (0°C to 70°C)
	30	0.1	AT27C1024-55JI AT27C1024-55VI	44J 40V	Industrial (-40°C to 85°C)
70	30	0.1	AT27C1024-70JC AT27C1024-70PC AT27C1024-70VC	44J 40P6 40V	Commercial (0°C to 70°C)
	30	0.1	AT27C1024-70JI AT27C1024-70PI AT27C1024-70VI	44J 40P6 40V	Industrial (-40°C to 85°C)
85	30	0.1	AT27C1024-85JC AT27C1024-85PC AT27C1024-85VC	44J 40P6 40V	Commercial (0°C to 70°C)
	30	0.1	AT27C1024-85JI AT27C1024-85PI AT27C1024-85VI	44J 40P6 40V	Industrial (-40°C to 85°C)
120	30	0.1	AT27C1024-12JC AT27C1024-12PC AT27C1024-12VC	44J 40P6 40V	Commercial (0°C to 70°C)
	30	0.1	AT27C1024-12JI AT27C1024-12PI AT27C1024-12VI	44J 40P6 40V	Industrial (-40°C to 85°C)
150	30	0.1	AT27C1024-15JC AT27C1024-15PC AT27C1024-15VC	44J 40P6 40V	Commercial (0°C to 70°C)
	30	0.1	AT27C1024-15JI AT27C1024-15PI AT27C1024-15VI	44J 40P6 40V	Industrial (-40°C to 85°C)

Package Type							
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)						
40P6	40 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)						
40V	40 Lead, Plastic Thin Small Outline Package (TSOP) 10 x 14 mm						

2 Megabit

 $(256K \times 8)$ 

**OTP** 

**CMOS** 

**EPROM** 

#### **Features**

- Fast Read Access Time 70 ns
- Low Power CMOS Operation
   100 μA max. Standby

25 mA max. Active at 5 MHz

- JEDEC Standard Packages
   32-Lead 600-mil PDIP
  - 32-Lead PLCC
  - 32-Lead TSOP
- 5V ± 10% Supply
- High Reliability CMOS Technology 2,000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

## **Description**

The AT27C020 is a low-power, high performance 2,097,152 bit one-time program-mable read only memory (OTP EPROM) organized as 256K by 8 bits. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 70 ns, eliminating the need for speed reducing WAIT states on high performance microprocessor systems.

In read mode, the AT27C020 typically consumes 8 mA. Standby mode supply current is typically less than 10  $\mu\text{A}.$ 

(continued)


## **Pin Configurations**

Pin Name	Function
A0 - A17	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program Strobe



ſ		$\sim$		1
VPP 🗆	1		32	□ vcc
A16 🗆	2		31	PGM
A15 📮	3		30	P A17
A12 🗆	4		29	□ A14
A7 🗆	5		28	☐ A13
A6 □	6		27	P A8
A5 🗆	7		26	□ A9
A4 🗆	8		25	□ A11
АЗ □	9		24	OE
A2 🗆	10		23	A13 A8 A9 A11 OE A10
A1 🗆	11		22	CE
A0 🗆	12		21	□ 07
∞ □	13		20	D 06
01 🗆	14		19	CE O7 O6 O5
O2 🗆	15		18	□ 04
GND 🗆	16		17	□ 03





TSOP Top View

				· ypc ·					
A11	₫	0	1		32		Þ		ŌĒ
A8	A9 🖁		3 2		30	31	F	A10	CE
A14	A13 =	4	5		28	29	Б	07	06
GM	A17 =	6	7		26	27	В	O5	04
VPP	vcc目	8	9		24	25	Ė	О3	GND
VI I A15	A16 🖯	10	11		22	23	Ė	02	01
	A12 3	12				21	Ē	00	
Α7	A6 4	14	13		20	19	F	<b>A</b> 1	A0
<b>A</b> 5	A4 F	16	15		18	17	В	A3	A2

0570A





### **Description** (Continued)

The AT27C020 is available in a choice of industry standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, and TSOP packages. All devices feature two-line control ( $\overline{CE}$ ,  $\overline{OE}$ ) to give designers the flexibility to prevent bus contention.


With 256K byte storage capability, the AT27C020 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C020 have additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the VCC and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the VCC and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
VPP Supply Voltage with Respect to Ground2.0V to +14.0V (1)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

## **Operating Modes**

Mode \ Pin	CE	ŌĒ	PGM	Ai	Vpp	Outputs
Read	VIL	VIL	X <sup>(1)</sup>	Ai	Х	Dout
Output Disable	Х	V <sub>IH</sub>	Х	X	Х	High Z
Standby	ViH	Х	Х	X	Х	High Z
Rapid Program (2)	VIL	VIH	VIL	Ai	V <sub>PP</sub>	DIN
PGM Verify	VIL	VIL	ViH	Ai	Vpp	Dout
PGM Inhibit	ViH	Х	Х	Х	VPP	High Z
Product Identification (4)	V <sub>IL</sub>	ViL	Х	A9 = V <sub>H</sub> <sup>(3)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A17 = V <sub>IL</sub>	Х	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

- 2. Refer to Programming characteristics.
- 3.  $V_H = 12.0 \pm 0.5 V$ .

4. Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





## DC and AC Operating Conditions for Read Operation

				AT27C020		
		-70	-85	-10	-12	-15
Operating	Com.	0°C - 70°C				
Temperature ( Case)	Ind.	-40°C - 85°C				
Vcc Power Supply		5V±10%	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

## **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition		Min	Max	Units
l <u>L</u> ;	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>	Com., Ind.		±1	μΑ
ILO	Output Leakage Current	Vout = 0V to Vcc	Com., Ind.		±5	μА
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	VPP = VCC			10	μΑ
la-	V <sub>CC</sub> <sup>(1)</sup> Standby Current	I <sub>SB1</sub> (CMOS), $\overline{\text{CE}} = V_{\text{CC}} \pm 0.3V$			100	μА
IsB	VCC - Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{V}$			1	mA
Icc	Vcc Active Current	$\underline{f} = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},$ $\overline{CE} = V_{IL}$			25	mA
VIL	Input Low Voltage			-0.6	0.8	٧
ViH	Input High Voltage			2.0	Vcc + 0.5	٧
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.4	٧
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA		2.4		٧

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after VPP.

## **AC Characteristics for Read Operation**

			AT27C020										
			-7	-70		-85		-10		-12		-15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		70		85		100		120		150	ns
tce (2)	CE to Output Delay	OE = VIL		70		85		100		120		150	ns
toE (2, 3)	OE to Output Delay	CE = V <sub>IL</sub>		35		35		35		35		40	ns
t <sub>DF</sub> (4, 5)	OE or CE High to Output Float, whichev	er occurred first		25		25		30		35		40	ns
tон	Output Hold from Address, CE or OE, whichever occurred fi	rst	7		0		0		0		0		ns


Notes:

2, 3, 4, 5. - see AC Waveforms for Read Operation.

= Preliminary Information

<sup>2.</sup> VPP may be connected directly to VCC, except during programming. The supply current would then be the sum of ICC and IPP.


## **AC Waveforms for Read Operation** (1)



Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.


- 2. OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
- OE may be delayed up to tACC toE after the address is valid without impact on tACC.
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

## **Input Test Waveforms and Measurement Levels**



 $t_R,\,t_F\!<\!20$  ns (10% to 90%)

### **Output Test Load**



Note: CL= 100 pF including jig capacitance.

## Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C)


	Тур	Max	Units	Conditions	
CIN	4	8	pF	$V_{IN} = 0V$	
Соит	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





## **Programming Waveforms** (1)



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .
  - 2. toe and topp are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27C020 a 0.1  $\mu F$  capacitor is required across  $V_{PP}$  and ground to suppress spurious voltage transients.

## **DC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

		Test	L	Limits		
Symbol	Parameter	Conditions	Min	Max	Units	
<b>I</b> LI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА	
VIL	Input Low Level		-0.6	0.8	٧	
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 1	V	
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧	
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧	
ICC2	V <sub>CC</sub> Supply Current (Program and Verify)			40	mA	
IPP2	V <sub>PP</sub> Supply Current	CE = PGM = V <sub>IL</sub>		20	mA	
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	V	

#### **AC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

Sym- bol	Test Conditions* (1)	<b>Lin</b> Min	nits Max	Units
tas	Address Setup Time	2		μS
tces	CE Setup Time	2		μs
toes	OE Setup Time	2		μS
tos	Data Setup Time	2		μS
tah	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
topp	OE High to Out- put Float Delay <sup>(2)</sup>	0	130	ns
tvps	V <sub>PP</sub> Setup Time	2		μS
tvcs	V <sub>CC</sub> Setup Time	2		μS
tpw	PGM Program Pulse Width (3)	95	105	μS
toe	Data Valid from OE		150	ns
tpat	V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to	90%)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V


- Notes: 1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven - see timing diagram.
  - 3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.

#### Atmel's 27C020 Integrated **Product Identification Code**

		Pins						Hex		
Codes	AO	07	<b>O</b> 6	<b>O</b> 5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	0	1	1	0	86

#### Rapid Programming Algorithm

A 100 µs PGM pulse width is used to program. The address is set to the first location. Vcc is raised to 6.5V and VPP is raised to 13.0V. Each address is first programmed with one 100 us PGM pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 µs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and V<sub>CC</sub> to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.







## **Ordering Information**

tacc	Icc	(mA)	Onderdon Onde	D I	
(ns)	Active	Standby	Ordering Code	Package	Operation Range
70	70 25 0.1		AT27C020-70JC AT27C020-70PC AT27C020-70TC	32J 32P6 32T	Commercial (0°C to 70°C)
	25	0.1	AT27C020-70JI AT27C020-70PI AT27C020-70TI	32J 32P6 32T	Industrial (-40°C to 85°C)
85	25 0.1		AT27C020-85JC AT27C020-85PC AT27C020-85TC	32J 32P6 32T	Commercial (0°C to 70°C)
	25	0.1	AT27C020-85JI AT27C020-85PI AT27C020-85TI	32J 32P6 32T	Industrial (-40°C to 85°C)
100	25	0.1	AT27C020-10JC AT27C020-10PC AT27C020-10TC	32J 32P6 32T	Commercial (0°C to 70°C)
	25	0.1	AT27C020-10JI AT27C020-10PI AT27C020-10TI	32J 32P6 32T	Industrial (-40°C to 85°C)
120	25	0.1	AT27C020-12JC AT27C020-12PC AT27C020-12TC	32J 32P6 32T	Commercial (0°C to 70°C)
	25	0.1	AT27C020-12JI AT27C020-12PI AT27C020-12TI	32J 32P6 32T	Industrial (-40°C to 85°C)
150	25	0.1	AT27C020-15JC AT27C020-15PC AT27C020-15TC	32J 32P6 32T	Commercial (0°C to 70°C)
	25	0.1	AT27C020-15JI AT27C020-15PI AT27C020-15TI	32J 32P6 32T	Industrial (-40°C to 85°C)



	Package Type
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)

#### **Features**

- Fast Read Access Time 70 ns
- Low Power CMOS Operation
  - 100 μA Maximum Standby
  - 35 mA Maximum Active at 5 MHz
- JEDEC Standard Packages
  - 40-Lead 600 mil PDIP
  - 44-Lead PLCC
  - 40-Lead TSOP (10 mm X 14 mm)
- Direct Upgrade from 512K bit and 1M bit (AT27C516 and AT27C1024) EPROMs
- 5V ± 10% Power Supply
- High Reliability CMOS Technology
  - 2,000V ESD Protection 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 50 µs/word (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### **Description**


The AT27C2048 is a low-power, high performance 2,097,152 bit one-time program-mable read only memory (OTP EPROM) organized as 128K by 16 bits. It requires a single 5V power supply in normal read mode operation. Any word can be accessed in less than 70 ns, eliminating the need for speed-reducing WAIT states. The by-16 organization makes this part ideal for high-performance 16 and 32 bit microprocessor systems.

### Pin Configurations

Pin Name	Function
A0 - A16	Addresses
O0 - O15	Outputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program
NC	No Connect

Note: Both GND pins must be connected.

PLCC Top View



Note:

PLCC package pins 1 and 23 are DON'T CONNECT.

PDIP Top View (continued)

VPP	d	1	-0	40	Ь	VCC
CE	П	2		39	Ь	PGM
O15	q	3		38	Ь	A16
014	С	4		37	Ь	A15
013	000000000000	5		36	Ь	A14
012	d	6		35	Ь	A13
011	С	7		34	Ь	A12
O10	d	8		33	Ь	A11
O9		9		32	þ	A10
08	d	10		31	Ь	A9
GND	q	11		30	b	GND
07	d	12		29	b	<b>8A</b>
O6	d	13		28	þ	A7
O5	С	14		27	Þ	A6
04	9	15		26	þ	A5
О3	d	16		25	þ	A4
02	d	17		24	Ь	A3
01	000	18		23	þ	A2
OE OE	d	19		22	Þ	A1
OE	d	20		21	Ь	A0

TSOP Top View
Type 1

A9	- HC	`	1 _	40		Ľ		GND
A11	08		3	38	39	3	A8	<b>A</b> 7
A13 A1	2日 4	4	5	36	37	6	A6	A5
A1		6	•		35	Þ.	A4	A3
A15 A1	64 1	В	,	34	33	Б	A2	
PGM	q	10	9	32	31		A0	A1
	_ 9		11	30		Р		OE
015		12	13	28	29		00	01
UI		14			27	Ē	02	
O13 O1	2 0	16	15	26	25	Б	04	ОЗ
011 01	۰ 🛭 ه	18	17	24	23	В	06	O5
O9 O		20	19	22	21		GND	07
·	۔ ا	20			21	٢	GIND	

2 Megabit (128K x 16) OTP CMOS EPROM

## **Preliminary**

0632A





#### **Description** (Continued)

In read mode, the AT27C2048 typically consumes 15 mA. Standby mode supply current is typically less than 10  $\mu$ A.

The AT27C2048 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic, PDIP, PLCC, and TSOP packages. The device features two-line control (CE, OE) to eliminate bus contention in high-speed systems.


With high density 128K word storage capability, the AT27C2048 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's AT27C2048 has additional features that ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50 µs/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V<sub>CC</sub> and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the V<sub>CC</sub> and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V (1)
VPP Supply Voltage with Respect to Ground2.0V to +14.0V (1)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note

 Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

## **Operating Modes**

Mode \ Pin	CE	ŌĒ	PGM	Ai	Vpp	Outputs
Read	VIL	ViL	X <sup>(1)</sup>	Ai	X <sup>(1)</sup>	Dout
Output Disable	Χ	ViH	Χ	Χ	Х	High Z
Standby	ViH	Х	Х	Х	X <sup>(5)</sup>	High Z
Rapid Program <sup>(2)</sup>	VIL	ViH	ViL	Ai	Vpp	DiN
PGM Verify	VIL	VIL	ViH	Ai	Vpp	Dout
PGM Inhibit	VIH	Χ	Х	Х	Vpp	High Z
Product Identification <sup>(4)</sup>	VIL	VIL	Х	A9 = V <sub>H</sub> <sup>(3)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A16 = V <sub>IL</sub>	Vcc	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

- 2. Refer to the Programming Characteristics.
- 3.  $V_H = 12.0 \pm 0.5 V$ .

- 4. Two identifier words may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9, which is set to V<sub>H</sub>, and A0, which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification word and high (V<sub>IH</sub>) to select the Device Code word.
- Standby V<sub>CC</sub> current (I<sub>SB</sub>) is specified with V<sub>PP</sub> = V<sub>CC</sub>.
   V<sub>CC</sub> > V<sub>PP</sub> will cause a slight increase in I<sub>SB</sub>.





## **DC and AC Operating Conditions for Read Operation**

		AT27C2048							
		-70	-90	-12	-15				
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C				
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C				
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%				

## **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
l <u>L</u> I	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
lLO	Output Leakage Current	Vout = 0V to Vcc		±5	μΑ
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
lon	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$\frac{I_{SB1} \text{ (CMOS)}}{CE} = V_{CC} \pm 0.3V$		100	μА
ISB		$\frac{I_{SB2}}{CE} (TTL)$ $\overline{CE} = 2.0 \text{ to V}_{CC} + 0.5V$		1	mA
lcc	V <sub>CC</sub> Active Current	$\frac{f = 5 \text{ MHz,Iout} = 0 \text{ mA,}}{CE = V_{IL}}$		35	mA
VIL	Input Low Voltage		-0.6	0.8	V
ViH	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
Vон	Output High Voltage	loн = -400 μA	2.4		V

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.


### **AC Characteristics for Read Operation**

				AT27C2048							
			-	70	-!	90		12		15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub> (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		70		90		120		150	ns
tcE (2)	CE to Output Delay	OE = V <sub>IL</sub>		70		90		120		150	ns
toE (2, 3)	OE to Output Delay	CE = V <sub>IL</sub>		40		40		40		50	ns
t <sub>DF</sub> (4, 5)	OE or CE High to Output Float, whichever occurred first			30		30		35		40	ns
tон <sup>(4)</sup>	Output Hold from Address, CE or OE, whichever occurred first		7		0		0		0		ns

Notes: 2, 3, 4, 5. See the AC Waveforms for Read Operation diagram.


V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>DD</sub>.

## **AC Waveforms for Read Operation** (1)




- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - 2. OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
- OE may be delayed up to t<sub>ACC</sub> t<sub>OE</sub> after the address is valid without impact on t<sub>ACC</sub>.
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

### **Input Test Waveforms and Measurement Levels**



#### **Output Test Load**



Note: CL = 100 pF including jig capacitance.

## Pin Capacitance (f = 1 MHz T = 25°C) $^{(1)}$


	Тур	Max	Units	Conditions	
C <sub>IN</sub>	4	10	pF	$V_{IN} = 0V$	
Cout	8	12	pF	$V_{OUT} = 0V$	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





**Programming Waveforms** (1)



- Notes: 1. The Input Timing Reference is 0.8V for V<sub>IL</sub> and 2.0V for V<sub>IH</sub>.
  - 2. toE and toFP are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27C2048, a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

## **DC Programming Characteristics**

 $T_{A}$  = 25  $\pm$  5°C,  $V_{CC}$  = 6.5  $\pm$  0.25V,  $V_{PP}$  = 13.0  $\pm$  0.25V

		Limits				
Symbol	Parameter	Test Conditions	Min	Max	Units	
lu	Input Load Current	VIN = VIL, VIH		± 10	μΑ	
VIL	Input Low Level		-0.6	0.8	٧	
VIH	Input High Level		2.0	V <sub>CC</sub> + 0.5	V	
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V	
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V	
Icc2	V <sub>CC</sub> Supply Current (Program and Verify)			50	mA	
IPP2	V <sub>PP</sub> Supply Current	CE = V <sub>IL</sub>		30	mA	
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	٧	

#### **AC Programming Characteristics**

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

	Description Test	Lin	nits	
Sym- bol	Parameter Conditions* (1)	Min	Max	Units
tas	Address Setup Time	2		μS
toes	OE Setup Time	2		μS
tos	Data Setup Time	2		μS
taH	Address Hold Time	0		μS
tDH	Data Hold Time	2		μs
tDFP	OE High to Output Float Delay (2)	0	130	ns
tvps	V <sub>PP</sub> Setup Time	2		μS
tvcs	V <sub>CC</sub> Setup Time	2		μS
tpw	PGM Program Pulse Width (3)	47.5	52.5	μS
toE	Data Valid from OE		150	ns
tPRT	V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%)	20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V


- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after VPP.
  - 2. This parameter is only sampled and is not 100% tested. Ouput Float is defined as the point where data is no longer driven - see timing diagram.
  - 3. Program Pulse width tolerance is 50  $\mu$ sec  $\pm$  5%.

#### Atmel's 27C2048 Integrated **Product Identification Code**

		Pins							Hex		
Codes	A0	015-08	07	<b>O</b> 6	<b>O</b> 5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	1	1	1	00F7

#### **Rapid Programming Algorithm**

A 50 µs  $\overline{\text{CE}}$  pulse width is used to program. The address is set to the first location. VCC is raised to 6.5V and VPP is raised to 13.0V. Each address is first programmed with one 50 us CE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 µs pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and VCC to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.





## **Ordering Information**

tacc lcc (mA		(mA)	Out of a Code		
(ns)	Active	Standby	Ordering Code	Package	Operation Range
70	35	0.1	AT27C2048-70JC AT27C2048-70PC AT27C2048-70VC	44J 40P6 40V	Commercial (0°C to 70°C)
	35	0.1	AT27C2048-70JI AT27C2048-70PI AT27C2048-70VI	44J 40P6 40V	Industrial (-40°C to 85°C)
90	35	0.1	AT27C2048-90JC AT27C2048-90PC AT27C2048-90VC	44J 40P6 40V	Commercial (0°C to 70°C)
	35	0.1	AT27C2048-90JI AT27C2048-90PI AT27C2048-90VI	44J 40P6 40V	Industrial (-40°C to 85°C)
120	35	0.1	AT27C2048-12JC AT27C2048-12PC AT27C2048-12VC	44J 40P6 40V	Commercial (0°C to 70°C)
	35	0.1	AT27C2048-12JI AT27C2048-12PI AT27C2048-12VI	44J 40P6 40V	Industrial (-40°C to 85°C)
150	35	0.1	AT27C2048-15JC AT27C2048-15PC AT27C2048-15VC	44J 40P6 40V	Commercial (0°C to 70°C)
	35	0.1	AT27C2048-15JI AT27C2048-15PI AT27C2048-15VI	44J 40P6 40V	Industrial (-40°C to 85°C)

Package Type					
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
40P6	40 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
40V	40 Lead, Plastic Thin Small Outline Package (TSOP) 10 x 14 mm				

4 Megabit

 $(512K \times 8)$ 

**CMOS EPROM** 

**OTP** 

#### **Features**

- Fast Read Access Time 80 ns
- Low Power CMOS Operation
   100 μA max. Standby

30 mA max. Active at 5 MHz

- JEDEC Standard Packages
  - 32-Lead 600-mil PDIP
  - 32-Lead 450-mil SOIC (SOP)
  - 32-Lead PLCC
- 32-Lead TSOP
- 5V ± 10% Supply
- High Reliability CMOS Technology
   According to the control of the control
  - 2000V ESD Protection
- 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### **Description**

The AT27C040 chip is a low-power, high-performance 4,194,304 bit one-time programmable read only memory (OTP EPROM) organized as 512K by 8 bits. The AT27C040 requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 80 ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems.

Atmel's scaled CMOS technology provides low active power consumption, and fast programming. Power consumption is typically 8 mA in active mode and less than 10  $\mu$ A in standby mode.

(continued)


## **Pin Configurations**

Pin Name	Function
A0 - A18	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌĒ	Output Enable

PDIP, SOIC Top View

Г		$\smile$		1	
VPP 🗆	1		32	Þ	VCC
A16 🗆	2		31	Þ	A18
A15 🗆	3		30	Þ	A17
A12 🗆	4		29	Þ	A14
A7 🗆	5		28		A13
A6 🗆	6		27	Þ	A8
A5 🗆	7		26	Þ	A9
A4 🗆	8		25	Þ	A11
АЗ □	9		24	Þ	OE
A2 🗆	10		23	Þ	A10
A1 🗆	11		22	Þ	CE
A0 🗆	12		21	Þ	07
∞ □	13		20	Þ	06
01 🗆	14		19		O5
O2 🗆	15		18	Þ	04
GND C	16		17	b	03

**PLCC Top View** 



TSOP Top View **Type 1** 

A8 A9 3 2 31 A10 CE A14 A13 4 5 28 27 0 05 A18 VCC 8 9 24 25 0 03 GNI	
A14 A13 4 5 28 29 07 06 A18 7 26 27 05 04 VPP VCC 8 9 24 25 03 GNI	
A18 7 6 05 04 27 05 05 04 27 07 05 04 25 03 GNI	
VPP <sup>VCC   8</sup> 9 24 <sup>25</sup>   GNi	
VPP ⊔ 9 24 ⊔ GNI	
	כ
A15 9 11 22 P O1	
A7 1 13 20 1 A0	
A6 Q 14	
A5 A4 = 16 15 18 17 A3 A2	

0189D





#### **Description** (Continued)


The AT27C040 is available in a choice of industry standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, SOIC (SOP), and TSOP packages. The device features two-line control (CE, OE) to eliminate bus contention in high-speed systems.

Atmel's AT27C040 has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



#### Absolute Maximum Ratings\*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V (1)
VPP Supply Voltage with Respect to Ground2.0V to +14.0V (1)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

## **Operating Modes**

Mode \ Pin	CE	ŌĒ	Ai	V <sub>PP</sub>	Outputs
Read	VIL	VIL	Ai	X <sup>(1)</sup>	Dout
Output Disable	Х	ViH	Χ	Χ	High Z
Standby	ViH	X	Χ	Χ	High Z
Rapid Program (2)	VIL	ViH	Ai	$V_{PP}$	DiN
PGM Verify	X	VIL	Ai	Vpp	Dout
PGM Inhibit	ViH	ViH	Χ	Vpp	High Z
Product Identification (4)	VIL	VIL	A9 = V <sub>H</sub> <sup>(3)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A18 = V <sub>IL</sub>	X	Identification Code

Notes: 1. X can be VIL or VIH.

2. Refer to Programming characteristics.

3.  $V_H = 12.0 \pm 0.5 V$ .

4. Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





### DC and AC Operating Conditions for Read Operation

			AT27C040						
		-80	-10	-12	-15				
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C				
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C				
Vcc Power Supply		5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%				

### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
Tu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
ILO	Output Leakage Current	Vout = 0V to Vcc		±5	μΑ
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
1	V <sub>CC</sub> <sup>(1)</sup> Standby Current	I <sub>SB1</sub> (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
IsB	VCC - Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE}$ = 2.0 to V <sub>CC</sub> + 0.5V		1	mA
Icc	V <sub>CC</sub> Active Current	f = 5  MHz,  Iout = 0  mA, $\overline{\text{CE}} = \text{V}_{\text{IL}}$		30	mA
VIL	Input Low Voltage		-0.6	0.8	٧
VIH	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
Voн	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.


## **AC Characteristics for Read Operation**

				AT27C040							
			-4	30	-	10	-	12	-	15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub> (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		80		100		120		150	ns
t <sub>CE</sub> (2)	CE to Output Delay	OE = VIL		80		100		120		150	ns
toE (2, 3)	OE to Output Delay	CE = V <sub>IL</sub>		35		35		35		40	ns
t <sub>DF</sub> (4, 5)	OE or CE High to Output Float, whicheve	er occurred first		30		30		30		30	ns
toH	Output Hold from Addr CE or OE, whichever of	ess, occurred first	O		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.


## **AC Waveforms for Read Operation** (1)



Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

- 2. OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
- 3.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}$   $t_{\text{OE}}$  after the address is valid without impact on  $t_{\text{ACC}}$ .
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

## **Input Test Waveforms and Measurement Levels**



 $t_R$ ,  $t_F$  < 20 ns (10% to 90%)

### **Output Test Load**



Note: CL = 100 pF including jig capacitance.

## Pin Capacitance (f = 1 MHz, T = 25°C) (1)


	Тур	Max	Units	Conditions	
CIN	4	8	pF	$V_{IN} = 0V$	
Соит	8	12	pF	V <sub>OUT</sub> = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





## **Programming Waveforms** (1)



Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}. \label{eq:vibration}$ 

2. toE and toFP are characteristics of the device but must be accommodated by the programmer.

3. When programming the AT27C040 a 0.1 μF capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

## **DC Programming Characteristics**

 $T_{A}$  = 25  $\pm~$  5°C,  $V_{CC}$  = 6.5  $\pm~0.25V,~V_{PP}$  = 13.0  $\pm~0.25V$ 

		Test	L		
Symbol	Parameter	Conditions	Min	Max	Units
lu	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА
VIL	Input Low Level		-0.6	0.8	٧
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 0.7	٧
Vol	Output Low Voltage	l <sub>OL</sub> = 2.1 mA		0.4	V
Voh	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		. <b>V</b>
ICC2	V <sub>CC</sub> Supply Current (Program and Verify)			40	mA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	CE = V <sub>IL</sub>		20	mA
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	V

#### AC Programming Characteristics

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

Sym- bol	Parameter	Test Conditions* <sup>(1)</sup>	<b>Li</b> r Min	nits Max	Units
tas	Address Setup Tir	ne	2		μS
toes	OE Setup Time		2		μS
tos	Data Setup Time		2		μS
tan	Address Hold Tim	e	0		μS
tDH	Data Hold Time		2		μS
tDFP	OE High to Output Float Delay (2)	İ.	0	130	ns
tvps	V <sub>PP</sub> Setup Time		2		μS
tvcs	V <sub>CC</sub> Setup Time		2		μS
tpw	CE Program Puls	e Width <sup>(3)</sup>	95	105	μS
toE	Data Valid from O	Ē <sup>(2)</sup>		150	ns
tPRT	V <sub>PP</sub> Pulse Rise Ti Programming	me During	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to	90%)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V


- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after VPP.
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven -see timing diagram.
  - 3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.

#### Atmel's 27C040 Integrated **Product Identification Code**

		Pins				Hex				
Codes	AO	07	<b>O</b> 6	<b>O</b> 5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	0	1	1	0B

#### **Rapid Programming Algorithm**

A 100 µs CE pulse width is used to program. The address is set to the first location. VCC is raised to 6.5V and VPP is raised to 13.0V. Each address is first programmed with one 100 us CE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 µs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and Vcc to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.







# Ordering Information

tacc	lcc	(mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
80	30	0.1	AT27C040-80JC AT27C040-80PC AT27C040-80RC AT27C040-80TC	32J 32P6 32R 32T	Commercial (0°C to 70°C)
	30	0.1	AT27C040-80JI AT27C040-80PI AT27C040-80RI AT27C040-80TI	32J 32P6 32R 32T	Industrial (-40°C to 85°C)
100	30	0.1	AT27C040-10JC AT27C040-10PC AT27C040-10RC AT27C040-10TC	32J 32P6 32R 32T	Commercial (0°C to 70°C)
	30	0.1	AT27C040-10JI AT27C040-10PI AT27C040-10RI AT27C040-10TI	32J 32P6 32R 32T	Industrial (-40°C to 85°C)
120	30	0.1	AT27C040-12JC AT27C040-12PC AT27C040-12RC AT27C040-12TC	32J 32P6 32R .32T	Commercial (0°C to 70°C)
	30	0.1	AT27C040-12JI AT27C040-12PI AT27C040-12RI AT27C040-12TI	32J 32P6 32R 32T	Industrial (-40°C to 85°C)
150	30	0.1	AT27C040-15JC AT27C040-15PC AT27C040-15RC AT27C040-15TC	32J 32P6 32R 32T	Commercial (0°C to 70°C)
	30	0.1	AT27C040-15JI AT27C040-15PI AT27C040-15RI AT27C040-15TI	32J 32P6 32R 32T	Industrial (-40°C to 85°C)

	Package Type			
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)			
32P6 32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
32R	32 Lead, 0.450" Wide, Plastic Gull Wing Small Outline (SOIC)			
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)			

4 Megabit

 $(256K \times 16)$ 

**CMOS EPROM** 

#### **Features**

- Fast Read Access Time 85 ns
- Low Power CMOS Operation
   A Maximum Standburghton

100 μA Maximum Standby 40 mA Maximum Active at 5 MHz

- JEDEC Standard Packages
   40-Lead 600 mil PDIP
  - 44-Lead PLCC 40-Lead TSOP (10 mm X 14 mm)
- Direct Upgrade from 512K bit, 1M bit, and 2M bit (AT27C516, AT27C1024, and AT27C2048) EPROMs
- 5V ± 10% Power Supply
- High Reliability CMOS Technology 2,000V ESD Protection 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 50 µs/word (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

#### Description

The AT27C4096 is a low-power, high performance 4,194,304 bit one-time programmable read only memory (OTP EPROM) organized 256K by 16 bits. It requires a single 5V power supply in normal read mode operation. Any word can be accessed in less than 85 ns, eliminating the need for speed-reducing WAIT states. The by-16 organization makes this part ideal for high-performance 16 and 32 bit microprocessor systems.


(continued)

## **Pin Configurations**

Pin Name	Function
A0 - A17	Addresses
O0 - O15	Outputs
CE	Chip Enable
ŌE	Output Enable
NC	No Connect

Note: Both GND pins must be connected.

PLCC Top View



Note: PLCC pkg. pins 1 and 23 are DON'T CONNECT.

PDIP Top View

VPP	C	1	 40	Ь	vcc
CE	С	2	39	þ	A17
O15	С	3	38	Ь	A16
014	Г	4	37	Ь	A15
013	C	5	36	Ь	A14
012	C	6	35	ь	A13
011	d	7	34	Ь	A12
O10	C	8	33	Ь	A11
09	d	9	32	Ь	A10
08	Ц	10	31	Ь	A9
GND	E.	11	30	Ь	GND
07	d	12	29	Ь	A8
06	d	13	28	Ь	<b>A</b> 7
O5	þ	14	27	ь	A6
04		15	26	Þ	<b>A</b> 5
О3	С	16	25	Þ	A4
02		17	24	þ	АЗ
01	С	18	23	Þ	A2
00	9	19	22	h	A1
OE	d	20	21	þ	A0

TSOP Top View
Type 1

A9	10	1 0	40	39	È		GND
A11 A10	] [	3 2	38		Ē	A8	Α7
A13	4	5	36	37	Б	A6	A5
A14 A15	6	7	34	35		A4	АЗ
	8	9	32	33	E	A2	A1
VCC	10	-		31	Б	A0	
VPP	12	11	30	29	Б	00	OE
O15 O14	14	13	28	27	В	02	01
013 012	16	16	26	25	Ē	04	ОЗ
011 010	18	17	24	23	Ē	06	O5
O9 O8	20	10	22		Ē	GND	07

0311D





#### **Description** (Continued)

In read mode, the AT27C4096 typically consumes 15 mA. Standby mode supply current is typically less than 10  $\mu$ A.

The AT27C4096 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, and TSOP packages. The device features two-line control (CE, OE) to eliminate bus contention in high-speed systems.


With high density 256K word storage capability, the AT27C4096 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's AT27C4096 has additional features that ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50  $\mu s/word$ . The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the  $V_{CC}$  and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the  $V_{CC}$  and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

### **Block Diagram**



#### Absolute Maximum Ratings\*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
VPP Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

### **Operating Modes**

Mode \ Pin	CE	ŌĒ	Ai	$V_{PP}$	Outputs
Read	VIL	VIL	Ai	X <sup>(1)</sup>	Dout
Output Disable	Х	VIH	Χ	Χ	High Z
Standby	V <sub>IH</sub>	X	Χ	X <sup>(5)</sup>	High Z
Rapid Program (2)	VIL	VIH	Ai	$V_{PP}$	DIN
PGM Verify	ViH	VIL	Ai	V <sub>PP</sub>	Dout
PGM Inhibit	VIH	ViH	Χ	$V_{PP}$	High Z
Product Identification (4)	VIL	VIL	$A9 = V_H^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A17 = V_{IL}$	Vcc	Identification Code

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

- 2. Refer to the Programming characteristics.
- 3.  $V_H = 12.0 \pm 0.5 V$ .

- 4. Two identifier words may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9, which is set to V<sub>H</sub>, and A0, which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification word and high (V<sub>IH</sub>) to select the Device Code word.
- Standby V<sub>CC</sub> current (I<sub>SB</sub>) is specified with V<sub>PP</sub> = V<sub>CC</sub>.
   V<sub>CC</sub> > V<sub>PP</sub> will cause a slight increase in I<sub>SB</sub>.





### DC and AC Operating Conditions for Read Operation

		AT27C4096							
		-85	-10	-12	-15				
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C				
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C				
Vcc Power Supp	oly	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%				

## **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
lLO	Output Leakage Current	Vour = 0V to Vcc		±5	μΑ
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
Isa	Vcc <sup>(1)</sup> Standby Current	$\frac{I_{SB1} \text{ (CMOS)}}{CE} = V_{CC} \pm 0.3V$		100	μА
158	VCC Standby Current	$\frac{I_{SB2} \text{ (TTL)}}{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{V}$		1	mA
lcc	V <sub>CC</sub> Active Current	$\frac{f = 5 \text{ MHz,I}_{OUT} = 0 \text{ mA,}}{CE = V_{IL}}$		40	mA
VIL	Input Low Voltage		-0.6	0.8	V
V₁H	Input High Voltage		2.0	Vcc + 0.5	V
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧

Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$ , and removed simultaneously or after  $V_{PP}$ .


## **AC Characteristics for Read Operation**

				AT27C4096							
			-	85	_	10	-1	12	-1	15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		85		100		120		150	ns
tcE (2)	CE to Output Delay	OE = V <sub>IL</sub>		85		100		120		150	ns
toE (2, 3)	OE to Output Delay	CE = V <sub>IL</sub>		40		40		40		50	ns
t <sub>DF</sub> (4, 5)	OE or CE High to Output Float, whicheve	r occurred first		30		30		35		40	ns
t <sub>OH</sub> <sup>(4)</sup>	Output Hold from Address, CE or OE, wh	ichever occurred first	7		0		0		0		ns

Notes: 2, 3, 4, 5. See the AC Waveforms for Read Operation diagram.

V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

## **AC Waveforms for Read Operation** (1)



- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - 2. OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
- OE may be delayed up to t<sub>ACC</sub> t<sub>OE</sub> after the address is valid without impact on t<sub>ACC</sub>.
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

### **Input Test Waveforms and Measurement Levels**



t<sub>R</sub>, t<sub>F</sub> < 20 ns (10% to 90%)

#### **Output Test Load**



Note: CL = 100 pF including jig capacitance.

## Pin Capacitance (f = 1 MHz T = 25°C) $^{(1)}$


	Тур	Max	Units	Conditions
Cin	4	10	pF	$V_{IN} = 0V$
Соит	8	12	pF	V <sub>OUT</sub> = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





**Programming Waveforms** (1)



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$ .
  - 2. t<sub>OE</sub> and t<sub>DFP</sub> are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27C4096, a 0.1  $\mu$ F capacitor is required across Vpp and ground to suppress spurious voltage transients.

## **DC Programming Characteristics**

 $T_{\text{A}}$  = 25  $\pm$  5°C,  $V_{\text{CC}}$  = 6.5  $\pm$  0.25V,  $V_{PP}$  = 13.0  $\pm$  0.25V

			Limits					
Symbol	Parameter	Test Conditions	Min	Max	Units			
l <sub>L1</sub>	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ			
VIL	Input Low Level		-0.6	0.8	V			
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 0.7	٧			
VoL	Output Low Voltage	l <sub>OL</sub> = 2.1 mA		0.4	V			
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧			
Icc2	V <sub>CC</sub> Supply Current (Program and Verify)			50	mA			
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	CE = V <sub>IL</sub>		30	mA			
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	V			

#### **AC Programming Characteristics**

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25V$ ,  $V_{PP} = 13.0 \pm 0.25V$ 

	Dorometer Test	Lin	nits	
Sym- bol	Parameter Conditions* (1)	Min	Max	Units
tas	Address Setup Time	2		μS
toes	OE Setup Time	2		μS
tos	Data Setup Time	2		μS
tah	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
tDFP	OE High to Output Float Delay (2)	0	130	ns
typs	V <sub>PP</sub> Setup Time	2		μS
tvcs	V <sub>CC</sub> Setup Time	2		μS
tpw	CE Program Pulse Width (3)	47.5	52.5	μS
toE	Data Valid from OE		150	ns
tPRT	V <sub>PP</sub> Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%) ......20 ns Input Pulse Levels........................0.45V to 2.4V Input Timing Reference Level...... 0.8V to 2.0V Output Timing Reference Level.............0.8V to 2.0V


- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after VPP.
  - 2. This parameter is only sampled and is not 100% tested. Ouput Float is defined as the point where data is no longer driven - see timing diagram.
  - 3. Program Pulse width tolerance is 50 µsec ± 5%.

#### Atmel's 27C4096 Integrated **Product Identification Code**

		Pins								Hex	
Codes	A0	015-08	07	<b>O</b> 6	<b>O</b> 5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	1	0	0	00F4

#### **Rapid Programming Algorithm**

A 50 us  $\overline{\text{CE}}$  pulse width is used to program. The address is set to the first location. Vcc is raised to 6.5V and Vpp is raised to 13.0V. Each address is first programmed with one 50 us CE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 µs pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and Vcc to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.





## **Ordering Information**

tACC	Icc (mA)		Ondonium Condo		o p
(ns)	Active	Standby	Ordering Code	Package	Operation Range
85	40	0.1	AT27C4096-85JC AT27C4096-85PC AT27C4096-85VC	44J 40P6 40V	Commercial (0°C to 70°C)
	40	0.1	AT27C4096-85JI AT27C4096-85PI AT27C4096-85VI	44J 40P6 40V	Industrial (-40°C to 85°C)
100	40	0.1	AT27C4096-10JC AT27C4096-10PC AT27C4096-10VC	44J 40P6 40V	Commercial (0°C to 70°C)
	40	0.1	AT27C4096-10JI AT27C4096-10PI AT27C4096-10VI	44J 40P6 40V	Industrial (-40°C to 85°C)
120	40	0.1	AT27C4096-12JC AT27C4096-12PC AT27C4096-12VC	44J 40P6 40V	Commercial (0°C to 70°C)
	40	0.1	AT27C4096-12JI AT27C4096-12PI AT27C4096-12VI	44J 40P6 40V	Industrial (-40°C to 85°C)
150	40	0.1	AT27C4096-15JC AT27C4096-15PC AT27C4096-15VC	44J 40P6 40V	Commercial (0°C to 70°C)
	40	0.1	AT27C4096-15JI AT27C4096-15PI AT27C4096-15VI	44J 40P6 40V	Industrial (-40°C to 85°C)

	Package Type			
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)			
40P6	40 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			
40V	40 Lead, Plastic Thin Small Outline Package (TSOP) 10 x 14 mm			

8 Megabit

**UV Erasable** 

**CMOS EPROM** 

 $(1M \times 8)$ 

#### **Features**

- Fast Read Access Time 100 ns
- Low Power CMOS Operation
   100 μA max. Standby

40 mA max. Active at 5 MHz

- JEDEC Standard Packages
  - 32-Lead 600-mil PDIP and Cerdip 32-Lead 450-mil SOIC (SOP)
  - 32-Lead TSOP
- 5V ± 10% Supply
- High Reliability CMOS Technology 2,000V ESD Protection 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 50 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Industrial and Commercial Temperature Ranges

#### **Description**

The AT27C080 chip is a low power, high performance 8,388,608 bit ultraviolet erasable programmable read only memory (EPROM) organized as 1M by 8 bits. The AT27C080 requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 100 ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems.

Atmel's scaled CMOS technology provides low active power consumption and fast programming. Power consumption is typically 10 mA in active mode and less than 10  $\mu$ A in standby mode.

(continued)

### **Pin Configurations**


Pin Name	Function
A0 - A19	Addresses
00 - 07	Outputs
CE	Chip Enable
ŌE	Output Enable

CDIP, PDIP, SOIC Top View

-				-	
A19 🗆	1	$\circ$	32	Ь	VCC
A16 🗆	2		31	Þ	A18
A15 🗆	3		30	Þ	A17
A12 🗆	4		29	Þ	A14
A7 🗆	5		28	Þ	A13
A6 □	6		27	Þ	A8
A5 🗆	7		26	Þ	A9
A4 🗆	8		25	Þ	A11
АЗ 🗆	9		24	Þ	<b>OE/VPP</b>
A2 🗆	10		23	Þ	A10
A1 📮	11		22	Þ	CE
AO 🗆	12		21	Þ	07
ᅇ덕	13		20	Þ	O6
01	14		19	þ	O5
O2 🗆	15		18	Ь	04
GND 🗆	16		17	Ь	03
				J	

TSOP Top View

Type 1



0360D





#### **Description** (Continued)

The AT27C080 is available in a choice of packages, including; one-time programmable (OTP) plastic PDIP, SOIC (SOP), and TSOP, as well as windowed ceramic Cerdip. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.

With high density 1M byte storage capability, the AT27C080 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C080 has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.


#### **Erasure Characteristics**

The entire memory array of the AT27C080 is erased (all outputs read as V<sub>OH</sub>) after exposure to ultraviolet light at a wavelength of 2537Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000  $\mu W cm^2$  intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu F$  high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the VCC and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be utilized, again connected between the VCC and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
Integrated UV Erase Dose7258 W∙sec/cm <sup>2</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

## **Operating Modes**

Mode \ Pin	CE	OE/V <sub>PP</sub>	Ai	Outputs
Read	V <sub>IL</sub>	VIL	Ai	Dout
Output Disable	X	ViH	X <sup>(1)</sup>	High Z
Standby	ViH	X	X	High Z
Rapid Program (2)	VIL	V <sub>PP</sub>	Ai	DIN
PGM Verify	VIL	V <sub>IL</sub>	Ai	Dout
PGM Inhibit	ViH	V <sub>PP</sub>	Х	High Z
Product Identification (4)	VIL	VIL	A9 = V <sub>H</sub> <sup>(3)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A19 = V <sub>IL</sub>	Identification Code

Notes: 1. X can be VIL or VIH.

- 2. Refer to Programming characteristics.
- 3.  $V_H = 12.0 \pm 0.5 V$ .

4. Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





## DC and AC Operating Conditions for Read Operation

			AT27C080	
		-10	-12	-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%

### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$	Com., Ind.		±1	μΑ
ILO	Output Leakage Current	Vout = 0V to Vcc	Com., Ind.		±5	μΑ
IsB	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$			100	μΑ
ISB	VCC - Standby Current	I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0$ to V <sub>CC</sub> + 0.5	5V		1	mA
Icc	V <sub>CC</sub> Active Current	$\frac{f = 5 \text{ MHz,I}_{OUT} = 0 \text{ mA,}}{CE} = V_{IL}$			40	mA
VIL	Input Low Voltage			-0.6	0.8	V
VIH	Input High Voltage			2.0	V <sub>CC</sub> + 0.5	V
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.4	V
Vон	Output High Voltage	Іон = -400 μΑ		2.4		V


Note: 1. V<sub>CC</sub> must be applied simultaneously or before  $\overline{\text{OE}}/\text{V}_{PP}$ , and removed simultaneously or after  $\overline{\text{OE}}/\text{V}_{PP}$ .

## **AC Characteristics for Read Operation**

	AT27C080								
	•		-1	0	-1	2	-1	5	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Units
tacc (4)	Address to Output Delay	CE = OE/V <sub>PP</sub> = VIL		100		120		150	ns
t <sub>CE</sub> (3)	CE to Output Delay	OE/V <sub>PP</sub> = V <sub>IL</sub>		100		120		150	ns
toE (3, 4)	OE/V <sub>PP</sub> to Output Delay	CE = V <sub>IL</sub>		35		35		40	ns
t <sub>DF</sub> (2, 5)	OE/V <sub>PP</sub> or CE High to Output F	oat, whichever occurred first		30		35		40	ns
tон	Output Hold from Address, CE or C	DE/V <sub>PP</sub> , whichever occurred first	0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.


## **AC Waveforms for Read Operation** (1)



Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

- t<sub>DF</sub> is specified from OE /V<sub>PP</sub> or CE, whichever occurs first. Output float is defined as the point when data is no longer driven.
- OE/VPP may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
- OE /VPP may be delayed up to t<sub>ACC</sub> t<sub>OE</sub> after the address is valid without impact on t<sub>ACC</sub>.
- 5. This parameter is only sampled and is not 100% tested.

### **Input Test Waveforms and Measurement Levels**



 $t_{R}$ ,  $t_{F}$  < 20ns (10% to 90%)

#### **Output Test Load**



Note: CL = 100 pF including jig capacitance.

## Pin Capacitance (f = 1 MHz T = $25^{\circ}$ C) (1)


	Тур	Max	Units	Conditions	
C <sub>IN</sub>	4	8	pF	$V_{IN} = 0V$	
Соит	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





## **Programming Waveforms** (1)



Notes: 1. The Input Timing Reference is 0.8V for VIL and 2.0V for VIH.

2. toe and toep are characteristics of the device but must be accommodated by the programmer.

## **DC Programming Characteristics**

 $T_A$  = 25  $\pm$  5°C,  $V_{CC}$  = 6.5  $\pm$  0.25V,  $\overline{\text{OE}}/V_{PP}$  = 13.0  $\pm$  0.25V

		Test	L	Limits		
Symbol	Parameter	Conditions	Min	Max	Units	
lu	Input Load Current	V <sub>IN</sub> = V <sub>IL</sub> , V <sub>IH</sub>		±10	μА	
VIL	Input Low Level		-0.6	0.8	٧	
ViH	Input High Level		2.0	V <sub>CC</sub> + 1	٧	
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	٧	
VoH	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧	
ICC2	V <sub>CC</sub> Supply Current (Program and Verify)			40	mA	
I <sub>PP2</sub>	OE/V <sub>PP</sub> Current	CE = V <sub>IL</sub>		25	mA	
VID	A9 Product Identification Voltage		11.5	12.5	٧	

#### **AC Programming Characteristics**

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25V$ ,  $\overline{OE}/V_{PP} = 13.0 \pm 0.25V$ 

Sym- bol	Test Conditi Parameter	ions* <sup>(1)</sup>	<b>Lin</b> Min	nits Max	Units
tas	Address Setup Time		2		μS
toes	OE/V <sub>PP</sub> Setup Time		2		μS
toeh	OE/V <sub>PP</sub> Hold Time		2		μS
tos	Data Setup Time		2		μS
taH	Address Hold Time		0		μS
tDH	Data Hold Time		2		μS
tDFP	CE High to Output Float Delay <sup>(2)</sup>		0	130	ns
tvcs	V <sub>CC</sub> Setup Time		2		μS
tpw	CE Program Pulse Width	(3)	47.5	52.5	μS
t <sub>DV</sub>	Data Valid from CE (2)			1	μS
tvR	OE/V <sub>PP</sub> Recovery Time		2		μS
tPRT	OE/V <sub>PP</sub> Pulse Rise Time During Programmin	g	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%	6)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V


- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before OE/V<sub>PP</sub> and removed simultaneously or after OE/Vpp.
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven - see timing diagram.
  - 3. Program Pulse width tolerance is 50 usec  $\pm$  5%.

#### Atmel's 27C080 Integrated **Product Identification Code**

		Pins					Hex			
Codes	AO	07	06	<b>O</b> 5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	1	0	1	0	8A

### **Rapid Programming Algorithm**

A 50  $\mu$ s  $\overline{CE}$  pulse width is used to program. The address is set to the first location. Vcc is raised to 6.5V and OE/VPP is raised to 13.0V. Each address is first programmed with one 50 µs  $\overline{\text{CE}}$  pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 50 us pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. OE/VPP is then lowered to V<sub>IL</sub> and V<sub>CC</sub> to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.





## **Ordering Information**

tacc	Icc (mA)		Oudoutou Oodo	Dookses			
(ns)	Active	Standby	Ordering Code	Package	Operation Range		
100	40	0.1	AT27C080-10DC AT27C080-10PC AT27C080-10RC AT27C080-10TC	32DW6 32P6 32R 32T	Commercial (0°C to 70°C)		
120	40	0.1	AT27C080-12DC AT27C080-12PC AT27C080-12RC AT27C080-12TC	32DW6 32P6 32R 32T	Commercial (0°C to 70°C)		
	40	0.1	AT27C080-12DI AT27C080-12PI AT27C080-12RI AT27C080-12TI	32DW6 32P6 32R 32T	Industrial (-40°C to 85°C)		
150	40	0.1	AT27C080-15DC AT27C080-15PC AT27C080-15RC AT27C080-15TC	32DW6 32P6 32R 32T	Commercial (0°C to 70°C)		
	40	0.1	AT27C080-15DI AT27C080-15PI AT27C080-15RI AT27C080-15TI	32DW6 32P6 32R 32T	Industrial (-40°C to 85°C)		

Package Type					
32DW6	32 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)				
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
32R	32 Lead, 0.450" Wide, Plastic Gull Wing Small Outline (SOIC)				
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)				

#### **Features**

- Fast Read Access Time 100 ns
- Word-wide or Byte-wide Configurable
- 8 Megabit Flash and Mask ROM Compatible
- Low Power CMOS Operation

100 µA Maximum Standby

- 50 mA Maximum Active at 5 MHz
- Wide Selection of JEDEC Standard Packages
  - 42-Lead 600 mil Cerdip and PDIP 44-Lead SOIC (SOP)
  - 48-Lead TSOP (12 mm x 20 mm)
- 5V ± 10% Power Supply
- High Reliability CMOS Technology 2,000V ESD Protection

200 mA Latchup Immunity

- Rapid<sup>™</sup> Programming Algorithm- 50 µs/word (typical)
- **CMOS and TTL Compatible Inputs and Outputs**
- **Integrated Product Identification Code**
- Commercial and Industrial Temperature Ranges

#### Description

The AT27C8192 is a low-power, high performance 8,388,608 bit UV erasable programmable read only memory (EPROM) organized as either 512K by 16 or 1024K by 8 bits. It requires a single 5V power supply in normal read mode operation. Any word can be accessed in less than 100 ns, eliminating the need for speed-reducing WAIT states. The by-16 organization makes this part ideal for high-performance 16 and 32 bit microprocessor systems.

(continued)

### **Pin Configurations**

Pin Name	Function			
A0 - A18	Addresses			
O0 - O15	Outputs			
O15/A1	Output/Address			
BYTE/VPP	Byte Mode/ Program Supply			
CE	Chip Enable			
ŌE	Output Enable			
NC	No Connect			

Note: Both GND pins must be connected.

CDIP, PDIP Top View

A18	d	1	42	þ	NC	
A17	d	2	41	þ	A8	
A7	þ	3	40	þ	A9	
A6	d	4	39	b	A10	
A5	Е	5	38	þ	A11	
A4	d	6	37	Ь	A12	
A3		7	36	Ь	A13	
A2	C	8	35	Ь	A14	
A1	₫	9	34	Ь	A15	
A0	П	10	33	þ	A16	
CE	d	11	32	þ	BYTE/VPP	
GND	þ	12	31	b	GND	
OE	þ	13	30	þ	O15/A-1	(
00	d	14	29	Þ	07	
ОВ	d	15	28	þ	014	
01	d	16	27	þ	O6	
O9	þ	17	26	þ	O13	
02	þ	18	25	þ	O5	
O10	d	19	24	Þ	O12	
О3	d	20	23	þ	O4	
011	þ	21	22	Þ	VCC	

SOIC (SOP)

NC		1	44	3	NC
118		2	43	þ	NC
117		3	42	Ь	A8
Α7	c	4	41		A9
A6		5	40	b	A10
<b>A5</b>		6	39	Ь	A11
Α4		7	38	Ь	A12
АЗ		8	37	Ь	A13
A2	С	9	36	Ь	A14
A1		10	35		A15
AO	С	11	34	Б	A16
CE	С	12	33	6	BYTE/VPP
ND	ď	13	32	5	GND
OE	0	14	31	6	O15/A-1
00	Ε	15	30		07
08	d	16	29	Ь	014
01		17	28	Ь	O6
09	d	18	27	6	013
02		19		þ	O5
010	d	20		5	012
ОЗ		21		6	04
211	7	22	23	6	VCC
	П			г	

#### TSOP Type 1

A15 C 1	48 🗅 A16
A14 🗆 2	47 D BYTEVPP
A13 [ 3	46 GND
A12 0 4	45 015/A-1
A11 0 5	44 D VO7
A10 d 6	43 014
A9 d 7	42 06
AB d 8	41 5 013
NC d 9	40 5 05
NC E 10	39 012
NC E 11	38 04
NC 4 11	38 H 04
NC 1 12	
NC [ 13	36 011
NC E 14	35 ⊅ 03
NC E 15	34 🗅 010
A18 📮 16	33 🗀 O2
A17 [ 17	32 🗅 09
A7 📮 18	31 🗁 O1
A6 🗆 19	30 🗅 08
A5 C 20	29 🖯 00
A4 🗆 21	29 DO 28 OE
A3 🗆 22	27 D GND
A2 🗆 23	26 □ CE
A1 0 24	25 5 A0
N1 4 27	

8 Megabit (512K x 16 or 1024K x 8) **UV** Erasable **CMOS EPROM** 

## **Preliminary**

0643A



#### **Description** (Continued)

The AT27C8192 can be organized as either word-wide or byte-wide. The organization is selected via the BYTE/VPP pin. When BYTE/VPP is asserted high (VIH), the word-wide organization is selected and the O15/A-1 pin is used for O15 data output. When BYTE/VPP is asserted low (VIL), the byte-wide organization is selected and the O15/A-1 pin is used for the address pin A-1. When the AT27C8192 is logically regarded as x16 (word-wide), but read in the byte-wide mode, then with A-1 = VIL the lower 8 bits of the 16 bit word are selected.

In read mode, the AT27C8192 typically consumes 15 mA. Standby mode supply current is typically less than 10  $\mu A.$ 

The AT27C8192 is available in industry standard JEDEC-approved one-time programmable (OTP) PDIP, SOIC (SOP), and TSOP as well as UV erasable windowed Cerdip packages. The device features two-line control (CE, OE) to eliminate bus contention in high-speed systems.

With high density 512K word or 1024K bit storage capability, the AT27C8192 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's AT27C8192 has additional features that ensure high quality and efficient production use. The Rapid<sup>™</sup> Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50 μs/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.


#### **Erasure Characteristics**

The entire memory array of the AT27C8192 is erased (all outputs read as V<sub>OH</sub>) after exposure to ultraviolet light at a wavelength of 2,537Å. Complete erasure is assured after a minimum of 20 minutes of exposure using 12,000  $_{\rm L}$ W/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM that will be subjected to continuous fluorescent indoor lighting or sunlight.

#### System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device, non-conformance. At a minimum, a 0.1 µF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 µF bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
Integrated UV Erase Dose7258 W •sec/cm <sup>2</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

#### **Operating Modes**

						Outputs	
Mode \ Pin	CE	OE	Ai	BYTE/V <sub>PP</sub>	O <sub>0</sub> - O <sub>7</sub>	O <sub>8</sub> - O <sub>14</sub>	O <sub>15</sub> /A-1
Read Word-wide	ViL	$V_{JL}$	X <sup>(1)</sup>	V <sub>IH</sub>	Dout	Dout	Dout
Read Byte-wide Upper	VIL	VIL	X <sup>(1)</sup>	VIL	Dout	High Z	VIH
Read Byte-wide Lower	ViL	$V_{IL}$	x <sup>(1)</sup>	ViL	Dout	High Z	ViL
Output Disable	X <sup>(1)</sup>	ViH	x <sup>(1)</sup>	Χ		High Z	
Standby	VIH	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(5)</sup>		High Z	
Rapid Program (2)	VIL	ViH	Ai	V <sub>PP</sub>		DiN	
PGM Verify	Х	VIL	Ai	Vpp		Dout	
PGM Inhibit	VIH	V <sub>IH</sub>	x <sup>(1)</sup>	$V_{PP}$		High Z	
Product Identification (4)	VIL	VIL	A9 = V <sub>H</sub> <sup>(3)</sup> A0 = V <sub>IH</sub> or V <sub>IL</sub> A1 - A18 = V <sub>IL</sub>	ViH		Identification Code	

- Notes: 1. X can be VIL or VIH.
  - 2. Refer to the programming characteristics tables in this data sheet.
  - 3.  $V_H = 12.0 \pm 0.5 V$ .

- 4. Two identifier words may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9, which is set to V<sub>H</sub>, and A0, which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification word and high (V<sub>IH</sub>) to select the Device Code word.
- Standby V<sub>CC</sub> current (I<sub>SB</sub>) is specified with V<sub>PP</sub> = V<sub>CC</sub>.
   V<sub>CC</sub> > V<sub>PP</sub> will cause a slight increase in I<sub>SB</sub>.





#### **DC and AC Operating Conditions for Read Operation**

		AT27C8192				
		-10	-12	-15		
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C		
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C		
Vcc Power Supp	ply	5V ± 10%	5V ± 10%	5V ± 10%		

#### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
ÎLI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μΑ
ILO	Output Leakage Current	Vout = 0V to Vcc		±5	μΑ
I <sub>PP1</sub> (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$\frac{I_{SB1} \text{ (CMOS)}}{CE} = V_{CC} \pm 0.3V$		100	μΑ
I <sub>SB</sub>	VCC Standby Surrent	$\frac{I_{SB2} \text{ (TTL)}}{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{V}$		1	mA
	Vcc Active Current	$\frac{f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},}{CE} = V_{IL}$		50	mA
VIL	Input Low Voltage		-0.6	0.8	V
VIH	Input High Voltage		2.0	Vcc + 0.5	V
Vol	Output Low Voltage	l <sub>OL</sub> = 2.1 mA		0.4	V
Vон	Output High Voltage	IOH = -400 μA	2.4		V

Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$ , and removed simultaneously or after  $V_{PP}$ .


#### **AC Characteristics for Read Operation**

					AT27	C8192			
}			-	10		12	-	15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub> (3)	Address to Output Delay	CE = OE = V <sub>IL</sub>		100		120		150	ns
tcE (2)	CE to Output Delay	OE = V <sub>IL</sub>		100		120		150	ns
toE (2, 3)	OE to Output Delay	CE = V <sub>IL</sub>		40		40		50	ns
t <sub>DF</sub> (4, 5)				30		35		40	ns
tон <sup>(4)</sup>	Output Hold from Address, CE or OE, whichever occurred first		5		5		5		ns
tst	BYTE High to Output Valid			100		120		150	ns
tstd	BYTE Low to Output Transition			40		50		60	ns

Notes: 2, 3, 4, 5. See the AC Waveforms for Read Operation diagram.


V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

#### **Byte-Wide Read Mode AC Waveforms**




Note: BYTE/V<sub>PP</sub> = V<sub>IL</sub>

#### **Word-Wide Read Mode AC Waveforms**



#### **BYTE Transition AC Waveforms**




- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - 2. OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
- OE may be delayed up to t<sub>ACC</sub> t<sub>OE</sub> after the address is valid without impact on t<sub>ACC</sub>.
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.





#### **Input Test Waveforms and Measurement Levels**



t<sub>R</sub>, t<sub>F</sub> < 20 ns (10% to 90%)

#### **Output Test Load**




Note: CL = 100 pF including jig capacitance.

#### Pin Capacitance (f = 1 MHz T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions	
Cin	4	10	pF	$V_{IN} = 0V$	
Cout	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

### **Programming Waveforms** (1)



Notes: 1. The Input Timing Reference is 0.8V for V<sub>IL</sub> and 2.0V

- 2.  $t_{\text{OE}}$  and  $t_{\text{DFP}}$  are characteristics of the device but must be accommodated by the programmer.
- When programming the AT27C8192, a 0.1 μF capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

#### **DC Programming Characteristics**

 $T_{A}$  = 25  $\pm$  5°C,  $V_{CC}$  = 6.5  $\pm$  0.25V,  $V_{PP}$  = 13.0  $\pm$  0.25V

			Li		
Symbol	Parameter	Test Conditions	Min	Max	Units
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ
VIL	Input Low Level		-0.6	0.8	V
ViH	Input High Level		2.0	V <sub>CC</sub> + 0.5	V
$V_{OL}$	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
ICC2	V <sub>CC</sub> Supply Current (Program and Verify)			50	mA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	CE = V <sub>IL</sub>		30	mA
ViD	A9 Product Identification Vo	ltage	11.5	12.5	٧





#### **AC Programming Characteristics**

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25V$ ,  $V_{PP} = 13.0 \pm 0.25V$ 

2	D	Test	Lin	nits	
Sym- bol	Parameter	Conditions* (1)	Min	Max	Units
tas	Address Set	up Time	2		μs
toes	OE Setup Ti	me	2		μS
tos	Data Setup	Time	2		μS
taH	Address Hol	d Time	0		μS
tDH	Data Hold Ti	ime	2		μS
tDFP	OE High to Output Float	Delay (2)	0	130	ns
typs	V <sub>PP</sub> Setup T	ïme	2		μѕ
tvcs	V <sub>CC</sub> Setup T	ime	2		μS
tpw	CE Program	n Pulse Width <sup>(3)</sup>	47.5	52.5	μS
toE	Data Valid fr	om ŌĒ		150	ns
tprt	BYTE/VPP I During Prog	Pulse Rise Time ramming	50		ns

#### \*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%	)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V


- Notes: 1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.
  - 2. This parameter is only sampled and is not 100% tested. Ouput Float is defined as the point where data is no longer driven - see timing diagram.
  - 3. Program Pulse width tolerance is 50 µsec ± 5%.

#### Atmel's 27C8192 Integrated **Product Identification Code**

		Pins								
١	A0	015	014	013	012	011	010	O9	08	Hex
Codes		07	O6	<b>O</b> 5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E1E
Device Type	1	1	1	1	1	1	0	0	0	F8F8

#### **Rapid Programming Algorithm**

A 50 us  $\overline{CE}$  pulse width is used to program. The address is set to the first location. Vcc is raised to 6.5V and BYTE/VPP is raised to 13.0V. Each address is first programmed with one 50 µs CE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 us pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and VCC to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.



### **Ordering Information**

tacc	Icc	(mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
100	50	0.1	AT27C8192-10DC AT27C8192-10PC AT27C8192-10RC AT27C8192-10TC	42DW6 42P6 44R 48T	Commercial (0°C to 70°C)
	50	0.1	AT27C8192-10DI AT27C8192-10PI AT27C8192-10RI AT27C8192-10TI	42DW6 42P6 44R 48T	Industrial (-40°C to 85°C)
120	50	0.1	AT27C8192-12DC AT27C8192-12PC AT27C8192-12RC AT27C8192-12TC	42DW6 42P6 44R 48T	Commercial (0°C to 70°C)
	50	0.1	AT27C8192-12DI AT27C8192-12PI AT27C8192-12RI AT27C8192-12TI	42DW6 42P6 44R 48T	Industrial (-40°C to 85°C)
150	50	0.1	AT27C8192-15DC AT27C8192-15PC AT27C8192-15RC AT27C8192-15TC	42DW6 42P6 44R 48T	Commercial (0°C to 70°C)
	50	0.1	AT27C8192-15DI AT27C8192-15PI AT27C8192-15RI AT27C8192-15TI	42DW6 42P6 44R 48T	Industrial (-40°C to 85°C)


	Package Type					
42DW6	42 Lead, 0.600" Wide, Ceramic Dual Inline Package (CDIP)					
42P6	42 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
44R	44 Lead, 0.525" Wide, Plastic Gull Wing Small Outline Package (SOIC/SOP)					
48T	48 Lead, Plastic Thin Small Outline Package (TSOP) 12 x 20 mm					






#### **EPROM Product Characteristics for AT27CXXX Series Parts**


#### NORMALIZED SUPPLY CURRENT vs. FREQUENCY




#### NORMALIZED ACCESS TIME vs. TEMPERATURE




#### NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE




#### **OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE**




#### NORMALIZED SUPPLY CURRENT vs. VOLTAGE




#### NORMALIZED SUPPLY CURRENT vs. TEMP.



#### **OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE**



#### DELTA ACCESS TIME vs. LOAD CAPACITANCE



0623A





**CMOS EPROM** 

## Interfacing Atmel LV/BV EPROMs on a Mixed 3-Volt/5-Volt Data Bus

#### Introduction

Interfacing Atmel Corporation's low voltage (LV/BV) EPROMs on a common data bus with standard 5-volt devices can be achieved with relative ease if a few simple guidelines are followed. By controlling the data bus voltages and currents, problems associated with latchup, electromigration and battery damage can be eliminated. This application note describes each problem, along with recommended solutions, and analyzes the associated tradeoffs.

#### **Background**

Definition of Terms:

A. Latchup – a destructive phenomenon associated with CMOS-based semiconductors. Parasitic SCRs (silicon-controlled rectifiers or p-n-p-n devices) exist on inputs and outputs. Once an SCR is activated, it can conduct high current. The current can only be turned off by disconnecting the power supply.


B. Electromigration – Metal interconnects in semiconductors are carefully sized to ensure they are wide enough to safely carry the amount of current required by the design. The interconnects may physically open up when these limits are exceeded for a long time.

C. Venting — When a battery overheats (as a result of dissipating excessive power) the battery case may open, allowing the contents of the battery to be "vented" or leaked to the outside world. This is both messy and potentially dangerous.

Understanding issues related to interfacing Atmel LV/BV EPROMs with standard 5-volt devices requires an understanding of the EPROM output. The output is basically a CMOS inverter constructed with p-channel pullup and n-channel pull-down transistors (see Figure 1). The source of the p-channel and the n-well are connected to Vcc. The source of the n-channel and the substrate are con-

(continued)

Figure 1. Atmel LV/BV CMOS EPROM Output Buffer



### CMOS EPROM

# Application Note

0559A






#### Background (Continued)

nected to ground. It is important to note that the p+ drain of the p-channel device in the n-well forms a parasitic p-n diode. The parasitic diode is between the output of the LV/BV part and the Vcc supply, with the diode cathode connected to V<sub>CC</sub> and the anode connected to the output node. If the Atmel LV/BV EPROM is operated from a 3-volt supply and the output node rises to 3.7 volts, the parasitic p-n junction is forward biased by 0.7 volts and will conduct current. This diode current will flow even though the LV/BV EPROM output is supposed to be tri-stated (high-Z) via the CE or OE control signals. The room temperature I/V characteristic of the diode is shown in Figure 2. The v-axis of the graph, designated "IBUS," represents the DC current flowing from the bus into the Atmel LV/BV EPROM output. The x-axis, designated "VBUS," is the data bus voltage when the supply level of the LV/BV EPROM is exactly 3.0 volts. For example, if the voltage on the data bus is 4.0 volts, the corresponding diode current into the LV/BV part's output is approximately 20 mA. If VBUS is increased to 4.5 volts, the corresponding diode current in just one output increases to 60 mA, and would be destructive over time. It is important to note that the LV/BV EPROM data sheets refer to output pin voltage. The data sheet section under "Absolute Maximum Ratings" specifically states that the "Maximum output pin voltage is V<sub>CC</sub> + 0.75VDC which may be exceeded if certain precautions are observed." What does this mean? It means that, because of the effects demonstrated by the parasitic diode, voltages on the output pins in excess of V<sub>CC</sub> + 0.75 volts can cause large currents to flow into the EPROM outputs and short the two power supplies together (see Figure 3).

Each Atmel EPROM output is designed to withstand an IBUS current of less than 10 mA without any exposure to electromigration, and over 200 mA without latchup. Since the current capability for latchup is so much larger than the

Figure 2. Atmel LV/BV EPROM IBUS versus VBUS




amount of current required to induce electromigration, it is clear that the electromigration requirement will dictate the maximum IBUS current. The balance of this application note focuses on ensuring by system design that the magnitude of the IBUS current into the EPROM is less than 10 mA. The effects of exceeding the normal output voltage of the LV/BV supply (over-volting) will not be discussed in detail here. Those characteristics should be obtained from the battery or voltage regulator manufacturers.

#### Results

Clearly, the most attractive design option is to select 5-volt bus driver devices which do not have strong output drive current (I<sub>OH</sub>) capability. An example of this type of device is a 8096 microcontroller. Its I<sub>OH</sub> characteristic is shown in Figure 4. We are only concerned about how much I<sub>OH</sub> (= IBUS) the 8096 can supply into the LV/BV EPROM above a V<sub>OH</sub> (= VBUS) of 3 volts. The maximum current the 8096 can supply when its V<sub>OH</sub> is above 3 volts is less than the 10 mA allowed to safely enter the LV/BV EPROM. Therefore, electromigration is not a concern in this case. However, allowing both power supplies to couple across the parasitic diode of the LV/BV EPROM may still speed the discharge of a 5-volt battery and may cause the 3-volt battery to overheat and vent.

Contrast the 8096 example with the output characteristics of a high-current output drive 74HC00 CMOS logic gate (Figure 5). Note how the amount of I<sub>OH</sub> current available above a 3-volt V<sub>OH</sub> can be 30 mA, more than triple the maximum safe IBUS current to prevent electromigration. What actual IBUS will occur when such a 74HC00 part (connected to a 5-volt supply) is driving an Atmel LV/BV EPROM (connected to a 3-volt supply)? The answer can be obtained using a graphical technique called *load line analysis*.

**Figure 3.** Parasitic Diode in LV/BV Output Shorts 3-Volt and 5-Volt Supplies



#### Results (Continued)

With load line analysis, you can find the maximum DC IBUS and VBUS values for any situation. For example, continue the analysis for the 74HC00 part to see what the actual IBUS current will be. A load line is created by simply superimposing the Atmel LV/BV EPROM IBUS versus VBUS curve (Figure 2) with the 74HC00 loH versus VOH curve (Figure 5). Figure 6 is the resulting load line. The place the two curves intersect is called the *operating point* and gives an IBUS value of about 20 mA. The data bus will then sit at a VBUS voltage of about 4 volts. This analysis confirms the suspicion that using a 74HC00 will not be safe. Recall that you want an IBUS value below 10 mA to prevent reliability damage to the LV/BV EPROM.

Figure 4. IOH versus VOH for 8096






Figure 6. 74HC00 Load Line on LV/BV EPROM




The type of curves used in this load line analysis can be easily obtained for any conditions and any part. You should beware to use curves obtained for the worst case conditions that the system will encounter. Most  $I_{OH}$  and  $V_{OH}$  data sheet specifications are minimum values and sometimes grossly understate the real current drive capability of a part. When was the last time you encountered CMOS part with only  $400~\mu A~I_{OH}$  at  $2.4~volts~V_{OH}$ ? Such a specification is a holdover from the days when an NMOS design was considered fast at 500~ns. Many data sheets provide output drive curves only for typical conditions (i.e.,  $V_{CC} = 5V$ , temperature =  $25^{\circ}$ C). Most data sheets also provide data for only the minimum output drive since most *(continued)* 

Figure 5. IOH versus VOH for 74HC00



**Figure 7.** LV/BV IBUS versus VBUS versus Temperature






#### Results (Continued)

customers are worried if the part has enough current drive for a heavily loaded bus line. However, for this mixed power supply design analysis we need the maximum output drive current for the 5-volt driven part. The conditions for that maximum output current would occur at lowest temperature and highest Vcc, and with only one output driving. The last condition is due to the parasitic resistance in a chip's package and die metal. That resistance will cause a voltage drop inside the chip that will decrease the output current drive. On parts with more than one output, the highest IOH current will occur when the internal voltage drop is minimum or when only one output is driving. The variation in IOH with number of outputs driving, V<sub>CC</sub>, and temperature will exceed the variations due to processing in most chips today. You may have to measure the IOH characteristics yourself to get the data you need.

The Atmel LV/BV EPROM IBUS versus VBUS characteristics will also need to be measured at conditions giving the highest current for the load line operating point. That current will depend strongly on the V<sub>CC</sub> used for the LV/BV parts. The higher the LV/BV V<sub>CC</sub>, the higher the bus voltage can go before forward-biasing the parasitic diode in the LV/BV part. For the load line analysis, the LV/BV EPROM IBUS versus VBUS curve measured at V<sub>CC</sub> = 3V is shifted to the right by the difference between the LV/BV supply voltage to be used and 3-volts. Increasing the LV/BV V<sub>CC</sub> will reduce IBUS quickly since I<sub>OH</sub> for the 5-volt part decreases rapidly as the operating point

Figure 8. Zener Clamp Bus to 3 Volts




moves to the right. The worst case LV/BV IBUS versus VBUS curve will be obtained for highest temperature, lowest Vcc, and a single output high. Figure 7 shows the LV/BV EPROM IBUS as a function of VBUS for a range of temperatures from -55°C to 85°C.

In some applications, there may be requirements for a high output current 5-volt device or no alternate part available with limited IOH. The following techniques may be useful in that case. One technique is to clamp the bus with respect to ground. Clamp the bus so that the parasitic p-n junction in the LV/BV part cannot be forward biased. A 3-volt zener diode with grounded anode and cathode connected to the data bus can provide protection for a mixed 3-volt/5-volt system (Figure 8), 1N4370A- or 1N746A-series zener diodes could be used. The trade-off is the power dissipated by the zeners. A 3-volt zener shunting 20 mA of current will consume 60 mW of power. For eight outputs, this could be as high as 480 mW, which is a significant amount of power to waste in a battery environment. This will speed the discharge of the 5-volt battery, but does a very good job of protecting the 3-volt supply from over-volting (or possibly venting the 3-volt battery).

Another technique is to add a small series resistor on each of the LV/BV part's outputs (Figure 9). The resistor will limit the IBUS current. Figure 10 uses the 74HC00 example again to show how the load line plot from Figure 6 is used to quickly calculate the value of series resistance needed. You want to move the IBUS operating point from

Figure 9. Series Output Resistor Reduces IBUS



#### Results (Continued)

the original 20 mA down to 10 mA. The circuit consists of the original 74HC00 pull-up circuit, represented by the original load line, and the new series resistor. The current in the resistor and the pull-up will be the same since they are in series and should be set to our recommended safe 10 mA level. In Figure 10 you will see two points called  $V_a$  and  $V_b$  which are where the LV/BV EPROM and 74HC00 pull-up load lines intersect the 10 mA IBUS current level. The difference between  $V_b$  and  $V_a$  will be the voltage drop across the series resistor when 10 mA of current is flowing. The series resistance Rseries is then calculated by the formula:

Rseries = (Vb - Va) / Idesired = (4.55 - 3.85) V / 10 mA

= 70 ohms

The power dissipated in each resistor would be given by:


Pseries = Idesired 2 x Rseries

 $= (10 \text{ mA})^2 \times 70 \text{ ohms}$ 

 $=7 \, mW$ 

For eight outputs, the series resistor method only drains 56 mW from the 5-volt supply, which is much less power than that wasted by the zener circuit. Notice that the 3-volt supply will still be over-volted by 0.85 volts. You still need to determine if that over-volting will cause excessive battery heating and a possible venting problem. The resistor's effect on bus signal speed will probably not be detrimental

Figure 10. Calculating Rseries for 74HC



since the 70 ohms needed in this example is just slightly higher than the value used for a series transmission line termination. It may be necessary to place the series resistors between the high output drive part and the common data bus. That way the resistors are only in the circuit when the high output part is driving the bus, and lower drive current parts will not be current-limited. Also, remember this example was done for room temperature and a 5-volt supply on the 74HC00. For higher temperature, the 74HC00 will have less current drive, but the parasitic LV/BV EPROM diode will start to forward bias at a lower VBUS value. You may need to do several load line models before finding a design that covers the worst case temperature and power supply conditions for a particular system.

#### Conclusion

Interfacing Atmel LV/BV EPROMs on a common data bus with standard 5-volt devices can be achieved if the output drives of the 5-volt powered parts are controlled through careful device selection or by adding external components. The problems to avoid are:

- failure of the LV/BV part due to electromigration, and
- · battery venting of the LV/BV supply.

Following these guidelines will allow design of mixed power supply systems which exhibit sound component and system reliability.



# The Benefits of Atmel's RAPID<sup>™</sup> Programming Algorithm

#### Introduction

In designing and manufacturing certain modern-day products, the methods used to build these products are often as important to the design engineer as the components themselves. This is true about programmable memory devices as well, especially EPROMs. Most EPROM vendors use their own unique programming algorithm, which is based on the process used to make EPROMs, the design engineer needs to know about the algorithm during the system design cycle to insure that the EPROMs can ultimately be programmed.

This application note details the Atmel RAPID programming algorithm and briefly explains why this algorithm is superior to others. In addition, it will give an introduction to EPROM technology and the mechanics of programming. These should provide a basic understanding in the growing field of EPROMs.

### Programming EPROMs the RAPID<sup>™</sup> Way


Several years ago, when Atmel reduced the geometry of its EPROM products from 1.5µ to 1.2µ linewidth, the Company adopted an entirely new programming algorithm for these devices. A reason for this algorithm change was to improve programming yields and lengthen long-term data retention. This was accomplished by using a shorter programming-pulse length during programming. The new RAPID algorithm reduces the 1 ms programming pulse width of the original FAST algorithm to only 100 us. and it completely eliminates extra overprogramming pulses. The advantages of the RAPID programming algorithm are production proven even with today's advanced 0.5 micron EPROM technology.


But higher yields and increased reliability aren't the only benefits the RAPID algorithm provides, it also takes less time

(continued)

# UV Erasable CMOS EPROM

# Application Note






P-Type Substrate

AMEL



Figure 2. Process of hot-electron injection.



### **Programming EPROMs the RAPID Way** (Continued)

to program these devices. The RAPID algorithm can reduce the programming overhead costs by a factor of 40! Here's how it works:

If you program an AT27C512R, 512K EPROM in a single-device programmer, using the FAST or any other type of 1 ms algorithm (1 ms initial pulse, plus 3 ms overprogramming pulse) the time spent programming will be:

524288 bits ÷ 8 bits/byte = 65536 bytes 65536 bytes x .004 seconds/byte = 262 seconds

That's 262 seconds, or 4 minutes and 22 seconds. This works out to about a 75 cents programming cost, assuming an operator's rate of \$10 per hour. Here's where the cost savings start: since we cannot reduce the number of bits to program, we reduce the total programming time by shortening the programming pulse width. Using 100  $\mu$ s per byte, this is what happens:


65536 bytes x .0001 seconds/byte = 6.5 seconds

This amount of programming-time savings is what can be expected when using the RAPID algorithm. The big improvement is from reducing the total byte-programming time from 4 ms to 100  $\mu$ s. With this example, total pro-

gramming cost is about three cents. The RAPID algorithm can actually save up to 72 cents per device. Imagine how much can be saved with 10,000 EPROMs!

There's more to the RAPID algorithm than shorter programming times and cost savings. It has a special way of checking that each cell is correctly programmed, and that cells are programmed with the required amount of charge. In fact, the RAPID algorithm even guarantees that the EPROM is correctly programmed. Programming algorithms of the FAST type, or their relatives, the QUICK-PULSE types, check each memory location for the programmed data immediately after programming that location. This check, which takes place before the final verify at the end of the programming cycle, is basically an "insurance" check, because it is performed at an elevated voltage, which is a worst-case condition. There is a flaw, however, in this type of programming algorithm: memory locations that have been previously programmed can be partially erased by programming subsequent locations (due to the elevated voltage on the same row or column in the memory array) and marginally programmed cells will go virtually undetected. The question is, doesn't the programmer check each device during verify after programming? Wouldn't those failures be caught then? Not necessarily, because when parts are checked during the program verify mode, the voltage is not elevated as high as it was during programming.

Figure 3. Unprogrammed cell.




### **Programming EPROMs the RAPID Way** (Continued)

The RAPID programming algorithm was designed to fix this oversight. First, it goes through the entire device and programs every cell without checking. Then it goes back to the beginning of the memory array and verifies the data in each cell at the elevated voltage. Once the device passes, another final verification is done at 5V. The RAPID algorithm will do a better job at preventing any marginally programmed parts from passing the programmer than other algorithms.

An important fringe benefit of the RAPID algorithm, because of the way it guarantees successful programmability, is long-term data retention. Basically, long-term data retention is how long the EPROM stavs programmed. which is typically greater than ten years. Although longterm data retention is not the same as device programmability, they are related in this way: programmability tells how well the electrons have accumulated on the EPROM's floating gate, long-term data retention tells how long the electrons will stay there. The programming algorithm has an overwhelming influence on programmability, making it an overwhelming influence on long-term data retention as well. Therefore, a poor programming algorithm, one that doesn't guarantee programmability, can be responsible for poor long-term data retention. The RAPID algorithm can add years of data retention to your parts, because of the way it checks for programmability. Marginally programmed parts just don't stand a chance of getting past the programmer.

**Figure 4.** Programmed cell. Note how V<sub>TH</sub> raises after electrons are accumulated on the EPROM floating gate from programming.



#### **EPROM Programming, How it Works**

Contemporary EPROM programming algorithms can be divided into two main sections, programming and verifying (or reading). Programming begins by selecting the desired voltage levels and byte address. It continues with a programming pulse applied to that byte, followed by a verify at the elevated VCC used for programming. Verifying checks the data in two passes with the original data, with VCC set to 5.5V on the first pass, and 4.5V on the second.


Basically, EPROMs are programmed through the accumulation of electrons on the floating gate of an N-Channel EPROM cell (see Figure 1) by the process of hot-electron injection. Hot-electron injection is where electrons, flowing as a current between the drain and source of a saturated EPROM cell, gain enough energy from the high electric field to jump the oxide barrier between the channel and the floating gate (see Figure 2). Before programming, the MOS threshold voltage, V<sub>TH</sub> (otherwise known as the gate threshold voltage) of the erased floating-gate EPROM cell is about 1.0V to 2.0V (see Figure 3). After programming, its threshold voltage is about 6.5V to 9.0V, due to the accumulated electrons on the floating gate. In read mode, the address decoding circuitry in the chip selects the desired cell by pulling the gate voltage of the cell to V<sub>CC</sub>. Since V<sub>CC</sub> is typically 4.5V to 5.5V, an erased cell with a V<sub>TH</sub> = 1.5V would be turned on (Figure 3), while a programmed cell with a VTH = 7.5V would remain off (see Figure 4). This floating-gate process is how a single MOS-FET-like transistor can provide for the two logic levels used in digital circuitry.

If V<sub>CC</sub> is gradually raised in voltage to a point near the threshold voltage of a programmed EPROM cell, the cell would just begin to conduct, and would no longer appear to be programmed. This point, where the programmed EPROM cell begins to look unprogrammed, is defined as the programming margin (see Figure 5). The value of the programming margin can, in some cases, be simply equal to the value of the V<sub>CC</sub> voltage present during programming. This is why the RAPID algorithm holds the value of V<sub>CC</sub> constant at 6.5V during programming; to insure that each EPROM cell has a programming margin of at least that voltage. This margin is verified by reading each byte twice, once during the initial programming operation and again during the final read (or verify) operation, where the data from the EPROM is compared to the desired data. The difference between the value of VCC during programming (the guaranteed programming margin) and the 5.5V V<sub>CC</sub> maximum supply rating (from the data sheet) serves as a reliability guardband for long-term data retention and, more importantly, for system noise immunity. Poor programming margin can reduce system noise immunity and lead to EPROM chip instability due to power-supply noise





**Figure 5.** Programming margin. To find programming margin, increase gate voltage (Vcc) until the first "0" turns into a "1."



### **EPROM Programming, How it Works** (Continued)


on the V<sub>CC</sub> pin. This instability can cause oscillations and read-mode data glitching that can be a problem in even in the slowest and most noiseless of systems. Since power-supply noise is a somewhat random occurrence, data errors can happen intermittently, which can undermine the reliability and integrity of the host system. These problems can be avoided by using the programming algorithm recommended by the EPROM chip vendor. The higher the guaranteed programming margin, the less likely any problems will occur.

Another important benefit of high-programming margin is that it extends the long-term data retention of the device. If the 6.0V programming margin (FAST algorithm) on the EPROM gradually diminishes to 5.5V over a 10-year time span, the randomly occurring noise spikes on the V<sub>CC</sub> line can cause the EPROM to yield faulty data. On the other hand, given the same discharge rate (as a function of the silicon processing), an EPROM with a programming margin of 6.5V (RAPID algorithm) would take over 20 years to reach the 5.5V threshold that would lead to faulty data yield. All things being equal, better programming margin leads to longer data retention.

#### **Guaranteeing Programmability**

Most people might ask, "What's in a programming algorithm? Aren't they all the same?" That question would have been answered with a resounding "YES" 10 years ago when, quite frankly, they were the same. But it's not true today. There are over 20 manufacturers making EPROMs, and few of them use the same programming algorithm. Today, the programming algorithm is as important to EPROM testing as the actual device testing procedure. In fact, the device test procedures are often (if not always) based upon the programming algorithm. The programming algorithm has a direct effect on EPROM test yield, and manufacturers select their programming algorithms so they can obtain the highest yield possible. Additionally, the programming algorithm is directly responsible for the number of devices that pass the customers pro-

Figure 6. QUICK-PULSE type.



#### **Guaranteeing Programmability (Continued)**

grammer, which is called programming yield. This is of vital importance to an EPROM manufacturer like Atmel, since the worst place for an EPROM to fail programming is in the customer's programmer. With this in mind, let's look at how the RAPID algorithm can guarantee better programmability than a common type of quick-pulsing algorithm.


We'll begin by comparing a common type of quick-pulsing algorithm with the Atmel RAPID algorithm. Examine Figure 6, which is the flowchart for the QUICK-PULSE type of algorithm. If you look very closely you will see that the algorithm is broken up in to two major sections. The main part is the program/verify section, the other part is the final verify section. Basically, the first section starts at byte address 0000H, programs the eight EPROM cells at that address, and verifies that those cells contain the correct data with a verify at 6.25V on V<sub>CC</sub>. If the byte passes, it goes on to the next byte. If it fails, it repeats everything up to 25 times before it fails the device. The second section lowers the V<sub>CC</sub> voltage to 5.0V and checks if all address locations read with the correct data. Although the flowchart specifies a one-pass final verify at 5.0V, many programmers verify in two passes, one with V<sub>CC</sub> at 4.75V and the other with Vcc at 5.25V.

Now examine Figure 7, the Atmel RAPID algorithm. It looks similar to the quick-pulsing type of algorithm, but with a slight difference. If you look closely you'll see that it consists of three sections instead of just two. The first section is the programming section, where the programmer programs every location in the EPROM without verifying. Next there is the verify/repair section, where the programmer starts at the beginning of the EPROM and verifies every location for the correct data at 6.5V. Any cells that don't pass are reprogrammed up to ten times before the device is failed. The last section lowers VCC to 5.0V and does a final verify of the data (here again, most programmers verify in two passes, one with V<sub>CC</sub> at 4.75V and the other with V<sub>CC</sub> at 5.25V). This type of programming algorithm is called a two-pass algorithm, because it goes through the memory array twice during programming.

Well, this all sounds fine, but what difference can the programming algorithm possibly make? We can find the answer to that question in a particularly sneaky deprogramming mode that EPROMs can exhibit. We all know that EPROMs are erased by exposing them to short-wave ultraviolet light, right? Nothing more than applying Einstein's discovery of the photoelectric effect. But there is another erasure mode that can occur, one that people in the E<sup>2</sup>PROM business know about. If you were to examine some EPROM cells in an electron microscope, you might find a few that have small, tooth-like projections (called asperities) on the top of the floating gate polysilicon.

These projections won't affect the normal operation of the EPROM, but they could give you problems during programming. When you program a row of cells on an EPROM, cells that have been previously programmed still feel the full brunt of the high VPP voltage on their gates when subsequent cells on the same row are programmed. because all of the cells on a row have their gates connected together. The combination of high voltage on the gate and ground on the drain and source causes an intense electric field in each previously programmed cell. If any one of the cells on that row have these tooth-like projections on their floating gate polysilicon, the resulting electric field in the oxide above the projections will be much more intense than normal. This intensified electric field can give some of the electrons on the floating gate enough energy to jump the oxide barrier, thereby partially erasing the EPROM cell. This unwanted effect, called pro-

Figure 7. RAPID programming algorithm







#### **Guaranteeing Programmability** (Continued)

gramming erase, can be responsible for poor programming margins unless the programming algorithm takes this problem into account.

Before we continue, it's important to realize that this type of cell doesn't have a **reliability** problem, it has a **programmability** problem. This cell will have the same long-term data retention as any other cell in the device, even if it loses part of its programming charge. Although it is an EPROM, it has the same charge retention characteristics as many manufacturers' E<sup>2</sup>PROM cells that use this type of erasure mode, and they all exhibit excellent long-term data retention. The challenge is to find these low-margin cells in the device with our programming algorithm, and to repair them so that the device functions normally.

Let's see what kind of impact a cell like this can have on programming margin by programming a row of EPROM cells from our AT27C010 one-megabit EPROM with both algorithms. The array geometry on the one-megabit is 128 columns by 1024 rows, by 8 outputs. This means that a single row from a single output has 128 EPROM cells. Let's say that the second cell on this row, bit 1 (we'll call them bits and start with bit 0), has an asperity, just like the one mentioned above. When we go to program bits 2, 3, 4, etc., the voltage present on the gate of bit 1 causes the E<sup>2</sup>PROM-like erasure mode. Given enough subsequent bits to program, bit 1 may lose enough charge to appear unprogrammed. Let's take a look at how the QUICK-PULSE type of algorithm will fail the device, or even worse, pass it with poor programming margin. Then we'll see how the RAPID algorithm will program it such that it works perfectly!

If we examine Figure 8, we see the row of EPROM cells taken from our AT27C010 one-megabit device. Recall that bit 1 is the cell that's having the programmability problem, while the rest of the bits function normally. For the sake of example, let's say that for each subsequent bit after bit 1 that's programmed, bit 1 will lose eight millivolts (mV) of programming margin. Let's also assume that the nominal programming margin for each cell is at least the value of Vcc present during programming, which is 6.25V for QUICK-PULSE type algorithms and 6.5V for the RAPID algorithm. Starting with the QUICK-PULSE type of algorithm at bit 0, we program it, verify it, and find that it passes (remember our flowchart from Figure 6?) with the correct margin (see Figure 9). We move to cell 1, program it, verify it, and it passes (see Figure 10). Remember, bit 1 only loses voltage margin when subsequent cells are programmed. Now we move on to bit 2, program it, verify it, and in the process reduce bit 1's programming margin down to 6.242V (see Figure 11). Next we go to bit 3, program it, verify it, and in turn reduce bit 1's programming margin down to 6.234V (see Figure 12). This process conFigure 8:Row of EPROM cells from AT27C010. Note that the programming margin of each cell is 0, which allows each bit to read a "1".

#### Programming Margin (Volts):

_ 0	0	0	_ 0	0	0	0	0	0
Bit	Bit	Bit	Bit	Bit	Bit	Bit	 Bit	Bit
0	1	2	3	4	5	6	 126	127

### Figure 9:Bit 0 has been programmed, (QUICK-PULSE algorithm)

#### Programming Margin (Volts):

6.25	0	0	0	0	0	0	İ	0	0
Bit	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	•••	Bit 126	Bit 127

#### Figure 10:Bit 0 and bit 1 have been programmed.

#### Programming Margin (Volts):

6.25	6.25	0	0	0	0	0		0	0
Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	• • •	Bit 126	Bit 127

tinues until we get to bit 127. By this time bit 1 has experienced 126 subsequent cell programming cycles, and its programming margin will be reduced to 5.242V (see Figure 13). Since the QUICK-PULSE type of algorithm does its high-voltage verify immediately after programming, the algorithm has no way of knowing what has happened to bit 1, once it finishes programming it. Only when the algorithm does its final verify with Vcc set at 5.25V could it detect that bit 1 is not fully programmed.

In this example we were able to detect bit 1 as being bad, and we would fail the device. But what if bit 1's erasure rate was slightly less than 8 mV per subsequent cell, say 7.7 mV? Bit 1's margin might be somewhere around 5.3V, which would probably pass the 5.25V verify check on our programmer. But remember the problem that we discussed earlier, about the power supply noise glitches messing up the operation of devices with low programming margin? A device with only 5.3V of margin is a prime candidate for this type of problem. A small noise glitch occurring during data access on the V<sub>CC</sub> line of this EPROM could easily change the output from a "0" to a "1". And, to make matters worse, this problem would probably occur

#### **CMOS EPROM**

Figure 11:Bits 0, 1 and 2 are programmed. Notice that bit 1 has been slightly erased.

Programming Margin (Volts):

6.25	6.242	6.25	0	0	0	0	0	0
Bit	Bit	Bit	Bit	Bit	Bit	Bit	 Bit	Bit
0	1 1	2	3	4	5	6	 126	127

Figure 12:Bit 3 has just been programmed. Notice that bit 1 has been further erased.

Programming Margin (Volts):

6.25	6.234	6.25	6.25	0	0	0	l	0	0
Bit	Bit	Bit	Bit	Bit	Bit	Bit		Bit	Bit
0	1 1	2	3	4	5	6	• • •	126	127

Figure 13:The entire row has been programmed. Notice how much bit 1 has been erased.

Programming Margin (Volts):

6.25	5.242	6.25	6.25	6.25	6.25	6.25		6.25	6.25
Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	• • •	Bit 126	Bit 127

### **Figure 14:** Bit 0 has just been reprogrammed (RAPID algorithm).

Programming Margin (Volts):

6.50	0	0	0	0	0	0		0	0	
Bit	Bit	Bit	Bit	Bit	Bit	Bit		Bit	Bit	l
0	1	2	3	4	5	6		126	127	l

Figure 15: Bit 1 has just been programmed.

Programming Margin (Volts):

6.50	6.50	0	0	0	0	0		0	0
Bit	Bit	Bit	Bit	Bit	Bit	Bit		Bit	Bit
0	1	2	3	4	5	6	• • •	126	127

**Figure 16:** Bit 2 has just been programmed. Notice how bit 1 has been slightly erased again.

Programming Margin (Volts):

6.50	6.492	6.50	0	0	0	0	0	00	
Bit	Bit	Bit	Bit	Bit	Bit	Bit	 Bit	Bit	
0	1	2	3	4	5	6	 126	127	

#### **Guaranteeing Programmability** (Continued)

randomly; the eventual diagnosis being that the device was intermittent. The unfortunate truth is that there is nothing wrong with the EPROM, it's the programming algorithm that's at fault.

So let's go back to our row of 128 EPROM cells, erase them, and reprogram them with the RAPID algorithm. Remember that with the RAPID algorithm the initial program and verify routines are located in different sections of the algorithm, they are not contained within the same loop. Starting at bit 0, we program it (to 6.5V this time, see Figure 14). Then move to bit 1, and program it (see Figure 15). Next to bit 2, program it, and in turn reduce bit 1's programming margin to 6.492V (see Figure 16). Then on to bit 3, program it, and further reduce bit 1's programming margin to 6.484V. We continue programming until we get to bit 127, and you'll find that the programming margin for all the cells looks similar to figure 8 (see Figure 17). But wait, we're not finished yet. We move back to the beginning of the EPROM array, which is bit 0, and verify that it has 6.5V of programming margin. Since we are verifying at 6.5V, we pass it. We now move to bit 1 and notice that its programming margin is 5.492V. This fails our 6.5V verify, so we program it one more time and raise its margin back to 6.5V, then pass it (see Figure 18). Then we move

to bit 2, and pass it, since its programming margin is also 6.5V. Notice that we didn't deprogram bit 1 in the process of verifying bit 2. We only deprogram bit 1 when we program subsequent cells; reading or verifying (which is reading) doesn't generate the intense electric fields needed to deprogram EPROM cells. After verifying (and repairing) this row of cells, we return Vcc to 5.25V, do a final data verify, then pass the row (see Figure 18). Now compare Figure 18 with Figure 13. That's how the RAPID algorithm can guarantee programmability!

Well, you may ask, what if we had five problem cells on the same row? Wouldn't the additional programming pulses during the verify function deprogram previously programmed and verified cells? They probably would, but the maximum amount of deprogramming on the first bit (using this model) would be only 32 mV (4 x 8 mV). This gives us a programming margin of 6.468V, which is still an excellent programming margin.





#### **Guaranteeing Programmability** (Continued)

When you compare the QUICK-PULSE type algorithms to the RAPID algorithm, there really is no comparison. The RAPID algorithm simply guarantees programmability, and we demonstrated this with the deprogramming bit example, which is one of the trickiest programming problems you can have. But the RAPID algorithm caught the problem, and repaired the bit so that the EPROM will function normally.

Figure 17: The entire row has just been programmed. Notice how much bit 1 has been erased.

Programming Margin (Volts):

6	6.50	5.492	6.50	6.50	6.50	6.50	6.50	6.50	6.50
	Bit	Bit	Bit	Bit	Bit	Bit	Bit	 Bit	Bit
1	0	1	2	3	4	5	6	 126	127

**Figure 18:** The entire row has just been verified at 6.50 volts. Notice how bit 1 has been repaired, its margin being returned to 6.50 volts using the RAPID algorithm.

Programming Margin (Volts):

	6.50	6.50	6.50	6.50	6.50	6.50	6.50	6.50	6.50
1	Bit	Bit	Bit	Bit	Bit	Bit	Bit	 Bit	Bit
	0	1	2	3	4	5	6	 126	127

### Surface Mount Programming Adapter Manufacturers

As the market for nonvolatile memory parts in surface mount packages increases, so does the interest in simple, low cost programming socket adapters. These adapters allow users of standard programming equipment to program any package type including SOIC (gullwing), PLCC (J-Lead), and TSOP. The adapter plugs into the programmer in place of a 600 mil or 300 mil DIP package of the same part.

The two major disadvantages of building a socket adapter are:

Little or no support from programmer manufacturers.

Use of socket adapters (which are larger in width than the pins on a DIP I.C.) is not recommended. This will cause spring tension loss damage of the programmer's zero insertion force sockets, which may degrade the reliability of the programmer when the adapter is not used.

The advantages are more obvious. Some manufacturers charge up to \$500 for an adapter which slides or plugs into the programmer compared to about \$100 for the hardware described here.

Assembly of a custom programming adapter is very simple. Table 1 describes the typical piece-parts needed.

Table 1. Piece-Part Descriptions (see Figure 1)

Item No.	Qty.	Description
(1)	1	Zero insertion force socket.
(2)	2	Wire wrap strips with 100 mils pin centers and about 500 mils long on the end which will plug into the programmer's socket and 200 mils long on the opposite end to attach to (5) below.
(3)	2	Wire wrap strips similar to (2) above except only 100 mils and 200 mils long to connect (4) and (5) below.
(4)	1	PC board to accept the socket (1) and run traces to the edge of the card connecting to (3).
(5)	1	PC board to run traces from the card edge (3) to the two strips (2) (usually separated by 600 mils).
(6)	20"	#16-18 insulated stranded copper wire.
(7)	1-2	0.1 μF ceramic high-frequency decoupling capacitors.
(8)	1	(Recommended) Pin socket board to fit between (1) and (4) to allow easy replacement of the socket (1). (8) is soldered to (4) and (1) plugs into (8). Zero insertion force sockets wear out quickly so replaceability is a good feature to have.

### CMOS EPROM

# Application Note

0561A





Table 2 lists sockets and piece-part sources for different package configurations. The finished adapter is about 2 inches square and 1.5 inches high.

As listed in Table 2, Emulation Technology, Inc., (408) 982-0660, can supply the adapter sockets preassembled. but we recommend you order the parts as an UNSOLDERED KIT to facilitate attaching the decoupling capacitors. The additional wire shunts (not required if a -LN kit is ordered from ET) and capacitors are essential to reduce inductive noise effects during programming and to maintain adequate programming yield. It is necessary to "beef-up" all the power (VCC, VPP) and ground (Gnd) connections by adding short jumpers of wire (6) running from the socket (1), around the edge of the module and finally to the pins of item (2) on the bottom of the module. Bypass capacitors (7) must be soldered between Gnd and Vcc or Vpp (if applicable). The leads on the capacitors must be trimmed as short as possible and soldered as close to the socket (1) as possible (on the wide traces on the -LN board (4)). The other end of each capacitor will be connected to short stranded wires (6) running from the top, around the edge of the adapter, and finally soldered to the ground pin of item (2).

Assembly proceeds as follows (see Figure 1 and note that jumper wires (6) are not required if a -LN kit is used):

- Trim the leads on the jumper wires (6) to about 3.0 inches. Solder capacitors (7) with shrink-wrap insulation on the cap leads, and jumper wires (6) under the socket (1) (or under (8) if socket replaceability is needed) in such a way that they do not interfere with attaching the socket (or (8)) to the board (4). (If a -LN kit is used, just solder the capacitors on the wide traces provided on board (4).)
- 2. Solder the socket (or item (8)) to the PC board (4) and trim the pins on the socket flush to the board (4).
- Solder the shorter pin strips (3) to the outside of board
   with the spacers on the side away from the socket
   (1).
- 4. Solder the longer pin strips (2) into the other PC board (5) such that the spacers stick out of the bottom of the adapter. These longer pins will be used to plug directly into the programmer socket. Trim the shorter leads of (2) flush with the board (5) after soldering.
- Solder the PC board (5) to the short pins protruding below PC board (4).

Table 2. Vendors / Part Numbers by Package Type

Package Type	Pin Count	Emulation Technology (1)	Socket Manufacturer	Part No.
PLCC	32	AS-32-28-01P-P6-LN	Yamaichi	IC51-0324-453
	44	AS-44-40-08-P6-LN	Textool	244-5292
SOIC	28	AS-28-28-015-6-GANG	Enplas	FB-28-1-27-07
	32	AS-32-32-01S	Yamaichi	IC51-0322-667
	44	AS-44-44-01S	Yamaichi	IC51-0442-1208
TSOP	28	AS-28-28-01TS-S	Yamaichi	IC51-0282-673-1
	32	AS-32-32-01TS-S	Enplas	OTS-32-0.5-02
	40	AS-40-40-01TS-S	Yamaichi	IC191-0402-002N
	48	AS-48-48-01TS-S	Yamaichi	IC191-0482-004


Notes: 1.ET can also supply finished adapter sockets built per this application note or other customer requirements.

2. Made by 3M. Check with your local distributor.

6. (Omit this step if a -LN kit is used.) Connect all the V<sub>CC</sub>, VPP (if applicable) and Gnd wires which were connected in step (1) to their appropriate pins on item (2) on the underside of the assembly close to the protruding spacer in such a way that they will not interfere with plugging the completed module into the programmer DIP socket. Trim these shunt wires as short as possible to minimize inductance effects.

This application note has described how to build a simple and cheap programming adapter socket to support a wide variety of nonvolatile memory product packages available from Atmel.

Figure 1.







#### **EPROM Programmer Firmware Support**

The information on this list is based on market research information only and does not imply Atmel's suppport, approval or qualification. Please contact the programmer manufacturers directly to obtain the latest information since software and hardware changes are frequently made.

STAG			
Device	PP40	PP41	PP42M101
AT27C256R	6.0	6.0	6.0
AT27C512R	5.0	5.0	5.0
AT27C010	8.1	8.1	8.1
AT27C020	8.0	8.0	8.0
AT27C040	8.0	8.0	8.0
AT27C080	N/A	N/A	8.0
AT27C1024	5.0	5.0	5.0
AT27C4096	N/A	N/A	16.0

NEEDHAM			
Device	EMP-20	SA10/20	PB10
AT27C256R	1.8	1.49	1.53
AT27C512R	1.8	1.49	1.53
AT27C010	1.8	1.49	1.53
AT27C020	1.8	1.49	1.53
AT27C040	1.8	1.49	1.53
AT27C080	1.8	1.49	1.53
AT27C1024	1.8	1.49	1.53
AT27C4096	1.8	1.49	1.53

### UV Erasable CMOS EPROM

# Application Note

0562A





ELAN SYSTEMS						
Device	142	928	932	840/940		
AT27C256R	ES.00	ES.00	ES.00	N/A		
AT27C512R	ES.00	ES.00	ES.00	N/A		
AT27C010	ES.00	ES.00	ES.00	N/A		
AT27C020	7.01	N/A	7.01	N/A		
AT27C040	ES.03	ES.03	ES.03	N/A		
AT27C080	N/A	N/A	N/A	N/A		
AT27C1024	7.01	N/A	N/A	E\$.00		
AT27C4096	N/A	N/A	N/A	N/A		

Data I/O							
Device	PSX-1000	S1000	Setsite	Site48/40/48H	2900	3900	Chip Lab
AT27C256R	1.0	15.0	3.0	3.0	1.2	1.0	1.01
AT27C512R	1.0	14.0	2.7	2.7	1.0	1.0	1.01
AT27C010	1.0	14.0	2.8	2.7	1.1	1.0	1.01
AT27C020	3.22	N/A	4.6	4.6	3.4	2.4	2.0
AT27C040	1.0	23.0	3.8	3.8	1.9	1.3	1.01
AT27C080	3.0	N/A	N/A	4.3	3.1	2.1	Q4 96
AT27C1024	1.0	15.0	3.9	3.9	1.0	1.0	1.0
AT27C4096	3.4	N/A	N/A	4.9	3.7	2.7	3.0
AT27C516	3.4	N/A	N/A	N/A	N/A	N/A	N/A

Data I/O							
Device	PSX-1000	S1000	Setsite	Site48/40	2900	3900	Chip Lab
AT27LV256R	2.0	26	3.9	3.9	2.0	1.4	1.01
AT27LV512R	2.0	26	3.9	3.9	2.0	1.4	1.01
AT27LV010	2.0	26	3.9	3.9	2.0	1.4	1.01
AT27LV020	3.22	N/A	N/A	4.8	3.6	2.6	3.0
AT27LV040	2.0	26	3.9	3.9	2.0	1.4	1.01
AT27LV080	3.0	N/A	N/A	4.3	3.1	2.1	Q4 96
AT27LV1024	1.0	N/A	3.9	3.9	1.0	1.0	1.0
AT27LV4096	3.4	N/A	N/A	4.9	3.7	2.7	3.0

LOGICAL DEVICES							
Device	ALLPRO088 ALLPRO040		HUSKY	GANGRO - 8+	GANGRO -S MODEL II	XPRO	
AT27C256R	2.1	1.0	2.2	1.0	1.0	1.02	
AT27C512R	2.1	1.0	2.2	1.0	1.0	1.02	
AT27C010	2.1	1.0	2.1	1.0	1.0	1.02	
AT27C020	2.4	N/A	N/A	N/A	N/A	3.0	
AT27C040	2.1	1.0	N/A	1.1	1.0	1.02	
AT27C080	2.4	2.5	N/A	N/A	N/A	3.0	
AT27C1024	2.2	1.0	N/A	1.0	1.0	1.02	
AT27C4096	2.5	2.5	N/A	N/A	N/A	3.0	

MINATO				
Device	1890A	1891/1892	1910	1930
AT27C256R	2.2	2.0	3.0	1.0
AT27C512R	2.2	2.0	3.0	1.0
AT27C010	2.2	2.0	3.0	1.0
AT27C020	4.02	4.01	4.2	2.8
AT27C040	3.2	3.13	4.1	1.0
AT27C080	4.02	4.01	4.2	2.8
AT27C1024	2.23	2.0	3.0	1.0
AT27C4096	4.06	4.02	4.2	2.12

SYSTEM GENERAL							
Device	TURPRO 840	TURPRO 1	TURPRO 1/FX	APRO	TURPRO 832		
AT27C256R	1.1	1.0	1.0	1.0	2.0		
AT27C512R	1.1	1.0	1.0	1.0	2.0		
AT27C010	1.1	1.3	1.0	1.0	2.3		
AT27C020	1.5	1.38	1.0	1.12	4.5		
AT27C040	1.7	1.44	1.3	1.13	5.03		
AT27C080	2.08	2.04	2.04	1.19	6.08		
AT27C1024	1.5	1.64	1.62	1.13	N/A		
AT27C4096	2.2	2.14	2.14	1.22	N/A		



ADVIN SYSTEMS								
Device	PILOT -U84	PILOT -U40	PILOT -U145	PILOT GCE	PILOT 832D	PILOT -840D		
AT27C256R	10.16	10.16	10.16	10.16	10.68	N/A		
AT27C512R	10.14	10.14	10.14	10.14	10.68	N/A		
AT27C010	10.14	10.14	10.14	10.14	10.68	N/A		
AT27C020	10.74	10.74	10.74	10.74	10.75	N/A		
AT27C040	10.16	10.16	10.16	10.16	10.68	N/A		
AT27C080	10.74	10.74	10.74	10.74	10.75	N/A		
AT27C1024	10.35	10.35	10.35	N/A	N/A	10.68		
AT27C4096	10.74	10.74	10.74	N/A	N/A	10.75		

B-P MICRO SYSTEMS							
Device	BP-1200	CP-1128	EP-1140	EP-1132	EP1		
AT27C256R	2.0	1.83	1.83	1.83	1.83		
AT27C512R	2.0	1.83	1.83	1.83	1.83		
AT27C010	2.0	N/A	1.94	N/A	N/A		
AT27C020	2.32	N/A	2.32	N/A	N/A		
AT27C040	2.0	N/A	1.94	N/A	N/A		
AT27C080	2.32	N/A	2.32	N/A	N/A		
AT27C1024	2.0	N/A	1.94	N/A	N/A		
AT27C4096	2.32	N/A	2.32	N/A	N/A		

Nonvolatile Memory Product Information	
E <sup>2</sup> PROMS	
EPROMS TO THE MEDICAL PROPERTY OF THE PROPERTY	
Flash Memories	4
FPGA Configuration Memories	
Quality and Reliability	13
Military	7
Die Products	3
Package Outlines	9



**Miscellaneous Information** 



Section 4	CMOS Flash Memories  Battery-Voltage <sup>™</sup> • 2.7V - 3.6V Operation		
		AT29BV020	256K x 8
	AT29BV040A	512K x 8	4M bit, 2.7-Volt Reprogrammable ROM 4-23
	Low Voltage • 3.0V - 3.6V Operation		
	AT29LV256	32K x 8	256K, 3-Volt Reprogrammable ROM 4-33
	AT29LV512	64K x 8	512K, 3-Volt Reprogrammable ROM 4-43
	AT29LV010A	128K x 8	1M bit, 3-Volt Reprogrammable ROM 4-53
	AT29LV1024	64K x 16	1M bit, 3-Volt Reprogrammable ROM 4-63
	AT29LV020	256K x 8	2M bit, 3-Volt Reprogrammable ROM 4-73
	AT29LV040A	512K x 8	4M bit, 3-Volt, Reprogrammable ROM 4-83
	Standard Voltage • 5V Operation		
	AT29C256	32K x 8	256K, 5-Volt Reprogrammable ROM 4-93
	AT29C257	32K x 8	256K, 5-Volt Reprogrammable ROM 4-105
	AT29C512	64K x 8	512K, 5-Volt Reprogrammable ROM 4-117
	AT29C010A	128K x 8	1M bit, 5-Volt Reprogrammable ROM 4-129
	AT29C1024	64K x 16	1M bit, 5-Volt Reprogrammable ROM 4-141
	AT29C020	256K x 8	2M bit, 5-Volt Reprogrammable ROM 4-153
	AT29C040A	512K x 8	4M bit, 5-Volt, Reprogrammable ROM 4-165
	AT49F010	128K x 8	1M bit, 5-Volt, Reprogrammable ROM 4-177
	AT49F020	256K x 8	2M bit, 5-Volt, Reprogrammable ROM 4-187
	AT49F2048	128K x 16	2M bit, 5-Volt, Reprogrammable ROM 4-197
	AT49F040	512K x 8	4M bit, 5-Volt, Reprogrammable ROM 4-209
	AT49F4096	256K x 16	4M bit, 5-Volt, Reprogrammable ROM 4-219
	AT49F008	1M x 8	8M bit, 5-Volt, Reprogrammable ROM 4-231
	AT49F8192	512K x 16	8M bit, 5-Volt, Reprogrammable ROM 4-233
	Flash Memory Application Notes		
	Atmel AT29 Flash Memories4-24		
	Software Chip Erase (for AT29 Series Flash Family)		
	Programming Atmel's AT29 Flash Family		





1 Megabit

 $(128K \times 8)$ 

Single 2.7-volt

**CMOS Flash** 

Battery-Voltage<sup>™</sup>

#### **Features**

- Single Supply Voltage, Range 2.7V to 3.6V
- Single Supply for Read and Write
- Software Protected Programming
- Fast Read Access Time 200 ns
- Low Power Dissipation

15 mA Active Current

20 μA CMOS Standby Current

Sector Program Operation

Single Cycle Reprogram (Erase and Program)

1024 Sectors (128 bytes/sector)

Internal Address and Data Latches for 128-Bytes

- Two 8 KB Boot Blocks with Lockout
- Fast Sector Program Cycle Time 20 ms Max.
- Internal Program Control and Timer
   DATA Polling for End of Program Do
- DATA Polling for End of Program Detection
- Typical Endurance > 10,000 Cycles
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges


### **Description**

The AT29BV010A is a 2.7-volt-only in-system Flash Programmable and Erasable Read Only Memory (Flash). Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS EEPROM technology, the device offers access times up to 200 ns, and a low 54 mW power dissipation. When the device is deselected, the CMOS standby current is less than 20  $\mu A$ . The device endurance is such that any sector can typically be written to in excess of 10,000 times. The programming algorithm is compatible with other devices in Atmel's Low Voltage Flash family of products.

(continued)

### **Pin Configurations**

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
ŌE	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect



TSOP Top View

Type 1

A11 5	1 _	32		E		ŌĒ
A8 A9	3	30	31	Б	A10	CE
A13 □ 4	-		29	Þ	1/07	
A14 🖺	5	28		Ε.	1/05	1/06
WE NC 6	7	26	27	Б	1/05	1/04
VCC □ 8	•		25	Þ	1/03	
NC 🗆	9	24		Ε.		GND
A15 A16 10	11	22	23	Ħ	1/02	1/01
A12 3 12	11	~~	21	5	1/00	1/01
A7 9	13	20	19	Ε.	A1	A0
MO 3		40	19	Ľ.	Αı	
A5 A4 F 16	15	18	17	F	A3	A2




0519B



### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29BV010A does not require high input voltages for programming. The device can be operated with a single 2.7V to 3.6V supply. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29BV010A is performed on a sector basis; 128-bytes of data are loaded into the device and then simultaneously programmed.

### **Block Diagram**



### **Device Operation**

**READ:** The AT29BV010A is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

#### SOFTWARE DATA PROTECTION PROGRAMMING:

The AT29BV010A has 1024 individual sectors, each 128-bytes. Using the software data protection feature, byte loads are used to enter the 128-bytes of a sector to be programmed. The AT29BV010A can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 128-byte sector must be loaded into the device. The data in any byte that is not loaded during the programming of its sector will be indeterminate. The AT29BV010A automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however

the software feature will guard against inadvertent program cycles during power transitions.

During a reprogram cycle, the address locations and 128-

bytes of data are captured at microprocessor speed and

internally latched, freeing the address and data bus for

other operations. Following the initiation of a program cy-

cle, the device will automatically erase the sector and then

program the latched data using an internal control timer.

The end of a program cycle can be detected by DATA poll-

ing of I/O7. Once the end of a program cycle has been

Any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE.

The 128-bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be indeterminate. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150  $\mu$ s of the low to high transition is not detected within 150  $\mu$ s of the last low to high transition, the load period will end and the internal programming period will start. A7 to A16 specify the sector address. The sector address must be valid during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). A0 to A6 specify the byte address

(continued)

### **Device Operation** (Continued)

within the sector. The bytes may be loaded in any order; sequential loading is not required.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29BV010A in the following ways: (a) VCC sense—if VCC is below 2.0V (typical), the program function is inhibited. (b) VCC power on delay—once VCC has reached the VCC sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit—holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

**INPUT LEVELS:** While operating with a 2.7V to 3.6V power supply, the address inputs and control inputs  $(\overline{OE}, \overline{CE})$  and WE) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to  $V_{CC}$  + 0.6V.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both methods of identification.

## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to	+125°C
Storage Temperature65°C to	+150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to	o +6.25V
All Output Voltages with Respect to Ground0.6V to Vo	c + 0.6V
Voltage on A9 (including NC Pins) with Respect to Ground0.6V to	o +13.5V

DATA POLLING: The AT29BV010A features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29BV010A provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODES:** The entire device may be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29BV010A has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 8K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 8K memory sections are referred to as boot blocks. Secure code which will bring up a system can be contained in a boot block. The AT29BV010A blocks are located in the first 8K bytes of memory and the last 8K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

(continued)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





### **Device Operation** (Continued)

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower address boot block is locked out while reading loca-

tion 1FFF2H will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

### DC and AC Operating Range

		AT29BV010A-20	AT29BV010A-25	AT29BV010A-30
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.		-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply <sup>(1)</sup>		2.7V to 3.6V	2.7V to 3.6V	2.7V to 3.6V

After power is applied and V<sub>CC</sub> is at the minimum specified data sheet value, the system should wait 20 ms before an
operational mode is started.

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	VIH	ViL	Ai	DiN
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Χ	X	High Z
Program Inhibit	X	X	ViH	,	
Program Inhibit	Χ	VIL	Χ		
Output Disable	X	ViH	X		High Z
Product Identification					
Hardware	V.	V/	. Vih	A1 - A16 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IL</sub>	Manufacturer Code (4)
Hardware	VIL	VIL VIL	· VIH	A1 - A16 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub> , A1 - A16 = V <sub>IL</sub>	Manufacturer Code (4)
Software (5)				A0 = V <sub>IH</sub> , A1 - A16 = V <sub>IL</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be V<sub>II</sub> or V<sub>IH</sub>.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

- 4. Manufacturer Code is 1F. The Device Code is 35.
- 5. See details under Software Product Identification Entry/Exit.


#### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$			1	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			1	μA
1	V Standby Compant CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$	Com.		20	μΑ
ISB1	V <sub>CC</sub> Standby Current CMOS	CE = VCC - 0.3V 10 VCC	Ind.		50	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V <sub>CC</sub>			1	mA
lcc	V <sub>CC</sub> Active Current	f = 5 MHz; lout = 0 mA; V	cc = 3.6V		15	mA
VIL	Input Low Voltage				0.6	V
ViH	Input High Voltage			2.0		٧
VoL	Output Low Voltage	IoL = 1.6 mA; Vcc = 3.0V			0.45	٧
VoH	Output High Voltage	I <sub>OH</sub> = -100 μA; V <sub>CC</sub> = 3.0\	/	2.4		V

### **AC Read Characteristics**


		AT29BV010A-20		AT29BV010A-25		AT29BV010A-30		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		200		250		300	ns
tce (1)	CE to Output Delay		200		250		300	ns
toE (2)	OE to Output Delay	0	100	0	120	0	150	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	50	0	60	0	75	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns

### **AC Read Waveforms**



- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

## **Input Test Waveforms and Measurement Level**



## **Output Test Load**

### **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	Vout = 0V

Note: 1. These parameters are characterized and not 100% tested.






## **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tch	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tos	Data Set-up Time	100		ns
tDH, tOEH	Data, OE Hold Time	10		ns
twph	Write Pulse Width High	200		ns

# AC Byte Load Waveforms (1, 2)

### WE Controlled




### **CE** Controlled



### **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		20	ms
tas	Address Set-up Time	10		ns
t <sub>AH</sub>	Address Hold Time	100		ns
t <sub>DS</sub>	Data Set-up Time	100		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	200		ns
tBLC	Byte Load Cycle Time		150	μѕ
twph	Write Pulse Width High	200		ns


### **Software Protected Program Waveform**



Notes: 1. OE must be high when WE and CE are both low.

- A7 through A16 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.

## Programming Algorithm (1)



Notes for software program code:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- Data Protect state will be re-activated at end of program cycle.
- 3. 128-bytes of data must be loaded.






# **Data** Polling Characteristics (1, 2)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

## **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.


# Toggle Bit Waveforms (1, 3)




Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- Any address location may be used but the address should not vary.

# Software Product Identification Entry (1)




# Software Product (1) Identification Exit



Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A16 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code is 1F. The Device Code is 35.

# Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.



## **Ordering Information**

t <sub>ACC</sub> (ns) Ac	Icc	(mA)	Oudering Code	Dookowa	
	Active	Standby	Ordering Code	Package	Operation Range
200	15	0.02	AT29BV010A-20JC AT29BV010A-20TC	32J 32T	Commercial (0° to 70°C)
250	15	0.02	AT29BV010A-25JC AT29BV010A-25TC	32J 32T	Commercial (0° to 70°C)
	15	0.02	AT29BV010A-25JI AT29BV010A-25TI	32J 32T	Industrial (-40° to 85°C)
300	15	0.02	AT29BV010A-30JC AT29BV010A-30TC	32J 32T	Commercial (0° to 70°C)
	15	0.05	AT29BV010A-30JI AT29BV010A-30TI	32J 32T	Industrial (-40° to 85°C)

	Package Type				
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
32T	32T 32 Lead, Thin Small Outline Package (TSOP)				

#### **Features**

- Single Supply Voltage, Range 2.7V to 3.6V
- Single Supply for Read and Write
- Software Protected Programming
- Fast Read Access Time 250 ns
- Low Power Dissipation

15 mA Active Current

20 μA CMOS Standby Current

Sector Program Operation

Single Cycle Reprogram (Erase and Program) 1024 Sectors (256 bytes/sector)

Internal Address and Data Latches for 256-Bytes

- Two 8 KB Boot Blocks with Lockout
- Fast Sector Program Cycle Time 20 ms Max.
- Internal Program Control and Timer
- DATA Polling for End of Program Detection
- Typical Endurance > 10,000 Cycles
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

### **Description**

The AT29BV020 is a 2.7-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its 2 megabits of memory is organized as 262,144 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS EEPROM technology, the device offers access times up to 250 ns, and a low 54 mW power dissipation. When the device is deselected, the CMOS standby current is less than 20  $\mu A$ . The device endurance is such that any sector can typically be written to in excess of 10,000 times. The programming algorithm is compatible with other devices in Atmel's Low Voltage Flash family of products.


(continued)

### **Pin Configurations**

Pin Name	Function
A0 - A17	Addresses
CE	Chip Enable
ŌE	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

TSOP Top View **Type 1** 

A11 A9 A13 A14 A17 WE VCC NC A16 A15	1 2 3 4 5 6 7 8 9 10 11	32 30 28 27 26 24 25 24 22 23	A10 CE VO7 VO6 VO5 VO4 VO3 GND VO2 VO2 VO1
A15 A16	11	22 23	P 1/O1
A7 A6	12 14 13	20 21 19	1/00 A1 A0
A5 A4	16 <sup>15</sup>	<sup>18</sup> 17	A3 A2



2 Megabit (256K x 8) Single 2.7-volt Battery-Voltage<sup>™</sup> CMOS Flash Memory

0402B






### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29BV020 does not require high input voltages for programming. The device can be operated with a single 2.7V to 3.6V supply. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29BV020 is performed on a sector basis; 256-bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 256-bytes of data are captured at microprocessor speed and internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

### **Block Diagram**



### **Device Operation**

**READ:** The <u>AT29BV020</u> is <u>accessed</u> like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The <u>outputs</u> are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

#### SOFTWARE DATA PROTECTION PROGRAMMING:

The AT29BV020 has 1024 individual sectors, each 256-bytes. Using the software data protection feature, byte loads are used to enter the 256-bytes of a sector to be programmed. The AT29BV020 can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 256-byte sector must be loaded into the device. The data in any byte that is not loaded during the programming of its sector will be indeterminate. The AT29BV020 automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE.

The 256-bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be indeterminate. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150  $\mu s$  of the low to high transition is not detected within 150  $\mu s$  of the last low to high transition, the load period will end and the internal programming period will start. A8 to A17 specify the sector address. The

(continued)

### **Device Operation** (Continued)

sector address must be valid during each high to low transition of WE (or CE). A0 to A7 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29BV020 in the following ways: (a) V<sub>CC</sub> sense— if V<sub>CC</sub> is below 2.0V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay— once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit— holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

**INPUT LEVELS:** While operating with a 2.7V to 3.6V power supply, the address inputs and control inputs  $(\overline{OE}, \overline{CE})$  and  $\overline{WE}$ ) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to  $V_{CC}$  + 0.6V.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both methods of identification.

### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on A9 (including NC Pins) with Respect to Ground0.6V to +13.5V

DATA POLLING: The AT29BV020 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29BV020 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODES:** The entire device may be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29BV020 has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 8K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks

These two 8K memory sections are referred to as boot blocks. Secure code which will bring up a system can be contained in a boot block. The AT29BV020 blocks are located in the first 8K bytes of memory and the last 8K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

(continued)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





### **Device Operation** (Continued)

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower address boot block is locked out while reading location

FFFF2H will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

### DC and AC Operating Range

		AT29BV020-25	AT29BV020-35
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply <sup>(1)</sup>		2.7V to 3.6V	2.7V to 3.6V

After power is applied and V<sub>CC</sub> is at the minimum specified data sheet value, the system should wait 20 ms before an
operational mode is started.

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	I/O
Read	V <sub>IL</sub>	VIL	ViH	Ai	Dout
Program (2)	VIL	V <sub>IH</sub>	ViL	Ai	D <sub>IN</sub>
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	Х	Χ	High Z
Program Inhibit	Х	Х	VIH		
Program Inhibit	Х	VIL	Χ		
Output Disable	Х	V <sub>IH</sub>	Х		High Z
Product Identification					
Hardware	<b>M</b>	V/	M., .	A1 - A17 = $V_{IL}$ , A9 = $V_{H}$ <sup>(3)</sup> , A0 = $V_{IL}$	Manufacturer Code (4)
Hardware	VIL	VIL	V <sub>IH</sub>	A1 - A17 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software (5)				A0 = V <sub>IL</sub> , A1 - A17 = V <sub>IL</sub>	Manufacturer Code (4)
Sullware (9)				A0 = V <sub>IH</sub> , A1 - A17 = V <sub>IL</sub>	Device Code (4)

Notes: 1. X can be VIL or VIH.

- 2. Refer to AC Programming Waveforms.
- 3.  $V_H = 12.0V \pm 0.5V$ .

- 4. Manufacturer Code is 1F. The Device Code is BA.
- 5. See details under Software Product Identification Entry/Exit.


#### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$			1	μ <b>Α</b>
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			1	μΑ
1	V Standby Coment CMOS	Current CMOS $\overline{CE} = V_{CC} - 0.3V \text{ to } V_{CC}$	Com.		20	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	CE = VCC - 0.3V to $VCC$ Ind.			50	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub>			1	mA
Icc	V <sub>CC</sub> Active Current	f = 5 MHz; lour = 0 mA; \	$I_{CC} = 3.6V$		15	mA
V <sub>IL</sub>	Input Low Voltage				0.6	V
ViH	Input High Voltage			2.0		٧
Vol	Output Low Voltage	I <sub>OL</sub> = 1.6 mA; V <sub>CC</sub> = 3.0V	'		0.45	V
VoH	Output High Voltage	$I_{OH} = -100  \mu A;  V_{CC} = 3.0$	V	2.4		V

### **AC Read Characteristics**


		AT29BV020-25		AT29BV020-35		
Symbol	Parameter	Min	Max	Min	Max	Units
tacc	Address to Output Delay		250		350	ns
tce (1)	CE to Output Delay		250		350	ns
toE (2)	OE to Output Delay	0	120	0	150	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	60	0	75	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns

### **AC Read Waveforms**



- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

## **Input Test Waveforms and Measurement Level**



## **Output Test Load**

## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	Vout = 0V

Note: 1. These parameters are characterized and not 100% tested.






## **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
<sup>t</sup> AH	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tch	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200	•	ns
tos	Data Set-up Time	100		ns
tDH, tOEH	Data, OE Hold Time	10		ns
twpH	Write Pulse Width High	200		ns

# AC Byte Load Waveforms (1, 2)

### WE Controlled



### **CE** Controlled




AT29BV020

### **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		20	ms
tas	Address Set-up Time	10		ns
tah	Address Hold Time	100		ns
tDS	Data Set-up Time	100		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	200		ns
tBLC	Byte Load Cycle Time		150	μs
twpH	Write Pulse Width High	200		ns


### **Software Protected Program Waveform**



Notes: 1.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.

- A8 through A17 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
- Data in bytes not loaded within a sector being programmed may be altered by the program operation; therefore, all bytes within a sector must be loaded.

## **Programming Algorithm** (1)



Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data Protect state will be re-activated at end of program cycle.
- 3. 256-bytes of data MUST BE loaded.






## Data Polling Characteristics (1, 2)

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

### **Data Polling Waveforms**




## Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.


# Toggle Bit Waveforms (1, 3)




Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- Any address location may be used but the address should not vary.

# Software Product Identification Entry




# Software Product (1) Identification Exit



Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A17 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code is 1F. The Device Code is BA.

# Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.



**Ordering Information** 

tacc lcc		(mA)	Oudovina Codo	Dookses	O
(ns)	Active	Standby	Ordering Code	Package	Operation Range
250	15	0.02	AT29BV020-25JC AT29BV020-25TC	32J 32T	Commercial (0° to 70°C)
	15	0.05	AT29BV020-25JI AT29BV020-25TI	32J 32T	Industrial (-40° to 85°C)
350	15	0.02	AT29BV020-35JC AT29BV020-35TC	32J 32T	Commercial (0° to 70°C)
	15	0.05	AT29BV020-35JI AT29BV020-35TI	32J 32T	Industrial (-40° to 85°C)

Package Type					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
32T	32 Lead, Thin Small Outline Package (TSOP)				

#### **Features**

- Single Supply Voltage, Range 2.7V to 3.6V
- Single Supply for Read and Write
- Software Protected Programming
- Fast Read Access Time 250 ns
- Low Power Dissipation
  - 15 mA Active Current
  - 20 μA CMOS Standby Current
- Sector Program Operation
  - Single Cycle Reprogram (Erase and Program)
  - 2048 Sectors (256 bytes/sector)
  - Internal Address and Data Latches for 256-Bytes
- Two 16 KB Boot Blocks with Lockout
- Fast Sector Program Cycle Time 20 ms Max.
- Internal Program Control and Timer
   DATA Polling for End of Program Detection
- Typical Endurance > 10.000 Cycles
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

### **Description**

The AT29BV040A is a 3-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its 4 megabits of memory is organized as 524,288 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS EEPROM technology, the device offers access times up to 250 ns, and a low 54 mW power dissipation. When the device is deselected, the CMOS standby current is less than 20  $\mu A$ . The device endurance is such that any sector can typically be written to in excess of 10,000 times. The programming algorithm is compatible with other devices in Atmel's 2.7-volt-only Flash memories.

To allow for simple in-system reprogrammability, the AT29BV040A does not require high input voltages for programming. The device can be operated with a single 2.7V to 3.6V supply. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29BV040A is performed on a sector basis; 256-bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 256-bytes of data are captured at microprocessor speed and internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched <u>data</u> using an internal control timer. The end of a program cycle can be detected by <u>DATA</u> polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

**Pin Configurations** 

Pin Name	Function
A0 - A18	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

TSOP Top View **Type 1** 

A11		47	$\overline{}$	1			 	32		Þ		ŌĒ
	A9	9	$\mathcal{I}$	_ 2	2				31	E	A10	CE
A8	440	H		3				30	00	F.	1/07	CE
A14	A13	Ħ	4	5				28	29	F	1/07	1/06
	A17	а.	6	•				20	27	Б	1/05	1/00
WE	717		•	7				26		Þ		1/04
	VCC	4	8						25	Ь	1/03	
A18			-	9				24		Ρ.		GND
	A16	9	10						23	Е	1/02	
A15		9		11				22		H		1/01
.~	A12	Ħ	12					~~	21	Ħ.	1/00	
A7	A6	H	14	13				20	19	F.	A1	A0
A5	AO	a	٠.	4-				18		F.		40
Ao	A4	Н	16	15				18	17	Б	A3	A2

4 Megabit (512K x 8) Single 2.7-volt Battery-Voltage<sup>™</sup> CMOS Flash Memory


## **Preliminary**

0383B





### **Block Diagram**



### **Device Operation**

**READ:** The AT29BV040A is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dualline control gives designers flexibility in preventing bus contention.

#### SOFTWARE DATA PROTECTION PROGRAMMING:

The AT29BV040 has 2048 individual sectors, each 256-bytes. Using the software data protection feature, byte loads are used to enter the 256-bytes of a sector to be programmed. The AT29BV040A can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 256-byte sector must be loaded into the device. The AT29BV040A automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  input with  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  low (respectively) and  $\overline{\text{OE}}$  high. The address is latched on the falling edge of

CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE.

The 256-bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be indeterminate. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on WE (or CE) within 150 us of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 us of the last low to high transition, the load period will end and the internal programming period will start. A8 to A18 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A7 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29BV040A in the following ways: (a) Vcc sense—if Vcc is below 1.8V (typical), the program function is inhibited. (b) Vcc power on delay—once Vcc has reached the Vcc sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit—holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

**INPUT LEVELS:** While operating with a 2.7V to 3.6V power supply, the address inputs and control inputs  $(\overline{OE}, \overline{CE})$  and WE) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to  $V_{CC}$  + 0.6V.

(continued)

### **Device Operation** (Continued)

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29BV040A features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29BV040A provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODES:** The entire device may be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on A9 (including NC Pins) with Respect to Ground0.6V to +13.5V

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29BV040A has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 16K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 16K memory sections are referred to as boot blocks. Secure code which will bring up a system can be contained in a boot block. The AT29BV040A blocks are located in the first 16K bytes of memory and the last 16K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower address boot block is locked out while reading location FFFF2H will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





## **DC and AC Operating Range**

		AT29BV040A-25	AT29BV040A-35
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply <sup>(1)</sup>		2.7V to 3.6V	2.7V to 3.6V

<sup>1.</sup> After power is applied and V<sub>CC</sub> is at the minimum specified data sheet value, the system should wait 20 ms before an operational mode is started.

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	V <sub>IH</sub>	Ai	Dout
Program (2)	VIL	V <sub>IH</sub>	ViL	Ai	D <sub>IN</sub>
Standby/Write Inhibit	$V_{IH}$	X <sup>(1)</sup>	Χ	Χ	High Z
Program Inhibit	Χ	Χ	ViH		
Program Inhibit	Χ	VIL	Х		
Output Disable	Χ	V <sub>IH</sub>	Χ		High Z
Product Identification					
Hardware	ViL	VIL.	Mari	A1 - A18 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IL</sub>	Manufacturer Code (4)
nardware	V  L	VIL	V <sub>IH</sub>	A1 - A18 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub> , A1 - A18 = V <sub>IL</sub>	Manufacturer Code (4)
Software (*)				A0 = V <sub>IH</sub> , A1 - A18 = V <sub>IL</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

4. Manufacturer Code is 1F. Device Code is C4.

5. See details under Software Product Identification Entry/Exit.


### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$			1	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			1	μΑ
Lea Ver Standby Comment CMC		$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$	Com.		20	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	CE = ACC - 0.3A 10 ACC	Ind.		50	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	CE = 2.0V to V <sub>CC</sub>			1	mA
lcc	V <sub>CC</sub> Active Current	f = 5 MHz; lout = 0 mA; \	/ <sub>CC</sub> = 3.6V		15	mA
$V_{IL}$	Input Low Voltage				0.6	٧
V <sub>IH</sub>	Input High Voltage			2.0		V
VoL	Output Low Voltage	I <sub>OL</sub> = 1.6 mA; V <sub>CC</sub> = 3.0V			.45	V
VoH	Output High Voltage	$I_{OH} = -100  \mu A;  V_{CC} = 3.0^{\circ}$	/	2.4		٧

### **AC Read Characteristics**


		AT29BV040A-25		AT29BV040A-35		
Symbol	Parameter	Min	Max	Min	Max	Units
tacc	Address to Output Delay		250		350	ns
tce (1)	CE to Output Delay		250		350	ns
toE (2)	OE to Output Delay	0	120	0	150	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	60	0	75	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns

### **AC Read Waveforms**




- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

### **Input Test Waveforms and Measurement Level**



### **Output Test Load**



## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	Vout = 0V

Note: 1. These parameters are characterized and not 100% tested.






## **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tos	Data Set-up Time	100		ns
tDH, tOEH	Data, OE Hold Time	10		ns
twpH	Write Pulse Width High	200		ns

# AC Byte Load Waveforms (1, 2)

### WE Controlled



### **CE** Controlled




**AT29BV040A** 

### **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		20	ms
tas	Address Set-up Time	10		ns
tah	Address Hold Time	100		ns
tos	Data Set-up Time	100		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	200		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	200		ns

### **Software Protected Program Waveform**




Notes: 1. OE must be high when WE and CE are both low.

2. A8 through A18 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.

3. All bytes that are not loaded within the sector being programmed will be indeterminate.

## Programming Algorithm (1)



Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data Protect state will be re-activated at end of program cycle.
- 3. 256-bytes of data **MUST BE** loaded.






# **Data** Polling Characteristics (1, 2)

Symbol	Parameter	Min	Тур	Max	Units
tрн	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

## **Data** Polling Waveforms




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.


# Toggle Bit Waveforms (1, 3)




Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- Any address location may be used but the address should not vary.

# Software Product Identification Entry (1)



# Software Product (1) Identification Exit




Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. A1 A18 =  $V_{IL}$ . Manufacture Code is read for A0 =  $V_{IL}$ ;
- Device Code is read for A0 = V<sub>IH</sub>.

  3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code is 1F. Device Code is C4.

# Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.



# Ordering Information

tacc	Icc (mA)		Oudering Onda	Basina			
(ns)	Active Standby		Ordering Code	Package	Operation Range		
250	15	0.02	AT29BV040A-25TC	32T	Commercial (0° to 70°C)		
	15	0.05	AT29BV040A-25TI	32T	Industrial (-40° to 85°C)		
350	15	0.02	AT29BV040A-35TC	32T	Commercial (0° to 70°C)		
	15	0.05	AT29BV040A-35TI	32T	Industrial (-40° to 85°C)		

Package Type					
32T	32 Lead, Thin Small Outline Package (TSOP)				

#### **Features**

- Single Supply Voltage, Range 3V to 3.6V
- 3-Volt-Only Read and Write Operation
- Software Protected Programming
- Low Power Dissipation

15 mA Active Current

20 μA CMOS Standby Current

- Fast Read Access Time 200 ns
- Sector Program Operation

Single Cycle Reprogram (Erase and Program)

512 Sectors (64 bytes/sector)

Internal Address and Data Latches for 64-Bytes

- Fast Sector Program Cycle Time 20 ms Max.
- Internal Program Control and Timer
- DATA Polling for End of Program Detection
- Typical Endurance > 10,000 Cycles
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges


### Description

The AT29LV256 is a 3-volt-only in-system Flash Programmable Erasable Read Only Memory (PEROM). Its 256K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation of just 54 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 20  $\mu A$ . The device endurance is such that any sector can typically be written to in excess of 10,000 times.

(continued)

## **Pin Configurations**

Pin Name	Function
A0 - A14	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect



# TSOP Top View **Type 1**

OE	411 F	23	22	21	20	E	ČE	A10
A9			24	19		Ē		1/07
A13	A8 🖁	25	26	17	18	Ē	1/06	1/05
VCC	A14 B	27	28	15	16	Ĕ	1/04	1/03
A12	WER	1	2	13	14	Б	GND	1/02
A6	A7 [	3	4	11	12	B	1/01	1/00
A4	A5 🗄	5	6	9	10	В	A0	A1
/\+	V3 🗆	7	U	٠	8	ь	A2	^'

<u>AIMEL</u>

256K (32K x 8) 3-volt Only CMOS Flash Memory

0563A




### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29LV256 does not require high input voltages for programming. Three-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29LV256 is performed on a sector basis; 64-bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 64-bytes of data are captured at microprocessor speed and internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

### **Block Diagram**



### **Device Operation**

**READ:** The AT29LV256 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dualline control gives designers flexibility in preventing bus contention.

#### SOFTWARE DATA PROTECTION PROGRAMMING:

The AT29LV256 has 512 individual sectors, each 64-bytes. Using the software data protection feature, byte loads are used to enter the 64-bytes of a sector to be programmed. The AT29LV256 can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 64-byte sector must be loaded into the device. The AT29LV256 automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however

the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

The 64-bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on WE (or CE) within 150  $\mu s$  of the low to high transition is not detected within 150  $\mu s$  of the last low to high transition, the load period will end and the internal programming period will start. A6 to A14 specify the sector address. The sector address must be valid during each high to low transition.

(continued)

### **Device Operation** (Continued)

sition of  $\overline{\text{WE}}$  (or  $\overline{\text{CE}}$ ). A0 to A5 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of two, a read operation will effectively be a polling operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29LV256 in the following ways: (a) V<sub>CC</sub> sense— if V<sub>CC</sub> is below 1.8V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay— once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit— holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

**INPUT LEVELS:** While operating with a  $3.3V \pm 10\%$  power supply, the address inputs and control inputs  $(\overline{OE}, \overline{CE})$  and WE) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to 3.6 volts.

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify

the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29LV256 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29LV256 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on A9 (including NC Pins) with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





## **DC and AC Operating Range**

		AT29LV256-15	AT29LV256-20	AT29LV256-25
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		$3.3V \pm 0.3V$	$3.3V \pm 0.3V$	$3.3V \pm 0.3V$

## **Operating Modes**

<u> </u>					
Mode	CE	ŌĒ	WE	Ai	1/0
Read	V <sub>IL</sub>	VIL	VIH	Ai	Dout
Program <sup>(2)</sup>	$V_{IL}$	VIH	VIL	Ai	DiN
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	Χ	High Z
Program Inhibit	Х	Х	ViH		
Program Inhibit	Х	VIL	Х		
Output Disable	Х	V <sub>IH</sub>	Χ		High Z
Product Identification					
Hardware	V.,	V/	Mari	A1 - A14 = $V_{IL}$ , A9 = $V_{H}$ <sup>(3)</sup> , A0 = $V_{IL}$	Manufacturer Code (4)
панимане	VIL	VIL	VIH A1 - A14 = V <sub>IL</sub> , A9 = V <sub>H</sub> (3), A0 = V <sub>IH</sub>		Device Code <sup>(4)</sup>
Software (5)				A0 = V <sub>IL</sub>	Manufacturer Code (4)
Software (9)				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

4. Manufacturer Code: 1F, Device Code: BC.

5. See details under Software Product Identification Entry/Exit.


### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
lu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>			1	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			1	μΑ
lan.	Van Standby Current CMOS	CE = V <sub>CC</sub> - 0.3V to V <sub>CC</sub>	Com.		20	μΑ
I <sub>SB1</sub>	Vcc Standby Current CMOS	CE = ACC - 0.2A 10 ACC	Ind.		50	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub>			1	mA
Icc	Vcc Active Current	f = 5 MHz; IouT = 0 mA; V	cc = 3.6V		15	mA
V <sub>IL</sub>	Input Low Voltage				0.6	٧
V <sub>IH</sub>	Input High Voltage			2.0		V
VoL	Output Low Voltage	$I_{OL} = 1.6 \text{ mA}; V_{CC} = 3.0 \text{V}$			.45	٧
Voн	Output High Voltage	IOH = -100 μA; Vcc = 3.0\	/	2.4		٧

### **AC Read Characteristics**

		AT29LV256-15		AT29LV256-20		AT29LV256-25		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		150		200		250	ns
tce (1)	CE to Output Delay		150		200		250	ns
toE (2)	OE to Output Delay	0	70	0	100	0	120	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	40	0	50	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns


## AC Read Waveforms (1, 2, 3, 4)




#### Notes:

- 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

## **Input Test Waveforms and Measurement Level**



## **Output Test Load**



## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	V <sub>IN</sub> = 0V
Соит	8	12	pF	Vout = 0V

Note: 1. These parameters are characterized and not 100% tested.






# **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tos	Data Set-up Time	100		ns
tDH, tOEH	Data, OE Hold Time	10		ns
twph	Write Pulse Width High	200		ns

# AC Byte Load Waveforms (1, 2)

### **WE** Controlled




### **CE** Controlled



### **Program Cycle Characteristics**


Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		20	ms
tas	Address Set-up Time	10		ns
tah	Address Hold Time	100		ns
tos	Data Set-up Time	100		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	200		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	200		ns

## **Software Protected Program Waveform** (1, 2, 3)



- Notes: 1.  $\overline{\text{OE}}$  must be high when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.
  - A6 through A14 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.

## **Programming Algorithm** (1)



Notes for software program code:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. Data Protect state will be re-activated at end of program cycle.
- 3. 64-bytes of data **MUST BE** loaded.






# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tрн	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

### **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tон	Data Hold Time	10			ns
tоен	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.


## Toggle Bit Waveforms (1,



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.


# Software Product Identification Entry (1)



Notes for software product identification:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- A1 A14 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: BC

# Software Product (1) Identification Exit







# **Ordering Information**

tacc	Icc	(mA)	Oudestern Oude	D. J.	
(ns)	Active Standby		Ordering Code	Package	Operation Range
150	15	0.02	AT29LV256-15JC AT29LV256-15TC	32J 28T	Commercial (0° to 70°C)
	15	0.05	AT29LV256-15JI AT29LV256-15TI	32J 28T	Industrial (-40° to 85°C)
200	15	0.02	AT29LV256-20JC AT29LV256-20PC AT29LV256-20TC	32J 28P6 28T	Commercial (0° to 70°C)
	15	0.05	AT29LV256-20JI AT29LV256-20PI	32J 28P6	Industrial (-40° to 85°C)
250	15	0.02	AT29LV256-25JC AT29LV256-25PC AT29LV256-25TC	32J 28P6 28T	Commercial (0° to 70°C)
	15	0.05	AT29LV256-25JI AT29LV256-25PI	32J 28P6	Industrial (-40° to 85°C)

Package Type						
32J	32J 32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
28T	28 Lead, Thin Small Outline Package (TSOP)					

512K (64K x 8)

3-volt Only

**Memory** 

**CMOS Flash** 

#### **Features**

- Single Supply Voltage, Range 3V to 3.6V
- 3-Volt-Only Read and Write Operation
- Software Protected Programming
- Low Power Dissipation

15 mA Active Current

20 μA CMOS Standby Current

- Fast Read Access Time 200 ns
- Sector Program Operation

Single Cycle Reprogram (Erase and Program)

512 Sectors (128 bytes/sector)

Internal Address and Data Latches for 128-Bytes

- Fast Sector Program Cycle Time 20 ms Max.
- Internal Program Control and Timer
- DATA Polling for End of Program Detection
- Typical Endurance > 10,000 Cycles
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

### **Description**


The AT29LV512 is a 3-volt-only in-system Flash programmable erasable read only memory (PEROM). Its 512K of memory is organized as 65,536 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation of just 54 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 20  $\mu A$ . The device endurance is such that any sector can typically be written to in excess of 10,000 times.

(continued)

### **Pin Configurations**

Pin Name	Function
A0 - A15	Addresses
CE	Chip Enable
ŌE	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect





TSOP Top View **Type 1** 

A11		0	1 .	 	32		Þ		ŌĒ
A8	A9 🖺	$1^{\prime\prime}$	3		30	31	Б	A10	CE
A14	A13	4	5		28	29		1/07	1/06
WE	NC E	6	~			27	Ė	1/05	1/04
	vcc 🖺	8	,		26	25	Ē	1/03	
NC	NC E	10	9		24	23	Б	1/02	GND
A15	A12	12	11		22	21	В	1/00	1/01
Α7	A6 C	14	13		20	19	B	A1	A0
<b>A</b> 5	A4 [	16	15		18	17	Ē	АЗ	A2

01

01771






#### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29LV512 does not require high input voltages for programming. Three-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29LV512 is performed on a sector basis; 128-bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128-bytes of data are captured at microprocessor speed and internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

### **Block Diagram**



### **Device Operation**

**READ:** The AT29LV512 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

#### SOFTWARE DATA PROTECTION PROGRAMMING:

The AT29LV512 has 512 individual sectors, each 128-bytes. Using the software data protection feature, byte loads are used to enter the 128-bytes of a sector to be programmed. The AT29LV512 can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 128-byte sector must be loaded into the device. The AT29LV512 automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. After writing the three-byte command sequence (and after twc), the entire device is protected. The same three program commands must begin each program operation. All software

program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE.

The 128-bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150  $\mu s$  of the low to high transition is not detected within 150  $\mu s$  of the last low to high transition, the load period will end and the internal programming

(continued)

#### **Device Operation** (Continued)

period will start. A7 to A15 specify the sector address. The sector address  $\underline{\text{must}}$  be valid during each high to low transition of  $\overline{\text{WE}}$  (or  $\overline{\text{CE}}$ ). A0 to A6 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of two, a read operation will effectively be a polling operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29LV512 in the following ways: (a) V<sub>CC</sub> sense— if V<sub>CC</sub> is below 1.8V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay— once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit— holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

**INPUT LEVELS:** While operating with a 3.3V  $\pm 10\%$  power supply, the address inputs and control inputs ( $\overline{OE}$ ,  $\overline{CE}$  and  $\overline{WE}$ ) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to 3.6 volts.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29LV512 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29LV512 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on A9 (including NC Pins) with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





### DC and AC Operating Range

		AT29LV512-15	AT29LV512-20	AT29LV512-25
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply (1)		$3.3V \pm 0.3V$	$3.3V \pm 0.3V$	$3.3V \pm 0.3V$

<sup>1.</sup> After power is applied and V<sub>CC</sub> is at the minimum specified data sheet value, the system should wait 20 ms before an operational mode is started.

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	VIH	Ai	Dout
Program <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	VIL	Ai	DiN
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	X	X	High Z
Program Inhibit	Χ	Χ	V <sub>IH</sub>		
Program Inhibit	X	VIL	Χ		
Output Disable	X	ViH	Х		High Z
Product Identification					
Hardware	V.	<b>M</b>	ViH	A1 - A15 = $V_{IL}$ , A9 = $V_{H}$ <sup>(3)</sup> , A0 = $V_{IL}$	Manufacturer Code (4)
панимане	V IL	VIL VIL		A1 - A15 = $V_{IL}$ , A9 = $V_{H}$ <sup>(3)</sup> , A0 = $V_{IH}$	Device Code <sup>(4)</sup>
Software (5)				A0 = V <sub>IL</sub>	Manufacturer Code (4)
Software (9)				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

- 2. Refer to AC Programming Waveforms.
- 3.  $V_H = 12.0V \pm 0.5V$ .

- 4. Manufacturer Code: 1F, Device Code: 3D.
- 5. See details under Software Product Identification Entry/Exit.


### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$			1	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			1	μΑ
lone	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$	Com.		20	μΑ
ISB1	VCC Standby Current CMOS	CE = VCC - 0.3V to VCC	Ind.		50	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub>			1	mA
lcc	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}$ ; $I_{OUT} = 0 \text{ mA}$ ; $V_{OUT} = 0 \text{ mA}$	<sub>CC</sub> = 3.6V		15	mA
VIL	Input Low Voltage				0.6	٧
V <sub>IH</sub>	Input High Voltage			2.0		V
Vol	Output Low Voltage	$I_{OL} = 1.6 \text{ mA}; V_{CC} = 3.0 \text{V}$			.45	V
Vон	Output High Voltage	$I_{OH} = -100 \mu\text{A};  V_{CC} = 3.0 \text{V}$	/	2.4		٧

#### **AC Read Characteristics**

		AT29L	V512-15	AT29L	<b>V</b> 512-20	AT29LV512-25		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		150		200		250	ns
tce (1)	CE to Output Delay		150		200		250	ns
toe (2)	OE to Output Delay	0	70	0	100	0	120	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	40	0	50	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns


# AC Read Waveforms (1, 2, 3, 4)



Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$  -  $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .

- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

### **Input Test Waveforms and Measurement Level**



# **Output Test Load**

### **Pin Capacitance** (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	$V_{OUT} = 0V$

Note: 1. These parameters are characterized and not 100% tested.






## **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tch	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tos	Data Set-up Time	100		ns
tDH, tOEH	Data, OE Hold Time	10		ns
twpH	Write Pulse Width High	200		ns

# AC Byte Load Waveforms (1, 2)

# WE Controlled



### **CE** Controlled




AT29LV512

### **Program Cycle Characteristics**


Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		20	ms
tas	Address Set-up Time	10		ns
tah	Address Hold Time	100		ns
tos	Data Set-up Time	100		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	200		ns
tBLC	Byte Load Cycle Time		150	μs
twpH	Write Pulse Width High	200		ns

## Software Protected Program Waveform (1, 2, 3)



- Notes: 1.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
  - A7 through A15 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.

# **Programming Algorithm** (1)



Notes for software program code:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. Data Protect state will be re-activated at end of program cycle.
- 3. 128-bytes of data MUST BE loaded.






# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

## **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
tOEHP	OE High Pulse	150			ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.


# Toggle Bit Waveforms (1, 3)



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- Any address location may be used but the address should not vary.


# Software Product Identification Entry (1)



Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A15 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: 3D

# Software Product (1) Identification Exit







# **Ordering Information**

tacc Icc		(mA)	Ordering Code	Pookogo	On systian Danse
(ns) Activ	Active	Standby	Ordering Code	Package	Operation Range
150	15	0.02	AT29LV512-15JC AT29LV512-15TC	32J 32T	Commercial (0° to 70°C)
	15	0.05	AT29LV512-15JI AT29LV512-15TI	32J 32T	Industrial (-40° to 85°C)
200	15	0.02	AT29LV512-20JC AT29LV512-20TC	32J 32T	Commercial (0° to 70°C)
	15	0.05	AT29LV512-20JI AT29LV512-20TI	32J 32T	Industrial (-40° to 85°C)
250	15	0.02	AT29LV512-25JC AT29LV512-25TC	32J 32T	Commercial (0° to 70°C)
	15	0.05	AT29LV512-25JI AT29LV512-25TI	32J 32T	Industrial (-40° to 85°C)

Package Type						
32J	32J 32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32T	32T 32 Lead, Thin Small Outline Package (TSOP)					

1 Megabit

(128K x 8)

3-volt Only

**CMOS Flash** 

#### **Features**

- Single Supply Voltage, Range 3V to 3.6V
- 3-Volt-Only Read and Write Operation
- Software Protected Programming
- Fast Read Access Time 150 ns
- Low Power Dissipation
  - 15 mA Active Current
  - 20 uA CMOS Standby Current
- Sector Program Operation
  - Single Cycle Reprogram (Erase and Program)
  - 1024 Sectors (128 bytes/sector)
  - Internal Address and Data Latches for 128-Bytes
- Two 8 KB Boot Blocks with Lockout
- Fast Sector Program Cycle Time 20 ms
- Internal Program Control and Timer
- DATA Polling for End of Program Detection
- Typical Endurance > 10,000 Cycles
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

### **Description**

The AT29LV010A is a 3-volt-only in-system Flash programmable and erasable read only memory (Flash). Its 1 megabit of memory is organized as 131,072 bytes by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 150 ns with power dissipation of just 54 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 20  $\mu A$ . The device endurance is such that any sector can typically be written to in excess of 10,000 times.

To allow for simple in-system reprogrammability, the AT29LV010A does not require high input voltages for programming. Three-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29LV010A is performed on a sector basis; 128-bytes of data are loaded into the device and then simultaneously programmed.

(continued)


## **Pin Configurations**

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
OE	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

TSOP Top View

# Type 1

				,					
A11		<u> </u>	1		 32		Þ		ŌĒ
A8	A9	4	3 2		30	31	Б	A10	CE
	A13	₽ 4	5		28	29	R	1/07	1/06
A14	NC	₫ 6	9			27	Ē	1/05	
WE	VCC	∃ 8	7		26	25	Б	1/03	I/O4
NC	A16	10	9		24		R	1/02	GND
A15		q	11		22	23	Ē		1/01
Α7	A12	g 12	13		20	21	Б	1/00	AO
	A6	덬 14				19	Ė	A1	
A5	A4	16	15		18	17	Б	A3	A2



0520B






### **Description** (Continued)

During a reprogram cycle, the address locations and 128bytes of data are captured at microprocessor speed and internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by  $\overline{DATA}$  polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

#### **Block Diagram**



#### **Device Operation**

**READ:** The AT29LV010A is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

#### SOFTWARE DATA PROTECTION PROGRAMMING:

The AT29LV010A has 1024 individual sectors, each 128-bytes. Using the software data protection feature, byte loads are used to enter the 128-bytes of a sector to be programmed. The AT29LV010A can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 128-byte sector must be loaded into the device. The data in any byte that is not loaded during the programming of its sector will be indeterminate. The AT29LV010A automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE.

The 128-bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on WE (or CE) within 150 µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A7 to A16 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A6 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of two, a read operation will effectively be a polling operation.

(continued)

#### **Device Operation** (Continued)

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29LV010A in the following ways: (a) V<sub>CC</sub> sense—if V<sub>CC</sub> is below 1.8V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay—once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit—holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

**INPUT LEVELS:** While operating with a  $3.3V \pm 0.3V$  power supply, the address inputs and control inputs ( $\overline{OE}$ ,  $\overline{CE}$  and  $\overline{WE}$ ) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can be driven from 0 to  $V_{CC} + 0.6V$ .

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

**DATA POLLING:** The AT29LV010A features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7.

### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C	
Storage Temperature65°C to +150°C	
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V	
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V	
Voltage on A9 (including NC Pins) with Respect to Ground0.6V to +13.5V	

Once the program cycle has been completed, true <u>data is</u> valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29LV010A provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29LV010A has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 8K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 8K memory sections are referred to as boot blocks. Secure code which will bring up a system can be contained in a boot block. The AT29LV010A blocks are located in the first 8K bytes of memory and the last 8K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

(continued)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





### **Device Operation** (Continued)

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower ad-

dress boot block is locked out while reading location 1FFF2H will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

### DC and AC Operating Range

V		AT29LV010A-15	AT29LV010A-20	AT29LV010A-25
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply (1)		$3.3V \pm 0.3V$	3.3V ± 0.3V	$3.3V \pm 0.3V$

After power is applied and V<sub>CC</sub> is at the minimum specified data sheet value, the system should wait 20 ms before an operational mode is started.

#### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	$V_{IH}$	Ai	Dout
Program <sup>(2)</sup>	VIL	V <sub>IH</sub>	VIL	Ai	D <sub>IN</sub>
5V Chip Erase	. V <sub>IL</sub>	V <sub>IH</sub>	VIL	Ai	
Standby/Write Inhibit	VIH	X <sup>(1)</sup>	Χ	Χ	High Z
Program Inhibit	Χ	Χ	$V_{IH}$		
Program Inhibit	Χ	VIL	Χ		
Output Disable	Χ	V <sub>IH</sub>	Х		High Z
Product Identification					
Hardware	V	Mo		A1 - A16 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code (4)
Hardware	VIL	VIL	VIH	A1 - A16 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub> , A1 - A16 =V <sub>IL</sub>	Manufacturer Code (4)
Sullware (9)				A0 = V <sub>IH</sub> , A1 - A16 = V <sub>IL</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be VIL or VIH.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

- 4. Manufacturer Code: 1F, Device Code: 35.
- 5. See details under Software Product Identification Entry/Exit.


#### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
I <sub>LI</sub>	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$			1	μΑ
llo	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			1	μΑ
1	V Ctondby Coment CMCC	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$	Com.		20	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	CE = ACC - 0.3A 10 ACC	Ind.		50	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub>			1	mA
lcc	V <sub>CC</sub> Active Current	$f = 5 MHz; I_{OUT} = 0 mA; V$	/ <sub>CC</sub> = 3.6V		15	mA
V <sub>IL</sub>	Input Low Voltage				0.6	٧
V <sub>IH</sub>	Input High Voltage			2.0		V
Vol	Output Low Voltage	I <sub>OL</sub> = 1.6 mA; V <sub>CC</sub> = 3.0V			.45	٧
Vон	Output High Voltage	I <sub>OH</sub> = -100 μA; V <sub>CC</sub> = 3.0	V	2.4		٧

#### **AC Read Characteristics**


		AT29L\	/010A-15	AT29L\	/010A-20	AT29LV010A-25		5	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	
tacc	Address to Output Delay		150		200		250	ns	
tcE (1)	CE to Output Delay		150		200		250	ns	
toe (2)	OE to Output Delay	0	100	0	100	0	120	ns	
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	50	0	50	0	60	ns	
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns	

# AC Read Waveforms (1, 2, 3, 4)




- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub> .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

### **Input Test Waveforms and Measurement Level**



### **Output Test Load**



## Pin Capacitance (f = 1 MHz, T = 25°C) (1)

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Cout	8	12	рF	Vout = 0V

Note: 1. These parameters are characterized and not 100% tested.






## **AC Byte Load Characteristics**

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0	'	ns
twp	Write Pulse Width (WE or CE)	200		ns
tos	Data Set-up Time	100		ns
tDH, tOEH	Data, OE Hold Time	10		ns
twph	Write Pulse Width High	200		ns


# AC Byte Load Waveforms (1, 2)



### **Program Cycle Characteristics**


Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		20	ms
tas	Address Set-up Time	10		ns
tah	Address Hold Time	100		ns
tos	Data Set-up Time	100		ns
tрн	Data Hold Time	10		ns
twp	Write Pulse Width	200		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	200		ns

### **Software Protected Program Waveform**



- Notes: 1. OE must be high when WE and CE are both low.
  - A7 through A16 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.

# Programming Algorithm (1)



Notes for software program code:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. Data Protect state will be re-activated at end of program cycle.
- 3. 128-bytes of data must be loaded.






## Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tрн	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

### **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tрн	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See to spec in AC Read Characteristics.


# Toggle Bit Waveforms (1, 3)




Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- Any address location may be used but the address should not vary.

# Software Product Identification Entry (1)



# Software Product (1) Identification Exit




Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2.  $A1 A16 = V_{IL}$ .

Manufacture Code is read for  $A0 = V_{IL}$ ; Device Code is read for  $A0 = V_{IH}$ .

- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: 35

# Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.



# **Ordering Information**

tacc	lcc	(mA)	Oudering Code	Doolyana	O
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	15	0.02	AT29LV010A-15JC AT29LV010A-15TC	32J 32T	Commercial (0° to 70°C)
	15	0.05	AT29LV010A-15JI AT29LV010A-15TI	32J 32T	Industrial (-40° to 85°C)
200	15	0.02	AT29LV010A-20JC AT29LV010A-20TC	32J 32T	Commercial (0° to 70°C)
	15	0.05	AT29LV010A-20JI AT29LV010A-20TI	32J 32T	Industrial (-40° to 85°C)
250	15	0.02	AT29LV010A-25JC AT29LV010A-25TC	32J 32T	Commercial (0° to 70°C)
	15	0.05	AT29LV010A-25JI AT29LV010A-25TI	32J 32T	Industrial (-40° to 85°C)

Package Type						
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32T	32 Lead, Thin Small Outline Package (TSOP)					

1 Megabit

 $(64K \times 16)$ 

3-volt Only

Memory

**CMOS Flash** 

#### **Features**

- Single Voltage, Range 3V to 3.6V Supply
- 3-Volt-Only Read and Write Operation
- **Software Protected Programming**
- Fast Read Access Time 150 ns
- Low Power Dissipation
  - 15 mA Active Current
  - 50 μA CMOS Standby Current
- **Sector Program Operation** 
  - Single Cycle Reprogram (Erase and Program)
  - 512 Sectors (128 words/sector)
  - Internal Address and Data Latches for 128 Words
- Fast Sector Program Cycle Time 20 ms
- Internal Program Control and Timer
- **DATA** Polling for End of Program Detection
- Typical Endurance > 10,000 Cycles
- **CMOS and TTL Compatible Inputs and Outputs**
- **Commercial and Industrial Temperature Ranges**

### Description


The AT29LV1024 is a 3-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its 1 megabit of memory is organized as 65,536 words by 16 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 150 ns with power dissipation of just 54 mW. When the device is deselected, the CMOS standby current is less than 50 μA. The device endurance is such that any sector can typically be written to in excess of 10,000 times.


To allow for simple in-system reprogrammability, the AT29LV1024 does not require high input voltages for programming. Three-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an

Pin Configurations

(continued)

Pin Name	Function
A0 - A15	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/015	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect





0564A






#### **Description** (Continued)

EPROM. Reprogramming the AT29LV1024 is performed on a sector basis; 128 words of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 words of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the

sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7 or I/O15. Once the end of a program cycle has been detected, a new access for a read or program can begin.

#### **Block Diagram**



#### **Device Operation**

**READ:** The AT29LV1024 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dualine control gives designers flexibility in preventing bus contention.

#### SOFTWARE DATA PROTECTION PROGRAMMING:

The AT29LV1024 has 512 individual sectors, each 128 words. Using the software data protection feature, word loads are used to enter the 128 words of a sector to be programmed. The AT29LV1024 can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a word of data within the sector is to be changed, data for the entire 128 word sector must be loaded into the device. The AT29LV1024 automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the 3 word command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, a read operation will effectively be a polling operation.

After the software data protection's 3 word command code is given, a word load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

The 128 words of data must be loaded into each sector. Any word that is not loaded during the programming of its sector will be erased to read FFFFH. Once the words of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data word has been loaded into the device. successive words are entered in the same manner. Each new word to be programmed must have its high to low transition on WE (or CE) within 150 µs of the low to high transition of WE (or CE) of the preceding word. If a high to low transition is not detected within 150 us of the last low to high transition, the load period will end and the internal programming period will start. A7 to A15 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A6 specify the word address within the sector. The words may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the du-

(continued)

#### **Device Operation** (Continued)

ration of two, a read operation will effectively be a polling operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29LV1024 in the following ways: (a) Vcc sense—if Vcc is below 1.8V (typical), the program function is inhibited. (b) Vcc power on delay—once Vcc has reached the Vcc sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit—holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

**INPUT LEVELS:** While operating with a  $3.3V \pm 10\%$  power supply, the address inputs and control inputs ( $\overline{OE}$ ,  $\overline{CE}$  and  $\overline{WE}$ ) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can be driven from 0 to 3.6V.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common

board design for various Flash densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes

DATA POLLING: The AT29LV1024 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last word loaded will result in the complement of the loaded data on I/O7 and I/O15. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29LV1024 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 and I/O14 toggling between one and zero. Once the program cycle has completed, I/O6 and I/O14 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

## **Absolute Maximum Ratings\***

i	
	Temperature Under Bias55°C to +125°C
	Storage Temperature65°C to +150°C
	All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
	All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
	Voltage on OE with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





### **DC and AC Operating Range**

		AT29LV1024-15	AT29LV1024-20	AT29LV1024-25
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply <sup>(1)</sup>		3.3V ± 0.3V	$3.3V \pm 0.3V$	$3.3V \pm 0.3V$

<sup>1.</sup> After power is applied and V<sub>CC</sub> is at the minimum specified data sheet value, the system should wait 20 ms before an operational mode is started.

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	VO
Read	ViL	VIL	V <sub>IH</sub>	Ai	Dout
Program <sup>(2)</sup>	VIL	V <sub>IH</sub>	$V_{IL}$	Ai	D <sub>IN</sub>
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	Χ	X	High Z
Program Inhibit	Х	Х	ViH		
Program Inhibit	Х	VIL	Χ		
Output Disable	Х	VIH	Χ		High Z
Product Identification					
Hardware	V.	VIL	Vıн	A1 - A15 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> 	Manufacturer Code (4)
Haluwale	VIL	VIL	VIH	A1 - A15 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub>	Manufacturer Code (4)
Software (%)				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

- 2. Refer to AC Programming Waveforms.
- 3.  $V_H = 12.0V \pm 0.5V$ .

- 4. Manufacturer Code: 1F, Device Code: 26
- 5. See details under Software Product Identification Entry/Exit.


### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
l <sub>L</sub> i	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$			1	μΑ
lLO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			1	μΑ
land	Van Standby Current CMOS	CE = V <sub>CC</sub> - 0.3V to V <sub>CC</sub>	Com.		50	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	CE = VCC - 0.3V to VCC	Ind.		100	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub>			1	mA
Icc	V <sub>CC</sub> Active Current	$f = 5 MHz$ ; $I_{OUT} = 0 mA$ , $V_{OUT} = 0 mA$	$I_{CC} = 3.6V$		15	mA
VIL	Input Low Voltage				0.6	V
VIH	Input High Voltage			2.0		V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 1.6 \text{ mA}, V_{CC} = 3.0 \text{V}$			.45	V
V <sub>OH1</sub>	Output High Voltage	$I_{OH} = 100  \mu A,  V_{CC} = 3.0  V_{CC}$	1	2.4		V

#### **AC Read Characteristics**

		AT29L\	/1024-15	AT29L\	/1024-20	AT29L\	/1024-25	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		150		200		250	ns
tce (1)	CE to Output Delay		150		200		250	ns
toE (2)	OE to Output Delay	0	85	0	100	0	120	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	40	0	50	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns


## AC Read Waveforms (1, 2, 3, 4)




Notes: 1.  $\overline{CE}$  may be delayed up to t<sub>ACC</sub> - t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.

- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

### **Input Test Waveforms and Measurement Level**



### **Output Test Load**



## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






### **AC Word Load Characteristics**

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns .
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tos	Data Set-up Time	100		ns
tDH, tOEH	Data, OE Hold Time	0		ns
twph	Write Pulse Width High	200		ns

## **AC Word Load Waveforms** (1, 2)

#### **WE** Controlled




Notes: 1. The software data protection commands must be applied prior to word loads.

A complete sector (128 words) should be loaded using these waveforms as shown in the Software Protected Word Load waveforms (see next page).

### **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		20	ms
tas	Address Set-up Time	0		ns
tан	Address Hold Time	100		ns
tos	Data Set-up Time	100		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	200		ns
twLC	Word Load Cycle Time		150	μs
twph	Write Pulse Width High	200		ns


# Software Protected Program Waveform (1, 2, 3)



Notes: 1. A7 through A15 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.

- 2. OE must be high when WE and CE are both low.
- 3. All words that are not loaded within the sector being programmed will be indeterminate.

# Programming Algorithm (1)



Notes for software program code:

- Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data Protect state will be re-activated at end of program cycle.
- 3. 128 words of data MUST BE loaded.






# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	0			ns
toeh	OE Hold Time	0			ns
toE	OE to Output Delay (2)				ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

### **Data Polling Waveforms**




## Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
toh	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
tOEHP	OE High Pulse	150			ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.


# Toggle Bit Waveforms (1, 2, 3)



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

Beginning and ending state of I/O6 and I/O14 may vary. 3. Any address location may be used but the address should not vary.


# Software Product Identification Entry (1)



Notes for software product identification:

- 1. Data Format: I/O15 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A15 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: 26

# Software Product (1) Identification Exit







# **Ordering Information**

tACC	lcc (mA)		Ordering Code	Dealsons	O
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	15	0.05	AT29LV1024-15JC AT29LV1024-15TC	44J 48T	Commercial (0° to 70°C)
	15	0.05	AT29LV1024-15JI AT29LV1024-15TI	44J 48T	Industrial (-40° to 85°C)
200	15	0.05	AT29LV1024-20JC AT29LV1024-20TC	44J 48T	Commercial (0° to 70°C)
	15	0.10	AT29LV1024-20JI AT29LV1024-20TI	44J 48T	Industrial (-40° to 85°C)
250	15	0.05	AT29LV1024-25JC AT29LV1024-25TC	44J 48T	Commercial (0° to 70°C)
	15	0.10	AT29LV1024-25JI AT29LV1024-25TI	44J 48T	Industrial (-40° to 85°C)

Package Type				
44J	44J 44 Lead, Plastic J-Leaded Chip Carrier (PLCC)			
48T	48T 48 Lead, Thin Small Outline Package (TSOP)			

2 Megabit

 $(256K \times 8)$ 

3-volt Only

Memory

**CMOS Flash** 

#### **Features**

- Single Voltage, Range 3V to 3.6V Supply
- 3-Volt-Only Read and Write Operation
- Software Protected Programming
- Fast Read Access Time 200 ns
  - Low Power Dissipation

15 mA Active Current

20 μA CMOS Standby Current

**Sector Program Operation** 

Single Cycle Reprogram (Erase and Program)

1024 Sectors (256 bytes/sector)

Internal Address and Data Latches for 256-Bytes

- Two 8 KB Boot Blocks with Lockout
- Fast Sector Program Cycle Time 20 ms
- Internal Program Control and Timer
- DATA Polling for End of Program Detection
- Typical Endurance > 10,000 Cycles
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

### **Description**

The AT29LV020 is a 3-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its 2 megabits of memory is organized as 262,144 bytes by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation of just 54 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 20  $\mu A$ . The device endurance is such that any sector can typically be written to in excess of 10.000 times.


To allow for simple in-system reprogrammability, the AT29LV020 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an


### **Pin Configurations**

(continued)

Pin Name	Function
A0 - A17	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

#### **PLCC Top View**





0565A






### **Description** (Continued)

EPROM. Reprogramming the AT29LV020 is performed on a sector basis; 256-bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 256bytes of data are captured at microprocessor speed and internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

### **Block Diagram**



### **Device Operation**

**READ:** The AT29LV020 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dualline control gives designers flexibility in preventing bus contention.

#### SOFTWARE DATA PROTECTION PROGRAMMING:

The AT29LV020 has 1024 individual sectors, each 256-bytes. Using the software data protection feature, byte loads are used to enter the 256-bytes of a sector to be programmed. The AT29LV020 can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 256-byte sector must be loaded into the device. The AT29LV020 automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data

will be written to the device; however, for the duration of two, a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE.

The 256-bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be erased to read FFH. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on WE (or CE) within 150 µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 us of the last low to high transition, the load period will end and the internal programming period will start. A8 to A17 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A7 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of two, a read operation will effectively be a polling operation.

(continued)

### **Device Operation** (Continued)

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29LV020 in the following ways: (a) VCC sense— if VCC is below 1.8V (typical), the program function is inhibited. (b) VCC power on delay— once VCC has reached the VCC sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit— holding any one of CE low, CE high or WE high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

**INPUT LEVELS:** While operating with a  $3.3V \pm 10\%$  power supply, the address inputs and control inputs ( $\overline{OE}$ ,  $\overline{CE}$  and  $\overline{WE}$ ) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can be driven from 0 to 3.6V.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes

DATA POLLING: The AT29LV020 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid

### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on A9 (including NC Pins) with Respect to Ground0.6V to +13.5V

on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29LV020 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29LV020 has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 8K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 8K memory sections are referred to as boot blocks. Secure code which will bring up a system can be contained in a boot block. The AT29LV020 blocks are located in the first 8K bytes of memory and the last 8K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

(continued)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





### **Device Operation** (Continued)

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower address boot block is locked out while reading location

FFFF2H will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

### DC and AC Operating Range

		AT29LV020-20	AT29LV020-25
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply (1)		$3.3V \pm 0.3V$	$3.3V \pm 0.3V$

<sup>1.</sup> After power is applied and V<sub>CC</sub> is at the minimum specified data sheet value, the system should wait 20 ms before an operational mode is started.

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	ViH	Ai	D <sub>OUT</sub>
Program (2)	$V_{IL}$	ViH	VIL	Ai	D <sub>IN</sub>
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	Х	Χ	High Z
Program Inhibit	Χ	Χ	ViH	'	
Program Inhibit	Χ	VIL	Х		
Output Disable	Χ	V <sub>IH</sub>	Х		High Z
Product Identification	'				
Hardware	VIL	V <sub>IL</sub>	ViH	A1 - A17 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IL</sub>	Manufacturer Code (4)
Tialdwale	VIL	V  L	VIH	A1 - A17 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub>	Manufacturer Code (4)
Software (9)				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be VIL or VIH.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

- 4. Manufacturer Code: 1F, Device Code: BA.
- 5. See details under Software Product Identification Entry/Exit.


#### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$			1	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			1	μΑ
lon.	Vac Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$	Com.		20	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	OE = ACC - 0.3A 10 ACC	Ind.		50	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	CE = 2.0V to V <sub>CC</sub>			1	mA
Icc	V <sub>CC</sub> Active Current	f = 5 MHz; lout = 0 mA; \	$I_{CC} = 3.6V$		15	mA
V <sub>IL</sub>	Input Low Voltage				0.6	٧
V <sub>IH</sub>	Input High Voltage			2.0		٧
VoL	Output Low Voltage	I <sub>OL</sub> = 1.6 mA; V <sub>CC</sub> = 3.0V			.45	٧
VoH	Output High Voltage	$I_{OH} = -100  \mu A;  V_{CC} = 3.0$	V	2.4		V

### **AC Read Characteristics**


		AT29LV020-20 AT29LV020-25				
Symbol	Parameter	Min	Max	Min	Max	Units
tACC	Address to Output Delay		200		250	ns
tce (1)	CE to Output Delay		200		250	ns
toE (2)	OE to Output Delay	0	100	0	120	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	50	0	60	ns
tон	Output Hold from $\overline{OE}$ , $\overline{CE}$ or Address, whichever occurred first	0		0		ns

### AC Read Waveforms (1, 2, 3, 4)



- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first ( $C_L = 5 \text{ pF}$ ).
- 4. This parameter is characterized and is not 100% tested.

### **Input Test Waveforms and Measurement Level**



## **Output Test Load**

# **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	Vout = 0V

Note: 1. These parameters are characterized and not 100% tested.






### **AC Byte Load Characteristics**

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time 100		ns	
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tps	Data Set-up Time	100		ns
tDH, tOEH	Data, OE Hold Time	10		ns
twpH	Write Pulse Width High	200		ns

# AC Byte Load Waveforms (1, 2)

### **WE** Controlled




Notes: 1. The software data protection commands must be applied prior to byte loads.

A complete sector (256 bytes) should be loaded using these waveforms as shown in the Software Protected Byte Load waveforms (see next page).

### **Program Cycle Characteristics**


Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		20	ms
tas	Address Set-up Time	10		ns
tah	Address Hold Time	100		ns
tos	Data Set-up Time	100		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	200		ns
tBLC	Byte Load Cycle Time		150	μs
twpH	Write Pulse Width High	200		ns

### **Software Protected Program Waveform**



- Notes: 1. OE must be high when WE and CE are both low.
  - A8 through A17 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.

# **Programming Algorithm** (1)



Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data Protect state will be re-activated at end of program cycle.
- 3. 256-bytes of data **MUST BE** loaded.






# **Data** Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

### **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
toh	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
<b>t</b> OEHP	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See to spec in AC Read Characteristics.


# Toggle Bit Waveforms (1, 3)




Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- Any address location may be used but the address should not vary.

# Software Product Identification Entry (1)



# Software Product (1) Identification Exit




Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. A1 A17 = V<sub>IL</sub>.

Manufacture Code is read for  $A0 = V_{IL}$ ; Device Code is read for  $A0 = V_{IH}$ .

- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: BA

# Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.



# **Ordering Information**

tacc	lcc	(mA)	0	D1	
(ns)	Active	Standby	Ordering Code	Package	Operation Range
200	15	0.02	AT29LV020-20JC AT29LV020-20TC	32J 32T	Commercial (0° to 70°C)
	15	0.05	AT29LV020-20JI AT29LV020-20TI	32J 32T	Industrial (-40° to 85°C)
250	15	0.02	AT29LV020-25JC AT29LV020-25TC	32J 32T	Commercial (0° to 70°C)
	15	0.05	AT29LV020-25JI AT29LV020-25TI	32J 32T	Industrial (-40° to 85°C)

Package Type			
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)		
32T	32 Lead, Thin Small Outline Package (TSOP)		

4 Megabit

 $(512K \times 8)$ 

3-volt Only

**CMOS Flash** 

Memory

256 Byte Sector

#### **Features**

- Single Voltage, Range 3V to 3.6V Supply
- 3-Volt-Only Read and Write Operation
- Software Protected Programming
- Fast Read Access Time 200 ns
- Low Power Dissipation
  - 15 mA Active Current
  - 20 μA CMOS Standby Current
- Sector Program Operation
  - Single Cycle Reprogram (Erase and Program)
  - 2048 Sectors (256 bytes/sector)
  - Internal Address and Data Latches for 256-Bytes
- Two 16 KB Boot Blocks with Lockout
- Fast Sector Program Cycle Time 20 ms Max.
- Internal Program Control and Timer
- DATA Polling for End of Program Detection
- Typical Endurance > 10,000 Cycles
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

### **Description**

The AT29LV040A is a 3-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its 4 megabits of memory is organized as 524,288 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS EEPROM technology, the device offers access times up to 200 ns, and a low 54 mW power dissipation. When the device is deselected, the CMOS standby current is less than 20  $\mu A$ . The device endurance is such that any sector can typically be written to in excess of 10,000 times. The programming algorithm is compatible with other devices in Atmel's 3-volt-only Flash memories.

To allow for simple in-system reprogrammability, the AT29LV040A does not require high input voltages for programming. Three-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29LV040A is performed on a sector basis; 256-bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 256-bytes of data are captured at microprocessor speed and internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

TSOP Top View

Type 1

# Pin Configurations

Pin Name	Function
A0 - A18	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect


A11	, d	$\overline{\bigcirc}$	1	32	01	È		ŌE
A8	A9 🖁		3 <sup>2</sup>	30	31	Ē	A10	CE
A14	A13 🗄	4	5	28	29	В	1/07	1/06
WE	A17 🛭	6	7	26	27	Ė	1/05	1/04
	vcc∃	8	1	26	25	Б	1/03	
A18	A16	10	9	24	23	B	1/02	GND
A15	- 4		11	22		Ē		1/01
A7	A12 🖁	12	10	20	21	R	1/00	40
	A6 🗆	14	13		19	Б	A1	A0
A5	44 8	16	15	18	17	R	АЗ	A2

0334C





### **Block Diagram**



### **Device Operation**

**READ:** The AT29LV040A is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

#### SOFTWARE DATA PROTECTION PROGRAMMING:

The AT29LV040A has 2048 individual sectors, each 256-bytes. Using the software data protection feature, byte loads are used to enter the 256-bytes of a sector to be programmed. The AT29LV040A can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 256-byte sector must be loaded into the device. The AT29LV040A automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of

 $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever <u>occurs last</u>. The data is latched by the first rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ .

The 256-bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be erased to read FFH. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on WE (or CE) within 150 µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A8 to A18 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A7 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of two, a read operation will effectively be a polling operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29LV040A in the following ways: (a) V<sub>CC</sub> sense—if V<sub>CC</sub> is below 1.8V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay—once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit—holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

INPUT LEVELS: While operating with a 3.3V ±10% power supply, the address inputs and control inputs ( $\overline{OE}$ , CE and WE) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to 3.6V.

(continued)

### **Device Operation** (Continued)

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29LV040A features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29LV040A provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

### **Absolute Maximum Ratings\***

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground	0.6V to +6.25V
All Output Voltages with Respect to Ground	0.6V to V <sub>CC</sub> + 0.6V
Voltage on A9 (including NC Pins) with Respect to Ground	-0.6V to +13.5V

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29LV040A has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 16K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 16K memory sections are referred to as boot blocks. Secure code which will bring up a system can be contained in a boot block. The AT29LV040A blocks are located in the first 16K bytes of memory and the last 16K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower address boot block is locked out while reading location

FFFF2H will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





### **DC and AC Operating Range**

·		AT29LV040A-20	AT29LV040A-25
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply <sup>(1)</sup>		$3.3V \pm 0.3V$	$3.3V \pm 0.3V$

After power is applied and V<sub>CC</sub> is at the minimum specified data sheet value, the sytem should wait 20 ms before an operational mode is started.

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	V <sub>IH</sub>	Ai	Dout
Program (2)	V <sub>IL</sub>	V <sub>IH</sub>	VIL	Ai	Din
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	Х	Χ	High Z
Program Inhibit	Х	Χ	VIH		
Program Inhibit	Χ	VIL	Χ		
Output Disable	Х	ViH	Χ		High Z
Product Identification					,
Hardware	VIL	VIL	ViH	A1 - A18 = $V_{IL}$ , A9 = $V_{H}$ (3), A0 = $V_{IL}$	Manufacturer Code (4)
Haidware	V  L	VIL	VIH	A1 - A18 = V <sub>IL</sub> , A9 = V <sub>H</sub> <sup>(3)</sup> , A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software (5)				A0 = V <sub>I</sub>	Manufacturer Code (4)
Software (9)				A0 = V <sub>IH</sub>	Device Code (4)

Notes: 1. X can be VIL or VIH.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

4. Manufacturer Code: 1F, Device Code: C4.

5. See details under Software Product Identification Entry/Exit.


#### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$			1	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			1	μΑ
	V 01 1 1 0 1 1 0 1	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$	Com.		20	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	CE = VCC - 0.3V (0 VCC	Ind.		50	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	CE = 2.0V to V <sub>CC</sub>			1	mA
Icc	V <sub>CC</sub> Active Current	f = 5 MHz; lout = 0 mA; \	f = 5 MHz; lout = 0 mA; Vcc = 3.6V		15	mA
VIL	Input Low Voltage				0.6	V
ViH	Input High Voltage			2.0		V
Vol	Output Low Voltage	I <sub>OL</sub> = 1.6 mA; V <sub>CC</sub> = 3.0V			.45	٧
Voн	Output High Voltage	I <sub>OH</sub> = -100 μA; V <sub>CC</sub> = 3.0	V	2.4		V

#### **AC Read Characteristics**


		AT29L\	/040A-20	AT29L\	/040A-25	
Symbol	Parameter	Min	Max	Min	Max	Units
tACC	Address to Output Delay		200		250	ns
tce (1)	CE to Output Delay		200		250	ns
toE (2)	OE to Output Delay	0	100	0	120	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	50	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns

### **AC Read Waveforms** (1, 2, 3, 4)



- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of OE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

### **Input Test Waveforms and Measurement Level**



# **Output Test Load**

# **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	$V_{OUT} = 0V$

Note: 1. These parameters are characterized and not 100% tested.






### **AC Byte Load Characteristics**

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	200		ns
tos	Data Set-up Time	100		ns
tDH, tOEH	Data, OE Hold Time	10		ns
twph	Write Pulse Width High	100		ns

# AC Byte Load Waveforms (1, 2)

### **WE** Controlled




Notes: 1. The 3-byte address and data commands shown on the next page must be applied prior to byte loads.

A complete sector (256-bytes) should be loaded using the waveforms shown in these byte load waveform diagrams.

### **Program Cycle Characteristics**


Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		20	ms
tas	Address Set-up Time	10		ns
tah	Address Hold Time	100		ns
tos	Data Set-up Time	100		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	200		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	200		ns

### **Software Protected Program Waveform**



- Notes: 1.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
  - A8 through A18 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.

# **Programming Algorithm** (1)



Notes for software program code:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. Data Protect state will be re-activated at end of program cycle.
- 3. 256-bytes of data MUST BE loaded.






# Data Polling Characteristicsn (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toen	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

### **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toe spec in AC Read Characteristics.


# Toggle Bit Waveforms (1, 3)




Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- Any address location may be used but the address should not vary.

# Software Product Identification Entry (1)



# Software Product (1) Identification Exit




Notes for software product identification:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. A1 A18 = V<sub>IL</sub>.

  Manufacture Code is read for A0 = V<sub>IL</sub>;

  Device Code is read for A0 = V<sub>IL</sub>.
- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: C4

# Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.



# Ordering Information

tACC	tacc lcc	(mA)	Ondonina Oodo	Doolsons	
(ns)	Active	Standby	Ordering Code	Package	Operation Range
200	15	0.02	AT29LV040A-20TC	32T	Commercial (0° to 70°C)
	15	0.05	AT29LV040A-20TI	32T	Industrial (-40° to 85°C)
250	15	0.02	AT29LV040A-25TC	32T	Commercial (0° to 70°C)
	15	0.05	AT29LV040A-25TI	32T	Industrial (-40° to 85°C)

	Package Type
32T	32 Lead, Thin Small Outline Package (TSOP)

256K (32K x 8)

5-volt Only

**Memory** 

**CMOS Flash** 

#### **Features**

- Fast Read Access Time 70 ns
- 5-Volt-Only Reprogramming
- Page Program Operation

Single Cycle Reprogram (Erase and Program)
Internal Address and Data Latches for 64-Bytes

- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Program Cycle Times

Page (64-Byte) Program Time - 10 ms

Chip Erase Time - 10 ms

- DATA Polling for End of Program Detection
- Low Power Dissipation

50 mA Active Current

300 µA CMOS Standby Current

- Typical Endurance > 10,000 Cycles
- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

### **Description**


The AT29C256 is a 5-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its 256K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 275 mW. When the device is deselected, the CMOS standby current is less than 300  $\mu A$ . The device endurance is such that any sector can typically be written to in excess of 10,000 times.

(continued)


### **Pin Configurations**

Function						
Addresses						
Chip Enable						
Output Enable						
Write Enable						
Data Inputs/Outputs						
No Connect						
Don't Connect						

**DIP Top View** 



PLCC Top View



Note: PLCC package pins 1 and 17 are DON'T CONNECT.

TSOP Top View

				Type 1					
A9 A13	A11 A8 A14 WE	23 25 27 1 3	22 24 26 28 2	турет	21 19 17 15 13	20 18 16 14	مممممممم	CE I/O6 I/O4 GND I/O1	A10 I/O7 I/O5 I/O3 I/O2
A6 A4	A5 00 A3 0	5 7	6		11 9	10		A0 A2	I/O0 A1

0046L






### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29C256 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from a static RAM. Reprogramming the AT29C256 is performed on a page basis; 64-bytes of data are loaded into the device and then simultaneously programmed. The contents of the entire device may be erased by using a 6-byte software code (although erasure before programming is not needed).

During a reprogram cycle, the address locations and 64-bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the page and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected a new access for a read, program or chip erase can begin.

### **Block Diagram**



### **Device Operation**

**READ:** The AT29C256 is accessed like a static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dualline control gives designers flexibility in preventing bus contention.

BYTE LOAD: A byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Byte loads are used to enter the 64-bytes of a page to be programmed or the software codes for data protection and chip erasure.

**PROGRAM:** The device is reprogrammed on a page basis. If a byte of data within a page is to be changed, data for the entire page must be loaded into the device. Any byte that is not loaded during the programming of its page will be indeterminate. Once the bytes of a page are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150  $\mu s$  of the low to high transition is not detected within 150  $\mu s$  of the last low to high transition, the

load period will end and the internal programming period will start. A6 to A14 specify the page address. The page address must be valid during each high to low transition of WE (or CE). A0 to A5 specify the byte address within the page. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of two, a read operation will effectively be a polling operation.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C256. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel. the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the page program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

(continued)

### **Device Operation** (Continued)

Once set, software data protection will remain active unless the disable command sequence is issued.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. The 64-bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C256 in the following ways: (a) V<sub>CC</sub> sense— if V<sub>CC</sub> is below 3.8V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay— once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit— holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise

filter— pulses of less than 15 ns (typical) on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  inputs will not initiate a program cycle.

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer and may be accessed by a hardware operation. For details, see Operating Modes or Product Identification.

DATA POLLING: The AT29C256 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C256 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





### **DC and AC Operating Range**

		AT29C256-70	AT29C256-90	AT29C256-12	AT29C256-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	ViH	Ai	Dout
Program (2)	VIL	ViH	VIL	Ai	D <sub>IN</sub>
5V Chip Erase	VIL	ViH	VIL	Ai	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	X	High Z
Write Inhibit	Х	X	V <sub>IH</sub>		
Write Inhibit	X	VIL	Х		· ·
Output Disable	Х	ViH	Χ		High Z
High Voltage Chip Erase	VIL	VH <sup>(3)</sup>	VIL	Χ	High Z
Product Identification					
Hardwara	M.	V.	V.	A1 - A14 = V <sub>IL</sub> , A9 = V <sub>H</sub> , A0 = V <sub>IL</sub>	Manufacturer Code (4)
Hardware	VIL	VIL	ViH	A1 - A14 = $V_{IL}$ , A9 = $V_{H}$ , A0 = $V_{IH}$	Device Code <sup>(4)</sup>
Software (5)				A0 = V <sub>IL</sub>	Manufacturer Code (4)
Soliware (9)				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

4. Manufacturer Code: 1F, Device Code: DC

5. See details under Software Product Identification Entry/Exit.


### **DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		10	μΑ
ILO	Output Leakage Current	V <sub>I/O</sub> = 0V to V <sub>CC</sub>		10	μΑ
IsB1	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$		300	μА
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	CE = 2.0V to V <sub>CC</sub>		3	mA
lcc	V <sub>CC</sub> Active Current	$f = 5 MHz; I_{OUT} = 0 mA$		50	mA
ViL	Input Low Voltage			0.8	٧
ViH	Input High Voltage		2.0		٧
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		.45	V
VOH1	Output High Voltage	IOH = -400 μA	2.4		٧
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu A$ ; $V_{CC} = 4.5 V$	4.2		٧

### **AC Read Characteristics**


		AT29C256-70		AT29C256-90		AT29C256-12		AT29C256-15		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		70		90		120		150	ns
t <sub>CE</sub> (1)	CE to Output Delay		70		90		120		150	ns
toe (2)	OE to Output Delay	0	40	0	40	0	50	0	70	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	25	0	25	0	30	0	40	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns

### AC Read Waveforms (1, 2, 3, 4)




- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first  $(C_L = 5 \text{ pF})$ .
- 4. This parameter is characterized and is not 100% tested.

### **Input Test Waveforms and Measurement Level**



### **Output Test Load**



# **Pin Capacitance** (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
Cin	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






# **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tos	Data Set-up Time	35		ns
tDH, tOEH	Data, OE Hold Time	0		ns
twph	Write Pulse Width High	100		ns

# **AC Byte Load Waveforms**

# WE Controlled



### **CE** Controlled




AT29C256

# **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	50		ns
t <sub>DS</sub>	Data Set-up Time	35		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	90		ns
tBLC	Byte Load Cycle Time		150	μs
twpH	Write Pulse Width High	100		ns

# **Program Cycle Waveforms** (1, 2, 3)




Notes: 1. A6 through A14 must specify the page address during each high to low transition of WE (or CE).

- 2. OE must be high when WE and CE are both low.
- 3. All bytes that are not loaded within the page being programmed will be indeterminate.




### Software Data Protection Enable Algorithm (1)




Notes for software program code:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- Data Protect state will be deactivated at end of program period.
- 4. 64-bytes of data must be loaded.

# Software Data Protection Disable Algorithm (1)



# **Software Protected Program Cycle Waveform** (1, 2, 3)



Notes: 1. A6 through A14 must specify the page address during each high to low transition of WE (or CE) after the software code has been entered.

- 2.  $\overline{\text{OE}}$  must be high when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.
- 3. All bytes that are not loaded within the page being programmed will be indeterminate.


# **Data** Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	0			ns
toeh	OE Hold Time	10		A 100 C 100	ns
toE	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

### **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	0			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)		Mod College Section 200		ns
toehp	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

# **Toggle Bit Waveforms** (1, 2, 3)




- Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
  - 2. Beginning and ending state of I/O6 will vary.
- Any address location may be used but the address should not vary.






# Software Product Identification Entry (1)





Notes for software product identification:


- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A14 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: DC

# Software Product (1) Identification Exit











**Ordering Information** 

tacc	Icc	(mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
70	50	0.3	AT29C256-70JC AT29C256-70PC AT29C256-70TC	32J 28P6 28T	Commercial (0° to 70°C)
	50	0.3	AT29C256-70JI AT29C256-70TI	32J 28T	Industrial (-40° to 85°C)
90	50	0.3	AT29C256-90JC AT29C256-90PC AT29C256-90TC	32J 28P6 28T	Commercial (0° to 70°C)
	50	0.3	AT29C256-90JI AT29C256-90PI AT29C256-90TI	32J 28P6 28T	Industrial (-40° to 85°C)
120	50	0.3	AT29C256-12JC AT29C256-12PC AT29C256-12TC	32J 28P6 28T	Commercial (0° to 70°C)
	50	0.3	AT29C256-12JI AT29C256-12PI AT29C256-12TI	32J 28P6 28T	Industrial (-40° to 85°C)
150	50	0.3	AT29C256-15JC AT29C256-15PC AT29C256-15TC	32J 28P6 28T	Commercial (0° to 70°C)
	50	0.3	AT29C256-15JI AT29C256-15PI AT29C256-15TI	32J 28P6 28T	Industrial (-40° to 85°C)

	Package Type
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
28T	28 Lead, Thin Small Outline Package (TSOP)

### **Features**

- Fast Read Access Time 70 ns
- 5-Volt-Only Reprogramming
- Page Program Operation

Single Cycle Reprogram (Erase and Program)
Internal Address and Data Latches for 64-Bytes

- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Program Cycle Times

Page (64-Byte) Program Time - 10 ms

Chip Erase Time - 10 ms

- DATA Polling for End of Program Detection
- Low Power Dissipation
   50 mA Active Current
   300 μA CMOS Standby Current
- Typical Endurance > 10,000 Cycles
- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Pin-Compatible with AT29C010A and AT29C512 for Easy System Upgrades

### **Description**


The AT29C257 is a 5-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its 256K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 275 mW. When the device is deselected, the CMOS standby current is less than 300  $\mu A$ . The device endurance is such that any sector can typically be written to in excess of 10,000 times.

To allow for simple in-system reprogrammability, the AT29C257 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from a static RAM. Reprogramming the AT29C257 is performed on a page basis; 64-bytes of data are loaded into the device and then simultaneously programmed. The contents of the entire device may be erased by using a 6-byte software code (although erasure before programming is not needed).

During a reprogram cycle, the address locations and 64-bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the page and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected a new access for a read, program or chip erase can begin.

## **Pin Configurations**

Pin Name	Function
A0 - A14	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect




256K (32K x 8) 5-volt Only CMOS Flash Memory

0012K





### **Block Diagram**



### **Device Operation**

**READ:** The AT29C257 is accessed like a static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

BYTE LOAD: A byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Byte loads are used to enter the 64-bytes of a page to be programmed or the software codes for data protection and chip erasure.

PROGRAM: The device is reprogrammed on a page basis. If a byte of data within a page is to be changed, data for the entire page must be loaded into the device. Any byte that is not loaded during the programming of its page will be indeterminate. Once the bytes of a page are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on WE (or CE) within 150 µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A6 to A14 specify the page address. The page address must be valid during each high to low transition of WE (or CE). A0 to A5 specify the byte address within the page. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of two, a read operation will effectively be a polling operation.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C257. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the page program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Once set, software data protection will remain active unless the disable command sequence is issued.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. The 64-bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

(continued)

### **Device Operation** (Continued)

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C257 in the following ways: (a) VCC sense— if VCC is below 3.8V (typical), the program function is inhibited. (b) VCC power on delay— once VCC has reached the VCC sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit— holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer and may be accessed by a hardware or software operation. For details, see Operating Modes or Software Product Identification.

DATA POLLING: The AT29C257 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C257 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on $\overline{OE}$ with Respect to Ground

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





# **DC and AC Operating Range**

		AT29C257-70	AT29C257-90	AT29C257-12	AT29C257-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	I/O
Read	ViL	VIL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	VIH	VIL	Ai	DIN
5V Chip Erase	VIL	V <sub>IH</sub>	VIL	Ai	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	X	High Z
Write Inhibit	Х	Χ	ViH		
Write Inhibit	Х	V <sub>IL</sub>	Χ		
Output Disable	Х	V <sub>IH</sub>	Χ		High Z
High Voltage Chip Erase	VIL	VH <sup>(3)</sup>	VIL	Х	High Z
Product Identification					
Hardmara	V <sub>0</sub> .	V	Mari	$A1 - A14 = V_{IL}, A9 = V_{H},$ $A0 = V_{IL}$	Manufacturer Code (4)
Hardware	VIL	VIL	ViH	A1 - A14 = V <sub>IL</sub> , A9 = V <sub>H</sub> , A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software (5)				A0 = V <sub>IL</sub>	Manufacturer Code (4)
Soliware (%)				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

4. Manufacturer Code: 1F, Device Code: DC

5. See details under Software Product Identification Entry/Exit.


### **DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		10	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{\text{CE}}$ = V <sub>CC</sub> - 0.3V to V <sub>CC</sub>		300	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	CE = 2.0V to Vcc		3	mA
Icc	Vcc Active Current	f= 5 MHz; I <sub>OUT</sub> = 0 mA		50	mA
VIL	Input Low Voltage			0.8	V
VIH	Input High Voltage		2.0		V
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu A; V_{CC} = 4.5 V$	4.2		V

#### **AC Read Characteristics**


		AT290	257-70	AT290	257-90	AT290	257-12	AT290	257-15	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		70		90		120		150	ns
tce (1)	CE to Output Delay		70		90		120		150	ns
toE (2)	OE to Output Delay	0	40	0	40	0	50	0	70	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	25	0	25	0	30	0	40	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns

# AC Read Waveforms (1, 2, 3, 4)



- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of OE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

### **Input Test Waveforms and Measurement Level**



 $t_R$ ,  $t_F < 5$  ns

### **Output Test Load**



### **Pin Capacitance** (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
Cin	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






## **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tos	Data Set-up Time	35		ns
tDH, tOEH	Data, OE Hold Time	0		ns
twph	Write Pulse Width High	100		ns

## **AC Byte Load Waveforms**

#### **WE** Controlled



#### **CE** Controlled




AT29C257

## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	50		ns
tos	Data Set-up Time	35		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	90		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	100		ns


**Program Cycle Waveforms** (1, 2, 3)



- Notes: 1. A6 through A14 must specify the page address during each high to low transition of WE (or CE).
  - 2. OE must be high when WE and CE are both low.
- 3. All bytes that are not loaded within the page being programmed will be indeterminate.




#### **Software Data** Protection Enable Algorithm (1)




Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- 3. Data Protect state will be deactivated at end of program period.
- 4. 64-bytes of data must be loaded.

#### Software Data Protection Disable Algorithm (1)



## Software Protected Program Cycle Waveform (1, 2, 3)



- Notes: 1. A6 through A14 must specify the page address during each high to low transition of WE (or CE) after the software code has been entered.
  - 2. OE must be high when WE and CE are both low.
- 3. All bytes that are not loaded within the page being programmed will be indeterminate.


## Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tрн	Data Hold Time	0			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

### **Data Polling Waveforms**




## Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	0			ns
tоен	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

## Toggle Bit Waveforms (1, 2, 3)




Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.






# Software Product Identification Entry (1)





Notes for software product identification:


- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- A1 A14 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: DC

# Software Product (1) Identification Exit













## **Ordering Information**

tacc	lcc	(mA)	Oudering Code	Dookses	O
(ns)	Active	Standby	Ordering Code	Package	Operation Range
70	50	0.3	AT29C257-70JC	32J	Commercial (0° to 70°C)
	50	0.3	AT29C257-70JI	32J	Industrial (-40° to 85°C)
90	50	0.3	AT29C257-90JC	32J	Commercial (0° to 70°C)
	50	0.3	AT29C257-90JI	32J	Industrial (-40° to 85°C)
120	50	0.3	AT29C257-12JC	32J	Commercial (0° to 70°C)
	50	0.3	AT29C257-12JI	32J	Industrial (-40° to 85°C)
150	50	0.3	AT29C257-15JC	32J	Commercial (0° to 70°C)
	50	0.3	AT29C257-15JI	32J	Industrial (-40° to 85°C)

	Package Type
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)

#### **Features**

- Fast Read Access Time 70 ns
- 5-Volt-Only Reprogramming
- Sector Program Operation

Single Cycle Reprogram (Erase and Program) 512 Sectors (128 bytes/sector)

Internal Address and Data Latches for 128-Bytes

- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation

50 mA Active Current

100 μA CMOS Standby Current

- Typical Endurance > 10,000 Cycles
- Single 5V ±10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

#### **Description**


The AT29C512 is a 5-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its 512K of memory is organized as 65,536 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100  $\mu\text{A}$ . The device endurance is such that any sector can typically be written to in excess of 10.000 times.

### **Pin Configurations**

Pin Name	Function	
A0 - A15	Addresses	
CE	Chip Enable	
ŌE	Output Enable	
WE	Write Enable	
1/00 - 1/07	Data Inputs/Outputs	
NC	No Connect	

DIP Top View □ VCC NC 31 30 A12 A7 A6 28 27 A13 Α8 A5 26 A9 24 A2 A1 A0 23 10 A10 11 CF 21 1/07 12 1/00 13 20 1/06 1/01 1/02 15 18 1/04 17 I/O3 (continued)

PLCC Top View



TSOP Top View

Type 1

A11 A9 10 12 32 31 A1	CE
A9 4 C 2 31 P A1	CE
A8	
A14 110 9 5 28 20 2 10	1/06
WE VCC 9 7 26 35 Puc	g I/O4
NC NC 10 9 24 23 5 1/0	GND 2
A15 A12 11 22 21 1/C	0 1/01
A7 A6 14 13 20 19 A	
A5 A4 16 15 18 17 A	3 A2

512K (64K x 8) 5-volt Only CMOS Flash Memory

0456B






#### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29C512 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C512 is performed on a sector basis; 128-bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128-bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

#### **Block Diagram**



#### **Device Operation**

**READ:** The AT29C512 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

BYTE LOAD: Byte loads are used to enter the 128-bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE.

**PROGRAM:** The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any byte that is not loaded during the programming of its sector will be indeterminate. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150  $\mu$ s of the low to high transition is not detected within 150  $\mu$ s of the last low to high transition, the load period will end and the internal programming

period will start. A7 to A15 specify the sector address. The sector address must be valid during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). A0 to A6 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of two, a read operation will effectively be a polling operation.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C512. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel. the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

(continued)

#### **Device Operation** (Continued)

Once set, software data protection will remain active unless the disable command sequence is issued.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. The 128-bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C512 in the following ways: (a) VCC sense— if VCC is below 3.8V (typical), the program function is inhibited. (b) VCC power on delay— once VCC has reached the VCC sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit— holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming al-

gorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

**DATA POLLING:** The AT29C512 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true <u>data</u> is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C512 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

### **Absolute Maximum Ratings\***

Т	
	Temperature Under Bias55°C to +125°C
	Storage Temperature65°C to +150°C
	All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
	All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
	Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





## **DC and AC Operating Range**

		AT29C512-70	AT29C512-90	AT29C512-12	AT29C512-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.		-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%

## **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	VıH	Ai	Dout
Program <sup>(2)</sup>	VIL	ViH	VIL	Ai	DIN
5V Chip Erase	VIL	ViH	VIL	Ai	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	X	High Z
Program Inhibit	Χ	Х	VIH		
Program Inhibit	Χ	VIL	Χ		
Output Disable	Χ	ViH	Х		High Z
Product Identification				A1 - A15 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup>	Manufacturer Code (4)
Hardware	VIL	VIL	ViH	A0 = V <sub>IL</sub> A1 - A15 = V <sub>IL</sub> , A9 = V <sub>H</sub> , (3) A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub>	Manufacturer Code (4)
Software (9)				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ 

4. Manufacturer Code: 1F, Device Code: 5D

5. See details under Software Product Identification Entry/Exit.


### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>			10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μΑ
I	V Ctomelby Cymnent CMCC	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$	Com.		100	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	CE = ACC - 0.3A  to ACC	Ind.		300	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	CE = 2.0V to Vcc			3	mA
Icc	V <sub>CC</sub> Active Current	f = 5 MHz; lout = 0 mA			50	mA
ÝΙL	Input Low Voltage	,			0.8	٧
V <sub>IH</sub>	Input High Voltage			2.0		٧
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			.45	٧
V <sub>OH1</sub>	Output High Voltage	IOH = -400 μA		2.4		٧
V <sub>OH2</sub>	Output High Voltage CMOS	I <sub>OH</sub> = -100 μA; V <sub>CC</sub> = 4.5V	1	4.2		V

#### **AC Read Characteristics**


		AT290	2512-70	AT29C512-90		AT29C512-12		AT29C512-15			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units	
tacc	Address to Output Delay		70		90		120		150	ns	
tce (1)	CE to Output Delay		70		90		120		150	ns	
toE (2)	OE to Output Delay	0	35	0	40	0	50	0	70	ns	
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	25	0	25	0	30	0	40	ns	
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns	

## AC Read Waveforms (1, 2, 3, 4)



- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub> .
  - OE may be delayed up to tce tce after the falling edge of CE without impact on tce or by tacc tce after an address change without impact on tacc .
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first ( $C_L = 5 \text{ pF}$ ).
- 4. This parameter is characterized and is not 100% tested.

## Input Test Waveforms and Measurement Level



## **Output Test Load**

70 ns	90/120/150 ns					
5.0V	5.0V					
1.8K OUTPUT	1.8K OUTPUT					
1.3K 30 pF	1.3K 100 pF					

## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	Vout = 0V

Notes: 1. This parameter is characterized and is not 100% tested.






## **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tos	Data Set-up Time	35		ns
tDH, tOEH	Data, OE Hold Time	0		ns
twph	Write Pulse Width High	100		ns

## **AC Byte Load Waveforms**

## WE Controlled



## **CE** Controlled




AT29C512

### **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	50		ns
tos	Data Set-up Time	35		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	90		ns
tBLC	Byte Load Cycle Time		150	μs
twpH	Write Pulse Width High	100		ns


**Program Cycle Waveforms** (1, 2, 3)



- Notes: 1. A7 through A15 must specify the sector address during each high to low transition of WE (or CE).
  - 2. OE must be high when WE and CE are both low.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.




#### Software Data Protection Enable Algorithm (1)




Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- Data Protect state will be deactivated at end of program period.
- 4. 128-bytes of data **MUST BE** loaded.

#### Software Data Protection Disable Algorithm (1)



## Software Protected Program Cycle Waveform (1, 2, 3)



- Notes: 1. A7 through A15 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
  - 2. OE must be high when WE and CE are both low.
- All bytes that are not loaded within the sector being programmed will be indeterminate.


## Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
tоен	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

## **Data Polling Waveforms**




## Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

## Toggle Bit Waveforms (1, 2, 3)



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.


3. Any address location may be used but the address should not vary.

2. Beginning and ending state of I/O6 will vary.






# Software Product Identification Entry (1)





Notes for software product identification:


- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A15 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: 5D

# Software Product (1) Identification Exit













## **Ordering Information**

tacc	Icc	(mA)		D. J.	
(ns)	ns) Active Standby Ordering Code		Ordering Code	Package	Operation Range
70	50	0.1	AT29C512-70JC AT29C512-70PC AT29C512-70TC	32J 32P6 32T	Commercial (0° to 70°C)
90	50	0.1			Commercial (0° to 70°C)
	50	0.3	AT29C512-90JI AT29C512-90PI AT29C512-90TI	I 32P6 (-40° to 8	
120	50	0.1	AT29C512-12JC AT29C512-12PC AT29C512-12TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT29C512-12JI AT29C512-12PI AT29C512-12TI	32J 32P6 32T	Industrial (-40° to 85°C)
150	50	0.1	AT29C512-15JC AT29C512-15PC AT29C512-15TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT29C512-15JI AT29C512-15PI AT29C512-15TI	32J 32P6 32T	Industrial (-40° to 85°C)

	Package Type
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
32T	32 Lead, Thin Small Outline Package (TSOP)

#### **Features**

- Fast Read Access Time 70 ns
- 5-Volt-Only Reprogramming
- Sector Program Operation

Single Cycle Reprogram (Erase and Program)

1024 Sectors (128 bytes/sector)

Internal Address and Data Latches for 128-Bytes

- Two 8 KB Boot Blocks with Lockout
- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation

50 mA Active Current

100 μA CMOS Standby Current

- Typical Endurance > 10,000 Cycles
- Single 5V ±10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges


#### **Description**


The AT29C010A is a 5-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100  $\mu$ A. The device endurance is such that any sector can typically be written to in excess of 10.000 times.

To allow for simple in-system reprogrammability, the AT29C010A does not require high input voltages for programming. Five-volt-only commands determine the opera-

## Pin Configurations

	3
Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
ŌE	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect





(continued)

TSOP Top View

Type 1

A11		ď	$\overline{\cap}$	1	_	_	_	 	 	32		Þ		ŌĒ
A8	A9	ä	_	3	2					30	31	Б	A10	OE CE
A14	A13	В	4	5						28	29	В	1/07	1/06
WE	NC	Я	6	-						26	27	R	1/05	1/04
	vcc	₫	8	′							25	Ē	1/03	
NC	A16	₫	10	9						24	23	Б	1/02	GND
A15	A12	8	12	11						22	21	E	1/00	1/01
Α7	A6	8	14	13	3					20	19	В	A1	A0
A5		1	16	15	,					18		É	A3	A2
	A4	4	10								.,	Р	70	

1 Megabit (128K x 8) 5-volt Only CMOS Flash Memory

0394B






#### **Description** (Continued)

tion of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C010A is performed on a sector basis; 128-bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128bytes of data are internally latched, freeing the address

**Block Diagram** 

and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.



#### **Device Operation**

**READ:** The AT29C010A is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

BYTE LOAD: Byte loads are used to enter the 128-bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE.

**PROGRAM:** The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. The data in any byte that is not loaded during the programming of its sector will be indeterminate. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on WE (or CE) within 150 μs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 us of the last low to high transition, the load period will end and the internal programming period will start. A7 to A16 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A6 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of twc, a read operation will effectively be a polling operation.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C010A. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Once set, software data protection will remain active unless the disable command sequence is issued.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, a read operation will effectively be a polling operation.

(continued)

#### **Device Operation** (Continued)

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. The 128-bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C010A in the following ways: (a) V<sub>CC</sub> sense—if V<sub>CC</sub> is below 3.8V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay—once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit—holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29C010A features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will

## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on OE with Respect to Ground0.6V to +13.5V

result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true <u>data</u> is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C010A provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29C010A has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 8K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 8K memory sections are referred to as boot blocks. Secure code which will bring up a system can be contained in a boot block. The AT29C010A blocks are located in the first 8K bytes of memory and the last 8K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

(continued)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





#### **Device Operation** (Continued)

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002 will show if programming the lower address boot block is locked out while reading location FFFF2 will

do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

#### **DC and AC Operating Range**

		AT29C010A-70	AT29C010A-90	AT29C010A-12	AT29C010A-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.		-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%

#### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	ViL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	ViH	VIL	Ai -	D <sub>IN</sub>
5V Chip Erase	VIL	ViH	VIL	Ai	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	Χ	High Z
Program Inhibit	X	X	ViH		
Program Inhibit	Χ	VIL	Х		
Output Disable	X	ViH	Х		High Z
Product Identification					
Hardware	V <sub>0</sub> .	V.,		A1 - A16 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code (4)
naidware	V <sub>iL</sub>	V <sub>IL</sub>	ViH	A1 - A16 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software (5)				A0 = V <sub>IL</sub>	Manufacturer Code (4)
Sultware (*)				A0 = V <sub>IH</sub>	Device Code (4)

Notes: 1. X can be VIL or VIH.

- 2. Refer to AC Programming Waveforms.
- 3.  $V_H = 12.0V \pm 0.5V$ .

- 4. Manufacturer Code: 1F, Device Code: D5
- 5. See details under Software Product Identification Entry/Exit.


#### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>			10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μΑ
Is <sub>B</sub> 1	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$	Com.		100	μΑ
ISBI	VCC Standby Current CMOS	OE = VCC - 0.3V to VCC	Ind.		300	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub>			3	mA
Icc	V <sub>CC</sub> Active Current	$f = 5 MHz$ ; $I_{OUT} = 0 mA$			50	mA
ViL	Input Low Voltage				8.0	. V
VIH	Input High Voltage			2.0		V
VoL	Output Low Voltage	l <sub>OL</sub> = 2.1 mA			.45	V
V <sub>OH1</sub>	Output High Voltage	Ioн = -400 μA		2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu A; V_{CC} = 4.5 V$		4.2		V

#### **AC Read Characteristics**


		AT29C010A-70		AT29C010A-90 A		AT290	AT29C010A-12		AT29C010A-15	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tACC	Address to Output Delay		70		90		120		150	ns
tce (1)	CE to Output Delay		70		90		120		150	ns
toE (2)	OE to Output Delay	0	35	0	40	0	50	0	70	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	25	0	25	0	30	0	40	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns

## AC Read Waveforms (1, 2, 3, 4)




- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $\text{t}_{\text{ACC}}$   $\text{t}_{\text{CE}}$  after the address transition without impact on  $\text{t}_{\text{ACC}}$ .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of OE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

## Input Test Waveforms and Measurement Level



## **Output Test Load**



## **Pin Capacitance** (f = 1 MHz, T = $25^{\circ}$ C) (1)

·	Тур	Max	Units	Conditions
Cin	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






## **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tch	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tps	Data Set-up Time	35		ns
tDH, tOEH	Data, OE Hold Time	0		ns
twpH	Write Pulse Width High	100		ns

## **AC Byte Load Waveforms**

### **WE** Controlled



#### **CE** Controlled




AT29C010A

## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	50		ns
tDS	Data Set-up Time	35		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	90		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	100		ns

**Program Cycle Waveforms** (1, 2, 3)



Notes: 1. A7 through A16 must specify the sector address during each high to low transition of WE (or CE).


2. OE must be high when WE and CE are both low.

- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.






#### Software Data Protection Enable Algorithm (1)




Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- Data Protect state will be deactivated at end of program period.
- 4. 128-bytes of data must be loaded.

#### Software Data Protection Disable Algorithm (1)



## Software Protected Program Cycle Waveform (1, 2, 3)



Notes: 1. A7 through A16 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.

- 2. OE must be high when WE and CE are both low.
- All bytes that are not loaded within the sector being programmed will be indeterminate.


## Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

#### **Data Polling Waveforms**




## Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See to spec in AC Read Characteristics.

## Toggle Bit Waveforms (1, 2, 3)



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.


2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used but the address should not vary.






# Software Product Identification Entry (1)




## Software Product (1) Identification Exit



Notes for software product identification:


- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A16 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: D5


# Boot Block Lockout Feature Enable Algorithm (1)




Notes for boot block lockout feature enable:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.











tacc	lcc	(mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
70	50	0.1	AT29C010A-70JC AT29C010A-70PC AT29C010A-70TC	32J 32P6 32T	Commercial (0° to 70°C)
90	50	0.1	AT29C010A-90JC AT29C010A-90PC AT29C010A-90TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT29C010A-90JI AT29C010A-90PI AT29C010A-90TI	32J 32P6 32T	Industrial (-40° to 85°C)
120	50	0.1	AT29C010A-12JC AT29C010A-12PC AT29C010A-12TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT29C010A-12JI AT29C010A-12PI AT29C010A-12TI	32J 32P6 32T	Industrial (-40° to 85°C)
150	50	0.1	AT29C010A-15JC AT29C010A-15PC AT29C010A-15TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT29C010A-15JI AT29C010A-15PI AT29C010A-15TI	32J 32P6 32T	Industrial (-40° to 85°C)

	Package Type					
32J	32J 32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32P6	32P6 32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
32T	32 Lead, Thin Small Outline Package (TSOP)					

1 Megabit

 $(64K \times 16)$ 

5-volt Only

**Memory** 

**CMOS Flash** 

#### **Features**

- Fast Read Access Time 70 ns
- 5-Volt-Only Reprogramming
- Sector Program Operation

Single Cycle Reprogram (Erase and Program) 512 Sectors (128 words/sector)

Internal Address and Data Latches for 128 Words

- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation

60 mA Active Current

200 μA CMOS Standby Current

- Typical Endurance > 10,000 Cycles
- Single 5V ±10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

### **Description**


The AT29C1024 is a 5-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its 1 megabit of memory is organized as 65,536 words by 16 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 330 mW. When the device is deselected, the CMOS standby current is less than 200  $\mu A$ . The device endurance is such that any sector can typically be written to in excess of 10,000 times.

(continued)


### **Pin Configurations**

Pin Name	Function
A0 - A15	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
I/O0 - I/O15	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect

#### PLCC Top View



TSOP Top View **Type 1** 



0571A






#### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29C1024 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C1024 is performed on a sector basis; 128 words of data are loaded into the device and then simultaneously programmed.

#### **Block Diagram**

During a reprogram cycle, the address locations and 128 words of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7 or I/O15. Once the end of a program cycle has been detected, a new access for a read or program can begin.



#### **Device Operation**

**READ:** The AT29C1024 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

**DATA LOAD:** Data loads are used to enter the 128 words of a sector to be programmed or the software codes for data protection. A data load is performed by applying a low pulse on the <u>WE</u> or <u>CE</u> input with <u>CE</u> or <u>WE</u> low (respectively) and <u>OE</u> high. The address is latched on the falling edge of <u>CE</u> or <u>WE</u>, whichever occurs last. The data is latched by the first rising edge of <u>CE</u> or <u>WE</u>.

PROGRAM: The device is reprogrammed on a sector basis. If a word of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any word that is not loaded during the programming of its sector will be erased to read FFH. Once the words of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data word has been loaded into the device, successive words are entered in the same manner. Each new word to be programmed must have its high to low transition on WE (or CE) within 150 μs of the low to high transition is not detected within 150 μs of the last low to high transition, the load period will end and the internal programming period will start. A7 to A15 specify the sector

address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A6 specify the word address within the sector. The words may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of two, a read operation will effectively be a polling operation.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C1024. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, software data protection will remain active unless the disable command sequence is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

(continued)

#### **Device Operation** (Continued)

After setting SDP, any attempt to write to the device without the 3-word command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation.

After the software data protection's 3-word command code is given, a sector of data is loaded into the device using the sector programming timing specifications.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C1024 in the following ways: (a) V<sub>CC</sub> sense— if V<sub>CC</sub> is below 3.8V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay— once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit—holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program op-

erations. In this manner, the user can have a common board design for various Flash densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29C1024 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last word loaded will result in the complement of the loaded data on I/O7 and I/O15. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C1024 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 and I/O14 toggling between one and zero. Once the program cycle has completed, I/O6 and I/O14 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

## Absolute Maximum Ratings\*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





## **DC and AC Operating Range**

		AT29C1024-70	AT29C1024-90	AT29C1024-12	AT29C1024-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%

## **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	V <sub>IH</sub>	Ai	Dout
Program (2)	VIL	V <sub>IH</sub>	VIL	Ai	D <sub>IN</sub>
5V Chip Erase	V <sub>IL</sub>	ViH	VIL	Ai	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Χ	Χ	High Z
Program Inhibit	Χ	Χ	VIH		
Program Inhibit	Χ	V <sub>IL</sub>	Х		
Output Disable	Х	ViH	Х		High Z
Product Identification					
Hardware	V.	<b>M</b>	ViH	A1 - A15 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code (4)
nardware	ViL	VIL VIL		A1 - A15 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software (5)				A0 = V <sub>IL</sub>	Manufacturer Code (4)
Sullware (*)				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

4. Manufacturer Code: 1F, Device Code: 25

5. See details under Software Product Identification Entry/Exit.


## **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
lu	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>			10	μΑ
llo	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μΑ
I <sub>SB1</sub> V <sub>CC</sub> Standby Current CMOS		$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$	Com.		200	μΑ
		CE = VCC - 0.3V to VCC	Ind.		200	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	CE = 2.0V to V <sub>CC</sub>			3	mA
Icc	V <sub>CC</sub> Active Current	$f = 5 MHz; I_{OUT} = 0 mA$			60	mA
VIL	Input Low Voltage				0.8	V
ViH	Input High Voltage			2.0		V
VoL	Output Low Voltage	l <sub>OL</sub> = 2.1 mA			.45	V
V <sub>OH1</sub>	Output High Voltage	IoH = -400 μA		2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu A; V_{CC} = 4.5 V$		4.2		٧

#### **AC Read Characteristics**


			AT29C1024-70		AT29C1024-90		AT29C1024-12		AT29C1024-15	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tACC	Address to Output Delay		70		90		120		150	ns
tce (1)	CE to Output Delay		70		90		120		150	ns
toE (2)	OE to Output Delay	0	35	0	45	0	60	0	70	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	25	0	25	0	30	0	40	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns

## AC Read Waveforms (1, 2, 3, 4)



- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub> .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of OE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

## Input Test Waveforms and Measurement Level



## **Output Test Load**

•	
70 ns	90/120/150 ns
5.0V	5.0V
1.8K OUTPUT PIN 1.3K 30 pF	1.8K OUTPUT PIN 1.3K 100 pF
1.3K 3 00 pr	1.3K > 100 pr

### **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	V <sub>IN</sub> = 0V
Соит	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.






#### **AC Word Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	70		ns
t <sub>DS</sub>	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	0		ns
twph	Write Pulse Width High	100		ns

#### **AC Word Load Waveforms**

#### WE Controlled



#### **CE** Controlled




AT29C1024

## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tан	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	70		ns
twLC	Word Load Cycle Time		150	μs
twph	Write Pulse Width High	100		ns


**Program Cycle Waveforms** (1, 2, 3)



- Notes: 1. A7 through A15 must specify the sector address during each high to low  $\underline{\text{tran}}$  sition of  $\overline{\text{WE}}$  (or  $\overline{\text{CE}}$ ).
  - 2. OE must be high when WE and CE are both low.
- 3. All words that are not loaded within the sector being programmed will be indeterminate.




#### Software Data Protection Enable Algorithm (1)




Notes for software program code:

- 1. Data Format: I/O15 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- Write Protect state will be activated at end of write period even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 128 words of data MUST BE loaded.

# Software Data Protection Disable Algorithm (1)



# Software Protected Program Cycle Waveform (1, 2, 3)



Notes: 1. A7 through A15 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.

- 2.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- 3. All words that are not loaded within the sector being programmed will be indeterminate.


# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	0			ns
toeh	OE Hold Time	0			ns
toE	OE to Output Delay (2)				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

#### **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

# Toggle Bit Waveforms (1, 2, 3)




- Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
  - Beginning and ending state of I/O6 and I/O14 may vary.
- 3. Any address location may be used but the address should not vary.






# Software Product Identification Entry (1)





Notes for software product identification:


- 1. Data Format: I/O15 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A15 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: 25

# Software Product (1) Identification Exit











# **Ordering Information**

tacc Icc (mA) (ns) Active Standby		(mA)	Oudevine Oede	Doolsono	<b>2</b>
		Standby	Ordering Code Package		Operation Range
70	60	0.1	AT29C1024-70JC AT29C1024-70TC	44J 48T	Commercial (0° to 70°C)
	60	0.3	AT29C1024-70JI AT29C1024-70TI	44J 48T	Industrial (-40° to 85°C)
90	60	0.1	AT29C1024-90JC AT29C1024-90TC	44J 48T	Commercial (0° to 70°C)
	60	0.3	AT29C1024-90JI AT29C1024-90TI	44J 48T	Industrial (-40° to 85°C)
120	60	0.1	AT29C1024-12JC AT29C1024-12TC	44J 48T	Commercial (0° to 70°C)
	60	0.3	AT29C1024-12JI AT29C1024-12TI	44J 48T	Industrial (-40° to 85°C)
150	60	0.1	AT29C1024-15JC AT29C1024-15TC	44J 48T	Commercial (0° to 70°C)
	60	0.3	AT29C1024-15JI AT29C1024-15TI	44J 48T	Industrial (-40° to 85°C)

	Package Type					
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
48T	48 Lead, Thin Small Outline Package (TSOP)					

#### **Features**

- Fast Read Access Time 90 ns
- 5-Volt-Only Reprogramming
- Sector Program Operation
   Single Cycle Reprogram (Erase and Program)
   1024 Sectors (256 bytes/sector)

Internal Address and Data Latches for 256-Bytes

- Internal Program Control and Timer
- Hardware and Software Data Protection
- Two 8 KB Boot Blocks with Lockout
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation
  - 40 mA Active Current
  - 100 µA CMOS Standby Current
- Typical Endurance > 10,000 Cycles
- Single 5V ±10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

#### **Description**


The AT29C020 is a 5-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its 2 megabits of memory is organized as 262,144 bytes. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 220 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100  $\mu\text{A}$ . Device endurance is such that any sector can typically be written to in excess of 10,000 times.

(continued)

## **Pin Configurations**

Pin Name	Function
A0 - A17	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

PLCC Top View



DIP Top View

		~ ~			
NC [	1	_	32		vcc
A16 [	2		31		WE
A15 🗆	3		30	Ь	A17
A12 🗆	4		29	מ	A14
A7 🗆	5		28		A13
A6 🗆	6		27		A8
A5 □	7		26	Þ	A9
A4 🗆	8		25	Þ	A11
A3 🗆	9		24		OE
A2 🗆	10		23	Þ	A10
A1 [	11		22	Þ	CE
A0 🗆	12		21		1/07
I/O0 [	13		20	Þ	1/06
I/O1 [	14		19	Þ	1/05
I/O2 [	15		18	B	1/04
GND [	16		17	Þ	I/O3

TSOP Top View **Type 1** 

A8 A13	A11 A9 0 1 2	32 31 A10	OE
A14 A17 6 5 28 27 6 V05 V06 V06 NC NC A15 A15 A15 A17 B1 11 22 21 6 V09 V09 V09 V09 V09 V09 V09 V09 V09 V09	A8 🗏 3	30 ⊟	CE
WE 7 26 5 10 10 1 1 1 22 3 1 10 10 10 1 1 1 1 2 2 1 1 1 1 2 2 1 1 1 1	A14 🗏 5	28	1/06
NC A16 10 9 24 23 WO2 GND A15 A12 12 12 22 11 WO0 A1	we	26 - 🗅	1/04
A15 A12 11 22 21 1/00 A1	NC VCC 8 9	24 □	GND
A7 A12 12 12 20 21 12 1/00 A0	A16 □ 10	23 ₽ 1/02	
	A12 📙 12	21 ₽ 1/00	
^′ A6 ☐ 14 13 20 19 ☐ A1 ^0	A7 A6 14 13	<sup>20</sup> 19	A0
A5 A4 16 15 18 17 A3 A2	A5 🖺 15	<sup>18</sup> 17	A2

2 Megabit (256K x 8) 5-volt Only CMOS Flash Memory

0291H






#### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29C020 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C020 is performed on a sector basis; 256-bytes of data are loaded into the device and then simultaneously programmed.

**Block Diagram** 

During a reprogram cycle, the address locations and 256-bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.



#### **Device Operation**

**READ:** The AT29C020 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

BYTE LOAD: Byte loads are used to enter the 256-bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the <u>WE</u> or <u>CE</u> input with <u>CE</u> or <u>WE</u> low (respectively) and <u>OE</u> high. The address is latched on the falling edge of <u>CE</u> or <u>WE</u>, whichever occurs last. The data is latched by the first rising edge of <u>CE</u> or <u>WE</u>.

**PROGRAM:** The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any byte that is not loaded during the programming of its sector will be indeterminate. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150  $\mu$ s of the low to high transition is not detected within 150  $\mu$ s of the last low to high transition, the load period will end and the internal programming

period will start. A8 to A17 specify the sector address. The sector address must be valid during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). A0 to A7 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of two, a read operation will effectively be a polling operation.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C020. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel. the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal

(continued)

#### **Device Operation** (Continued)

write timers. No data will be written to the device; however, for the duration of two, a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a sector of data is loaded into the device using the sector program timing specifications.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C020 in the following ways: (a) VCC sense— if VCC is below 3.8V (typical), the program function is inhibited. (b) VCC power on delay— once VCC has reached the VCC sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit— holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29C020 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once

### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

the program cycle has been completed, true <u>data</u> is valid on all outputs and the next cycle may begin. <u>DATA</u> polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C020 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29C020 has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 8K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 8K memory sections are referred to as *boot blocks*. Secure code which will bring up a system can be contained in a boot block. The AT29C020 blocks are located in the first 8K bytes of memory and the last 8K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

**BOOT BLOCK LOCKOUT DETECTION:** A software method is available to determine whether programming of

(continued)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





#### **Device Operation** (Continued)

either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower address boot block is locked out while reading location FFFF2H will do so for the upper boot block. If the data is

FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

#### DC and AC Operating Range

		AT29C020-90	AT29C020-10	AT29C020-12	AT29C020-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.		-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	$V_{IH}$	Ai	Dout
Program <sup>(2)</sup>	VIL	ViH	VIL	Ai	D <sub>IN</sub>
5V Chip Erase	VIL	ViH	VIL	Ai	
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	Χ	High Z
Program Inhibit	Χ	Х	$V_{IH}$		
Program Inhibit	Χ	VIL	Χ		
Output Disable	Χ	V <sub>IH</sub>	Χ		High Z
Product Identification					
Hardware	V/··	\/	V	A1 - A17 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code (4)
Hardware	V  L	V <sub>IL</sub> V <sub>IL</sub>	V <sub>IH</sub>	A1 - A17 = V <sub>IL</sub> , A9 = V <sub>H</sub> , A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub>	Manufacturer Code (4)
Sullware (9)				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be VIL or VIH.

- 2. Refer to AC Programming Waveforms.
- 3.  $V_H = 12.0V \pm 0.5V$ .

- 4. Manufacturer Code: 1F, Device Code: DA
- 5. See details under Software Product Identification Entry/Exit.


#### DC Characteristics

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$			10	μΑ
llo	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μΑ
lone	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$	Com.		100	μΑ
ISB1	VCC Standby Current CWOS	OE = ACC - 0.24 10 ACC	Ind.		300	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	CE = 2.0V to Vcc			3	mA
Icc	V <sub>CC</sub> Active Current	f = 5 MHz; $IOUT = 0 mA$			40	mA
VIL	Input Low Voltage				0.8	V
VIH	Input High Voltage			2.0		V
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			.45	V
V <sub>OH1</sub>	Output High Voltage	Іон = -400 μΑ		2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu A$ ; $V_{CC} = 4.5 V$		4.2		V

#### **AC Read Characteristics**


		AT29C020-90		AT29C020-10 A		AT29C020-12		AT29C020-15		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tACC	Address to Output Delay	0	90		100		120		150	ns
tce (1)	CE to Output Delay		90		100		120		150	ns
toE (2)	OE to Output Delay	0	40	0	50	0	50	0	70	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	25	0	25	0	30	0	40	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns

## AC Read Waveforms (1, 2, 3, 4)




- Notes: 1.  $\overline{CE}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- t<sub>DF</sub> is specified from OE or CE whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

### **Input Test Waveforms and Measurement Level**



### **Output Test Load**



## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






## **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tos	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	0		ns
twpH	Write Pulse Width High	100		ns

## **AC Byte Load Waveforms**

### **WE** Controlled



#### **CE** Controlled




AT29C020

## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	90		ns
tBLC	Byte Load Cycle Time		150	μs
twpH	Write Pulse Width High	100		ns


# **Program Cycle Waveforms** (1, 2, 3)



- Notes: 1. A8 through A17 must specify the sector address during each high to low transition of WE (or CE).
  - 2. OE must be high when WE and CE are both low.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.




#### Software Data Protection Enable Algorithm (1)




Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- Data Protect state will be deactivated at end of program period.
- 4. 256-bytes of data **MUST BE** loaded.

#### Software Data Protection Disable Algorithm (1)



## Software Protected Program Cycle Waveform (1, 2, 3)



- Notes: 1. A8 through A17 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
  - 2.  $\overline{\text{OE}}$  must be high when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.
- All bytes that are not loaded within the sector being programmed will be indeterminate.


## Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

## **Data** Polling Waveforms




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

# Toggle Bit Waveforms (1, 2, 3)




- Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
  - 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.






# Software Product Identification Entry (1)




# Software Product (1) Identification Exit



Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A17 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: DA

# Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.

# **Ordering Information**

tACC	Icc	(mA)	Ouderless Octob	D1	
(ns)	Active	Standby	Ordering Code	Package	Operation Range
90	40	0.1	AT29C020-90JC AT29C020-90PC AT29C020-90TC	32J 32P6 32T	Commercial (0° to 70°C)
100	40	0.1	AT29C020-10JC AT29C020-10PC AT29C020-10TC	32J 32P6 32T	Commercial (0° to 70°C)
	40	0.3	AT29C020-10JI AT29C020-10PI AT29C020-10TI	32J 32P6 32T	Industrial (-40° to 85°C)
120	40	0.1	AT29C020-12JC AT29C020-12PC AT29C020-12TC	32J 32P6 32T	Commercial (0° to 70°C)
	40	0.3	AT29C020-12JI AT29C020-12PI AT29C020-12TI	32J 32P6 32T	Industrial (-40° to 85°C)
150	40	0.1	AT29C020-15JC AT29C020-15PC AT29C020-15TC	32J 32P6 32T	Commercial (0° to 70°C)
	40	0.3	AT29C020-15JI AT29C020-15PI AT29C020-15TI	32J 32P6 32T	Industrial (-40° to 85°C)

Package Type				
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)			
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			
32T	32 Lead, Thin Small Outline Package (TSOP)			





4 Megabit

 $(512K \times 8)$ 

5-volt Only

**CMOS Flash** 

**Memory** 

256-Byte Sector

#### **Features**

- Fast Read Access Time 120 ns
- 5-Volt-Only Reprogramming
- Sector Program Operation

Single Cycle Reprogram (Erase and Program) 2048 Sectors (256 bytes/sector)

- Internal Address and Data Latches for 256-Bytes
- Internal Program Control and Timer
   Hardware and Software Data Protection
- Two 16 KB Boot Blocks with Lockout
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation
  - 40 mA Active Current
  - 100 µA CMOS Standby Current
- Typical Endurance > 10,000 Cycles
- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs

#### **Description**

The AT29C040A is a 5-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its 4 megabits of memory is organized as 524,288 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS EEPROM technology, the device offers access times up to 120 ns, and a low 220 mW power dissipation. When the device is deselected, the CMOS standby current is less than 100  $\mu A$ . The device endurance is such that any sector can typically be written to in excess of 10,000 times. The programming algorithm is compatible with other devices in Atmel's 5-volt-only Flash family.

(continued)

### **Pin Configurations**

Pin Name	Function
A0 - A18	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

TSOP Top View **Type 1** 

A11 = 0 1	32 04 DE
A9 3 2 A8 3 2	30 31 A10 CE
A14 A13 4 5	28 29 1/07 1/06
WE A17 ☐ 6 7	27   VO5   VO4
A18 VCC 5 8 9	25 1/O3 GND
A16 □ 10	23 🗎 1/02
A15 A12 11 11	22 21 VO0 VO1
A7 A6 14 13	20 19 A1 A0
A5 A4 = 16 15	18 <sub>17</sub> 🖁 A3 A2

DIP Top View

		·	L	
A18 🗆	1	32	Н	VCC
A16	2	31	Þ	WE
A15 🗆	3	30	Þ	A17
A12 🗆	4	29	Þ	A14
A7 🗆	5	28	Þ	A13
A6 🗆	6	27	Þ	A8
A5 🗆	7	26	Þ	A9
A4 🗆	8	25		A11
A3 🗆	9	24	Þ	OE
A2 [	10	23	Þ	A10
A1 🗆	11	22	þ	CE
A0 □	12	21	þ	1/07
1/00 🗆	13	20	Þ	1/06
1/01	14	19	Þ	1/05
I/O2 [	15	18	Þ	1/04
GND [	16	17	Þ	1/03
			J	

0333D






#### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29C040A does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C040A is performed on a sector basis; 256-bytes of data are loaded into the device and then simultaneously programmed.

#### **Block Diagram**



#### **Device Operation**

**READ:** The AT29C040A is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

BYTE LOAD: Byte loads are used to enter the 256-bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE.

PROGRAM: The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any byte that is not loaded during the programming of its sector will be erased to read FFH. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on WE (or CE) within 150 µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 us of the last low to high transition, the load period will end and the internal programming period will start. A8 to A18 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A7 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of two, a

read operation will effectively be a polling operation.

During a reprogram cycle, the address locations and 256-

bytes of data are internally latched, freeing the address

and data bus for other operations. Following the initiation

of a program cycle, the device will automatically erase the sector and then program the latched data using an internal

control timer. The end of a program cycle can be detected

by DATA polling of I/O7. Once the end of a program cycle

has been detected, a new access for a read or program

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C040A. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. The SDP feature protects all sectors, not just a single sector. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

After setting SDP, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, a read operation will effectively be a polling operation.

(continued)

#### **Device Operation** (Continued)

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. The 256-bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C040A in the following ways: (a) VCC sense—if VCC is below 3.8V (typical), the program function is inhibited. (b) VCC power on delay—once VCC has reached the VCC sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit—holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29C040A features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will

## **Absolute Maximum Ratings\***

-	Temperature Under Bias55°C to +125°C
	Storage Temperature65°C to +150°C
	All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
	All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
	Voltage on OE with Respect to Ground0.6V to +13.5V

result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true <u>data</u> is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C040A provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29C040A has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 16K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 16K memory sections are referred to as boot blocks. Secure code which will bring up a system can be contained in a boot block. The AT29C040A blocks are located in the first 16K bytes of memory and the last 16K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

(continued)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





#### **Device Operation** (Continued)

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower address boot block is locked out while reading location

FFFF2H will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

#### DC and AC Operating Range

		AT29C040A-12	AT29C040A-15	AT29C040A-20
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply		5V ± 10%	5V ± 10%	5V ± 10%

#### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	ViH	Ai	Dout
Program (2)	$V_{IL}$	V <sub>IH</sub>	$V_{IL}$	Ai	DIN
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	Х	X	High Z
Program Inhibit	Χ	Χ	VIH		
Program Inhibit	Х	VIL	Х		
Output Disable	Χ	ViH	Х		High Z
Product Identification					
Hardware	Mu	Min	M.,	A1 - A18 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code (4)
Haroware	VIL	VIL	V <sub>IH</sub>	A1 - A18 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software (5)				A0 = V <sub>IL</sub>	Manufacturer Code (4)
Software (e)				A0 = V <sub>IH</sub>	Device Code (4)

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

- 4. Manufacturer Code: 1F, Device Code: A4
- 5. See details under Software Product Identification Entry/Exit.


#### **DC Characteristics**

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>			10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μΑ
la=.	V <sub>CC</sub> Standby Current CMOS $\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$		Com.		100	μΑ
I <sub>SB1</sub>	Vcc Standby Current CMOS	CE = VCC - 0.3V 10 VCC	Ind.		300	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V <sub>CC</sub>			3	mA
Icc	V <sub>CC</sub> Active Current	$f = 5 MHz; I_{OUT} = 0 mA$			40	mA
VIL	Input Low Voltage				0.8	٧
VIH	Input High Voltage			2.0		V
VoL	Output Low Voltage	lol = 2.1  mA			.45	٧
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA		2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	I <sub>OH</sub> = -100 μA; V <sub>CC</sub> = 4.5V		4.2		V

#### **AC Read Characteristics**


		AT29C040		AT29C040A-15		AT29C040A-20		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		120		150		200	ns
tcE (1)	CE to Output Delay		120		150		200	ns
toE (2)	OE to Output Delay	0	50	0	70	0	80	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	30	0	40	0	50	ns
toн	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns

## AC Read Waveforms (1, 2, 3, 4)



- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub> .
  - DE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

## **Input Test Waveforms and Measurement Level**



### **Output Test Load**



## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.






## **AC Byte Load Characteristics**

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tos	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	10		ns
twpH	Write Pulse Width High	100		ns

# AC Byte Load Waveforms (1)

### WE Controlled




Note: 1. A complete sector (256-bytes) should be loaded using the waveforms shown in these byte load waveform diagrams.

## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	10		ns
tah	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	90		ns
tBLC	Byte Load Cycle Time		150	μs
twpH	Write Pulse Width High	100		ns


**Program Cycle Waveforms** (1, 2, 3)



- Notes: 1. A8 through A18 must specify the sector address during each high to low transition of WE (or CE).
  - 2. OE must be high when WE and CE are both low.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.




### Software Data Protection Enable Algorithm (1)




Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex);
- Address Format: A14 A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- Data Protect state will be deactivated at end of program period.
- 4. 256-bytes of data must be loaded.

# Software Data Protection Disable Algorithm (1)



# Software Protected Program Cycle Waveform (1, 2, 3)



Notes: 1. A8 through A18 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.

- 2. OE must be high when WE and CE are both low.
- 3. All bytes that are not loaded within the sector being programmed will be indeterminate.


## Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See to spec in AC Read Characteristics.

## **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
tOEHP	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

## **Toggle Bit Waveforms** (1, 2, 3)




Notes: 1. Toggling either  $\overline{\mathsf{OE}}$  or  $\overline{\mathsf{CE}}$  or both  $\overline{\mathsf{OE}}$  and  $\overline{\mathsf{CE}}$  will operate toggle bit. The toehh specification must be met by the toggling input(s).

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.






# Software Product Identification Entry (1)




# Software Product (1) Identification Exit



Notes for software product identification:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- A1 A18 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: A4

# Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.

## **Ordering Information**

tACC	lcc	(mA)	Outstand out	D. 1	
(ns)	Active Standby		Ordering Code	Package	Operation Range
120	40	0.1	AT29C040A-12PC AT29C040A-12TC	32P6 32T	Commercial (0° to 70°C)
	40	0.3	AT29C040A-12PI AT29C040A-12TI	32P6 32T	Industrial (-40° to 85°C)
150	40	0.1	AT29C040A-15PC AT29C040A-15TC	32P6 32T	Commercial (0° to 70°C)
	40	0.3	AT29C040A-15PI AT29C040A-15TI	32P6 32T	Industrial (-40° to 85°C)
200	40	0.1	AT29C040A-20PC	32P6	Commercial (0° to 70°C)
	40	0.3	AT29C040A-20PI	32P6	Industrial (-40° to 85°C)

	Package Type					
32P6	32P6 32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
32T	32 Lead, Thin Small Outline Package (TSOP)					





AT29C040A

#### **Features**

- Single Voltage Operation
  - 5V Read
  - 5V Reprogramming
  - Fast Read Access Time 70 ns
- Internal Program Control and Timer
- 8K bytes Boot Block With Lockout
- Fast Erase Cycle Time 10 seconds
- Byte By Byte Programming 50 μs/Byte
   Hardware Data Protection
- DATA Polling For End Of Program Detection
- Low Power Dissipation
  - 50 mA Active Current
  - 100 µA CMOS Standby Current
- Typical 10,000 Write Cycles

#### Description


The AT49F010 is a 5-volt-only in-system Flash Memory. Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100  $\mu$ A.


To allow for simple in-system reprogrammability, the AT49F010 does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT49F010 is performed by erasing the entire 1 megabit of memory and then programming on a byte by byte basis. The byte programming time is a fast 50 µs. The end of a program cycle can be optionally detected by the DATA polling feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

(continued)

## **Pin Configurations**

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect





			Type 1				
A11 A8 A14 A14 WE VC NC A15 A7 A5 A5 A6	3 2 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	2 11		32 30 28 26 24 22 20 18	31 29 27 25 23 21 19 17 17	A10 I/O7 I/O5 I/O3 I/O2 I/O0 A1 A3	OE CE I/O6 I/O4 GND I/O1 A0 A2

1 Megabit (128K x 8) 5-volt Only CMOS Flash Memory

# **Preliminary**

0566A






#### **Description** (Continued)

The optional 8K bytes boot block section includes a reprogramming write lock out feature to provide data integrity. The boot sector is designed to contain user secure code,

and when the feature is enabled, the boot sector is permanently protected from being reprogrammed.

#### **Block Diagram**



#### **Device Operation**

**READ:** The AT49F010 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

**ERASURE:** Before a byte can be reprogrammed, the 128K bytes memory array (or 120K bytes if the boot block featured is used) must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is tec. If the boot block lockout feature has been enabled, the data in the boot sector will not be erased.

BYTE PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical "0") on a byte-by-byte basis. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of WE or CE, whichever occurs last, and the data latched on the rising edge of WE or CE, whichever occurs first. Programming is completed after the specified terms of the cycle of

cle time. The  $\overline{\text{DATA}}$  polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K bytes. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 00000H to 01FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been activated and the block cannot be programmed. The software product identification code should be used to return to standard operation.

(continued)

#### **Device Operation** (Continued)

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

**DATA POLLING:** The AT49F010 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT49F010 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F010 in the following ways: (a) Vcc sense: if Vcc is below 3.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of OE low, CE high or WE high inhibits program cycles. (c) Noise filter: Pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

#### **Command Definition (in Hex)**

Command Sequence	Bus Cycles	1st l Cy	Bus cle	2nd Cy		3rd Cy		4th Cy	Bus cle	5th Cy	Bus cle	6th Cy	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	Dout										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Byte Program	4	5555	AA	2AAA	55	5555	Α0	Addr	D <sub>IN</sub>				
Boot Block Lockout <sup>(1)</sup>	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit <sup>(2)</sup>	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit <sup>(2)</sup>	1	xxxx	F0										

Note: 1. The 8K byte boot sector has the address range 00000H to 01FFFH.

2. Either one of the Product ID exit commands can be used.

### **Absolute Maximum Ratings\***

Temperature Under Bias.....-55°C to +125°C

Storage Temperature...-65°C to +150°C

All Input Voltages
(including NC Pins)
with Respect to Ground ...-0.6V to +6.25V

All Output Voltages
with Respect to Ground ...-0.6V to Vcc + 0.6V

Voltage on OE
with Respect to Ground ...-0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





## **DC and AC Operating Range**

		AT49F010-70	AT49F010-90	AT49F010-12
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%

## **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	1/0
Read	ViL	VIL	ViH	Ai	Dout
Program (2)	VIL	ViH	VIL	Ai	DIN
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	Χ	Χ	High Z
Program Inhibit	Х	Χ	ViH		
Program Inhibit	Χ	VIL	Х		
Output Disable	Χ	V <sub>IH</sub>	Χ		High Z
Product Identification					
Hardware	VIL	VIL	M	A1 - A16 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code (4)
naruware	VIL	۷۱۲	V <sub>IH</sub>	A1 - A16 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = V <sub>IL</sub> , A1 - A16 = V <sub>IL</sub>	Manufacturer Code (4)
Software (%)				A0 = V <sub>IH</sub> , A1 - A16 = V <sub>IL</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be VIL or VIH.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

4. Manufacturer Code: 1FH, Device Code: 17H

5. See details under Software Product Identification Entry/Exit.

## **DC Characteristics**


Symbol	Parameter	Condition		Min	Max	Units
lu	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$			10	μΑ
llo	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μΑ
land	Vac Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$	Com.		100	μΑ
I <sub>SB1</sub>	Vcc Standby Current CMOS	OE = VCC - 0.3V 10 VCC	Ind.		300	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	CE = 2.0V to V <sub>CC</sub>			3	mA
lcc <sup>(1)</sup>	V <sub>CC</sub> Active Current	$f = 5 MHz$ ; $I_{OUT} = 0 mA$			80	mA
VIL	Input Low Voltage				0.8	V
ViH	Input High Voltage			2.0		V
VoL	Output Low Voltage	loL = 2.1 mA			.45	V
V <sub>OH1</sub>	Output High Voltage	IOH = -400 μA		2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu\text{A};  V_{CC} = 4.5 \text{V}$		4.2		٧

Note: 1. In the erase mode, I<sub>CC</sub> is 90 mA.

#### **AC Read Characteristics**


		AT49F010-70		AT49F	AT49F010-90 AT4		010-12	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		70		90		120	ns
tce (1)	CE to Output Delay		70		90		120	ns
toE (2)	OE to Output Delay		35	0	40	0	50	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	25	0	25	0	30	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns

## AC Read Waveforms (1, 2, 3, 4)



- Notes: 1.  $\overline{CE}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of OE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>I</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



### **Output Test Load**

70 ns	90/120 ns
5.0V	5.0V
1.8K OUTPUT PIN	1.8K OUTPUT
1.3K 30 pF	1.3K 100 pF

## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.






## **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tps	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	0	,	ns
twph	Write Pulse Width High	90		ns

## **AC Byte Load Waveforms**

#### WE Controlled



#### **CE** Controlled




AT49F010


## **Program Cycle Characteristics**

Symbol	Parameter	Min	Тур	Max	Units
t <sub>BP</sub>	Byte Programming Time		10	50	μs
tas	Address Set-up Time	0			ns
t <sub>AH</sub>	Address Hold Time	50			ns
tos	Data Set-up Time	50			ns
tDH	Data Hold Time	0			ns
twp	Write Pulse Width	90			ns
twpH	Write Pulse Width High	90			ns
tEC	Erase Cycle Time			10	seconds

**Program Cycle Waveforms** 



## **Chip Erase Cycle Waveforms**



Note:  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.






## Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

#### **Data Polling Waveforms**




## Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
tOEHP	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.


## Toggle Bit Waveforms (1, 2, 3)




Notes: 1. Toggling either  $\overline{\mathsf{OE}}$  or  $\overline{\mathsf{CE}}$  or both  $\overline{\mathsf{OE}}$  and  $\overline{\mathsf{CE}}$  will operate toggle bit. The toehh specification must be met by the toggling input(s).

- 2. Beginning and ending state of I/O6 will vary.
- Any address location may be used but the address should not vary.


# Software Product Identification Entry (1)



# Software Product Identification Exit



# Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Boot block lockout feature enabled.

Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A16 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1FH Device Code: 17H





## Ordering Information (1)

tACC	lcc	(mA)	Oudovin a Codo	Doolsono	
(ns)	Active	Standby	Ordering Code	Package	Operation Range
70	50	0.1	AT49F010-70JC AT49F010-70PC AT49F010-70TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT49F010-70JI AT49F010-70PI AT49F010-70TI	32J 32P6 32T	Industrial (-40° to 85°C)
90	50	0.1	AT49F010-90JC AT49F010-90PC AT49F010-90TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT49F010-90JI AT49F010-90PI AT49F010-90TI	32J 32P6 32T	Industrial (-40° to 85°C)
120	50	0.1	AT49F010-12JC AT49F010-12PC AT49F010-12TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT49F010-12JI AT49F010-12PI AT49F010-12TI	32J 32P6 32T	Industrial (-40° to 85°C)

Note: 1. The AT49F010 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 00000H to 01FFFH). Users requiring the boot block to be in the higher address range should contact Atmel.

	Package Type
32J	32 Lead, Plastic, J-Leaded Chip Carrier Package (PLCC)
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
32T	32 Lead, Thin Small Outline Package (TSOP)

#### **Features**

- Single Voltage Operation
  - 5V Read
  - 5V Reprogramming
- Fast Read Access Time 90 ns
- Internal Program Control and Timer
- 8K bytes Boot Block With Lockout Fast Erase Cycle Time - 10 seconds
- Byte By Byte Programming 50 us/Byte
- **Hardware Data Protection**
- **DATA Polling For End Of Program Detection**
- Low Power Dissipation
  - 50 mA Active Current
  - 100 µA CMOS Standby Current
- Typical 10,000 Write Cycles

#### Description


The AT49F020 is a 5-volt-only in-system Flash Memory. Its 2 megabits of memory is organized as 262,144 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100 µA.


To allow for simple in-system reprogrammability, the AT49F020 does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT49F020 is performed by erasing the entire 2 megabits of memory and then programming on a byte by byte basis. The byte programming time is a fast 50 µs. The end of a program cycle can be optionally detected by the DATA polling feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

(continued)

#### Pin Configurations

Pin Name	Function
A0 - A17	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect





#### Type 1

A11	#	0	1 <u>.</u>	32		Þ		ŌĒ
A8	A9 🖁		3	30	31	Ĕ	A10	CE
A14	A13 [	4	5	28	29	Ĕ	1/07	1/06
WE	A17 E	6	7	26	27	Ĕ	1/05	1/04
NC:	VCC E	8	9	24	25	Ĕ	I/O3 I/O2	GND
A15	A16 E		11	22	23	Ĕ		1/01
Α7	A12 E	12	13	20	21 19	Ē	1/00	A0
A5	A6 5	16	15	18	17	Ē	A1 A3	A2
	A4 🗆	- 10			.,	ъ.	~3	

2 Megabit  $(256K \times 8)$ 5-volt Only **CMOS Flash** Memory

# **Preliminary**

0567A






#### **Description** (Continued)

The optional 8K bytes boot block section includes a reprogramming write lock out feature to provide data integrity. The boot sector is designed to contain user secure code,

and when the feature is enabled, the boot sector is permanently protected from being reprogrammed.

#### **Block Diagram**



#### **Device Operation**

**READ:** The AT49F020 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

**ERASURE:** Before a byte can be reprogrammed, the 256K bytes memory array (or 248K bytes if the boot block featured is used) must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is tec. If the boot block lockout feature has been enabled, the data in the boot sector will not be erased

BYTE PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical "0") on a byte-by-byte basis. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of WE or CE, whichever occurs last, and the data latched on the rising edge of WE or CE, whichever occurs first. Programming is completed after the specified tap cy-

cle time. The DATA polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K bytes. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 00000H to 01FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been activated and the block cannot be programmed. The software product identification code should be used to return to standard operation.

(continued)

#### **Device Operation** (Continued)

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

**DATA POLLING:** The AT49F020 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT49F020 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F020 in the following ways: (a) Vcc sense: if Vcc is below 3.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of OE low, CE high or WE high inhibits program cycles. (c) Noise filter: pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

#### **Command Definition (in Hex)**

Command Sequence	Bus Cycles			2nd Bus Cycle			3rd Bus Cycle		4th Bus Cycle		5th Bus Cycle		6th Bus Cycle	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	
Read	1	Addr	Dout							}				
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10	
Byte Program	4	5555	AA	2AAA	55	5555	Α0	Addr	D <sub>IN</sub>					
Boot Block Lockout (1)	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40	
Product ID Entry	3	5555	AA	2AAA	55	5555	90							
Product ID Exit <sup>(2)</sup>	3	5555	AA	2AAA	55	5555	F0							
Product ID Exit <sup>(2)</sup>	1	XXXX	F0											

Note: 1. The 8K byte boot sector has the address range 00000H to 01FFFH.

2. Either one of the Product ID exit commands can be used.

#### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





#### **DC and AC Operating Range**

		AT49F020-90	AT49F020-12	AT49F020-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%

### **Operating Modes**

Mode	CE	OE	WE	Ai	1/0
Read	VIL	ViL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	ViH	VIL	Ai	DIN
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	X	High Z
Program Inhibit	Χ	Х	VIH		
Program Inhibit	Χ	VIL	Х		
Output Disable	Χ	ViH	Х		High Z
Product Identification					
Hardware	VIL	ViL	Mar	A1 - A17 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code (4)
Haruware	V IL	V IL	ViH	A1 - A17 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software (5)				A0 = V <sub>IL</sub> , A1 - A17=V <sub>IL</sub>	Manufacturer Code (4)
Soliware (9)				A0 = V <sub>IH</sub> , A1 - A17=V <sub>IL</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be VIL or VIH.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

4. Manufacturer Code: 1FH, Device Code: 0BH

5. See details under Software Product Identification Entry/Exit.

#### **DC Characteristics**


Symbol	Parameter	Condition		Min	Max	Units
<b>I</b> LI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>			10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μΑ
ISB1	V <sub>CC</sub> Standby Current CMOS	$\sqrt{\text{CC}}$ Standby Current CMOS $\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3 \text{V to V}_{\text{CC}}$			100	μΑ
ISB1	VCC Startuby Current Civios	CE = ACC - 0.3A 10 ACC	Ind.		300	μΑ
ISB2	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub>			3	mA
Icc (1)	V <sub>CC</sub> Active Current	$f = 5 MHz$ ; $I_{OUT} = 0 mA$			50	mA
VIL	Input Low Voltage				0.8	V
ViH	Input High Voltage			2.0		V
VoL	Output Low Voltage	loL = 2.1 mA			.45	V
V <sub>OH1</sub>	Output High Voltage	IOH = -400 μA		2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu A$ ; $V_{CC} = 4.5 V$		4.2		V

Note: 1. In the erase mode, I<sub>CC</sub> is 90 mA.

#### **AC Read Characteristics**


		AT49F020-90		AT49F020-12		AT49F020-15			
Symbol	Parameter	Parameter Min		Min Max		Min Max		Units	
tacc	Address to Output Delay		90		120		150	ns	
tcE (1)	CE to Output Delay		90		120		150	ns	
toE (2)	OE to Output Delay	0	40	0	50	0	70	ns	
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	25	0	30	0	40	ns	
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns	

# AC Read Waveforms (1, 2, 3, 4)




- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub> .
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

## Input Test Waveforms and Measurement Level



### **Output Test Load**



## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






## **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tos	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	0		ns
twph	Write Pulse Width High	90	,	ns

## **AC Byte Load Waveforms**

#### **WE** Controlled



#### **CE** Controlled




AT49F020


## **Program Cycle Characteristics**

Symbol	Parameter	Min	Тур	Max	Units
tBP	Byte Programming Time		10	50	μs
tas	Address Set-up Time	0			ns
tah	Address Hold Time	50			ns
tos	Data Set-up Time	50			ns
tDH	Data Hold Time	0			ns
twp	Write Pulse Width	90			ns
twph	Write Pulse Width High	90			ns
tEC	Erase Cycle Time			10	seconds

**Program Cycle Waveforms** 



## **Chip Erase Cycle Waveforms**



Note:  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.






## Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

#### **Data Polling Waveforms**




## Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
toH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.


## Toggle Bit Waveforms (1, 2, 3)




Notes: 1. Toggling either  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$  or both  $\overline{\text{OE}}$  and  $\overline{\text{CE}}$  will operate toggle bit. The toehh specification must be met by the toggling input(s).

- 2. Beginning and ending state of I/O6 will vary.
- Any address location may be used but the address should not vary.

# Software Product Identification Entry (1)



# Software Product (1)





# Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. Boot block lockout feature enabled.

Notes for software product identification:

- Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. A1 A17 = V<sub>IL</sub>.

Manufacture Code is read for  $A0 = V_{IL}$ ; Device Code is read for  $A0 = V_{IH}$ .

- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1FH Device Code: 0BH



## Ordering Information<sup>(1)</sup>

tACC	Icc	(mA)	Oudering Orde	Dankawa	
(ns) Active		Standby	Ordering Code	Package	Operation Range
90	50	0.1	AT49F020-90JC AT49F020-90PC AT49F020-90TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT49F020-90JI AT49F020-90PI AT49F020-90TI	32J 32P6 32T	Industrial (-40° to 85°C)
120	50	0.1	AT49F020-12JC AT49F020-12PC AT49F020-12TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT49F020-12JI AT49F020-12PI AT49F020-12TI	32J 32P6 32T	Industrial (-40° to 85°C)
150	50	0.1	AT49F020-15JC AT49F020-15PC AT49F020-15TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT49F020-15JI AT49F020-15PI AT49F020-15TI	32J 32P6 32T	Industrial (-40° to 85°C)

Note: 1. The AT49F020 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 00000H to 01FFFH). Users requiring the boot block to be in the higher address range should contact Atmel.

	Package Type					
32J	32 Lead, Plastic, J-Leaded Chip Carrier Package (PLCC)					
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
32T	32 Lead, Thin Small Outline Package (TSOP)					

#### **Features**

- Single Voltage Operation
  - 5V Read
  - 5V Reprogramming
- Fast Read Access Time 90 ns
- Internal Erase/Program Control
- Sector Architecture
  - One 8K Words (16K bytes) Boot Block with Programming Lockout
  - Two 8K Words (16K bytes) Parameter Blocks
  - One 104K Words (208K bytes) Main Memory Array Block
- Fast Sector Erase Time 10 seconds
- Word-By-Word Programming 50 μs/Word
- Hardware Data Protection
- DATA Polling For End Of Program Detection
- Low Power Dissipation
  - 50 mA Active Current
  - 300 µA CMOS Standby Current
- Typical 10,000 Write Cycles

#### Description

The AT49F2048 is a 5-volt-only, 2 megabit Flash Memory organized as 128K words of 16 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 275 mW. When deselected, the CMOS standby current is less than 300  $\mu$ A.

To allow for simple in-system reprogrammability, the AT49F2048 does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM; it has standard  $\overline{CE}$ ,  $\overline{OE}$ , and  $\overline{WE}$  inputs to avoid bus con-

#### **Pin Configurations**

(continued)

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	Reset
1/00 - 1/015	Data Inputs/Outputs
NC	No Connect

# TSOP Top View **Type 1**

	((		
A15 1 0		48	NC A16
A13 A10 3 2		46 47	I/O15 GND
A11 A12 4 5		44 45	1/07
A9 6 7		42 43	VO14 VO6
NC AB B 9		40 41 3	1/013
WE NC 10		38 2	1/012
RESET 12		36 37	VCC 1/011
NC NC 14 13 NC 15		35	VO3 VO10
NC NC 16 17		32 33	1/02 1/09
A7 □ 18		31 P	I/O1
A6 19 A5 20		30 29	VO0 1/08
A4 A3 22 21		28 27	GND
A2 A1 24 23		26 25	A0 CE
AI 4 ET	<del></del>		AU

#### SOIC (SOP)

NC	þ	1	44	Ь	RESET
NC	þ	2	43	þ	WE
NC	þ	3	42	þ	A8
Α7	þ	4	41	þ	A9
A6	q	5	40	þ	A10
<b>A5</b>	þ	6	39	þ	A11
A4	d	7	38	Ь	A12
A3	þ	8	37	þ	A13
A2	d	9	36	<u> </u>	A14
A1	þ	10	35	Ь	A15
A0	þ	11	34	þ	A16
CE	d	12	33	þ	NC
GND	þ	13	32	þ	GND
ŌĒ	þ	14	31	þ	1/015
1/00	þ	15	30	þ	1/07
1/08	þ	16	29	þ	1/014
1/01	þ	17	28	þ	1/06
1/09	d	18	27	þ	1/013
1/02	d	19	26	þ	1/05
010	d	20	25	þ	1/012
1/03		21	24	þ	1/04
/011	d	22	23	B	VCC

2 Megabit (128K x 16) 5-volt Only CMOS Flash Memory

# **Preliminary**

0568B





#### **Description** (Continued)


tention. Reprogramming the AT49F2048 is performed by first erasing a block of data and then programming on a word-by-word basis.

The device is erased by executing the erase command sequence; the device internally controls the erase operation. The memory is divided into three blocks for erase operations. There are two 8K word parameter block sections and one sector consisting of the boot block and the main memory array block. The AT49F2048 is programmed on a word-by-word basis.

#### **Block Diagram**

The device has the capability to protect the data in the boot block; this feature is enabled by a command sequence. Once the boot block programming lockout feature is enabled, the data in the boot block cannot be changed when input levels of 5.5 volts or less are used. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 8K word boot block section includes a reprogramming lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is protected from being reprogrammed.



#### **Device Operation**

**READ:** The AT49F2048 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

**COMMAND SEQUENCES:** When the device is first powered on it will be reset to the read or standby mode depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table (I/O8 - I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.

**RESET:** A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high impedance state. When a high level is reasserted on the RESET pin, the device returns to the Read or Standby mode, depending upon the state of the control inputs. By applying a 12V  $\pm$  0.5V input signal to the RESET pin the boot block array can be reprogrammed even if the boot block program lockout feature has been enabled (see Boot Block Programming Lockout Override section).

**ERASURE:** Before a word can be reprogrammed, it must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code.

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is tec.

(continued)

#### **Device Operation** (Continued)

CHIP ERASE: If the boot block lockout has been enabled, the Chip Erase function is disabled; sector erases for the parameter blocks and main memory block will still operate. After the full chip erase the device will return back to read mode. Any command during chip erase will be ignored.

SECTOR ERASE: As an alternative to a full chip erase, the device is organized into three sectors that can be individually erased. There are two 8K word parameter block sections and one sector consisting of the boot block and the main memory array block. The Sector Erase command is a six bus cycle operation. The sector address is latched on the falling WE edge of the sixth cycle while the 30H data input command is latched at the rising edge of WE. The sector erase starts after the rising edge of WE of the sixth cycle. The erase operation is internally controlled: it will automatically time to completion. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (from the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued.

**WORD PROGRAMMING:** Once a memory block is erased, it is programmed (to a logical "0") on a word-byword basis. Programming is accomplished via the internal device command register and is a 4 bus cycle operation. The device will automatically generate the required internal program pulses.

Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is completed after the specified tBP cycle time. The DATA polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K words. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 00000H to 01FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed when input levels of 5.5V or less are used. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been enabled and the block cannot be programmed. The software product identification exit code should be used to return to standard operation.

#### BOOT BLOCK PROGRAMMING LOCKOUT OVER-

RIDE: The user can override the boot block programming lockout by taking the RESET pin to 12 volts. By doing this protected boot block data can be altered through a chip erase, sector erase or word programming. When the RESET pin is brought back to TTL levels the boot block programming lockout feature is again active.

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49F2048 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give a "0" on I/O7. Once the program or erase cycle has completed, true data will be read from the device. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT49F2048 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

(continued)





#### **Device Operation** (Continued)

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F2048 in the following ways: (a) V<sub>CC</sub> sense: if V<sub>CC</sub> is below 3.8V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay: once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level,

the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit: holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter: pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

### **Command Definition (in Hex)** (1)

Command Sequence	Bus Cycles	1st l Cy	Bus cle	2nd Cy		3rd Cy	Bus cle	4th Cy	Bus cle	5th I Cy		6th E	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	Dout										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Sector Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	SA (4, 5)	30
Word Program	4	5555	AA	2AAA	55	5555	Α0	Addr	D <sub>IN</sub>				
Boot Block Lockout <sup>(2)</sup>	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit <sup>(3)</sup>	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit <sup>(3)</sup>	1	xxxx	F0										

Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O15 - I/O8 (Don't Care): I/O7 - I/O0 (Hex)

- 2. The 8K word boot sector has the address range 00000H to 01FFFH.
- Either one of the Product ID Exit commands can be used.
- 4. SA = sector addresses:
  - SA = 03XXX for PARAMETER BLOCK 1
  - SA = 05XXX for PARAMETER BLOCK 2
  - SA = 1FXXX for MAIN MEMORY ARRAY

# Absolute Maximum Ratings\*

_	
	Temperature Under Bias55°C to +125°C
	Storage Temperature65°C to +150°C
	All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
	All Output Voltages with Respect to Ground0.6V to $V_{CC}$ + 0.6V
	Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

5. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (from the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued.

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **DC and AC Operating Range**

		AT49F2048-90	AT49F2048-12
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply		5V ± 10%	5V ± 10%

### **Operating Modes**

Mode	CE	ŌĒ	WE	RESET	Ai	1/0
Read	ViL	VIL	ViH	V <sub>IH</sub>	Ai	Dout
Program/Erase (2)	VIL	ViH	VIL	ViH	Ai	DiN
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	VIH	X	High Z
Program Inhibit	Х	Х	ViH	ViH		
Program Inhibit	Х	VIL	Х	ViH		
Output Disable	Χ	ViH	Х	ViH		High Z
Reset	Χ	Χ	X	VIL	X	High Z
Product Identification						
Hardware	V/	V	V	V	A1 - A16 = VIL, A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code (4)
патимаге	VIL	VIL	ViH	V <sub>IH</sub>	A1 - A16 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software (5)				\/	A0 = VIL, A1 - A16 = V <sub>IL</sub>	Manufacturer Code (4)
Software (9)				ViH	A0 = V <sub>IH</sub> , A1 - A16 = V <sub>IL</sub>	Device Code (4)

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

- 4. Manufacturer Code: 1FH, Device Code: 82H
- 5. See details under Software Product Identification Entry/Exit.

#### **DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		10	μΑ
llo	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		10	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{\text{CE}} = V_{\text{CC}} - 0.3V \text{ to } V_{\text{CC}}$		300	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V <sub>CC</sub>		3	mA
Icc (1)	V <sub>CC</sub> Active Current	$f = 5 MHz; I_{OUT} = 0 mA$		50	mA
ViL	Input Low Voltage			8.0	V
VIH	Input High Voltage		2.0		٧
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		.45	٧
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		٧
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu A; V_{CC} = 4.5 V$	4.2		٧

Note: 1. In the erase mode, I<sub>CC</sub> is 90 mA.






#### **AC Read Characteristics**


		AT49F	T49F2048-90 AT49F2		2048-12	
Symbol	Parameter	Min	Max	Min	Max	Units
tacc	Address to Output Delay		90		120	ns
tce (1)	CE to Output Delay		90		120	ns
toE (2)	OE to Output Delay	0	40	0	50	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	25	0	30	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns

## AC Read Waveforms (1, 2, 3, 4)



- Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - OE may be delayed up to tcE toE after the falling edge of CE without impact on tcE or by tACC - toE after an address change without impact on tACC.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first ( $C_L = 5$  pF).
- 4. This parameter is characterized and is not 100% tested.

### **Input Test Waveforms and Measurement Level**



 $t_R$ ,  $t_F < 5$  ns

## **Output Test Load**

### Pin Capacitance (f = 1 MHz, T = $25^{\circ}$ C) (1)

	Тур	Max	Units	Conditions
CIN	4	6	pF	V <sub>IN</sub> = 0V
Cout	8	12	pF	V <sub>OUT</sub> = 0V


Note: 1. This parameter is characterized and is not 100% tested.

#### **AC Word Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tos	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	10		ns
twpH	Write Pulse Width High	90		ns

#### **AC Word Load Waveforms**

#### WE Controlled



#### **CE** Controlled









### **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
t <sub>BP</sub>	Word Programming Time		50	μs
tas	Address Set-up Time	10		ns
tah	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	90		ns
twpH	Write Pulse Width High	90		ns
tEC	Erase Cycle Time		10	seconds

**Program Cycle Waveforms** 



### **Sector or Chip Erase Cycle Waveforms**



Notes: 1. OE must be high only when WE and CE are both low.

- 2. For chip erase, the address should be 5555. For sector erase, the address depends on what sector is to be erased. (See note 4 under command definitions.)
- 3. For chip erase, the data should be  $10_{H}$ , and for sector erase, the data should be  $30_{H}$ .


## **Data** Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

### **Data Polling Waveforms**




## Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
tOEHP	OE High Pulse	150			ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

## Toggle Bit Waveforms (1, 2, 3)




Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit. The toehh specification must be met by the toggling input(s).

- 2. Beginning and ending state of I/O6 will vary.
- Any address location may be used but the address should not vary.






# Software Product Identification Entry (1)




# Software Product (1, 6)



Notes for software product identification:

- Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex) Address Format: A14 - A0 (Hex).
- A1 A16 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1FH Device Code: 82H
- 6. Either one of the Product ID Exit commands can be used.

# Boot Block Lockout Enable Algorithm (1)



Notes for boot block lockout feature enable:

- Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex) Address Format: A14 - A0 (Hex).
- 2. Boot block lockout feature enabled.

# Ordering Information (1)

tACC	Icc	(mA)	Oudouin a Oodo	Doolsons	
(ns)	Active	Standby	Ordering Code	Package	Operation Range
90	50	0.3	AT49F2048-90TC AT49F2048-90RC	48T 44R	Commercial (0° to 70°C)
	50	0.3	AT49F2048-90TI AT49F2048-90RI	48T 44R	Industrial (-40° to 85°C)
120	50	0.3	AT49F2048-12TC AT49F2048-12RC	48T 44R	Commercial (0° to 70°C)
	50	0.3	AT49F2048-12TI AT49F2048-12RI	48T 44R	Industrial (-40° to 85°C)

Note: 1. The AT49F2048 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 00000H to 01FFFH). Users requiring the boot block to be in the higher address range should contact Atmel.

	Package Type								
48T	48 Lead, Thin Small Outline Package (TSOP)								
44R	44 Lead, 0.525" Wide, Plastic Gull Wing Small Outline Package (SOIC/SOP)								





#### **Features**

- Single Voltage Operation
  - 5V Read
  - 5V Reprogramming
- Fast Read Access Time 90 ns
- Internal Program Control and Timer
- 16K bytes Boot Block With Lockout
- Fast Érase Cycle Time 10 seconds
   Byte By Byte Programming 50 us/Byte
- Hardware Data Protection
- DATA Polling For End Of Program Detection
- Low Power Dissipation
  - 50 mA Active Current
  - 100 uA CMOS Standby Current
- Typical 10,000 Write Cycles

#### Description


The AT49F040 is a 5-volt-only in-system Flash Memory. Its 4 megabits of memory is organized as 524,288 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100  $\mu$ A.


To allow for simple in-system reprogrammability, the AT49F040 does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT49F040 is performed by erasing the entire 4 megabits of memory and then programming on a byte by byte basis. The byte programming time is a fast  $50~\mu s$ . The end of a program cycle can be optionally detected by the DATA polling feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

(continued)

#### **Pin Configurations**

Pin Name	Function				
A0 - A18	Addresses				
CE	Chip Enable				
ŌĒ	Output Enable				
WE	Write Enable				
1/00 - 1/07	Data Inputs/Outputs				





TSOP Top View

Type 1

A11	40 0	0	1 2	32	31	È	A10	OE
A8	A9 =		3 2	30		Ē		CE
A14	A13 =	4	5	28	29	Ĕ	1/07	1/06
WE	A17 =	6	7	26	27	Ĕ.	1/05	1/04
A18	vcc 🗄	8	9	24	25	B	I/O3	GND
A15	A16 🗆	10	11	22	23	E	1/02	1/01
	A12 5	12			21	Ē	I/O0	
Α7	A6 =	14	13	20	19	Ē	A1	A0
A5	A4 =	16	15	18	17	B	A3	A2

4 Megabit (512K x 8) 5-volt Only CMOS Flash Memory

# **Preliminary**

0359C






#### **Description** (Continued)

The optional 16K bytes boot block section includes a reprogramming write lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is permanently protected from being reprogrammed.

**Block Diagram** 



#### **Device Operation**

**READ:** The AT49F040 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

**ERASURE:** Before a byte can be reprogrammed, the 512K bytes memory array (or 496K bytes if the boot block featured is used) must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is tec. If the boot block lockout feature has been enabled, the data in the boot sector will not be erased.

BYTE PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical "0") on a byte-by-byte basis. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of WE or CE, whichever occurs last, and the data latched on the rising edge of WE or CE, whichever occurs first. Programming is completed after the specified tep cy-

cle time. The DATA polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 16K bytes. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 00000H to 03FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been activated and the block cannot be programmed. The software product identification code should be used to return to standard operation.

(continued)

#### **Device Operation** (Continued)

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

**DATA POLLING:** The AT49F040 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT49F040 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**HARDWARE DATA PROTECTION:** Hardware features protect against inadvertent programs to the AT49F040 in the following ways: (a)  $V_{CC}$  sense: if  $V_{CC}$  is below 3.8V (typical), the program function is inhibited. (b) <u>Program inhibits</u> holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (c) Noise filter: pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

#### Command Definition (in Hex)

Command Sequence	Bus Cycles	1st I Cy	Bus cle	2nd Cy	Bus cle	3rd Cy		4th Cy	Bus cle	5th Bus Cycle		6th Bus Cycle	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	Dout										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Byte Program	4	5555	AA	2AAA	55	5555	Α0	Addr	Din				
Boot Block Lockout <sup>(1)</sup>	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit <sup>(2)</sup>	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit <sup>(2)</sup>	1	xxxx	F0										

Note: 1. The 16K byte boot sector has the address range 00000H to 03FFFH.

2. Either one of the Product ID exit commands can be used.

### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on OE with Respect to Ground0.6V to + 13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





### **DC and AC Operating Range**

		AT49F040-90	AT49F040-12	AT49F040-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%

### **Operating Modes**

Mode	CE	ŌE	WE	Ai	1/0
Read	VIL	VIL	VIH	Ai	Dout
Program <sup>(2)</sup>	VIL	ViH	VIL	Ai	DIN
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Χ	X	High Z
Program Inhibit	Χ	Х	VIH		
Program Inhibit	Χ	VIL	Х		
Output Disable	Χ	VIH	Х		High Z
Product Identification					
Hardware	V	V.,	V	A1 - A18 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code (4)
панимане	VIL	VIL	V <sub>IH</sub>	A1 - A18 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software (5)				$A0 = V_{IL}$ , $A1 - A18 = V_{IL}$	Manufacturer Code (4)
Sollware (e)				A0 = V <sub>IH</sub> , A1 - A18 = V <sub>IL</sub>	Device Code (4)

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

4. Manufacturer Code: 1FH, Device Code: 13H

5. See details under Software Product Identification Entry/Exit.

#### **DC Characteristics**


Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$			10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μΑ
las.	Vac Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$	Com.		100	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	CE = ACC - 0.3A 10 ACC	Ind.		300	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub>			3	mA
Icc (1)	V <sub>CC</sub> Active Current	$f = 5 MHz$ ; $I_{OUT} = 0 mA$			50	mA
VIL	Input Low Voltage				8.0	V
ViH	Input High Voltage			2.0		V
VoL	Output Low Voltage	lo <sub>L</sub> = 2.1 mA			.45	V
V <sub>OH1</sub>	Output High Voltage	Іон = -400 μΑ		2.4	,	V
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu A; V_{CC} = 4.5 V$		4.2		V

Note: 1. In the erase mode, I<sub>CC</sub> is 90 mA.

#### **AC Read Characteristics**


		AT49F	AT49F040-90 AT49F040-12		AT49F040-15			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		90		120	1	150	ns
tcE (1)	CE to Output Delay		90		120		150	ns
toE (2)	OE to Output Delay	0	40	0	50	0	70	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	25	0	30	0	40	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns

### AC Read Waveforms (1, 2, 3, 4)




- Notes: 1.  $\overline{CE}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>I</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

## Input Test Waveforms and Measurement Level



## **Output Test Load**



## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






## **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0	,	ns
tан	Address Hold Time	50	,	ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tps	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	0		ns
twph	Write Pulse Width High	90		ns

## **AC Byte Load Waveforms**

#### **WE** Controlled



#### **CE** Controlled




AT49F040


## **Program Cycle Characteristics**

Symbol	Parameter	Min	Тур	Max	Units
t <sub>BP</sub>	Byte Programming Time		10	50	μs
tas	Address Set-up Time	0			ns
tah	Address Hold Time	50			ns
tos	Data Set-up Time	50			ns
tDH	Data Hold Time	0			ns
twp	Write Pulse Width	90			ns
twpH	Write Pulse Width High	90			ns
tEC	Erase Cycle Time			10	seconds

**Program Cycle Waveforms** 



## **Chip Erase Cycle Waveforms**



Note:  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.






## Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tрн	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

#### **Data Polling Waveforms**




## Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

## Toggle Bit Waveforms (1, 2, 3)




Notes: 1. Toggling either  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$  or both  $\overline{\text{OE}}$  and  $\overline{\text{CE}}$  will operate toggle bit. The toehp specification must be met by the toggling input(s).


2. Beginning and ending state of I/O6 will vary.

Any address location may be used but the address should not vary.

# Software Product Identification Entry (1)




# Software Product Identification Exit





# Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. Boot block lockout feature enabled.

Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. A1 A18 = V<sub>IL</sub>.

Manufacture Code is read for  $A0 = V_{IL}$ ; Device Code is read for  $A0 = V_{IH}$ .

- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1FH Device Code: 13H



# Ordering Information (1)

tACC	lcc (	(mA)	Oudering Code	Doolsowa	0
(ns)	Active	Standby	Ordering Code	Package	Operation Range
90	50	0.1	AT49F040-90JC AT49F040-90PC AT49F040-90TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT49F040-90JI AT49F040-90PI AT49F040-90TI	32J 32P6 32T	Industrial (-40° to 85°C)
120	50	0.1	AT49F040-12JC AT49F040-12PC AT49F040-12TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT49F040-12JI AT49F040-12PI AT49F040-12TI	32J 32P6 32T	Industrial (-40° to 85°C)
150	50	0.1	AT49F040-15JC AT49F040-15PC AT49F040-15TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT49F040-15JI AT49F040-15PI AT49F040-15TI	32J 32P6 32T	Industrial (-40° to 85°C)

Note: 1. The AT49F040 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 00000H to 03FFFH). Users requiring the boot block to be in the higher address range should contact Atmel.

	Package Type					
32J	32 Lead, Plastic, J-Leaded Chip Carrier Package (PLCC)					
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
32T	32 Lead, Thin Small Outline Package (TSOP)					

#### **Features**

- Single Voltage Operation
  - 5V Read
  - 5V Reprogramming
- Fast Read Access Time 90 ns
- Internal Erase/Program Control
- Sector Architecture
  - One 8K Words (16K bytes) Boot Block with Programming Lockout
  - Two 8K Words (16K bytes) Parameter Blocks
  - One 232K Words (464K bytes) Main Memory Array Block
- Fast Sector Erase Time 10 seconds
- Word-By-Word Programming 50 μs/Word
- Hardware Data Protection
- DATA Polling For End Of Program Detection
- Low Power Dissipation
  - 50 mA Active Current
  - 300 µA CMOS Standby Current
- Typical 10,000 Write Cycles

#### Description

The AT49F4096 is a 5-volt-only, 4 megabit Flash Memory organized as 256K words of 16 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 275 mW. When deselected, the CMOS standby current is less than 300 μA.


(continued)

#### **Pin Configurations**

Pin Name	Function
A0 - A17	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	Reset
1/00 - 1/015	Data Inputs/Outputs
NC	No Connect

TSOP Top View

Type 1



SOIC (SOP)

			-			
NC	þ	1		44	Ь	RESET
NC		2		43	Ь	WE
A17	d	3		42	Ь	A8
A7	Ц	4		41	Ь	A9
A6		5		40	Ь	A10
<b>A</b> 5		6		39	Ь	A11
A4	E	7		38	Ь	A12
A3	d	8		37	Ь	A13
A2		9		36	Ь	A14
A1	d	10		35	Ь	A15
A0	4	11		34	þ	A16
CE	d	12		33	Ь	NC
GND	þ	13		32	Ь	GND
OE	þ	14		31	þ	1/015
1/00	d	15		30	þ	1/07
1/08	d	16		29	þ	1/014
1/01	Ц	17		28	þ	1/06
1/09	d	18		27	þ	1/013
1/02	d	19		26	Ь	1/05
1/010	þ	20		25	þ	1/012
1/03	d	21		24	þ	1/04
1/011	d	22		23	þ	VCC
					J	

4 Megabit (256K x 16) 5-volt Only CMOS Flash Memory

# **Preliminary**

0569C





#### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT49F4096 does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM; it has standard CE, OE, and WE inputs to avoid bus contention. Reprogramming the AT49F4096 is performed by first erasing a block of data and then programming on a word-by-word basis.


The device is erased by executing the erase command sequence; the device internally controls the erase operation. The memory is divided into three blocks for erase operations. There are two 8K word parameter block sections and one sector consisting of the boot block and the main

#### **Block Diagram**

memory array block. The AT49F4096 is programmed on a word-by-word basis.

The device has the capability to protect the data in the boot block; this feature is enabled by a command sequence. Once the boot block programming lockout feature is enabled, the data in the boot block cannot be changed when input levels of 5.5 volts or less are used. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 8K word boot block section includes a reprogramming lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is protected from being reprogrammed.



## **Device Operation**

**READ:** The AT49F4096 is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

command sequences: When the device is first powered on it will be reset to the read or standby mode depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table (I/O8 - I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.

**RESET:** A  $\overline{\text{RESET}}$  input  $\underline{\text{pin}}$  is  $\underline{\text{provided}}$  to ease some system applications. When  $\overline{\text{RESET}}$  is at a logic high level, the  $\underline{\text{device}}$  is in its standard operating mode. A low level on the  $\overline{\text{RESET}}$  input halts the present device operation and puts the outputs of the device in a high impedance state. When a high level is reasserted on the  $\overline{\text{RESET}}$  pin, the device returns to the Read or Standby mode, depending upon the state of the control inputs. By applying a  $12V \pm 0.5V$  input signal to the  $\overline{\text{RESET}}$  pin the boot block array can be reprogrammed even if the boot block program lockout feature has been enabled (see Boot Block Programming Lockout Override section).

**ERASURE:** Before a word can be reprogrammed, it must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code.

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is tec.

(continued)

#### **Device Operation** (Continued)

CHIP ERASE: If the boot block lockout has been enabled, the Chip Erase function is disabled; sector erases for the parameter blocks and main memory block will still operate. After the full chip erase the device will return back to read mode. Any command during chip erase will be ignored.

SECTOR ERASE: As an alternative to a full chip erase, the device is organized into three sectors that can be individually erased. There are two 8K word parameter block sections and one sector consisting of the boot block and the main memory array block. The Sector Erase command is a six bus cycle operation. The sector address is latched on the falling WE edge of the sixth cycle while the 30H data input command is latched at the rising edge of WE. The sector erase starts after the rising edge of WE of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (from the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued.

**WORD PROGRAMMING:** Once a memory block is erased, it is programmed (to a logical "0") on a word-byword basis. Programming is accomplished via the internal device command register and is a 4 bus cycle operation. The device will automatically generate the required internal program pulses.

Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is completed after the specified tbp cycle time. The DATA polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K words. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 00000H to 01FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed when input levels of 5.5V or less are used. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been enabled and the block cannot be programmed. The software product identification exit code should be used to return to standard operation

#### BOOT BLOCK PROGRAMMING LOCKOUT OVER-

**RIDE:** The user can <u>override</u> the boot block programming lockout by taking the <u>RESET</u> pin to 12 volts. By doing this protected boot block data can be altered through a <u>chiperase</u>, sector erase or word programming. When the <u>RESET</u> pin is brought back to TTL levels the boot block programming lockout feature is again active.

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49F4096 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give a "0" on I/O7. Once the program or erase cycle has completed, true data will be read from the device. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT49F4096 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

(continued)





#### **Device Operation** (Continued)

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F4096 in the following ways: (a) VCC sense: if VCC is below 3.8V (typical), the program function is inhibited. (b) VCC power on delay: once Vcc has reached the Vcc sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit: holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter: pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

## Command Definition (in Hex) (1)

Command Sequence	Bus Cycles	1st Bus Cycle		2nd Bus Cycle		3rd Bus Cycle		4th Bus Cycle		5th Bus Cycle		6th Bus Cycle	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	Dout										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Sector Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	SA <sup>(4, 5)</sup>	30
Word Program	4	5555	AA	2AAA	55	5555	A0	Addr	Din				
Boot Block Lockout <sup>(2)</sup>	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit <sup>(3)</sup>	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit <sup>(3)</sup>	1	xxxx	F0										

- Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O15 - I/O8 (Don't Care); I/O7 - I/O0 (Hex)
  - 2. The 8K word boot sector has the address range 00000H to 01FFFH.
  - 3. Either one of the Product ID Exit commands can be used.
  - SA = sector addresses:
    - SA = 03XXX for PARAMETER BLOCK 1
    - SA = 05XXX for PARAMETER BLOCK 2
    - SA = 3FXXX for MAIN MEMORY ARRAY
- 5. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (from the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued.

## Absolute Maximum Ratings\*

Temperature Under Bias55°C to +125°C	
Storage Temperature65°C to +150°C	
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V	
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V	,
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V	,

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **DC and AC Operating Range**

		AT49F4096-90	AT49F4096-12
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5V ± 10%	5V ± 10%

## **Operating Modes**

Mode	CE	ŌĒ	WE	RESET	Ai	I/O
Read	ViL	VIL	VIH	ViH	Ai	Dout
Program/Erase (2)	VIL	VIH	VIL	ViH	Ai	DiN
Standby/Write Inhibit	VIH	X <sup>(1)</sup>	Х	ViH	X	High Z
Program Inhibit	Х	Х	ViH	V <sub>IH</sub>		
Program Inhibit	Χ	VIL	Х	VIH		
Output Disable	Χ	ViH	X	ViH		High Z
Reset	Χ	Х	X	VIL	X	High Z
Product Identification						
Hardware	VIL	VIL	ViH	ViH	A1 - A17 = VIL, A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code (4)
Tialuwale	V IL	V IL	VIH	V IH	A1 - A17 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				Viii	A0 = V <sub>IL</sub> , A1 - A17 = V <sub>IL</sub>	Manufacturer Code (4)
3011ware (4)		V <sub>IH</sub>		VIH	A0 = V <sub>IH</sub> , A1 - A17 = V <sub>IL</sub>	Device Code (4)

- Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.
  - 2. Refer to AC Programming Waveforms.
  - 3.  $V_H = 12.0V \pm 0.5V$ .

- 4. Manufacturer Code: 1FH, Device Code: 92H
- 5. See details under Software Product Identification Entry/Exit.

#### **DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
1LI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		10	μΑ
Is <sub>B1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$		300	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	CE = 2.0V to V <sub>CC</sub>		3	mA
lcc <sup>(1)</sup>	V <sub>CC</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA		50	mA
VIL	Input Low Voltage			0.8	V
ViH	Input High Voltage		2.0		V
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	I <sub>OH</sub> = -100 μA; V <sub>CC</sub> = 4.5V	4.2		V

Note: 1. In the erase mode, I<sub>CC</sub> is 90 mA.






#### **AC Read Characteristics**

		AT49F	4096-90	AT49F		
Symbol	Parameter	Min	Max	Min	Max	Units
tacc	Address to Output Delay		90		120	ns
tce (1)	CE to Output Delay		90		120	ns
toe (2)	OE to Output Delay	0	40	0	50	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	25	0	30	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns


## AC Read Waveforms (1, 2, 3, 4)



Notes: 1.  $\overline{\text{CE}}$  may be delayed up to t<sub>ACC</sub> - t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.

- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

#### **Input Test Waveforms and Measurement Level**



 $t_R, t_F < 5 \text{ ns}$ 

## **Output Test Load**



## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	V <sub>IN</sub> = 0V
Соит	8	12	pF	Vout = 0V


Note: 1. This parameter is characterized and is not 100% tested.

## **AC Word Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tos	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	10		ns
twpH	Write Pulse Width High	90		ns

## **AC Word Load Waveforms**

## **WE** Controlled



#### **CE** Controlled









## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
t <sub>BP</sub>	Word Programming Time		50	μs
tas	Address Set-up Time	10		ns
taH	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	90	·	ns
twpH	Write Pulse Width High	90		ns
tEC	Erase Cycle Time		10	seconds

**Program Cycle Waveforms** 



# **Sector or Chip Erase Cycle Waveforms**



Note:

- 1.  $\overline{\text{OE}}$  must be high only when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.
- For chip erase, the address should be 5555. For sector erase, the address depends on what sector is to be erased. (See note 4 under command definitions.)
- 3. For chip erase, the data should be  $10_{H}$ , and for sector erase, the data should be  $30_{H}$ .


# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

## **Data Polling Waveforms**




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tон	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

# Toggle Bit Waveforms (1, 2, 3)




Notes: 1. Toggling either  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$  or both  $\overline{\text{OE}}$  and  $\overline{\text{CE}}$  will operate toggle bit. The t<sub>OEHP</sub> specification must be met by the toggling input(s).

- 2. Beginning and ending state of I/O6 will vary.
- Any address location may be used but the address should not vary.






# Software Product Identification Entry (1)



# Software Product (1, 6) Identification Exit



Notes for software product identification:


- Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex) Address Format: A14 - A0 (Hex).
- 2.  $A1 A17 = V_{IL}$ .

Manufacture Code is read for  $A0 = V_{IL}$ ;

Device Code is read for  $A0 = V_{IH}$ .

- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1FH Device Code: 92H
- 6. Either one of the Product ID Exit commands can be used.

## Boot Block Lockout Enable Algorithm (1)



Notes for boot block lockout feature enable:

- Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex) Address Format: A14 - A0 (Hex).
- 2. Boot block lockout feature enabled.

# Ordering Information (1)

tacc Icc (mA)			Daalaaaa		
(ns)	Active Standby Ordering Code		Package	Operation Range	
90	50	0.3	AT49F4096-90TC AT49F4096-90RC	48T 44R	Commercial (0° to 70°C)
	50	0.3	AT49F4096-90TI AT49F4096-90RI	48T 44R	Industrial (-40° to 85°C)
120	50	0.3	AT49F4096-12TC AT49F4096-12RC	48T 44R	Commercial (0° to 70°C)
	50	0.3	AT49F4096-12TI AT49F4096-12RI	48T 44R	Industrial (-40° to 85°C)

Note: 1. The AT49F4096 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 00000H to 01FFFH). Users requiring the boot block to be in the higher address range should contact Atmel.

Package Type							
48T 48 Lead, Thin Small Outline Package (TSOP)							
44R	44 Lead, 0.525" Wide, Plastic Gull Wing Small Outline Package (SOIC)						





#### **Features**

- Single Voltage Operation
  - 5V Read
  - 5V Reprogramming
  - Fast Read Access Time 120 ns
- Internal Program Control and Timer
- 16K bytes Boot Block With Lockout
- Fast Chip Erase Cycle Time 10 seconds
- Byte-By-Byte Programming 50 μs/Byte Maximum
- Hardware Data Protection
- DATA Polling For End Of Program Detection
- Low Power Dissipation
  - 50 mA Active Current
  - 100 µA CMOS Standby Current
- Typical 10,000 Write Cycles

#### **Description**

The AT49F008 is a 5-volt-only in-system Flash Memory. Its 8 megabits of memory is organized as 1,024,576 words by 8 bits. Manufactured with Atmel's advanced non-volatile CMOS technology, the device offers access times to 120 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100  $\mu$ A.

To allow for simple in-system reprogrammability, the AT49F008 does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT49F008 is performed by erasing the entire 8 megabits of memory and then programming on a byte-by-byte basis. The maximum byte programming time is a fast 50  $\mu s$ . The end of a program cycle can be optionally detected by the DATA polling feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 16K bytes boot block section includes a reprogramming write lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is permanently protected from being reprogrammed.

## **Pin Configurations**

Pin Name	Function
A0 - A19	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	Reset
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

TSOP Top View

#### Type 1

A16 A14 A12 A9 WE RE NC A18 A6 A4	A15 A13 A11 A8 A11 A8 A11 A8 A11 A11 A11 A11 A1	2 4 6 8 10 12 14 16	1 O S O S O S O S O S O S O S O S O S O	40 38 36 34 32 30 28 26 24	39 37 35 33 31 29 27 25	rest a contrata contrata a contrata a	GND A19 I/O7 I/O5 VCC NC I/O2 I/O0	A17 NC A10 I/O6 I/O4 VCC I/O3 I/O1 OE
	A5 000000 A3 0000	16 18 20			25 23 21		I/O0 GND A0	

8 Megabit (1M x 8) 5-volt Only CMOS Flash Memory

# **Preliminary**

0604A





#### **Features**

- Single Voltage Operation
  - 5V Read
  - 5V Reprogramming
- Fast Read Access Time 90 ns
- Internal Erase/Program Control
- Sector Architecture
  - One 8K Words (16K bytes) Boot Block with Programming Lockout
  - Two 8K Words (16K bytes) Parameter Blocks
  - One 488K Words (976K bytes) Main Memory Array Block
- Fast Sector Erase Time 10 seconds
- Word-By-Word Programming 50 μs/Word
- Hardware Data Protection
- DATA Polling For End Of Program Detection
- Low Power Dissipation
  - 50 mA Active Current
  - 300 uA CMOS Standby Current
- Typical 10,000 Write Cycles

#### **Description**

The AT49F8192 is a 5-volt-only, 8 megabit Flash Memory organized as 512K words of 16 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 275 mW. When deselected, the CMOS standby current is less than 300 μA.

(continued)


#### **Pin Configurations**

Pin Name	Function
A0 - A18	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	Reset
I/O0 - I/O15	Data Inputs/Outputs
NC	No Connect

# TSOP Top View Type 1

					$\mathcal{C}$				
A15	E	$\overline{\cap}$	1	2	7)	48		□ NC	A16
A13	A14 5		3	2		46	47 45	5 NC	GND
A11	A12 E	4	5			44			1/07
A9	A10 등	6	7			42	43	1/01	1/06
NC	A8 🗄	8	9			40	41	3 1/01:	1/05
WE	NC 🖁	10	11			38	39	J 1/01:	1/04
	RESET	12				36	37	vcc	1/011
NC	ис∃	14	13				35	i voз	
NC	A18 🖥	16	15			34	33	□ I/O2	1/010
A17	A7 🗄	18	17			32	31	] VO1	1/09
A6	þ		19			30	29	□ 1/O0	I/O8
A4	,,, d	20	21			28			ŌĒ
A4 A2	A3 E	22	23			26	27	GND	CE
,-12	A1 ∃	24			_(	20	25	⊐ A0	0

#### SOIC (SOP)



8 Megabit (512K x 16) 5-volt Only CMOS Flash Memory

# **Preliminary**

0588C





#### **Description** (Continued)


To allow for simple in-system reprogrammability, the AT49F8192 does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM; it has standard  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ , and  $\overline{\text{WE}}$  inputs to avoid bus contention. Reprogramming the AT49F8192 is performed by first erasing a block of data and then programming on a word-by-word basis.

The device is erased by executing the erase command sequence; the device internally controls the erase operation. The memory is divided into three blocks for erase operations. There are two 8K word parameter block sections and one sector consisting of the boot block and the main

memory array block. The AT49F8192 is programmed on a word-by-word basis. The device has the capability to protect the data in the boot block; this feature is enabled by a command sequence. Once the boot block programming lockout feature is enabled, the data in the boot block cannot be changed when input levels of 5.5 volts or less are used. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 8K word boot block section includes a reprogramming lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is permanently protected from being reprogrammed.

#### **Block Diagram**



## **Device Operation**

**READ:** The <u>AT4</u>9F8192 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The <u>outputs</u> are put in the high impedance state whenever CE or OE is high. This dualline control gives designers flexibility in preventing bus contention.

command sequences: When the device is first powered on it will be reset to the read or standby mode depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table (I/O8 - I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Standard

microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.

**RESET:** A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high impedance state. When a high level is reasserted on the RESET pin, the device returns to the Read or Standby mode, depending upon the state of the control inputs. By applying a 12V  $\pm$  0.5V input signal to the RESET pin the boot block array can be reprogrammed even if the boot block program lockout feature has been enabled (see Boot Block Programming Lockout Override section).

**ERASURE:** Before a word can be reprogrammed, it must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code.

(continued)

#### **Device Operation** (Continued)

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is tec.

**CHIP ERASE:** If the boot block lockout has been enabled, the Chip Erase function is disabled; sector erases for the parameter blocks and main memory block will still operate. After the full chip erase the device will return back to read mode. Any command during chip erase will be ignored.

**SECTOR ERASE:** As an alternative to a full chip erase. the device is organized into three sectors that can be individually erased. There are two 8K word parameter block sections and one sector consisting of the boot block and the main memory array block. The Sector Erase command is a six bus cycle operation. The sector address is latched on the falling WE edge of the sixth cycle while the 30H data input command is latched at the rising edge of WE. The sector erase starts after the rising edge of WE of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (from the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued.

**WORD PROGRAMMING:** Once a memory block is erased, it is programmed (to a logical "0") on a word-byword basis. Programming is accomplished via the internal device command register and is a 4 bus cycle operation. The device will automatically generate the required internal program pulses.

Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is completed after the specified tBP cycle time. The DATA polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K words. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write

protected region is optional to the user. The address range of the boot block is 00000H to 01FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed when input levels of 5.5V or less are used. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been enabled and the block cannot be programmed. The software product identification exit code should be used to return to standard operation.

#### BOOT BLOCK PROGRAMMING LOCKOUT OVER-

RIDE: The user can override the boot block programming lockout by taking the RESET pin to 12 volts. By doing this protected boot block data can be altered through a chip erase, sector erase or word programming. When the RESET pin is brought back to TTL levels the boot block programming lockout feature is again active.

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49F8192 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give a "0" on I/O7. Once the program or erase cycle has completed, true data will be read from the device. DATA polling may begin at any time during the program cycle.

**TOGGLE BIT:** In addition to DATA polling the AT49F8192 provides another method for determining the end of a program or erase cycle. During a program or

(continued)





#### **Device Operation** (Continued)

erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F8192 in the following ways: (a) VCC sense: if VCC is below 3.8V (typical), the program function is inhibited. (b) VCC power on delay: once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit: holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter: pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

## Command Definition (in Hex) (1)

Command Sequence	Bus Cycles	1st Cy	Bus cle	2nd Cy		3rd Cy		4th Bus Cycle		5th Bus Cycle		6th Bus Cycle	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	Dout										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Sector Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	SA (4, 5)	30
Word Program	4	5555	AA	2AAA	55	5555	Α0	Addr	DiN				
Boot Block Lockout <sup>(2)</sup>	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit <sup>(3)</sup>	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit <sup>(3)</sup>	1	xxxx	F0										

- Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O15 - I/O8 (Don't Care); I/O7 - I/O0 (Hex)
  - 2. The 8K word boot sector has the address range 00000H to 01FFFH.
  - 3. Either one of the Product ID Exit commands. can be used.
  - 4. SA = sector addresses:
    - SA = 03XXX for PARAMETER BLOCK 1
    - SA = 05XXX for PARAMETER BLOCK 2
    - SA = 7FXXX for MAIN MEMORY ARRAY

## Absolute Maximum Ratings\*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

5. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (from the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued.

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **DC and AC Operating Range**

		AT49F8192-90	AT49F8192-12
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5V ± 10%	5V ± 10%

## **Operating Modes**

Mode	CE	ŌE	WE	RESET	Ai	1/0
Read	ViL	VIL	VIH	V <sub>IH</sub>	Ai	Dout
Program/Erase (2)	VIL	VIH	VIL	V <sub>IH</sub>	Ai	D <sub>IN</sub>
Standby/Write Inhibit	VIH	X <sup>(1)</sup>	Х	VIH	X	High Z
Program Inhibit	Χ	Х	VIH	V <sub>IH</sub>		
Program Inhibit	Χ	VIL	Х	VIH		
Output Disable	Χ	VIH	Х	V <sub>IH</sub>		High Z
Reset	Χ	Χ	Х	VIL	Χ	High Z
Product Identification						
Hardware	VIL	VIL	V <sub>IH</sub>	V <sub>IH</sub>	A1 - A18 = VIL, A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code (4)
Tialdwale	V IL	VIL	VIH	VIH	A1 - A18 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				V <sub>IH</sub>	A0 = V <sub>IL</sub> , A1 - A18 = V <sub>IL</sub>	Manufacturer Code (4)
Soliware (*)				VIH	$A0 = V_{IH}, A1 - A18 = V_{IL}$	Device Code (4)

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

- 4. Manufacturer Code: 1FH, Device Code: A0H
- 5. See details under Software Product Identification Entry/Exit.

#### **DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$		10	μΑ
llo	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		10	μΑ
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$		300	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V <sub>CC</sub>		3	mA
Icc (1)	V <sub>CC</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA		50	mA
VIL	Input Low Voltage			8.0	V
V <sub>IH</sub>	Input High Voltage		2.0		V
VoL	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu A; V_{CC} = 4.5 V$	4.2		٧

Note: 1. In the erase mode, I<sub>CC</sub> is 90 mA.






#### **AC Read Characteristics**

		AT49F8192-90		AT49	F8192-12	
Symbol	Parameter	Min	Max	Min	Max	Units
tacc	Address to Output Delay		90		120	ns
tce (1)	CE to Output Delay		90		120	ns
toe (2)	OE to Output Delay	0	40	0	50	ns
t <sub>DF</sub> (3, 4)	CE or OE to Output Float	0	25	0	30	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns


# AC Read Waveforms (1, 2, 3, 4)



Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $\text{t}_{\text{ACC}}$  -  $\text{t}_{\text{CE}}$  after the address transition without impact on  $\text{t}_{\text{ACC}}$ .

- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

## **Input Test Waveforms and Measurement Level**



 $t_R, t_F < 5 \text{ ns}$ 

#### **Output Test Load**

# **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	$V_{OUT} = 0V$


Note: 1. This parameter is characterized and is not 100% tested.

#### **AC Word Load Characteristics**


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tos	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	10		ns
twph	Write Pulse Width High	90		ns

## **AC Word Load Waveforms**

## WE Controlled



#### **CE** Controlled









## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
t <sub>BP</sub>	Word Programming Time		50	μs
tas	Address Set-up Time	10		ns
tah	Address Hold Time	50		ns
tps	Data Set-up Time	50		ns
ton	Data Hold Time	10		ns
twp	Write Pulse Width	- 90		ns
twpH	Write Pulse Width High	90		ns
tEC	Erase Cycle Time		10	seconds

**Program Cycle Waveforms** 



# **Sector or Chip Erase Cycle Waveforms**



Notes: 1.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.

- For chip erase, the address should be 5555. For sector erase, the address depends on what sector is to be erased. (See note 4 under command definitions.)
- 3. For chip erase, the data should be  $10_{H}$ , and for sector erase, the data should be  $30_{H}$ .


# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
toh	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

# **Data** Polling Waveforms




# Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
tOEHP	OE High Pulse	150			ns
twr	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

# Toggle Bit Waveforms (1, 2, 3)




- Notes: 1. Toggling either  $\overline{\mathsf{OE}}$  or  $\overline{\mathsf{CE}}$  or both  $\overline{\mathsf{OE}}$  and  $\overline{\mathsf{CE}}$  will operate toggle bit. The toehh specification must be met by the toggling input(s).
- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.






# Software Product Identification Entry (1)




# Software Product (1, 6)



Notes for software product identification:

- Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex) Address Format: A14 - A0 (Hex).
- A1 A18 = V<sub>IL</sub>.
   Manufacture Code is read for A0 = V<sub>IL</sub>;
   Device Code is read for A0 = V<sub>IH</sub>.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1FH Device Code: A0H
- 6. Either one of the Product ID Exit commands can be used.

#### Boot Block Lockout Enable Algorithm (1)



Notes for boot block lockout feature enable:

- Data Format: I/O15 I/O8 (Don't Care);
   I/O7 I/O0 (Hex) Address Format: A14 A0 (Hex).
- 2. Boot block lockout feature enabled.

# Ordering Information (1)

tacc	lcc	(mA)	Oudenin Oe de	D. alaasa		
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
90	50	0.3	AT49F8192-90TC AT49F8192-90RC	48T 44R	Commercial (0° to 70°C)	
	50	0.3	AT49F8192-90TI AT49F8192-90RI	48T 44R	Industrial (-40° to 85°C)	
120	50	0.3	AT49F8192-12TC AT49F8192-12RC	48T 44R	Commercial (0° to 70°C)	
	50	0.3	AT49F8192-12TI AT49F8192-12RI	48T 44R	Industrial (-40° to 85°C)	

Note: 1. The AT49F8192 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 00000H to 01FFFH). Users requiring the boot block to be in the higher address range should contact Atmel.

Package Type				
48T	48 Lead, Thin Small Outline Package (TSOP)			
44R	44 Lead, 0.525" Wide, Plastic Gull Wing Small Outline Package (SOIC/SOP)			





#### **Atmel AT29 Flash Memories**

#### Introduction

As the industry recognizes the benefits of field reprogrammability for systems, the need for a cost effective, easy to update non-volatile memory arises. To fill this role, Flash memory devices have shown great promise to become the memory of choice. But, as with the early days of EPROM and E2PROM devices, there is much confusion about what features and voltages the ideal Flash memory device should contain. The ideal Flash device provides the designer the cleanest hardware implementation, requiring the fewest number of external components. In addition the device should provide the software designer with the highest level of flexibility, yet very simple and straightforward commands for programming. Atmel has developed their Flash memories with these ideas in mind.

Atmel Flash memories (programmable erasable read-only memories) are implemented on an advanced sub-micron process using a highly efficient memory cell to store each bit of data. Unlike first generation Flash memories, Fowler-Nordheim tunneling is used in both the erasing and programming of the memory

cell. This programming method requires only nanoamps of high voltage (15V to 20V) programming current, allowing the use of an on-chip charge pump to generate the necessary programming voltages. The low programming current also permits sector programming. Typical first generation Flash devices are made with EPROM cell structures which use hot electron injection for programming. Hot electron injection typically requires several milliamps of high voltage programming current. This current requirement is why multiple external voltages are required for programming and why only one byte at a time can be programmed for first generation Flash devices.

#### **Flash Memory Device Features**

The Atmel AT29 family of Flash PEROM devices consists of five capacities ranging from 256K to 4 megabit. All devices are single voltage, either 3-volt-only or 5-volt-only, and can be programmed using the same deterministic (i.e., fixed maximum time) programming algorithm.

The Atmel AT29 Flash memory devices are all designed as large memory arrays

(continued)

Table 1. Atmel AT29 Series Flash Memory Devices

De	vices	Memory	Number of	Sector Size	Manu- facturer	Devi	ce ID
5V	3V	Size	Sectors	(bytes)	ID	5V	3V
AT29C256/7	AT29LV256/7	32K x 8	512	64	1F	DC	вс
AT29C512	AT29LV512	64K x 8	512	128	1F	5D	3D
AT29C010A	AT29LV010A	128K x 8	1024	128	1F	D5	35
AT29C1024	AT29LV1024	64K x 16	512	128 <sup>(1)</sup>	1F	25	26
AT29C020	AT29LV020	256K x 8	1024	256	1F	DA	ВА
AT29C040A	AT29LV040A	512K x 8	2048	256	1F	A4	C4

Note: 1. 128 Words.

# Flash Programmable Erasable ROM

# Application Note

(AN-1)

0572A





#### Flash PEROM Device Features (Continued)

broken up into small individually reprogrammable sectors. For example, the AT29C010A (128K x 8) is divided into 1024 sectors of 128-bytes. Table 1 describes this organization for each AT29 Flash PEROM device.

Key features are implemented on a Flash memory to improve system performance and simplify hardware and software development, as described below:

#### **Small Sectors**

Atmel AT29 Flash memories are organized into small sectors for reprogramming. Unlike first generation devices that require erasing large blocks of memory before reprogramming (at least several thousand bytes to as much as the entire chip capacity), Atmel's sector organization allows for fast and easy data updates. Each sector's contents may be altered independently by simply loading new data into the on-chip sector buffer, at full bus speed, then waiting 10 to 20 ms while the chip's built-in sequencer programs the contents of the newly loaded buffer into the array. No pre-erase is required. When only a small portion of the total memory must be altered, the small sector approach saves considerable time. It also eliminates the need for large system buffer memory space to hold unchanging information that would have to be copied out of a large area of the Flash component and rewritten back into it after the small portion is updated. These differences can be very significant: Write time for the Atmel Flash PEROM is always 10 ms per sector (20 ms for 3-volt write), while write time for large-sectored or whole chip Flash devices is variable and can extend to several minutes. The several-hundred-byte Flash memory sector typically requires no additional buffering, while the large sector devices require tens to hundreds of Kbytes of system memory or extra hardware memory to contain not-to-bechanged memory contents during the mandatory preerase activity.

#### **Data Protection**

The Atmel Flash memory has both hardware and software data protection on-chip to prevent the contents of memory from being inadvertently altered. The following five mechanisms exist on each Flash memory:

- Noise Filter: All control line inputs have filtering circuitry to eliminate any noise spikes less than 15 ns in duration.
- Vcc sense: If Vcc falls below 3.8 volts, (typical), programming will be inhibited. For LV (low voltage) devices Vcc sense is typically 1.8 volts.
- Power on Delay: When V<sub>CC</sub> rises above the V<sub>CC</sub> sense level a 5-ms timer is started which will inhibit programming until it has completed its time-out, allowing all system power transients to settle and initializa-

- tion routines to proceed without disturbing the Flash PEROM contents.
- 4. Three-Line Control: To initiate a write cycle all three control lines must be in the correct state. If OE is not high, or CE is not low, or if WE is not low a write cycle will be inhibited.
- 5. Software Data Protection (SDP): This protection mechanism is the only one that may be optionally activated or disabled under software control. When it is activated, the Flash memory requires a specific 3-byte temporary unlock write sequence prior to each sector load cycle to enable programming. If a sector load cycle is executed without the 3-byte write sequence, no information will be altered and the device will lock out all activity, (reads and writes), for 10 ms. Activation is accomplished by the first occurrence of the specific 3-byte temporary unlock write sequence. Thereafter, all sector writes must be preceded by the same 3-byte write sequence. SDP can be explicitly disabled by a specific 6-byte write sequence.

#### Product ID

Built into every Flash memory is the ability to interrogate the device to determine the manufacturer and device type. Simply write the proper 3-byte code into the device, wait the write cycle time (twc), and read from locations 0000H and 0001H. No special voltages are required. Reading from location 0000H will access the manufacturer code. All Atmel devices read 1F. Reading from location 0001H will access the device ID code. See Table 1 for the device ID codes for each Flash device. Note that device ID codes are different for the standard 5-volt parts and for the 3-volt (LV) devices. Product ID information can also be accessed by applying a 12-volt signal to pin A9. This is available to maintain compatibility with high voltage Flash or EPROMs when used with external programming hardware.

#### **Data Polling**

Maximum programming time for a Flash memory is specified as 10 ms, (20 ms for LV devices). Typically, this programming time is only 5 to 7 ms, (10 to 15 ms for LV devices). To take advantage of this typical programming time and to speed up the overall programming process, a data polling feature is available in the Flash memory device. To utilize this feature, the user must read from the final address written following a sector write. During programming, Bit 7 will be inverted from the state in which it was written. When a read produces true data on all outputs, the programming process is complete. The device is then ready for the next operation.

(continued)

#### Flash PEROM Device Features (Continued)

#### Toggle Bit


An alternate method of indicating when programming is complete is to use the toggle bit. Programming completion is indicated by monitoring Bit 6 of any byte location. On successive reads from a fixed location, Bit 6 will toggle logic states during programming. When Bit 6 does not change on successive reads, the device has completed programming.

# AT29 Flash Memory Programming Description

Atmel AT29 Flash memories are designed to allow all devices to be programmed using the same deterministic algorithm. As shown in the accompanying flow charts, Figure 1 through Figure 4, the user simply has to interrogate the device ID code and set the sector size. This operation need only be done once if the sector size variable is saved. The sector size variable can be hard-set in software and the device ID interrogation eliminated if only one density device will ever be used.

Following sector size determination, a sector load cycle can be initiated. The following will describe programming the 3V Flash and the 5V Flash using software data protection. Programming begins with a 3-byte sequence to temporarily unlock the software data protection, followed by loading the sector of data to the device. This sequence of activity is shown in Figure 5. If a complete sector of data is not loaded, the byte locations within the sector that were not loaded will be cleared to FF during programming. All addresses must be within the same physical sector or errors may occur. It is not necessary to load the sector buffer

Figure 1. Software Product Identification Entry



in any address order. A random addressing sequence is perfectly acceptable, with each byte accompanied by its address within the sector. During the sector load cycle, a maximum time of 150  $\mu$ s (t<sub>BLC</sub>) is allowed between successive byte loads. If this byte load time is exceeded, the device will begin programming mode prematurely.

tBLC time after loading the sector, the Flash memory device will enter its programming mode. While programming, the device will ignore any further write commands and any attempt to read will output only Data Poll and toggle bit data.

Before entering into a polling loop, it is good practice to start a programming cycle watchdog timer. This will prevent your software from being caught in an endless loop if something goes wrong with programming the device.

The polling loop should consist of two operations. The first is to check status of the watchdog timer, and the second to check  $\overline{\text{Data}}$  Poll data. The watchdog timer should never time-out in normal programming. If a time-out does occur, check the hardware and software for possible problems. To check  $\overline{\text{Data}}$  Poll, simply read the device at the address of the last byte programmed in the sector. The data should be compared against the data that was written. When the data matches, the programming is complete.

Before going on to another operation, it is recommended to verify that the sector was properly programmed.

#### Summary

Programming the Atmel AT29 Flash memory is a simple process, akin to loading an SRAM. Facilities in the device minimize the software and system overhead and architectural and circuit features simplify the interface and speed performance, while improving system integrity. The programming procedures described above will insure that devices will always be properly programmed, and require only about one-tenth of the typical software, buffer memory and performance overhead of first generation Flash components.

Figure 2. Software Product Identification Exit








Figure 3. Page Loop




Figure 4. Polling Loop





Figure 5. Timing Sequence for Protected Sector Write (AT29C010A 1M bit Example)



Notes: 1.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.

- A7 through A16 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
- All bytes that are not loaded within the sector being programmed will be indeterminate.

# Software Chip Erase (for AT29 Series Flash Family)

The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with specific data patterns. Once the code has been entered, the device will set each byte to the high state (FFH). After the software chip erase has been initiated, the device will


internally time the erase operation so that no external clocks are required. The maximum time required to erase the whole chip is t<sub>EC</sub> (20 ms). The software data protection is still enabled even after the software chip erase is performed. If the boot block lockout feature has been eabled, the 6-byte software chip erase algorithm will not function.

#### **Chip Erase Cycle Characteristics**

Symbol	Parameter	
tEC	Chip Erase Cycle Time	20 ms Max

Note: Please refer to individual data sheets for the minimum and maximum values of the t<sub>AS</sub>, t<sub>AH</sub>, t<sub>DS</sub>, t<sub>DH</sub>, t<sub>WP</sub>, t<sub>BLC</sub>, and t<sub>WPH</sub> parameters.


# Chip Erase Software Algorithm (1, 3)



Notes for software erase code:

- Data Format: (Hex);
   Address Format: (Hex).
- After loading the 6-byte code, no byte loads are allowed until the completion of the erase cycle. The erase cycle will time itself to completion in 20 ms (max).
- The flow diagram shown is for a x8 part. For a x16 part, the data should be 16 bits long (e.g., the data to be loaded should be AAAA for step 1 in the algorithm).

## **Chip Erase Cycle Waveforms**



Note:  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.



# Flash Programmable Erasable ROM

# Application Note

(AN-2)

0550B



Flash

# **Programming Atmel's AT29 Flash Family**

#### Introduction

Atmel offers a diverse family of small sector Flash memory devices ranging in density from 256K to 4M bits. These devices read and program with a single voltage supply. The nominal supply voltage is 5V for the AT29CXXX, 3.3V for the "low voltage" AT29LVXXX, and 3V for the "Battery Voltage" AT29BVXXX Flash memory family. The entire Flash PEROM product line is designed to allow users to have one common programming algorithm for all three Flash voltage families. Therefore, upgrading from one density to another and from a higher voltage to a lower voltage device is simplified.

This application note describes the design benefits of Atmel's AT29 Flash architecture as well as how the device ID feature is used to adjust for varying densities and supply voltages. In addition, Atmel's Software Data Protection (SDP) feature, which prevents inadvertent writes, is described. An example is given to illustrate the ease with which the programming software can be written to accommodate four different 4M bit Flash the AT29C040. AT29LV040, and the newer generation Flash devices, the AT29C040A and the AT29LV040A.

Hardware and software has been developed to demonstrate the relevant design issues. The demo uses an AT89C51 Flash-based microcontroller (which has the same pinout and instruction set as an 80C51) as the host processor and a "C" language program for the software. The software automatically adjusts the amount of time required for programming the varying voltage versions of the 4M bit. Flash devices in addition to ac-

commodating for their different sector sizes.

The AT89C51, a member of Atmel's growing family of Flash microcontroller devices, features 4K bytes of in-system reprogrammable Flash memory (see Atmel application note "AT89C51 In-Circuit Programming" for additional information). Current and future versions of Atmel's microcontroller family incorporate from as little as 1K byte of Flash memory to as much as 128K bytes, providing many density options for different applications. Other versions will also include special architectures such as a combination of Flash and parallel EEPROM memory on board.

#### **Programming Flash Devices**

Unlike Atmel's Flash memories, previous generations of Flash memories had large sectors, typically 4K to 128K bytes, and required that an entire sector be erased prior to programming. Generally, the sector erase cycle time was hundreds or thousands of milliseconds and could be as long as 30 seconds for the entire memory array. In addition, a separate high voltage supply was required for a write and erase operation. Atmel's AT29 Flash memory family has simplified usage by having only one supply voltage, reducing the sector size, having the programming similar to an SRAM write operation, and decreasing significantly the total programming time.

Small sector sizes reduce the amount of system resources necessary for programming. When only a few bytes in a Flash memory need to be altered, a RAM image of the Flash sector must be created. The RAM must then be altered with the new data, and the image transferred back into the Flash device. Be
(continued)

#### Flash

# Application Note

(AN-3)

0518B





# Programming AT29 Flash Devices

(Continued)

cause Atmel's Flash devices have small sector sizes (from 64- to 512-bytes, depending on the memory density), the RAM requirements are much less than those of large sector Flash devices. Often, the system RAM available is sufficient for Atmel's Flash, whereas large sector Flash devices usually require an additional SRAM.

A second advantage of Atmel's AT29 Flash is that an entire sector can be updated during a single program operation, instead of the byte-by-byte programming of previous generation Flash memories. This saves significant programming time when updating an entire sector, especially when comparing Atmel's small sector devices with large sector devices. In addition, Atmel's devices do not require a sector erase prior to writing, thus saving additional programming time. The maximum sector program time is 10 msec for the AT29CXXX family and 20 msec for the AT29LVXXX/AT29BVXXX families.

#### AT29C040 and AT29C040A Architecture

The AT29C040 provides operation similar to a byte-wide SRAM. The device has eight data lines and 19 address lines. The familiar three input control lines are also present (CE, OE, WE). Read operations are identical to an SRAM, but write operations are somewhat different due to the write cycle time (twc) requirements of all Flash memories. Flash write operations take several milliseconds to complete, compared to the nanosecond writes of SRAM devices. It should be noted that Atmel's AT29 Flash PEROMs require only a write operation; the erase operation is automatically performed internally in the device.

Data is loaded into the AT29C040 one sector at a time, with each sector consisting of 512-bytes. The sector chosen for modification is defined by the upper order address bits (A9-A18). The entire sector must be loaded during the write operation. Any byte not loaded during the sector load will contain FF (hex) after the write operation has completed. Address lines A0 through A8 define the location of the bytes within a sector. All data must be loaded into the same sector (A9 through A18 must remain constant) and can be randomly loaded within that sector.

The AT29C040A is identical to the AT29C040 except for the sector size and the Device ID Code (the Device ID Code is described later). The AT29C040A has a 256-byte sector (instead of a 512-byte sector) which is defined by address lines A8 through A18; the bytes within the sector are determined by address lines A0 through A7.

#### Software Data Protection (SDP)

One concern of systems designers when using nonvolatile programmable memories is the possibility of inadvertent write operations that can be caused by noise or by power-up and power-down sequences. Atmel's Flash memories

provide a feature called Software Data Protection (SDP) that addresses this issue. The user can enable SDP upon receipt of the device from Atmel, and its usage is highly recommended. Data can be written into a sector with or without SDP enabled. However, once SDP has been enabled, the device requires that all subsequent write operations perform a series of "dummy" write operations before loading the chosen sector with data. The "dummy" writes consist of loading three known data values into three predefined addresses. This 3-byte sequence preceding a write operation virtually eliminates the chance of inadvertent write operations. The sequence is described below.

- 1. Load Data AA (hex) into Address 05555 (hex)
- 2. Load Data 55 into Address 02AAA
- 3. Load Data A0 into Address 05555
- 4. Load desired sector with data
- 5. Pause two (device write cycle time)
- 6. Continue with next operation.

If SDP is enabled, any attempt to write to the device without the 3-byte command sequence will start a write cycle. However, no data will actually be written to the device, and during this "write" cycle time (twc), valid data cannot be read from the Flash.

#### **Product and Manufacturer ID**

Atmel's Flash memory devices allow the user to access both device and manufacturer information. This feature allows a system to determine exactly which Flash memory is being used. Once this is known, the host system can choose different algorithms for write operations in order to accommodate for differences in device density, Vcc requirements, sector size, and required write cycle time.

Product and manufacturer ID information is determined with the Software Product Identification procedure, which is similar to the Software Data Protection sequence. The sequence is described below.

- 1. Load Data AA (hex) into Address 05555 (hex)
- 2. Load Data 55 into Address 02AAA
- 3. Load Data 90 into Address 05555
- 4. Pause two (device write cycle time)
- 5. Read Address 00000

  Data read is the Manufacturer Code
- Read Address 00001 Data read is the Device ID Code
- 7. Load Data AA into Address 05555
- 8. Load Data 55 into Address 02AAA
- 9. Load Data F0 into Address 05555
- 10. Pause two (device write cycle time)
- 11. The device is returned to standard operating mode

(continued)

#### Product and Manufacturer ID (Continued)

The following table uses the 4M bit Flash as an example to illustrate the pertinent device information that can be determined once the Device ID Code is known. Please refer to the table at the end of this application note for information on other Flash devices.

Device	ID	Vcc	Sector Size	twc
AT29C040	5B	5.0V ± 10%	512-bytes	10 ms
AT29C040A	A4	5.0V ± 10%	256-bytes	10 ms
AT29LV040	3B	$3.3V \pm 0.3V$	512-bytes	20 ms
AT29LV040A	C4	$3.3V \pm 0.3V$	256-bytes	20 ms
AT29BV040	3B	3.0V ± 10%	512-bytes	20 ms
AT29BV040A	C4	3.0V ± 10%	256-bytes	20 ms

#### **Programming Demonstration**

Hardware and software descriptions have been prepared to demonstrate how Atmel's AT29 Flash memories can be reprogrammed. The descriptions are provided in the following two sections. A circuit schematic of the demonstration hardware and a source code listing of the software are also included.

#### **Hardware Description**

The demo hardware consists of a 12 MHz AT89C51 Flash-based microcontroller with 4K bytes of on-board Flash memory. The internal AT89C51 Flash memory is used for boot code, and the external 8K x 8 SRAM and the AT29C040A are mapped as data memory. The AT29C040A is also mapped as program memory to facilitate off-chip program execution. The AT89C51 can only access a maximum of 64K bytes of data memory space, while the AT29C040A has 512K bytes of storage capacity. To solve this size mismatch, the AT29C040A is bank switched into the AT89C51 data memory map in 8K byte blocks. The bank switching is performed with six general purpose I/O port bits on the AT89C51. The system address map is shown below.

#### System Address Map

AT89C51 Microcontroller	0000-1FFF	Internal program memory
8K x 8 Static RAM	2000-3FFF	Data memory
AT29C040A Flash	4000-5FFF	Program and data memory

#### **Software Description**

The software demonstrates how the Device ID Code can be used to allow a single program to work with different Atmel Flash memories. The program uses Atmel's 4M bit Flash (AT29C040, AT29LV040, AT29C040A, and AT29LV040A) as an example, but the software can be easily adapted to accommodate other device densities.

In order to program the Flash memory, the software must first determine which Flash device is being used. This is accomplished by first putting the device into the Software Product Identification mode (described in the "Product and Manufacturer ID" section of this application note). The program subsequently reads the Device ID Code and executes the 3-byte command sequence to return the Flash to the standard operating mode. Using the Device ID Code, the program then determines the appropriate sector size and write cycle time (twc) for the particular 4M bit Flash being used.

To demonstrate a sector write, the program proceeds to load the SRAM with "dummy" data. After the data has been loaded, the program transfers the data from the SRAM to a predefined sector (within one of the mapped 8K byte blocks) of the 4M bit Flash. After pausing the required write cycle time (twc), the sector that was just written is transferred back to the SRAM buffer.

#### Summary

Atmel's AT29 Flash memories are designed to allow all densities and device configurations to be programmed using the same programming algorithm. The user has to simply determine the Device ID Code and set the appropriate sector size and write cycle time. This operation need only be performed once provided the sector size and write cycle information is saved. If only one density or configuration will ever be used, then reading of the Device ID Code can be eliminated, and the sector size and write cycle information can be predefined in the software. The table at the end of this application note details the device information and the Device ID Codes for Atmel's AT29XXX Series of Flash PEROMs.

As demonstrated, programming Atmel's AT29 Flash is a simple process, similar to loading an SRAM. Architectural and circuit features within the devices minimize software and system overhead while simplifying programming procedures. Atmel's AT29 Flash memories require only about one-tenth of the typical software, buffer memory, and performance overhead of previous generation Flash, thus providing substantial system cost savings.



# **Atmel AT29 Flash Memories**

Device	Memory Size	Device ID Code	Number Of Sectors	Sector Size	Write Cycle Time (twc)	Comments
AT29C256	32K x 8	DC	512	64-bytes	10 ms	
AT29LV256	32K x 8	ВС	512	64-bytes	20 ms	
AT29C257	32K x 8	DC	512	64-bytes	10 ms	
AT29C512	64K x 8	5D	512	128-bytes	10 ms	
AT29LV512	64K x 8	3D	512	128-bytes	20 ms	
AT29C010A	128K x 8	D5	1024	128-bytes	10 ms	
AT29LV010A	128K x 8	35	1024	128-bytes	20 ms	
AT29BV010A	128K x 8	35	1024	128-bytes	20 ms	
AT29C1024	64K x 16	25	512	128-words	10 ms	
AT29LV1024	64K x 16	26	512	128-words	20 ms	
AT29C020	256K x 8	DA	1024	256-bytes	10 ms	
AT29LV020	256K x 8	BA	1024	256-bytes	20 ms	
AT29BV020	256K x 8	ВА	1024	256-bytes	20 ms	
AT29C040	512K x 8	5B	1024	512-bytes	10 ms	Use AT29C040A for new designs
AT29LV040	512K x 8	38	1024	512-bytes	20 ms	Use AT29LV040A for new designs
AT29BV040	512K x 8	3В	1024	512-bytes	20 ms	Use AT29BV040A for new designs
AT29C040A	512K x 8	A4	2048	256-bytes	10 ms	
AT29LV040A	512K x 8	C4	2048	256-bytes	20 ms	
AT29BV040A	512K x 8	C4	2048	256-bytes	20 ms	

```
/***********************
/* This program demonstrates how a sector in one of the 512K X 8 */
/* variants can be programmed. The program first determines
/* exactly which device is available by reading the device ID.
/* A sector is then programed with data that is copied from an
/* SRAM buffer. After waiting for the programming cycle to
/* complete the data is copied back from the 29C040 to the SRAM */
/* buffer.
/* The sector size and programming time are determined
/* by examining the device ID. The different 512K X 8 devices
/* have either a 256- or 512-byte sector size and a 10 mS or 20 */
/********
/* COMPILER DIRECTIVES */
/******************
      .linklist
      .symbols
      .endasm
#include
            "c8051sr h"
/**********
/* GLOBAL VARIABLES */
/*******
unsigned char part_id;
                                /* DEVICE ID VALUE */
                                /* DEVICE SECTOR SIZE */
int sector_size;
                                /* DEVICE PROGRAMMING TIME REQUIRED */
int twc;
unsigned char data_buffer[512];
                               /* SRAM DATA BUFFER */
unsigned char block_number;
                                /* WHICH BLOCK TO PROGRAM */
unsigned int sector_address;
                               /* ADDRESS WITHIN SECTOR TO PROGRAM */
                               /* SCRATCH PAD ADDRESS REGISTER */
unsigned int address_pointer;
unsigned char temp_byte;
                                /* SCRATCH PAD DATA REGISTER */
/*********
/* SUPPORT SUBROUTINES */
/********
/* DELAYMS performs a time delay. The variable ticks indicates the */
/* length of the delay in mS. This routine is dependant upon the */
/* clock rate of the 89C51. If a clock rate other than 12 MHz is */
/* used the variable 'count' must be modified.
void delayms (char ticks)
char count;
 for (ticks = ticks; ticks >= 0; ticks-)
    for (count = 0; count <= 13; count++)
```





```
}
 }
}
/* ENTER_ID_MODE is used to put the 29C040 into Software Product */
/* Identification mode. The three step sequence is performed in */
void enter_id_mode()
{
 .asm
 mov a,#05h
 mov p1,a
 mov
    dptr,#4555h
 mov
     a,#aah
 movx @dptr,a
                           ;write AAh to address 05555h
 mov
     a.#02h
 mov
     p1,a
 mov
     dotr.#4aaah
 mov
     a,#55h
 movx @dptr,a
                            ;write 55h to address 02AAAh
 mov
     a,#05h
     p1,a
 mov
     dptr,#4555h
 mov
     a,#90h
                           ;write 90h to address 05555h
 movx @dptr,a
 .endasm
}
/* LEAVE_ID_MODE is used to remove the 29C040 from Software Product */
/* Identification mode. The three step sequence is performed in */
/* assembly because of tBLC requirements of the 29C040.
void leave_id_mode()
 .asm
 mov a, #05h
 mov p1,a
 mov dptr, #4555h
 mov a, #aah
 movx @dptr,a
                           ;write AAh to address 05555h
 mov a,#02h
 mov pl,a
 mov dptr, #4aaah
 mov a, #55h
 movx @dptr,a
                            ;write 55h to address 02AAAh
 mov a, #05h
 mov pl,a
 mov dptr, #4555h
 mov a, #f0h
```

```
movx @dptr.a
                           :write F0h to address 05555h
 .endasm
/* GET ID is used read the value at location 00001 of the 20C040. */
/* The value read from the device is returned to the calling routine */
unsigned char get_id()
 P1 = 0x00;
                           /* read from block 00h */
 mov dptr, #4001h
                           read from address 00001h;
 movx a,@dptr
                            ; (flash offset = 4000h)
 .endasm
 return(A);
                            /* return data value */
/* GET_PART_ID determines the device ID of the 29C040 being used. */
unsigned char get_part_id()
{
unsigned char part_id;
 enter_id_mode();
                            /* enter Identification mode */
 delayms(20);
                            /* delay 20mS */
 part_id = get_id();
                            /* read device ID from address 1 */
 leave_id_mode();
                            /* exit from Identification mode */
 delayms(20);
                            /* delay 20mS */
 return(part_id);
                            /* return device ID value */
/* SET_PARAMETERS is used to define what sector size and write  */
/* cycle is required for the particular 29C040 being used */
/* The sector size is stored in the global variable SECTOR_SIZE, */
/* and the programming time is stored in the global variable TWC.*/
void set parameters (unsigned char part id)
{
 switch(part_id)
  case 0x5b : sector_size = 512;  /* is the device a 29C040 */
           twc = 10;
           break;
  case 0xa4 : sector_size = 256;
                           /* is the device a 29C040A */
           twc = 10;
           break;
  case 0x3b : sector size = 512;
                           /* is the device a 29LV040 */
           twc = 20;
           break;
```





```
/* is the device a 29LV040A */
   case 0xc4 : sector_size = 256;
              twc = 20;
              break;
                                  /* variables default to 0 */
   default : sector_size = 0;
              twc = 0;
 }
}
/* DUMMY_BUFFER_LOAD simply loads the SRAM buffer with the value */
/* passed in IN_VALUE. Although the SRAM buffer has 512-bytes, */
/* only the number of bytes required to fill a sector are loaded.*/
void dummy_buffer_load(char in_value)
{
int count;
 for (count = 0; count <= sector size; count++)
   data buffer[count] = in value;
 }
}
/* WRITE_SECTOR copies data from the SRAM buffer into the sector */
/* specified in the 29C040. After loading the sector the routine*/
/* paused the required tWC for the programming cycle to complete.*/
void write_sector()
  .asm
              a,#05h
                                    ;perform 3 step SDP sequence
       mov
       mov
              p1,a
       mov
              dptr,#4555h
       mov
              a,#aah
       movx
              @dptr,a
                                    ;write AAh to address 05555h
              a,#02h
       mov
              p1,a
       mov
              dptr,#4aaah
       mov
              a,#55h
       movx
              @dptr,a
                                    ;write 55h to address 02AAAh
       mov
              a,#05h
       mov
              pl,a
       mov
              dptr, #4555h
       mov
              a,#A0h
       movx
              @dptr,a
                                    ;write A0h to address 05555h
       mov
              dptr, #_block_number
       movx
              a,@dptr
       mov
              P1,a
                                    ;set up block address
       mov
              dptr,#_sector_size
                                   ;load sector size
       movx
              a,@dptr
       mov
              r0,a
       inc
              dptr
       movx
              a,@dptr
       mov
              r1,a
```

```
dptr, # sector address ; load first sector address to write
       mov
              a.@dptr
       movx
       add
              a,#40h
       mov
              r3.a
       inc
              dptr
              a.@dotr
       movx
       mov
              r2,a
              dptr,#_data_buffer
                                  :load pointer to data buffer
       mov
              a,@dptr
                                   ;load data to write to 29C040
nextwr: movx
       inc
              dptr
                                   ;increment data buffer pointer
              dpl
       push
       push
              dph
      mov
              dpl,r2
      mov
              dph,r3
                                   ;write data to 29C040
       movx
              @dptr,a
      inc
              dptr
                                   ; increment flash address pointer
              r2,dpl
      mov
             r3,dph
       mov
       pop
              dph
              dpl
       pop
       djnz
             r1, nextwr
                                   ;decrement byte counter
       djnz
            r0,nextwr
                                   ; loop until sector has been loaded
  .endasm
 delayms(twc);
                                    /* delay for the programming cycle */
/* READ_SECTOR copies a sector from the 29C040 into the SRAM buffer */
/* Either 256- or 512-bytes are transfered depending on the size of */
/* the sector.
void read_sector()
unsigned int count;
                                             /* initial block # */
 P1 = block_number;
 address_pointer = sector_address + 0x4000;
                                             /*create address pointer*/
 for (count = 0; count < sector_size; count++)</pre>
                                             /*transfer sector to SRAM*/
   .asm
              dptr, #_address_pointer ;load address pointer's address
   mov
                                   ;load address pointer high byte
   movx
              a,@dptr
              b,a
   mov
   inc
              dptr
                                   ;load address pointer low byte
              a,@dptr
   movx
             dpl,a
   mov
   mov
             dph.b
             a.@dptr
                                   :read data from 29C040
   movx
             dptr,#_temp_byte
   mov
   movx
              @dptr,a
                                  ;store data from 29C040 into temp_byte
   endasm
   data_buffer[count] = temp_byte;
                                          /*place data into SRAM*/
   address_pointer = address_pointer + 1;
                                         /*increment address pointer*/
 }
}
/**********/
```






```
/* MAINLINE */
/**********/
main()
                                    /* GET PART ID */
 part_id = get_part_id();
                                    /* DETERMINE WRITE PARAMETERS */
 set_parameters(part_id);
 dummy_buffer_load(0x55);
                                    /* LOAD SRAM BUFFER WITH DUMMY DATA */
 block_number = 0x1f;
                                     /* SPECIFY BLOCK NUMBER TO WRITE */
 sector_address = 0x0400;
                                     /* SPECIFY ADDRESS WITHIN BLOCK */
 write_sector();
                                     /* COPY SRAM BUFFER TO 29C040 */
 read_sector();
                                     /* COPY 29C040 SECTOR TO SRAM */
```

# riasr

# Atmel AT29C040A Demo Circuit



Note: If the Flash is to be used as external program memory, then pin 31 (EA/ Vpp) of the AT89C51 cannot be connected to  $V_{\rm cc}$ .



Flash

# **Nonvolatile Memory Product Information** E<sup>2</sup>PROMS **EPROMs Flash Memories FPGA Configuration Memories Quality and Reliability** Military **Die Products Package Outlines**







# **Contents**

Section 5	FPGA Configuration Memories					
	AT17C65	65,536 x 1	65K FPGA Configuration E <sup>2</sup> PROM 5-3			
	AT17C128	131,072 x 1	128K FPGA Configuration E <sup>2</sup> PROM 5-3			
	AT17C256	262,144 x 1	256K FPGA Configuration E <sup>2</sup> PROM 5-3			
	Configurator Prog	graming Specification	5-11			
	Configurator Prog	gramming Board	5-23			





#### **Features**


- E<sup>2</sup> Programmable 65,536 x 1, 131,072 x 1, and 262,144 x 1 bit Serial Memories
   Designed To Store Configuration Programs For Programmable Gate Arrays
- Simple Interface to SRAM FPGAs Requires Only One User I/O Pin
- Compatible With AT6000 FPGAs, ATT3000 FPGA, EPF8000 FPGAs, ORCA FPGAs, XC2000, XC3000, XC4000, XC5000 FPGAs
- Cascadable To Support Additional Configurations or Future Higher-density Arrays (17C128 and 17C256 only)
- Low-power CMOS EEPROM Process
- Programmable Reset Polarity
- Available In the Space-efficient Plastic DIP or Surface-mount PLCC and SOIC Packages
- In-system Programmable Via 2-Wire Bus
- Emulation of 24CXX Serial E<sup>2</sup>PROMs

#### Description

The AT17C65/128/256 (AT17CXXX family) FPGA Configuration E<sup>2</sup>PROMS (Configurator) provide an easy-to-use, cost-effective configuration memory for Field Programmable Gate Arrays. Both the AT17C65 and the AT17C128 are packaged in the 8-pin DIP and the popular 20-pin Plastic Leaded Chip Carrier, and SOIC. The AT17C256 is available in 14-pin SOIC or 20-pin PLCC or SOIC packages. The AT17CXXX family uses a simple serial-access procedure to configure one or more FPGA devices. The AT17CXXX organization supplies enough memory to configure one or multiple smaller FPGAs. Using a special feature of the AT17CXXX, the user can select the polarity of the reset function by programming a special E<sup>2</sup>PROM bit.

The AT17C65/128/256 can be programmed with the standard programmers from other manufacturers.

#### **Pin Configurations**



# FPGA Configuration E<sup>2</sup>PROM

65K, 128K, and 256K

0391D





# Controlling The AT17C65/128/256 Serial E<sup>2</sup>PROMs

Most connections between the FPGA device and the Serial E<sup>2</sup>PROM are simple and self-explanatory:

- The DATA output of the AT17C65/128/256 drives DIN of the FPGA devices.
- The master FPGA CCLK output drives the CLK input of the AT17C65/128/256.
- The CEO output of any AT17C128/256 drives the CE input of the next AT17C128/256 in a cascade chain of PROMs.
- SER EN must be connected to Vcc.

There are, however, two different ways to use the inputs CE and OE, as shown in the AC Characteristics Waveform.

#### Condition 1


The simplest connection is to have the FPGA D/P output drive both  $\overline{CE}$  and RESET/ $\overline{OE}$  in parallel. Due to its simplicity, however, this method will fail if the FPGA receives an external reset condition during the configuration cycle.

If a system reset is applied to the FPGA, it will abort the original configuration and then reset itself for a new configuration, as intended. Of course, the AT17C65/128/256 does not see the external reset signal and will not reset its internal address counters and, consequently, will remain out of sync with the FPGA for the remainder of the configuration cycle.

#### Condition 2

The FPGA D/P output drives only the CE input of the AT17C65/128/256, while its OE input is driven by the inversion of the FPGA RESET input. This connection works under all normal circumstances, even when the user aborts a configuration before D/P has gone High. A high level on the RESET/OE input to the AT17CXXX during FPGA reset clears the PROM internal address pointer, so that the reconfiguration starts at the beginning. The AT17C65/ 128/256 does not require an inverter since the RESET polarity is programmable.

#### **Block Diagram**



#### **Pin Configurations**

PLCC/SOIC	DIP			
Pin Pin Name				Description
2	1	DATA	1/0	Three-state DATA output for reading. Input/Output pin for programming.
4	2	CLK	ı	Clock input. Used to increment the internal address and bit counter for reading and programming.
6	3	RESET/OE	l	RESET/Output Enable input. A Low level on both the $\overline{\text{CE}}$ and $\underline{\text{RESET/OE}}$ inputs enables the data output driver. A High level on RESET/OE resets both the address and bit counters. The logic polarity of this input is programmable as either RESET/OE or RESET/OE. This document describes the pin as RESET/OE.
8	8 4 <del>CE</del> I		1	Chip Enable input. Used for device selection. A <u>Low</u> level on both <u>CE</u> and <u>OE</u> enables the data output driver. A High level on <u>CE</u> disables both the address and bit counters and forces the device into a low power mode.
10	5	GND		Ground pin.
14	6	CEO	0	Chip Enable Out output. This signal is asserted Low on the <a href="clock cycle">clock cycle</a> following the last bit read from the <a href="memory.">memory.</a> It will stay Low as long as <a href="memory.">CE</a> and OE are both Low. It will then follow CE until OE goes High. Thereafter CEO will stay High until the entire PROM is read again and senses the status of RESET polarity.
17	7	SER_EN	ı	Serial enable is normally high during FPGA loading operations. Bringing SER_EN low, enables the two wire serial interface mode for programming.
20	8	Vcc		+5V power supply input.

#### **FPGA Master Serial Mode Summary**

The I/O and logic functions of the FPGA and their associated interconnections are established by a configuration program. The program is loaded either automatically upon power up, or on command, depending on the state of the three FPGA mode pins. In Master Mode, the Logic Cell

Array automatically loads the configuration program from an external memory. The Serial Configuration E<sup>2</sup>PROM has been designed for compatibility with the Master Serial Mode.

# **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground0.1V to V <sub>CC</sub> + 0.5V
Supply Voltage (V <sub>CC</sub> )0.5V to +7.0V
Maximum Soldering Temp. (10 s @ 1/16 in.)260°C
ESD (R <sub>ZAP</sub> = 1.5K, C <sub>ZAP</sub> = 100 pF)2000V

\*NOTICE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.





# Cascading Serial Configuration E<sup>2</sup>PROMs (AT17C128 and AT17C256)


For multiple FPGAs configured as a daisy-chain, or for future FPGAs requiring larger configuration memories, cascaded Configurators provide additional memory (17C128 and 17C256 only).

After the last bit from the first Configurator is read, the next clock signal to the Configurator asserts its CEO output Low and disables its DATA line. The second Configurator recognizes the Low level on its CE input and enables its DATA output.

After configuration is complete, the address counters of all cascaded Configurators are reset if RESET goes Low forcing the RESET/OE on each Configurator to go High.

If the address counters are not to be reset upon completion, then the RESET/OE inputs can be tied to ground.

#### **Mode 4 Configuration**



#### **Programming Mode**

The programming mode is entered by bringing SER\_EN low. In this mode the chip can be programmed by a 2-wire interface. The programming is done at V<sub>CC</sub> supply only. Programming (High) voltages are generated inside the chip. See the Programming Specification for Atmel's Configuration Memories Application Note for further information.

#### AT17CXXX Reset Polarity

The AT17CXXX lets the user choose the reset polarity as either RESET/OE or RESET/OE.

# Standby Mode

The AT17CXXX enters a low-power standby mode whenever  $\overline{CE}$  is asserted High. In this mode, the Configurator consumes less than 1.0 mA of current. The output remains in a high impedance state regardless of the state of the  $\overline{OE}$  input.


#### **Operating Conditions**

Symbol	Description		Min	Max	Units
Vcc	Commercial	Supply voltage relative to GND -0°C to +70°C	4.75	5.25	٧
	Industrial	Supply voltage relative to GND -40°C to +85°C	4.5	5.5	٧
	Military	Supply voltage relative to GND -55°C to +125°C	4.5	5.5	V

# **DC Characteristics Over Operating Conditions**

Symbol	Description		Min	Мах	Units
V <sub>IH</sub>	High-level input voltage		2.0	Vcc	V
VIL	Low-level input voltage		0	0.8	V
Vон	High-level output voltage (I <sub>OH</sub> = -4 mA)	Commercial	3.86		V
VoL	Low-level output voltage (I <sub>OL</sub> = +4 mA)	Commercial		0.32	V
VoH	High-level output voltage (I <sub>OH</sub> ≈ -4 mA)	Industrial	3.76		V
VoL	Low-level output voltage (I <sub>OL</sub> = +4 mA)	industrial		0.37	V
VoH	High-level output voltage (I <sub>OH</sub> = -4 mA)	Military	3.7		V
V <sub>OL</sub>	Low-level output voltage (I <sub>OL</sub> = +4 mA)	Military		0.4	V
Icca	Supply current, active mode			10	mA
IL	Input or output leakage current (VIN = VCC or GND)		-10	10	μА
lccs	Supply current, standby mode	Commercial		1	mA
	Supply current, standby mode	Industrial/Military		2	mA

# **AC Characteristics Over Operating Conditions**








#### **AC Characteristics Over Operating Conditions**

		Commercial		Industria	ıl/Military	
Symbol	Description	Min	Max	Min	Max	Units
T <sub>OE</sub>	OE to Data Delay		110		150	ns
T <sub>CE</sub>	CE to Data Delay		50		50	ns
TCAC	CLK to Data Delay		50		55	ns
Тон	Data Hold From $\overline{CE}$ , $\overline{OE}$ , or CLK	0		0		ns
T <sub>DF</sub>	CE or OE to Data Float Delay		50		50	ns
TLC	CLK Low Time	30		35		ns
THC	CLK High Time	30		35		ns
TSCE	CE Setup Time to CLK (to guarantee proper counting)	45		50		ns
THCE	CE Hold Time to CLK (to guarantee proper counting)	0		5		ns
T <sub>HOE</sub>	OE High Time (Guarantees Counter Is Reset)			60		ns
FMAX	MAX Input Clock Frequency		10		10	MHz

Notes: 1. Preliminary specifications for military operating range only.

# 3. Float delays are measured with 5 pF AC loads. Transition is measured $\pm 500$ mV from steady state active levels.

# **AC Characteristics Over Operating Conditions When Cascading**



# **AC Characteristics Over Operating Conditions When Cascading**

Symbol			Comr	Commercial		Industrial/Military	
		Description	Min	Max	Min	Max	Units
1	T <sub>CDF</sub>	CLK to Data Float Delay		50		50	ns
2	Тоск	CLK to CEO Delay		65		75	ns
3	Toce	CE to CEO Delay		55		60	ns
4	TOOE	RESET/OE to CEO Delay		55		55	ns

<sup>2.</sup> AC test load = 50 pF.

# **Ordering Information**

Memory Size (K)	Ordering Code	Package	Operation Range
64K	AT17C65-10PC AT17C65-10JC AT17C65-10SC	8P3 20J 20S	Commercial (0°C to 70°C)
	AT17C65-10PI AT17C65-10JI AT17C65-10SI	8P3 20J 20S	Industrial (-40°C to 85°C)
128K	AT17C128-10PC AT17C128-10JC AT17C128-10SC	8P3 20J 20S	Commercial (0°C to 70°C)
	AT17C128-10PI AT17C128-10JI AT17C128-10SI	8P3 20J 20S	Industrial (-40°C to 85°C)
256K	AT17C256-10JC AT17C256-10SC	20J 20S	Commercial (0°C to 70°C)
	AT17C256-10JI AT17C256-10SI	20J 20S	Industrial (-40°C to 85°C)

	Package Type					
8P3 8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)						
20J 20 Lead, Plastic J-Leaded Chip Carrier (PLCC)						
20S 20 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)						





# Programming Specification for Atmel's FPGA Configuration E<sup>2</sup>PROMs AT17C65/128/256

#### The FPGA Configurator

The Configurator is a serial E<sup>2</sup>PROM memory which also can be used to load programmable devices. This document describes the features needed to program the Configurator.

#### **Serial Bus Overview**

The serial bus is a two wire bus; one wire (CLOCK) functions as a clock and is provided by the programmer, the second wire (DATA) is a bi-directional signal and is used to provide data and control information.

Information is transmitted on the serial bus in messages. Each MESSAGE is preceded by a START BIT and is ended with a STOP BIT. The message consists of an integer number of bytes, each byte consists of 8 bits of data and is followed by a ninth ACKNOWLEDGE BIT. This ACKNOWLEDGE BIT is provided by the recipient of the data. This is possible because devices only drive DATA low, the

system (in the programming case the Programmer) provides a small pull-up current (3k Ohm equivalent) for the Data Pin.

The MESSAGE FORMAT consists of the bytes shown in the Message Bytes table below. The MESSAGE FORMAT is preceded by a start bit and ended by a stop bit.

The programmer provides all the bytes except for the data bytes when the device is being read. Note that each byte is individually acknowledged. This acknowledgment is provided by the Configurator in all cases except for the data bytes in the read mode, in which case the acknowledge is provided by the programmer.

#### **Bit Format**

Data on the DATA pin may change only during CLOCK low times.

# FPGA Configuration E<sup>2</sup>PROM Programming Specification

# Application Note

#### Message Bytes

DEVICE ADDRESS	1ST ADDRESS	2ND ADDRESS WORD	DATA BYTE(S)
DE110E71DB11E00	WORD	LIND ADDITION WOLLD	27(17(2)(12(0)

#### Message Format

START BIT DEVICE ADDRESS	1ST ADDRESS WORD	2ND ADDRESS WORD	DATA BYTE(S)	STOP BIT
--------------------------	------------------------	------------------------	--------------	----------



0437C




Start and Stop Bits

The START BIT is indicated by a high-to-low transition of DATA when CLOCK is high. Similarly, the STOP BIT is

generated by a low-to-high transition of DATA when CLOCK is high, as shown below.

#### **Start and Stop Bits**



#### **Acknowledge Bit**

The ACKNOWLEDGE BIT is shown in the above figure. Note that the ACKNOWLEDGE BIT is provided by the device receiving the byte. The receiving device can accept the byte, by asserting a low value, on DATA or it can refuse the byte by asserting (not driving the signal) a 1 on DATA. All bytes must be terminated by either the ACKNOWLEDGE BIT or a STOP BIT.

#### **Bit Ordering Protocol**

The most significant bit is the first bit of a byte transmitted on DATA for the DEVICE ADDRESS BYTE and the EEPROM ADDRESS BYTES. It is followed by the lesser

significant bits until the eighth bit, the least significant bit is transmitted. This is followed by the acknowledge bit. However, for DATA BYTES (both writing and reading) the first bit transmitted is the least significant bit. This protocol is shown in the tables below.

#### **Device Address Byte**

The contents of the Device Address Byte are shown below, along with the order in which the bits are clocked into the device. The A<sub>2</sub> bit is provided to allow 2 devices to share a common bus; when programming a single device, the A<sub>2</sub> bit and the A<sub>2</sub> pin on the device will usually both be at 0V.

#### Device Address Byte

MSB							LSB
1	0	1	0	A <sub>2</sub>	1	1	R/W#
1 <sup>st</sup>	2 <sup>nd</sup>	3 <sup>rd</sup>	4 <sup>th</sup>	5 <sup>th</sup>	6 <sup>th</sup>	7 <sup>th</sup>	8 <sup>th</sup>

Where: R/W# = 1 Read = 0 Write A2 = 1 if A2 pin is at  $V_{CC}$  = 0 if A2 pin is at GROUND

#### **EEPROM Address**

The EEPROM address consists of two bytes, each of which is followed by an acknowledge bit. These two bytes define a 14 bit address A<sub>14</sub> - A<sub>0</sub>. The order in which each

byte is clocked into the device is also indicated.  $A_{14}$  is MSB for 256,  $A_{13}$  is MSB for 128 and  $A_{12}$  is MSB for 64.

MSB							LSB	_	MSB							LSB	
0	0/A <sub>14</sub>	0/A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A10	A <sub>9</sub>	A <sub>8</sub>	Ack	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A4	А3	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Ack
1 <sup>st</sup>	2 <sup>nd</sup>	3 <sup>rd</sup>	4 <sup>th</sup>	5 <sup>th</sup>	6 <sup>th</sup>	7 <sup>th</sup>	8 <sup>th</sup>	-	1 <sup>st</sup>	2 <sup>nd</sup>	3 <sup>rd</sup>	4 <sup>th</sup>	5 <sup>th</sup>	6 <sup>th</sup>	7 <sup>th</sup>	8 <sup>th</sup>	

# Configurator

#### **Data Byte**

The organization of the Data Byte is shown below. Note that in this case, the data byte is clocked into the device LSB first and MSB last.

#### Writing

All writing takes place in pages. A page is 64-bytes long and the page boundaries are addresses where A5 - 0 are all zero. Writing can start at any address within a page and

the number of bytes written is the number of data bytes transmitted and must be 64. The first byte is written at the transmitted address. The address is incremented in the device following the receipt of each data word received. Only the lower six bits of the address are incremented and if the address is incremented after the 64th byte in the page is sent, then the next byte to be written is the first byte of the page.

#### **Data Byte**

LSB							MSB
D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
1 <sup>st</sup>	2 <sup>nd</sup>	3 <sup>rd</sup>	<b>⊿</b> <sup>th</sup>	5 <sup>th</sup>	6 <sup>th</sup>	7 <sup>th</sup>	8 <sup>th</sup>

A write action consists of

- a Start Bit
- a Device Address with R/W# = 0

An Acknowledge Bit From the device

First Word of the Address

An Acknowledge Bit From the device

Second Word of the Address

An Acknowledge Bit From the device

One or more data bytes (sent to the device)

Each followed by an Acknowledge Bit From the device

a Stop bit

WRITE POLLING: On receipt of the stop bit, the device enters an internally timed write cycle. While the device is busy with this write cycle it will not acknowledge any transfers. Thus the programmer can start the next page write by sending the Start Bit followed by the Device Address. If this is not acknowledged, then the programmer should abandon the transfer without asserting a stop bit. The programmer can then repeat this until an acknowledge is received. When this is received the write action can proceed, i.e. the next byte to be sent is the device address.

#### Reading

Read operations are initiated the same way as write operations with the exception that the R/W# bit in the device address is set to one. There are three read operations: current address read, random read and sequential read.

A current address read action consists of

- a Start Bit
- a Device Address with R/W# = 1

An Acknowledge Bit From the device

- a data byte from the device
- a stop bit from the programmer.

**CURRENT ADDRESS READ:** The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained and the device remains in 2-wire access mode. If the last operation was a read at address n, then the current address would be n+1. If the final operation was a write at address n, then the current address would again be n+1 with one exception. If address n was the 64th byte address in the page, the incremented address n+1 would "roll over" to the 1st byte address on the next page.

Once the device address with the R/W# select bit set is clocked in and acknowledged by the device the current address word is serially clocked out. The programmer does not acknowledge the read but does generate a following stop condition.

(continued)





#### Reading (Continued)

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the device, the programmer must generate another start condition. The programmer now initiates a current address read by sending a device address with the R\W# bit high. The device acknowledges the device address and serially clocks out the data word. The programmer does not acknowledge the read but does generate a following stop condition.

- A random address read action consists of
  - a Start Bit
  - a Device Address with R/W# = 0

An Acknowledge Bit From the device

An Acknowledge Bit From the device Second Word of the Address

An Acknowledge Bit From the device

- a Start Bit
- a Device Address with R/W# = 1

An Acknowledge Bit From the device

- a data byte from the device
- a stop bit from the programmer.

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the programmer receives a data word, it responds with an acknowledge. As long as the device receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over", "on devices that support cascading" and the sequential read will continue. The sequential read operation is terminated when the programmer does not respond with an acknowledge but generates a stop condition.

#### **Programming Pins**

Eight pins are used to program the devices. These eight pins, and their mapping to the package pins are shown in the following table.

Pin	8-Pin Device	20-Pin Device
DATA	1	2
CLOCK	2	4
RESET/OE#	3	6
CE#	4	8
GROUND	5	10
A2 OR CEO#	6	14
SER_EN#	7	17
Vcc	8	20

#### **Programmer Functions**

The programmer needs to perform the following functions in the order given below:

- 1. Check the Manufacturers Code and the Device Code
- 2. Program the device
- 3. Verify the device
- 4. AT17CXXX only: Set the Reset Polarity option.

The functions are performed in the following manner.

#### **Reading Manufacturers and Device Code**

These two bytes are read from addresses 0 and 1 respectively with:

```
RESET/\overline{OE} = 0V

\overline{CE} = 11.5 ± 0.5V

A2 = (Same as applied to A2 Pin, usually 0V)

\overline{SER} = 0V
```

#### The correct codes are (1)

```
Manufacturers Code - Byte 0 1E

Device Code - Byte 1 FF 17C128

7F 17C65

77 17C256
```

Note: 1. The Manufacturer's Code and Device Code are read using the same byte ordering specified in the beginning of this document; i.e. LSB first, MSB last.

#### **Programming the Device**

All the bytes in the device's 64-byte page must be written. The order is not important but it is suggested that the device be written sequentially from Byte 0. Writing is accomplished by using the DATA and CLOCK pins and setting the other programming pins as follows:

```
RESET/\overline{OE} = 0V

\overline{CE} = 0V

A2 = (Same as applied to A2 Pin, usually 0V)

\overline{SER\_EN} = 0V
```

#### Verifying the Device

All bytes in the device must be read and compared to their intended values. Reading is done using the CLOCK and DATA pins with the other programming pins set to the same value as in programming:





# **AT17CXXX - Setting the Polarity Option**

#### **Setting the Polarity Option Active High:**

Write a byte of data set to FF to address 3FFF, using the previously defined 2-wire write algorithm, with the other programming pins set to the following:

```
RESET/\overline{OE} = 5 ± 0.25V

\overline{CE} = 5 ± 0.25V

A2 = (Same as applied to A2 Pin, usually 0V)

\overline{SER} = 0V
```

This will change RESET/OE pin functionality to RESET/OE, i.e. active high OE and active low RESET.

#### Setting the Polarity Option Active Low:

Write a byte of data set to FF to address 3FFF, using the previously defined 2-wire write algorithm, with the other programming pins set to the following:

```
RESET/\overline{OE} = 0V

\overline{CE} = 5 ± 0.25V

A2 = (Same as applied to A2 Pin, usually 0V)

\overline{SER} EN = 0V
```

This will change RESET/OE functionality to RESET/OE, i.e. active low OE and active high RESET (the default condition). After RESET polarity has been modified the AT17CXXX device must be powered down before the modified RESET polarity takes effect.

#### Verifying the RESET/OE Polarity

If a programmed (master) device is to be used as the source for the data to be programmed into some new devices, then the programmer can read the data from the master. The polarity of the RESET/OE must be known before this can be done successfully for the AT17CXXX. Depending on the capabilities of the programming device, one of the following algorithms can be used to read the programmed polarity of the RESET/OE pin.

#### 1. If the programmer is able to sense a tri-state condition:

Switch the power on with

In this condition, if the SDA pin is tri-stated, then the RESET/OE fuse is ACTIVE HIGH; if the SDA pin reads a "0" or a "1", then the RESET/OE fuse is ACTIVE LOW.

#### 2. If the programmer is NOT able to sense a tri-state condition:

Switch the power on with

(continued)

#### Verifying the RESET/OE Polarity (Continued)

Hold this configuration for 10 ms after V<sub>CC</sub> reaches 5V. Then set RESET/ $\overline{OE}$  to low and pulse the clock 131,072 (128K) (262,144 for 17C256;65,536 for 17C65) times reading the data provided at each clock pulse. After the last clock has been issued  $\overline{CEO}$  should drop from high to low. If it does so then the polarity is RESET/ $\overline{OE}$  (ACTIVE LOW). If  $\overline{CEO}$  remains high, then the polarity is  $\overline{RESET}/OE$  (ACTIVE HIGH). In this latter case, none of the data read is reliable and it should be discarded. The procedure should be redone with RESET/ $\overline{OE}$  = 0V on power up and switched to 5 ± 0.25V before starting the clock. The data read is now good data.

#### **DC Characteristics**

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
Vcc	Supply Voltage		4.75	5.0	5.25	V
Icc	Supply Current	V <sub>CC</sub> = 5V		2.0	3.0	mA
ILL	Input Leakage Current	VIN = VCC or Vss		0.10	3.0	μΑ
ILO	Output Leakage Current	Vout = Vcc or Vss		0.05	3.0	μΑ
ViH	High-Level Input Voltage		Vcc x 0.7		Vcc + 0.5	V
VIL	Low-Level Input Voltage		-1.0		0.4	V


#### **AC Characteristics**

Symbol	Parameter	Min	Max	Units
fcLock	Clock Frequency, Clock		400	kHz
tLOW	Clock Pulse Width Low	1.2		μs
thigh	Clock Pulse Width High	0.6		μs
taa	Clock Low to Data Out Valid	0.1	0.9	μs
tBUF	Time the bus must be free before a new transmission can start	1.2		μs
thd;STA	Start Hold Time	0.6		μs
tsu;sta	Start Set-Up Time	0.6		μs
thd dat	Data In Hold Time	0		μs
tsu dat	Data In Set-up Time	100		ns
tR	Inputs Rise Time		0.3	μs
tr	Inputs Fall Time		300	ns
tsu sto	Stop Set-up Time	0.6		μs
tDH	Data Out Hold Time			ns
twR	Write Cycle Time		10	ms





#### **Serial Data Timing Diagram**



### **AT17CXXX Configurator In-System Programming Applications**

For standard in-system programming, where the RE-SET/OE polarity does not need to be changed, Figure 1 shows a typical circuit arrangement. A 74HCT157 multiplexer is used to steer the appropriate signals of the configurator, the device(s) programmed by the configurator (typically a FPGA or EPLD), and the ISR (In System Reprogrammable) port connector. The ISR port may be a connection to a microcontroller on-board or an off-board programmer. The signals need to be muxed to avoid con-

tention and to avoid possible disruption to the EPLD/FPGA operation. Bringing SER\_EN low puts the configurator into ISR mode and also switches the multiplexer.

For applications where the RESET/OE polarity may also need to be programmed, Figure 2 shows the expanded ISR port and the associated connections to the multiplexer. Refer to the device programming section in this document for specific details.

Figure 1. Standard Configuration




Figure 2. RESET/OE Programming Configuration (Recommended for use with XC4000/XC5000 devices.)




Figure 3. Atmel AT6000 - Cascaded Configuration Memories








Figure 4. Atmel AT6000 - Multiple FPGAs with Identical Configuration




Figure 5. Atmel AT6000 - Multiple FPGAs with Individual Configurations




Figure 6. Xilinx XC3000 - Series Configuration





Figure 7. Xilinx XC4000 - Series Configuration







# **Pin Configurations**

PLCC/SOIC	DIP			
Pin	Pin	Name	1/0	Description
2	1	DATA	I/O	Three-state DATA output for reading. Input/Output pin for programming.
4	2	CLK	1	Clock input. Used to increment the internal address and bit counter for reading and programming.
6	3	RESET/OE	l	RESET/Output Enable input. A Low level on both the <u>CE</u> and RESET/OE inputs enables the data output driver. A High level on RESET/OE resets both the address and bit <u>counters</u> . The logic polarity of this input is programmable <u>as</u> either RESET/OE or RESET/OE. This document describes the pin as RESET/OE.
8	4	CE	ı	Chip Enable input. Used for device selection. A Low level on both $\overline{\text{CE}}$ and $\overline{\text{OE}}$ enables the data output driver. A High level on $\overline{\text{CE}}$ disables both the address and bit counters and forces the device into a low power mode.
10	5	GND		Ground pin.
14	6	CEO	0	Chip Enable Out output. This signal is asserted Low on the clock c <u>vcle</u> following the last bit read from <u>the memory.</u> It will stay Low as long <u>as CE</u> and OE are both low It will then follow CE until OE goes High. Thereafter CEO will stay High until the entire PROM is read again and senses the status of RESET polarity.
17	7	SER_EN	1	Serial enable is normally high during FPGA loading operations. Bringing SER_EN low, enables the two wire serial interface mode for programming.
20	8	Vcc		+5V power supply input.

#### **Features**

#### Hardware

- Supports programming for Atmel E<sup>2</sup>PROM AT17CXXX series of devices
- Fast programming time (approx. 5 seconds)
- Connection to allow direct in system device programming via 10-pin header
- Runs off portable 9V DC power supply

#### Software

- Runs on any X86 PC
- Support for programmable reset polarity
- Industry standard Intel-HEX input format
- Risk free read and retarget EPROM-based 17CXXX devices
- Verification routines to validate correct programming

#### **System Contents**


- Standard (PC printer port) parallel cable
- Serial programming board (ATDH2200) Revision 1.0
- 9V DC/200 mA 2.1 mm center positive power supply (supplied in US)
- Atmel AT17CXXX device
- 8-pin dip to 20-pin PLCC adapter (optional)
- 8-pin dip to 20-pin SOIC adapter (optional)
- AT17CXXX device datasheet
- AT17CXXX device programming datasheet
- ATDH2200 programming software (CF.EXE) revision 2.1 or above

#### **Description**

The ATDH2200 programming board and associated software allows designers to quickly and economically program Atmel's family of E<sup>2</sup>PROM FPGA configuration memories. The ATDH2200 board connects to any X86 PC via the parallel port. The associated software allows designers control over reading, writing (Atmel only) and verifying industry standard 17CXXX serial FPGA configuration support memories.

(continued)

Figure 1. ATDH2200 Configurator Programming Board



FPGA
Configuration
E<sup>2</sup>PROM
Programming
Board

AT17C65 AT17C128 AT17C256

0642B





#### **Description** (Continued)

The software allows the designer to set the 17CXXX devices programmable reset polarity and supports flexible data input formats. The source data for programming can be obtained by reading a previously programmed 17CXXX part via the programming board or can be loaded as a file in Intel-Hex format or Atmel's proprietary .BST file format

# Connection of the ATDH2200 Programming Board

Please refer to figure 1.

Connect a 25-pin parallel printer cable (female) to the connector P1. This must be plugged into the PC's first parallel port (LPT1). Ensure that the power switch S1 is in the OFF position. connect the 9V DC (ground shields) power connector to J1. Insert an AT17CXXX device into the 8 pin socket U3 in the center of the board.

# Switching Between 17CXXX READ Mode and 17CXXX PROGRAM Mode

The programming board supports the two modes of operation of the AT17CXXX devices. The SEREN pin on the AT17CXXX device is connected to the switch S2 on the

programming board. This switch provides control of the device in the socket U3.

AT17CXXX PROGRAM (program mode) - when the switch (S2) is in this position (down) the device is enabled to be programmed and verified through a standard 2-wire programming interface built into the AT17CXXX device and is the mode used by the Atmel software to program the part. This mode can only be used with Atmel AT17CXXX serial E²PROMs. You must not put other manufacturer parts in the (U3) socket in this mode - you may cause severe damage to those parts.

17CXXX READ (read mode) - when the switch (S2) is in this position (up) the device in socket U3 will act as a standard 17CXXX part. This mode is used if you wish to verify the reset polarity of the AT17CXXX part or you wish to read other manufacturer's EPROM based FPGA serial programming devices into the PC for retargetting to an Atmel E²PROM part. You can not program the Atmel part when the switch is in this position.

#### **Programming Software Options**

To install the programming software:

Copy CF.EXE to the required area on your PC.

The software executable is called **CF.EXE** and should be run from the DOS command line:

The command line can be one of the following formats:

CF filename

CF filename {cmd}

CF filename {cmd} {polarity}

#### cmd options:

cina options.	
No cmd	Program and Verify ATMEL device with polarity default Reset/OE
Р	Program and verify ATMEL device
V	Verify ATMEL device only (program mode)
R	Read ATMEL device and save to file (program mode)
Χ	Read other manufacturer part (read mode) and save to file
U	Verify other manufacturer part (read mode)
Н	Convert Intel Hex file to .BST file

#### polarity options:

Reset polarity is significant during read (X option), verify (U option) and program (default/P option) commands only. If no polarity given, then default is Reset/OE (or H).

Н	Reset polarity is HIG	H (OE/Reset)
L	Reset polarity is LO	W (OE/Reset)

#### **Programming an AT17CXXX Part**

- Connect the ATDH2200 programming board to the parallel port on the PC using a standard parallel printer cable.
- 2. Make sure that switch S2 is in program mode.
- 3. Insert the AT17CXXX part in the socket marked 17CXXX (U3) in the center of the board. Only have one serial device in the board at any time.
- Switch on the power supply to the board the red LED (D2) should illuminate.
- Type one of the following commands on the PC: If Reset polarity is to be high (Reset/OE),

```
cf <filename> p h
or cf <filename> p
or cf <filename>
e.g. cf design.bst p h
```

If Reset polarity is to be low (Reset/OE),

```
cf <filename> p 1
e.g. cf design2.bst p 1
```

- The software will show the programming progress as the data is downloaded, report on the selected Reset polarity and then verify the AT17CXXX device contents against the original design file.
- 7. The AT17CXXX is now programmed and ready for use.

#### Converting a Xilinx/AT&T/Microchip 17CXXX EPROM Device to an Atmel AT17CXXX EEPROM Part

This is a two stage process:

# Stage 1: Reading a 17CXXX Device to a File via the PC Parallel Port

- Connect the ATDH2200 programming board to the parallel port on the PC using a standard parallel printer cable.
- 2. Make sure that switch S2 is in READ MODE.
- Insert the EPROM 17CXXX part in the socket marked 17CXXX (U3) in the middle of the board (e.g. a Xilinx/Microchip/AT&T 17CXXX serial EPROM).
- Connect the power supply to the board the red LED should illuminate.
- If the device reset polarity is high type the following command

```
cf <filename> x h
e.g. cf att_part.bst x h
```

If the device reset polarity is low type the following command:

```
cf <filename> x l
e.g. cf att_part.bst x l
```

Failure to use the correct reset polarity will result in incorrect data being read from the serial memory.

You will be prompted for the size of the serial memory that you are reading. Select the required memory size.

The data will be transferred from the serial memory to the PC via the parallel port and stored in the filename specified in the command line. This file is in a modified Atmel .BST format.

6. To validate (read verify) that the data read and stored on the PC is the same as in the serial memory it was read from type the following command if the device reset polarity is high:

```
cf <filename> u h
e.g. cf att_part.bst u h
```

If the device reset polarity is low type the following command:

```
cf <filename> u l
e.g. cf att_part.bst u l
```

Failure to use the correct reset polarity will result in a verify failure.

#### Stage 2: Programming the AT17CXXX Device

The data is stored in a modified .BST file format on the PC after the device read and is suitable for direct download to the AT17CXXX serial memory.

Reset polarity is not stored in any file so it is the responsibility of the user to set the correct Reset polarity at time of programming.

- Remove the EPROM 17CXXX device before trying to program the AT17CXXX device. Failure to do this may result in server damage to this part.
- Follow the AT17CXXX programming procedure as detailed above.



# Converting an Altera 1064/1213 EPROM Device to an Atmel AT17CXXX E<sup>2</sup>PROM Part (Requires Version 2.2 of CF.EXE)

This is a two stage process:

## Stage 1: Reading an Altera 1064/1213 Device to a File via the PC Parallel Port

Note this conversion is only available for pin compatible 8 pin dip versions of the Altera 1064/1213 devices.

- Connect the ATDH2200 programming board to the parallel port on the PC using a standard parallel printer cable.
- 2. Make sure that switch S2 is in READ MODE.
- 3. Insert the Altera 1064/1213 part in the socket marked 17CXXX (U3) in the middle of the board.
- Connect the power supply to the board the red LED should illuminate.
- The device reset polarity is low. Type the following command:

```
cf <filename> x l
e.g. cf altera.bst x l
```

You will be prompted for the size of the serial memory that you are reading. Select the required memory size.

The data will be transferred from the serial memory to the PC via the parallel port and stored in the filename specified in the command line. This file is in a modified Atmel .BST format.

6. To validate (read verify) that the data read and stored on the PC is the same as in the serial memory it was read from type the following command:

```
cf <filename> u l
e.g. cf att_part.bst u l
```

#### Stage 2: Programming the AT17CXXX Device

The data is stored in .BST file format on the PC after the device read and is suitable for direct download to the AT17CXXX serial memory.

Reset polarity is not stored in any file, so it is the responsibility of the user to set the correct Reset polarity at time of programming the Atmel device.

- Remove the Altera device before trying to program the AT17CXXX device. Failure to do this may result in severe damage to this part.
- Follow the AT17CXXX programming procedure as detailed above.

#### **Hex File Conversions**


It is possible to take an industry standard Intel Hex file and convert that to a .BST file format using the cf. exe software. To convert the file use the following command:

```
cf <filename> h
e.g. cf design.hex h
```

This will create a .bst file with the name design.bst which can then be used to program the AT17CXXX parts as described earlier. Conversion of a hex file for Altera parts will be supported with Version 2.2 of the CF program.

## **In-System Programming Connector**


Figure 2. In-Circuit Reprogramming Interface



Note: 1. Pin 10 activates SER\_EN on target board.

The FPGA programming board has a 10 pin header (0.1" spacing) to facilitate in-system programming (figure 2) of the 17CXXX parts. The control signals generated by the software are fed to the header, as well as to the socket U3 on the board. By placing a similar socket on the target system and connecting the programming board to that target system, the programming algorithms written by Atmel can be used to program a 17CXXX device in system. Figure 3 below shows an example of the typical systems connects required to achieve in system programming.

Figure 3. In-System Programming Applications Diagram



### **Troubleshooting**

- Check that the board is connected to the parallel port and has power.
- Only the first parallel port (LPT1, Port 378) is supported.
- 3. Make sure that switch S2 is in correct mode.
- If the part verifies correctly, but fails in the target system check that Reset polarity has been correctly set at all stages of read, write and verify of the serial memories.

#### **Technical Support**

- Check each of the items listed in the troubleshooting section above.
- Contact your local Atmel Representative or Distributor who provided the serial programming board for technical support.
- Contact your local Atmel FAE (available at most sales offices).
- Contact Atmel FPGA technical support hotline: (408) 436-4119 (9-6 PST).
- E-mail Atmel FPGA tech. support: fpga@atmel.com
- Fax your inquires to 'FPGA Tech Support' at: (408) 436-4300.



Nonvolatile Memory Product Information	
E <sup>2</sup> PROMS	2
<b>EPROMs</b>	3
Flash Memories	4
FPGA Configuration Memories	
Quality and Reliability	6
Military	7
Die Products	8
Package Outlines	9



**Miscellaneous Information** 

## **Contents**

Section 6	Quality and Reliability
	Atmel's Policy on Quality6-3





#### **Dedicated to Customer Satisfaction**

It seems like such a simple request - to get what you want, when you want it, and for a reasonable price. However, in the complex world of integrated circuits, thousands of factors influence the design and manufacture of a part and can affect how the device will perform. At Atmel, every employee is committed to making sure the customer gets what he wants. From the executive level and throughout the organization, the Company's goal is one hundred percent customer satisfaction.

To achieve this goal, Atmel's employees have developed the philosophy, structure, training and tools necessary to sustain product quality and reliability. The result is two interrelated functions, one dedicated to quality and one dedicated to reliability. The "thread" that ties these functions to each other and to the rest of the Company is the Continuous Improvement Process.

Atmel's corporate philosophy of continuous improvement insures that you get not only high quality, reliable devices, but that every group within the Company is operating with your requirements in mind. Atmel's hall-mark is excellence: quality and reliability from its circuits and service from its employees.

## Continuous **Improvement Process** Philosophy Reliability Quality Training Tools General Quality Results Reliability Modeling Specifications Feedback Design for Reliability **Document Control** Reliability Audits Assurance Reliability Quality Control Improvement

## Atmel's Policy on Quality

0551A





#### ISO 9000 Certification

Certification to ISO 9001 and ISO 9002 for product design and Manufacturing Processes is just one example of how Atmel strives to meet the needs of its customers around the world.

Certification is not easy and it is the result of an ever-present commitment to quality, reliability, and continuous improvement.

Atmel's commitment to ISO 9000 extends to our major contractors and distributors as well. Most are ISO 9000 certified. Atmel is continuing to work with others to become certified.

#### **Continuous Improvement**

Accepting the Malcolm Baldrige National Quality Award, one recipient said that "we are in a race without a finish line." That is a good synopsis of Atmel's philosophy of continuous improvement. The key responsibility of the executives, managers and employees of Atmel is to constantly and forever improve the quality of products and services delivered.

The Company's objectives include providing the leadership and training required to sustain a process of continuous quality improvement; implementing a total quality system that will allow Atmel to compete for and win the Malcolm Baldrige National Quality Award; implementing and utilizing SPC throughout the organization; and understanding and integrating the concepts of "six sigma" into the culture and processes. In the past, the organization has gone through formal training in the Crosby 14-Step Quality Program; the Alamo Problem Solving, Planning and Decision Making Program; General Quality Specifications; Statistical Process Control (SPC); Statistical Design of Experiments (DOE); and inhouse training for managerial and supervision skills.


Today, training continues with an emphasis on SPC, DOE, six sigma concepts and team building. The figure below represents the steps Atmel has already taken along the journey of continuous improvement. Each year, new organizational goals and functional strategies elevate the Company's level of quality even higher.

In addition to training, the journey of continuous improvement involves integrating SPC, DOE, just-in-time (JIT) and other techniques into everyday operations. Use of these techniques throughout the corporation, not just in manufacturing, is proof of Atmel's commitment to continuous improvement. Whether it is order entry, wafer fabrication, review of customer specifications, government compliance testing or even returning a customer's phone call, Atmel strives for "zero defects."

#### Statistical Process Control

Control of process parameters is the heart of Atmel's continuous improvement system. SPC involves the portrayal of process parametric values in a graphical form to display whether an operation is in control or out of control. Through experimentation and evaluation, upper and lower control limits are established for each parametric value of

(continued)



### Continuous Improvement (Continued)

a given process step. The parametric values are charted on a continual basis and the result is an easy-to-interpret graph which allows for immediate corrections or adjustments by the person closest to the operation. This type of quality measurement can be applied to almost any operation within the Company.

Currently over 500 SPC charts are monitored throughout wafer fabrication, test and packaging operations. Used at crucial points in the fabrication process, SPC insures compliance with pre-set control limits. Measurements taken at critical steps in the process are used in the development of engineering models and applied to current design. Process SPC data is monitored to insure the integrity of each wafer and the resulting statistics are used to constantly improve the process.

#### Statistical Design of Experiments (DOE)

The DOE technique has been successfully used for many years by the agriculture and chemical industries. Only recently has the technique been used in high-technology industries.

Using DOE, various problems can be solved simultaneously by determining variables that are statistically significant, interaction between variables and the amount of variation possible in the process or product. DOE can greatly reduce the time required for process qualification and optimization. This is especially useful in wafer fabrication where quality depends on the interaction of hundreds of different process steps and materials.

When DOE is coupled with computer-aided design and process models, it can be used to predict relationships and outcomes by running experiments. Actual experiments are run on only those processes which show the most promise. This, in turn, reduces the time and cost of designing new products and processes or improving existing ones.

#### Just-in-time

The concept of receiving products exactly when they are needed for the system is what JIT is all about. In order for

this technique to succeed, however, a significant commitment is made by both the supplier and the customer. JIT implies a partnership that gives the customer quality devices, reliable deliveries and lower costs compared with carrying inventory. Atmel performs design and fabrication tasks with such predictability that circuits may go directly to the customer's work floor, eliminating incoming inspection.

#### The Payoff

Quality and reliability at Atmel cannot be separated from the life cycle of the product. The Company recognizes that quality and reliability must be maintained at all levels of the organization and must be constantly improved. Through continuous improvement and a focus on customer requirements, Atmel has established dock-to-stock programs with several high-performance computer and military system companies.

The bottom line for Atmel customers is lower system lifecycle cost and faster time-to-market. Atmel's culture puts customer requirements and continuous improvement above all else, insuring that indeed you get what you want, when you want it, and at a reasonable price.

#### **Atmel's Quality System**


The foundation of Atmel's quality system is MIL-M-38535 and MIL-STD-883. These specifications are translated into company policies covering all areas of design, qualification, manufacturing and customer service. Atmel has chosen to operate to the high standards of the military in order to meet or exceed the needs of commercial and industrial customers. The Company's employees are trained, certified and audited on these policies, which are outlined in Atmel's Quality Manual.

#### **Quality Control**

Atmel's quality efforts focus on the customer and their system. For example, through strict attention to customers' component and system requirements Atmel has achieved preferred supplier status. To attain this level of customer confidence the Company demonstrates a com-

(continued)

## **Example of a Process Control Chart**







## Atmel's Quality System (Continued)

mitment to quality control in all areas of the operation. This includes purchase control, in-process quality control, and statistical quality control.

#### Purchase Control

Every manufacturing process relies on its raw materials, and incoming inspection plays a vital role in the quality of those raw materials. At Atmel, incoming inspection is supplemented by supplier audits, historical review of supplier quality and insistence that suppliers use SPC.

#### In-process Quality Control

Once raw materials are controlled, the processes that transform them into a final product must also be controlled. This is done through inspection of product at critical, interim stages of manufacturing. Also included is the auditing of personnel and operations to insure that the proper procedures are being followed.

#### Statistical Quality Control

Immediate action is taken by the manufacturing organization when discrepancies are found during an inspection. At Atmel, a typical discrepancy results in permanent corrective action.

However, another vital function of quality control is the reporting of longer-term trends and statistics based upon individual control functions. Statistical quality control can be used to highlight increases in defects or errors in a department, for example. Atmel uses this information to take preventative action when a negative trend is detected.

#### Audits

Atmel maintains a self-audit group that continually monitors compliance to internal procedures and to customer specifications. The findings of this group are routinely reported to management to insure that adequate corrective actions are taken for any deficiencies.

#### **Understanding Reliability**

For integrated circuits, reliability is commonly defined as the probability that a device will operate properly for a given period of time, under specific environmental and electrical conditions. Although various methods exist for expressing reliability, it is most commonly presented in terms of probability of failure.

#### **Reliability Modeling**

Applying test data to general failure distribution curves, such as Weibull or lognormal curves, requires that the data fit the distribution and that the model is physically and mathematically reasonable with respect to the failure mechanism. Developing an accurate reliability model requires consideration of non-test-related failures as well as unidentified failure mechanisms. Atmel's reliability pro-

gram is built on an understanding of the assumptions and restrictions inherent in practical reliability testing.

#### **Design for Reliability**

Many reliability concerns can be minimized with proper design techniques. For example ESD, which contributes to production yield loss and is a potential reliability problem, can be reduced or eliminated through the establishment of adequate design rules. Atmel's reliability assurance systems insure that data taken from actual product testing is fed back to design groups for verification of models and design rule updates.

#### **Reliability Assurance Concepts**

#### Accelerated Testing

During its life cycle, an integrated circuit passes through three distinct phases which are best defined by the failure rate of the device. In order to determine the actual interval associated with each phase, a significant number of cumulative failures (usually 50 percent) must be observed. Due to the dramatically small failure rates of integrated circuits, testing under normal operating conditions provides little or no useful data for forecasting reliability. An alternative is to increase stress levels above normal, thereby accelerating the development of failure mechanisms over time. Determining proper stress conditions that lead to realistic failures (those that could occur under normal conditions) without introducing unwanted mechanisms is a primary concern of the Reliability Engineer.

Atmel's Reliability group uses a variety of tests designed to accelerate specific failures and reduce the probability of spurious results. Variables such as temperature, voltage, currents, humidity and radiation can be controlled during testing to influence operational parameters of the device. Stress also can be selectively increased to affect specific circuit elements. To quantify the degree of failure acceleration due to increased stress, the industry has developed a number of physical models. By utilizing these models, relatively short-term, high-stress test results can be used to predict device performance under normal operating conditions.

#### Failure Rates

Because the failure rate of an integrated circuit varies during its life span, product reliability is best described as the failure rate of units operating after a specified number of hours. This is called Instantaneous Failure Rate, or IFR. Other measures include Average Failure Rate, the average of the IFR over a period of time, and Cumulative Failure Rate, the total number of failures occurring during operation. Because the integrated circuit failure rates are remarkably low, they are normally measured with respect to billions of device hours. This value, referred to as a FIT, is

(continued)

#### Reliability Assurance Concepts (Continued)

defined as failures per one billion hours of device operation.

#### Failure Mechanisms

Integrated circuit failure mechanisms can be classified as either process anomalies or wear-out mechanisms. Process anomalies result from less than ideal process conditions and include product defects such as contamination, step coverage deficiencies and electrostatic discharge (ESD) damage. Often termed "quality" problems, these mechanisms are normally detected through process screens such as visual inspection, thermal cycling and burn-in. Process anomalies that escape manufacturing screens often accelerate or encourage wear-out mechanisms. For example, ESD can weaken insulating oxides or thin metallization allowing dielectric breakdown or electromigration failures to occur earlier in the life cycle.

Wear-out mechanisms are directly related to the useful life of device materials, their physical properties, and interactions occurring at material interfaces. Because wear-out mechanisms result from intrinsic physical properties of the materials, reducing these failures requires attention at the design level, strict control of process variation, and use of high quality materials and composites.

Of the failure mechanisms studied by Reliability, electromigration, time-dependent dielectric breakdown and latch-up are the primary concerns.

**ELECTROMIGRATION:** One of the more studied problems in integrated circuit design and production is electromigration. Devices utilizing aluminum conductors are most susceptible to the phenomena. Electrons flowing in the conductor effectively collide with aluminum atoms, pushing them away and eventually forming an open circuit. Design, wafer process control, metal composition,

temperature and current density determine how long a device will operate before electromigration results in a failure. Atmel's experimental electromigration models and associated research have resulted in design and production techniques which decrease this risk. One such technique adds a small quantity of copper to the aluminum. This greatly enhances the current carrying capability of the metal, reducing the occurrence of electromigration.

TIME-DEPENDENT DIELECTRIC BREAKDOWN: Reduced dielectric strength in MOS capacitors is caused by the accumulation of electric charge in a gate oxide, which limits the operational life of the device. Experiments performed on CMOS and Bipolar Enhanced MOS (BEMOS) devices indicate that Atmel's dielectrics and related processes provide excellent resistance to long-term degradation and failure, even at the high voltage levels typical in non-digital circuit applications.


**LATCH-UP:** Latch-up in a CMOS device allows extremely high current to flow, often resulting in open circuit traces or bond wires. The condition can occur in any PNPN structure. Proper design and Atmel's proprietary process have eliminated this problem before it occurs.

#### The Bathtub Curve

The traditional "bathtub" curve used to describe the failure rate of a product is actually a combination of two exponential failure rate models. The first model begins with a high failure rate and rapidly declines to a low, nearly constant level. This model describes the early-life reliability of an integrated circuit. Atmel's incoming material inspection, production test and process controls identify and remove potential phase one failures before they are shipped to a customer. Test and screening limits have been established through characterization and qualification of the

(continued)

## Reliability Life (Bathtub) Curve





#### The Bathtub Curve (Continued)

processes used in fabrication. DOE and SPC are used to maintain process stability and repeatability throughout design, product development and production.

The second model that makes up the "bathtub curve" starts with a low, relatively constant failure rate and climbs exponentially after some period of time. This is the phase three wear-out stage where mechanisms such as electromigration and oxide breakdown predominate. Through rigorous analysis of phase three failures, Atmel has developed techniques to optimize material life. The result is a forestalled phase three period and consequently, an increased phase two period.

By combining these two models, a bathtub-shaped curve representing the lifetime of the product is formed. The nearly flat portion of the curve is the result of a mathematical summation of the "tails" of the two models and represents phase two. A low, stable failure rate is characteristic of this stage as failures observed during this period are random in nature. These random failures are usually the result of sudden exposure to over-stress conditions or rare occurrences of wear-out type mechanisms. Devices shipped to the customer are in this stable portion of their lifetime.

### Manufacturing for Quality and Reliability

All ceramic Atmel products are manufactured to the standards of Military Standard 883D, Class B through wafer fabrication and assembly as shown in Figure 1. The products then follow different test flows that correspond to the different classes of products that Atmel offers.

- Commercial Grade. This product follows Test Flow (1), Figure 2 and is guaranteed over the temperature range of 0°C to +70°C.
- Industrial Grade. This product follows Test Flow (2), Figure 3 and is guaranteed over the temperature range of -40°C to +85°C.
- Quality Enhancement Flow. This product follows Test Flow (3), Figure 4 which specifies burn-in of industrial product in a standard flow.
- Military Grade. Three classes of military products are offered by Atmel (MIL-STD-883D, Class B standard product, Standard Military Drawing (SMD) product, and Source Control Drawing (SCD) product). The Military Section discusses test procedures for these products in detail.

#### The Payoff

The focus of Atmel's quality and reliability efforts is the customer and his system. The common goals of highest field reliability and lowest system life cycle cost are achieved through close working relationships using programs such as "ship to stock", "just in time", and "failure trend analysis". Under these programs incoming Atmel circuits go straight to the customers' workfloors—they do not go through an incoming inspection cycle. This, of course, lowers manufacturing costs and is a testimony of the trust that has been established. In addition, long term field failures are analyzed so that corrective action plans can be implemented. Atmel has developed programs such as these with many major customers.

**Figure 1.** MIL-STD-883D, Class B, Product Flow. All ceramic Atmel products are manufactured to these standards.




Figure 2. Test Flow (1), Commercial Grade Test Flow.




Figure 3. Test Flow (2), Industrial Grade Test Flow.









Figure 4. Test Flow (3), Quality Enhancement Flow (-9).



Nonvolatile Memory Product Information	1
E <sup>2</sup> PROMS	2
EPROMs	3
Flash Memories	4
FPGA Configuration Memories	5
Quality and Reliability	6
Military	7
Die Products	8
Package Outlines	9
Miscellaneous Information	10



## 7

## ---- Contents

Section 7	Military	
	Military Products, Manufacturing and Testing Overview	.7-3
	Standard Microcircuit Drawing Product Offering	.7-7



Atmel is committed to producing products to the highest quality standards achievable through the constant use of Statistical Process Control techniques and a very active Continuous Improvement System. These systems influence the entire product life cycle from the initial product definition, through the subsequent product design and fabrication process, to the final test procedures.

#### Assembly and Screening

Without regard for the products' final end use all wafers produced by Atmel are fabricated with the assumption that they are destined for high reliability applications in the military marketplace. After fabrication, products directed towards use by the military will enter into special flows, beginning with the assembly operation, that will insure full compliance for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices."

Figure 1 and 2 illustrate the standard flow for military products. It conforms to the requirements set forth in MIL-STD-883 method 5504.

## **Quality Conformance Inspection**

As shown in Table 1, Atmel performs all the quality conformance inspections specified by MIL-STD-883 method 5005 for class B products. This testing includes Groups A and B on each individual inspection lot and Groups C and D on a periodic basis as defined in MIL-I-38535, Appendix A.

Lot specific Group A, Group B and preconditioning data and generic Group C and Group D data are available for customer procurement.

## **Military Product Programs**

Atmel offers three programs for the procurement of military products:


#### (1) MIL-STD-883, Class B Program

Products procured to Atmel's MIL-STD-883 program are fully compliant with

(continued)

Figure 1. MIL-STD-883, Class B, Product Flow.

All Atmel products are manufactured to these standards.



Manufacturing and Test
Overview
of Military
Products

0552A





## Military Product Programs (Continued)

MIL-STD-883 paragraph 1.2.1, with no exceptions. These products are categorized as Atmel standard "883" products and may be procured by specifying the Atmel part number appended with the suffix /883. A Certificate of Compliance (C of C) is enclosed with each shipment. Refer to the product's data sheet for specific ordering information.

#### (2) Standard Microcircuit Drawing (SMD) Program

Products procured to the Standard Microcircuit Drawing are class B products fully compliant with MIL-STD-883 paragraph 1.2.1. In addition, these products are in full compliance with the applicable Standard Microcircuit Drawing. Atmel's test philosophy is to screen and test

both Atmel Standard /883 products and products ordered by the SMD number identically.

Section 2, Table 1 lists currently approved Atmel SMD parts, organized by their Atmel part number. Section 2, Table 2 lists currently approved Atmel SMD parts, organized by their SMD number.

#### (3) Source Control Drawing (SCD) Program

Program procured to a source control drawing are class B products fully compliant with MIL-STD-883 paragraph 1.2.1 with optional additional tests as specified by the customer drawing. Atmel must review and accept a customer's SCD prior to order acceptance to assure compliance.

Figure 2. Test Flow (3), MIL-STD-883, Class B, SMD and SCD Test Flow.




Table 1. Quality Conformance Inspections, Method 5005

## **Group A: Electrical Tests**Performed On Each Lot

Screen	MIL-STD-883 Table 1 Subgroups	LTPD
Static Tests at +25°C	1	2
Static Tests at +125°C	2	2
Static Tests at -55°C	3	2
Dynamic Tests at +25°C	4	2
Function Tests at +25°C	7	2
Function Tests at +125°C	8A	2
Function Tests at -55°C	8B	2
Switching Tests at +25°C	9	2
Switching Tests at +125°C	10	2
Switching Tests at -55°C	11	2

## **Group B: Assembly Integrity Tests**

Performed On Each Lot

Screen	MIL-STD-883 Test Method	Conditions	Quantity (Accept No. or LTPD)
SUBGROUP 2 Resistance to Solvents	2015	Top and Bottom Marks	4(0)
SUBGROUP 3 Solderability	2003	+245°C +/-5°C	10
SUBGROUP 5 Bond Strength	2011	Condition D	15

## **Group C: Die Related Tests**

Screen	MIL-STD-883 Test Method	Conditions	LTPD
SUBGROUP 1			
Steady State Life Test	1005	Condition D	5
End Point Electricals	5005	As specified in the applicable device specification	





**Table 1.** Quality Conformance Inspections, Method 5005

## **Group D: Package Related Tests**

By Package Type, Assembly Location, and Exterior Lead Finish

	MIL-STD-883		Quantity (Accept No.
Screen	Test Method	Conditions	or LTPD)
SUBGROUP 1			
Physical Dimensions	2016	MIL-M-38510, Appendix C	15
SUBGROUP 2			5
Lead Integrity	2004	Condition B2 (Condition D for LCC)	
Seal: Fine	1014	Conditon A or B	1
Seal: Gross	1014	Condition C	
SUBGROUP 3			15
Thermal Shock	1011	Condition B, 15 Cycles	İ
Temperature Cycling	1010	Condition C, 100 Cycles	
Moisture Resistance	1004	10 Cycles	
End Point Electricals	5005	As specified in the applicable device specification (within 42 hrs)	
Seal: Fine	1014	Condition A or B	
Seal: Gross	1014	Condition C	
Visual Examination		Per Visual of Method 1004 and 1010	
SUBGROUP 4			15
Mechanical Shock	2002	Condition B	
Vibration Variable Freq.	2007	Condition A	
Constant Acceleration	2001	Condition E, 30 KG., Y1	
Seal: Fine	1014	Condition A or B	
Seal: Gross	1014	Condition C	
Visual Examination	1010		
End Point Electricals	5005	As specified in the applicable device specification	
SUBGROUP 5			15
Salt Atmosphere	1009	Condition A	
Seal: Fine	1014	Condition A or B	
Seal: Gross	1014	Condition C	
Visual Examination		Per Visual of Method 1009	
SUBGROUP 6			3 (0) or 5 (1)
Internal Water Vapor	1018	5,000 PPM Maximum	
Content		Water Content at 100°C	
SUBGROUP 7			15
Adhesion of Lead	2025	Glass Frit Seal Only	
Finish		(LTPD for Number of Leads)	
SUBGROUP 8			5 (0)
Lid Torque	2024	Glass Frit Seal Only	

## Introduction to the SMD Product Listing


Each Standard Microcircuit Drawing (SMD) part number that Atmel supplies corresponds to an Atmel /883 part number. SMD products are compliant to MIL-STD-883, paragraph 1.2.1 and to the requirements of the applicable standard microcircuit drawing. The tables in this section list the currently approved Atmel SMD parts by Atmel part number (Table 1) and by SMD part number (Table 2). They define and cross reference the Atmel /883 part number with the SMD part number for your ordering convenience.


Figure 1 (below) shows how an Atmel SMD order number defines a part, compared to the components of the Atmel similar part number.

Please note that some SMD part numbers contain the letter "M" between the device type and the case outline designator. The "M" is part of the one part-one number system, set up by DESC. It is a device class designator which indicates the part is an SMD part number as opposed to being a JAN part number.

Standard
Microcircuit
Drawing
Product
Offering

**Figure 1.** Components of an SMD number (top) compared to the Atmel similar part number (bottom).





0553A





### How to Use the Atmel Part Type Reference Table

The organization of Table 1 enables the purchaser to order a standardized military part by using the Atmel generic part type to locate the correct SMD drawing number. The SMD part number is the order number for SMD devices. The Atmel generic part type, which begins with the prefix "AT," heads Table 1. There are four sections in this table (see sample table below):

#### SMD Options

The first section lists the SMD options available at Atmel. It includes the industry generic part type, the SMD drawing number, and the SMD device type. The SMD case outline options, the lead finish options, the circuit description, and the access time that correspond to that device type are also included. The tables for the E<sup>2</sup>PROM in this

section include the end write indicator in the circuit description column and the write mode for the specific device type.

#### Order Code Cross-Reference

The next section of the table cross-references each optionally complete SMD part number (see **1** below) with the Atmel similar /883 part number (see **2** below).

#### Case Outline Legend

The third section gives the SMD case outline options available for the device.

#### Lead Finish Legend

The last section lists the SMD lead finish options available for the device.

_	AT28CE	4B								
	Generic Numbe	er Standard Microcircuit Drawing Number				Description				
SMD Options	28C 64B	Drawing Number	Device Type	Case Outine	lead Finish	Circuit Description End Write Indicator	Write Mode	Access Time (ns)	Wite Speed (ms)	Endurance (Cycles)
with Part Description and Specifications		5962-87514	80	х	Х, А	8K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	10K
		5962-87514	09	х	X, A	8K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	200	10	10K
Ē	Atmel Cage No	Example	: Atmel	Order Numi	er	Atmel Sim	ilar Part Nemi	ber		
Order Code	1 FN41	•	5962	-87514 <b>08</b>	ж	2 AT28C6	4B-25D M /88	33		
Cross-Reference	1	5962-87514 09 XX 2 AT28C64B-20D M/883						1		
_										
Case Outline Legend	۲	Case Outline								
Case Oddine Legend	X 2	X 28D 6, 28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)								
L-	Lead Finish								ì	
Lead Finish Legend	X D	enotes no pret	erence	in lead fini	sh; Finish	A will be supplied (	per paragraph	30.6.2.7 of	ML-1-38535E	Appendix A)
Louis	A H	at Solder Dip								

Note: Finish letter "X" shall not be marked on the microcircuit or its packaging. This designation is provided for use in drawings, part lists, purchase orders, or other documentation where lead finishes A, B or C are all considered acceptable and interchangeable without preference. For Government logistic support, the A lead finish will be acquired and supplied

to the end user when the X is included in the PIN for lead finish. If the PIN is not available with the A lead finish, the same PIN will be acquired except with the B or C lead finish designator as determined by availability. Type C terminal material is a fired on metallization used with leadless chip carriers.

#### How to Use the Atmel SMD Number Reference Table

Table 2 allows quick reference to the Atmel /883 similar part number when the SMD part number is known by the purchaser. The head for Table 2 is the SMD drawing number (see the example table below). The only section in this table is a cross-reference between the optionally complete SMD drawing number (see ● below) and the

corresponding Atmel similar /883 part number (see ② below). It also includes the circuit description and access time for that part number. The E<sup>2</sup>PROM tables include the end write indicator (which is in the circuit description column) the write mode, the write speed, and the endurance cycles for the specific part number.

	Orde	er Codes	Part De	scription and	d Specifi	cations						
	5962-87514	5962-87514										
-	Asmel Order Number	Atmel Similar Part Number	Circuit Description End Write Indicator	Wite Mode	Access Time (ns)	Write Spd. (ns)	Endur. (Cycles)					
	5962-87514 08 XX	AT28C 64B-25DM /883	8K x 8 E <sup>2</sup> PR OM Data Polling	Byte/Page	250	10	10K					
Order Code Cross-Reference	5962-87514 09 XX	AT28C64B-20DM/883	8K × 8 E <sup>2</sup> PR OM Data Polling	Byte/Page	200	10	10K					
	5962-87514 10 XX	AT28HC64B-12DM/883	8K x 8 E <sup>2</sup> PR OM Data Polling	Byte/Page	120	2	10K					

Table 1. Atmel SMD Part Types, Listed by Atmel Part Number

					·						
Generic Numb	er Standard M	Standard Microcircuit Drawing Number				Description					
28C64	Drawing Number	Device Type	Case Outline	Lead Finish	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Speed(ms)	Endurance (Cycles)		
	5962-87514	13	X, Y, Z	X, A	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	350	1	10K		
	5962-87514	14	X, Y	X, A	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	300	1	10K		
	5962-87514	15	X, Y, Z	X, A	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	250	1	10K		
	5962-87514	16	X, Y	X, A	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	200	1	10K		
	5962-87514	17	X, Y	X, A	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	150	1	10K		
Atmel Cage No	. Example	e: Atme	Order Numi	per	Atmel Similar Part Number						
1FN41		5962	-87514 <b>13</b>	XX	AT28C64-35DM/883						
		5962-87514 <b>13 YX</b> AT28C64-35LM/883									
		5962-87514 <b>13 ZX</b> AT28C64-35FM/883									
		5962-87514 <b>14 XX</b> AT28C64-30DM/883									
		5962	-87514 <b>14</b>	YX	AT28C64-30LM/883						
	1	5962	-87514 <b>15</b>	XX	AT28C64-25DM/883						
		5962	-87514 <b>15</b>	YX	AT28C64-25LM/883						
	1	5962-87514 <b>15 ZX</b>				AT28C64-25FM/883					
	1	5962	-87514 <b>16</b>	XX	AT28C64	1-20DM/883	3				
		5962	-87514 <b>16</b>	YX	AT28C64	4-20LM/883	1				
		5962	-87514 <b>17</b>	XX	AT28C64	4-15DM/883	3				
		5962	-87514 <b>17</b>	YX	AT28C64	4-15LM/883			anitora and the same to be a second		
				Cas	e Outline						
X	28D6, 28 Lead,	0.600"	Wide, Non	-Windowe	ed, Ceramic Dual Inl	ine Packag	e (Cerdip)				
Υ :	32L, 32 Pad, No	n-Wind	owed, Cer	amic Lead	dless Chip Carrier (L	-CC)					
Z	28F, 28 Lead, N	Ion-Win	dowed, Ce	ramic Bo	tom-Brazed Flat Pa	ckage (Flat	pack)				
				Lea	nd Finish						
X	Denotes no pref	ference	in lead fini	sh; Finish	A will be supplied (	oer paragraph	30.6.2.7 of	MIL-I-38535B	Appendix A		
Α	Hot Solder Dip										





Table 1. Atmel SMD Part Types, Listed by Atmel Part Number

Generic Number Standard Microcircuit Drawing Number						Desci	iption		
28C64F	Drawing Number	Device Type	Case Outline	Lead Finish	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Speed(ms)	Endurance (Cycles)
	5962-87514	28	X, Y, Z	X, A	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	200	0.2	10K
Atmel Cage No. Example: Atmel Order Number Atmel Similar Part Number									
1FN41	5962-87514 <b>28 XX</b> AT28C64F-20DM/883								
	5962-87514 <b>28 YX</b> AT28C64F-20LM/883								
	5962-87514 <b>28 ZX</b>			AT28C64	F-20FM/88	3			
				Cas	e Outline				
X 2	8D6, 28 Lead,	0.600"	Wide, Non-	-Windowe	ed, Ceramic Dual Inli	ne Package	(Cerdip)		
γ 3	2L, 32 Pad, No	n-Wind	owed, Cer	amic Lead	dless Chip Carrier (L	.CC)			
Z 2	8F, 28 Lead, N	on-Win	dowed, Ce	ramic Bot	tom-Brazed Flat Pa	ckage (Flat	oack)		
				Lea	nd Finish				
Х	enotes no pref	erence	in lead fini	sh; Finish	A will be supplied (p	per paragraph	30.6.2.7 of	MIL-I-38535B	Appendix A
	lot Solder Dip					·····			

Table 1. Atmel SMD Part Types, Listed by Atmel Part Number

/	64X									
Generic Numb	er Standard I	Microcirc	uit Drawing N	lumber	Description					
28C64X	Drawing Number	Device Type	Case Outline	Lead Finish	Circuit Description End Write Indicator	ite Indicator Mode Time(ns) Speed(ms)				
	5962-87514	18	X, Y	X, A	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	350	1	10K	
	5962-87514	19	X, Y	X, A	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	300	1	10K	
	5962-87514	20	X, Y, Z	X, A	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	250	1	10K	
	5962-87514	21	X, Y	X, A	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	200	1	10K	
	5962-87514	22	X, Y	X, A	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	150	1	10K	
Atmel Cage N	o. Exampl	e: Atme	Order Numi	oer	Atmel Sim	ilar Part Num	ber			
1FN41		5962	-87514 <b>18</b>	XX	AT28C64	X-35DM/88	33			
		5962	-87514 <b>18</b>	YX	AT28C64	X-35LM/88	3			
		5962-87514 <b>19 XX</b> AT28C64X-30DM/883								
		5962	-87514 <b>19</b>	YX	AT28C64	X-30LM/88	3			
		5962	-87514 <b>20</b>	XX	AT28C64X-25DM/883					
		5962	-87514 <b>20</b>	YX	AT28C64X-25LM/883					
		5962	-87514 <b>20</b>	ZX	AT28C64X-25FM/883					
		5962	-87514 <b>21</b>	XX	AT28C64X-20DM/883					
		5962	-87514 <b>21</b>	ΥX	AT28C64	X-20LM/88	33			
		5962	-87514 <b>22</b>	XX	AT28C64	X-15DM/8	33			
		5962	-87514 <b>22</b>	YX	AT28C64	X-15LM/88	3			
				Cas	e Outline					
Х	28D6, 28 Lead,	0.600"	Wide, Non-	-Windowe	d, Ceramic Dual Inli	ne Package	e (Cerdip)			
Υ	32L, 32 Pad, N	on-Wind	owed, Cer	amic Lead	dless Chip Carrier (L	.CC)				
Z	28F, 28 Lead, N	lon-Win	dowed, Ce	ramic Bot	tom-Brazed Flat Pa	ckage (Flat	pack)			
				Lea	d Finish					
Х	Denotes no pre	ference	in lead fini	sh; Finish	A will be supplied (p	er paragraph	30.6.2.7 of I	MIL-I-38535B	Appendix A	
Α	Hot Solder Dip									





Table 1. Atmel SMD Part Types, Listed by Atmel Part Number

AT28C64B												
Generic Number	Standard M	licrocircu	uit Drawing N	lumber		Descr	iption					
28C64B	Drawing Number	Device Type	Case Outline	Lead Finish	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Speed(ms)	Endurance (Cycles)			
	5962-87514	80	Х	X, A	8K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	10K			
	5962-87514	09	X	X, A	8K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	200	10	10K			
Atmel Cage No.	Example	: Atme	Order Numb	per	Atmel Sim	ilar Part Numi	oer					
1FN41		5962	-87514 <b>08</b>	XX	AT28C64	4B-25DM/88	33					
		5962	-87514 <b>09</b>	XX	AT28C64	4B-20DM/88	33					

	Case Outline									
Х	X 28D6, 28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)									
	Lead Finish									
Х	Denotes no preference in lead finish; Finish A will be supplied (per paragraph 30.6.2.7 of MIL-I-38535B Appendix A)									
Α	Hot Solder Dip									

AT28HC	64B									
Generic Number	Standard M	licrocirc	uit Drawing N	lumber	Description					
28HC64B	Drawing Number	Device Type	Case Outline	Lead Finish	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Speed(ms)	Endurance (Cycles)	
	5962-87514	10	X	X, A	8K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	120	10	10K	
	5962-87514	11	X	X, A	8K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	90	10	10K	
	5962-87514	12	X	X, A	8K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	70	10	10K	
Atmel Cage No.	Example	: Atme	Order Numi	ber	Atmel Sim	ilar Part Numl	oer			
1FN41	5962-87514 <b>10 XX</b>			XX	AT28HC	64B-12DM/8	383			
		5962	-87514 <b>11</b>	XX	AT28HC64B-90DM/883					
		5962	-87514 <b>12</b>	XX	AT28HC	64B-70DM/8	383			
				Cas	e Outline					
X 28	3D6, 28 Lead,	0.600"	Wide, Non-	-Windowe	ed, Ceramic Dual Inl	ine Package	(Cerdip)			
				Lea	ıd Finish					
X D	Denotes no preference in lead finish; Finish A will be supplied (per paragraph 30.6.2.7 of MIL-I-38535B Appendix A)									
A H	ot Solder Dip									

Note: New designs to use AT28C256 product SMD 5962-88634.

Table 1. Atmel SMD Part Types, Listed by Atmel Part Number

Generic Number	Standard M	icrocircui	it Drawing Nu	mber	Description						
28C256	Drawing Number	Device Type	Case Outline	Lead Finish	Circui Description End Write Indicator	Write Mode	Access Time(ns	Write Speed(ms)	Endurance (Cycles)		
	5962-88525	01	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	350	10	10K		
	5962-88525	02	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	300	10	10K		
	5962-88525	03	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	10K		
	5962-88525	04	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	200	10	10K		
	5962-88525	06	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	10K		
	5962-88525	09 <sup>(1)</sup>	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	350	10	10K		
	5962-88525	10 (1)	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	300	10	10K		
	5962-88525	11 (1)	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	10K		
	5962-88525	12 (1)	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	200	10	10K		
	5962-88525	14 <sup>(1)</sup>	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	10K		
Atmel Cage	Example	: Atmel	Order Numbe	r	Atmel Simila	r Part Number					
No. 1FN41		5962-	88525 <b>01</b>	UX	AT28C256-35UM/883						
		5962-	88525 <b>01</b> .	XX	AT28C256	-35 <b>DM</b> /883					
		5962-	88525 <b>01</b>	ΥX	AT28C256-35LM/883						
		5962-	88525 <b>01</b> 3	ZX	AT28C256	-35FM/883					
		5962-	88525 <b>02</b>	UX	AT28C256	-30UM/883					
		5962-	88525 <b>02</b>	XX	AT28C256	-30DM/883					
		5962-	88525 <b>02</b>	ΥX	AT28C256	-30LM/883					
		5962-	88525 <b>02</b> 3	ZX	AT28C256	-30FM/883					
	}		88525 <b>03</b>			-25UM/883					
		5962-	88525 <b>03</b>	XX	AT28C256	-25DM/883					
			88525 <b>03</b>		AT28C256						
			88525 <b>03</b>			-25FM/883					
			88525 <b>04</b>		AT28C256	-20UM/883					
			88525 <b>04</b> .			-20DM/883					
			88525 <b>04</b>			-20LM/883					
		5962-	88525 <b>04</b>	ZX	AT28C256	-20FM/883					

Note: 1. SMD specifies Software Data Protection feature for device type, although Atmel product supplied to every device type on the SMD is 100% tested for this feature.

(continued)





Table 1. Atmel SMD Part Types, Listed by Atmel Part Number

	Example: Atmel Order Number	Atmel Similar Part Number
Atmel Cage No. 1FN41	5962-88525 <b>06 UX</b>	
	5962-88525 <b>06 XX</b>	
	1	AT28C256-15DM/883
	5962-88525 <b>06 YX</b> 5962-88525 <b>06 ZX</b>	AT28C256-15LM/883 AT28C256-15FM/883
	5962-88525 <b>09 UX</b>	
	5962-88525 <b>09 XX</b>	AT28C256-35DM/883
	5962-88525 <b>09 YX</b>	AT28C256-35LM/883
	5962-88525 <b>09 ZX</b>	AT28C256-35FM/883
	5962-88525 <b>10 UX</b>	
	5962-88525 <b>10 XX</b>	AT28C256-30DM/883
	5962-88525 <b>10 YX</b>	
	5962-88525 <b>10 ZX</b>	AT28C256-30FM/883
	5962-88525 11 UX	
	5962-88525 11 XX	
	5962-88525 11 YX	
	5962-88525 <b>11 ZX</b>	AT28C256-25FM/883
	5962-88525 <b>12 UX</b>	
	5962-88525 <b>12 XX</b>	
	5962-88525 <b>12 YX</b>	
	5962-88525 <b>12 ZX</b>	AT28C256-20FM/883
	5962-88525 <b>14 UX</b>	
	5962-88525 <b>14 XX</b>	
	5962-88525, <b>14 YX</b>	
	5962-88525 <b>14 ZX</b>	AT28C256-15FM/883
		Case Outline
U	28U, 28 Pin, Ceramic Pin Grid Array	<del>). The state of t</del>
X		ndowed, Ceramic Dual Inline Package (Cerdip)
Υ	32L, 32 Pad, Non-Windowed, Ceram	
Z	28F, 28 Lead, Non-Windowed, Ceran	nic Bottom-Brazed Flat Package (Flatpack)
		Lead Finish
Х	Denotes no preference in lead finish;	Finish A will be supplied (per paragraph 30.6.2.7 of MIL-I-38535B Appendix
A	Hot Solder Dip	

Table 1. Atmel SMD Part Types, Listed by Atmel Part Number

Generic Numb	er Standard M	licrocirc	uit Drawing N	umber	Description						
28C256E	Drawing Number	Device Type	Case Outline	Lead Finish	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Speed(ms)	Endurance (Cycles)		
	5962-88525	05	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	100K		
	5962-88525	08	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	100K		
	5962-88525	13 <sup>(1)</sup>	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	100K		
	5962-88525	16 <sup>(1)</sup>	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	100K		
Atmel Cage N	o. Example	: Atme	l Order Numb	er	Atmel Sim	ilar Part Numl	oer				
1FN41		5962	-88525 <b>05</b>	UX	AT28C25	6E-25UM/8	83				
		5962	-88525 <b>05</b>	XX	AT28C25	6E-25DM/8	883				
		5962	-88525 <b>05</b>	ΥX	AT28C25	56E-25LM/8	83				
		5962	2-88525 <b>05</b>	ZX	AT28C25	56E-25FM/8	83				
		5962	2-88525 <b>08</b>	UX	AT28C25	56E-15UM/8	883				
		5962	2-88525 <b>08</b>	XX	AT28C25	56E-15DM/8	883				
		5962	-88525 <b>08</b>	ΥX	AT28C25	56E-15LM/8	83				
		5962	?-88525 <b>08</b>	ZX	AT28C25	56E-15FM/8	83				
		5962	2-88525 <b>13</b>	UX	AT28C25	56E-25UM/8	883				
		5962	2-88525 <b>13</b>	XX	AT28C25	56E-25DM/8	883				
		5962	2-88525 <b>13</b>	ΥX	AT28C2	56E-25LM/8	83				
			!-88525 <b>13</b>		AT28C25	56E-25FM/8	83				
		5962	2-88525 <b>16</b>	UX	AT28C2	56E-15UM/8	883				
		5962	2-88525 <b>16</b>	XX	AT28C25	56E-15DM/8	883				
		5962	2-88525 <b>16</b>	ΥX	AT28C25	56E-15LM/8	83				
		5962	2-88525 <b>16</b>	ZX	AT28C2	56E-15FM/8	83				
				Cas	e Outline						
	28U, 28 Pin, Ce			<del></del>							
					d, Ceramic Dual Inl	<u>_</u>	(Cerdip)				
					lless Chip Carrier (L	<del></del>					
Z	28F, 28 Lead, N	on-Wir	dowed, Ce		tom-Brazed Flat Pa	ckage (Flat	oack)	···			
					d Finish						
		erence	in lead finis	sh; Finish	A will be supplied (	per paragraph	30.6.2.7 of I	MIL-I-38535B	Appendix A		
Α	Hot Solder Dip										

Note: 1. SMD specifies Software Data Protection feature for device type, although Atmel product supplied to *every* device type on the SMD is 100% tested for this feature.





Table 1. Atmel SMD Part Types, Listed by Atmel Part Number

AT280	C25	6F										
Generic Num	nber	Standard M	icrocirc	uit Drawing N	lumber		Descr	iption				
28C256I	F	Drawing Number	Device Type	Case Outline	Lead Finish	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Speed(ms)	Endurance (Cycles)		
		5962-88525	07	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	3	10K		
		5962-88525	15 <sup>(1)</sup>	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	3	10K		
Atmel Cage	No.	Example: Atmel Order Number Atmel Similar Part Number										
1FN41			5962	-88525 <b>07</b>	UX	AT28C25	56F-15UM/8	83				
			5962	-88525 <b>07</b>	XX	AT28C256F-15DM/883						
	ļ		5962	-88525 <b>07</b>	ΥX	AT28C25	56F-15LM/8	83				
			5962	-88525 <b>07</b>	ZX	AT28C25	56F-15FM/8	83				
			5962	-88525 <b>15</b>	UX	AT28C25	56F-15UM/8	83				
			5962	-88525 <b>15</b>	XX	AT28C256F-15DM/883						
			5962	-88525 <b>15</b>	ΥX	AT28C256F-15LM/883						
			5962	-88525 <b>15</b>	ZX	AT28C256F-15FM/883						
					Cas	e Outline						
U	281	J, 28 Pin, Ce	ramic F	in Grid Arra	ay (PGA)							
Х	281	D6, 28 Lead,	0.600"	Wide, Non-	Windowe	d, Ceramic Dual Inl	ine Package	(Cerdip)				
Y	321	_, 32 Pad, No	n-Wind	lowed, Cera	amic Lead	lless Chip Carrier (L	.CC)					
Z	281	-, 28 Lead, N	on-Win	dowed, Ce	ramic Bot	tom-Brazed Flat Pa	ckage (Flat <sub>l</sub>	oack)				
······································					Lea	d Finish						
Х	De	notes no pref	erence	in lead finis	sh; Finish	A will be supplied (	per paragraph	30.6.2.7 of	MIL-1-38535B	Appendix A		
Α		t Solder Dip					1 .5					

Note: 1. SMD specifies Software Data Protection feature for device type, although Atmel product supplied to *every* device type on the SMD is 100% tested for this feature.

Table 1. Atmel SMD Part Types, Listed by Atmel Part Number

Generic Numb	Standard N	liorogiro	uit Drawing N	umbor		Docor	intion				
		Γ			Description						
28HC256	Drawing Number	Device Type	Case Outline	Lead Finish	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Speed(ms)	Endurance (Cycles)		
	5962-88634	01	1 U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	120	10	10K		
	5962-88634	03	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	90	10	10K		
Atmel Cage No	o. Exampl	Example: Atmel Order Number Atmel Similar Part Number									
1FN41	59	62-886	34 <b>01 UX</b>		AT28	HC256-12U	M/883				
	59	62-886	34 <b>01 XX</b>		AT28HC256-12DM/883						
	59	62-886	34 <b>01 YX</b>		AT28	HC256-12L	M/883				
	59	62-886	34 <b>01 ZX</b>		AT28	HC256-12F	M/883				
	59	62-886	34 <b>03 UX</b>		AT28	HC256-90U	M/883				
	59	62-886	34 <b>03 XX</b>		AT28HC256-90DM/883						
	59	62-886	34 <b>03 YX</b>		AT28HC256-90LM/883						
	59	62-886	34 <b>03 ZX</b>		AT28HC256-90FM/883						
				Cas	e Outline						
U	28U, 28 Pin, Ce	ramic F	in Grid Arra	ay (PGA)							
Х	28D6, 28 Lead,	0.600"	Wide, Non-	Windowe	d, Ceramic Dual Inli	ine Package	(Cerdip)				
Y	32L, 32 Pad, No	n-Wind	lowed, Cera	amic Lead	lless Chip Carrier (L	.CC)					
Z	28F, 28 Lead, N	BF, 28 Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)									
				Lea	d Finish						
Х	Denotes no pref	erence	in lead finis	sh: Finish	A will be supplied (	per paragraph	30.6.2.7 of l	MII -I-38535B	Appendix A		
	Hot Solder Dip	2.01100	iodd illie	, 1 1111011	bo oappiloa (j	so. paragrapii			, ppondix A)		
	iot colder bip										





Table 1. Atmel SMD Part Types, Listed by Atmel Part Number

AT28H	C256F										
Generic Numb	er Standard M	licrocirc	uit Drawing N	lumber		Descr	iption				
28HC256F	Drawing Number	Device Type	Case Outline	Lead Finish	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Speed(ms)	Endurance (Cycles)		
,	5962-88634	02	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	120	3	10K		
ı	5962-88634	04	U, X, Y, Z	X, A	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	90	3	10K		
Atmel Cage N	o. Example	: Atme	l Order Numb	er	Atmel Similar Part Number						
1FN41		5962	-88634 <b>02</b>	UX	AT28HC256F-12UM/883						
		5962	-88634 <b>02</b>	XX	AT28HC	256F-12DM	/883				
		5962	-88634 <b>02</b>	ΥX	AT28HC	256F-12LM	/883				
		5962	-88634 <b>02</b>	ZX	AT28HC	256F-12FM	/883				
		5962-88634 <b>04 UX</b> AT28HC256F-90UM/883									
		5962	88634 <b>04</b>	XX	AT28HC256F-90DM/883						
		5962	88634 <b>04</b>	YX	AT28HC	256F-90LM	/883				
		5962	88634 <b>04</b>	ZX	AT28HC	256F-90FM	/883				
				Cas	e Outline						
U	28U, 28 Pin, Ce	ramic F	in Grid Arr	ay (PGA)							
Х	28D6, 28 Lead,	0.600"	Wide, Non-	-Windowe	d, Ceramic Dual Inl	ine Package	(Cerdip)				
Υ	32L, 32 Pad, No	., 32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)									
Z	28F, 28 Lead, N	8F, 28 Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)									
				Lea	nd Finish						
Х	Denotes no pref	erence	in lead finis	sh: Finish	A will be supplied (	per paragraph	30.6.2.7.of	MIL-I-38535B	Appendix A)		
A	Hot Solder Dip				· · · · · · · · · · · · · · · · · · ·	paragraph					

Table 1. Atmel SMD Part Types, Listed by Atmel Part Number

AT28C0	10										
Generic Number	Standard M	licrocirc	uit Drawing Num	nber	Des	scription					
28C010	Drawing Number	Device Type	Case Outline	Lead Finish	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Spd(ms)	Endurance (Cycles)		
	5962-38267	01	T, U, X, Y, Z	X, A	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	250	10	10K		
	5962-38267	03	T, U, X, Y, Z	X, A	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	200	10	10K		
	5962-38267	05	T, U, X, Y, Z	X, A	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	150	10	10K		
	5962-38267	07	U, X, Y, Z	X, A	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	120	10	10K		
Atmel Cage No.	Example	e: Atme	el Order Number		Atmel Similar Part Nu	mber					
1FN41		5962	2-38267 <b>01M</b>	TX	AT28C010-25UM/8	383					
		5962	2-38267 <b>01M</b>	UX	AT28C010-25EM/8	383					
		5962	2-38267 <b>01M</b>	XX	AT28C010-25DM/8	383					
		5962	2-38267 <b>01M</b>	ΥX	AT28C010-25LM/8	883					
		5962	2-38267 <b>01M</b>	ZX	AT28C010-25FM/8	383					
		5962	2-38267 <b>03M</b>	TX	AT28C010-20UM/8	383					
		5962	2-38267 <b>03M</b>	UX	AT28C010-20EM/8	383					
		5962	2-38267 <b>03M</b>	XX	AT28C010-20DM/8	383					
	5962-38267 <b>03M YX</b> AT28C010-20LM/883										
		5962	2-38267 <b>03M</b>	ZX	AT28C010-20FM/883						
		5962	2-38267 <b>05M</b>	TX	AT28C010-15UM/883						
		5962	2-38267 <b>05M</b>	UX	AT28C010-15EM/883						
		5962	2-38267 <b>05M</b>	XX	AT28C010-15DM/883						
		5962	2-38267 <b>05M</b>	ΥX	AT28C010-15LM/8	883					
		5962	2-38267 <b>05M</b>	ZX	AT28C010-15FM/8	383					
		5962	2-38267 <b>07M</b>	UX	AT28C010-12EM/8	383					
			2-38267 <b>07M</b>		AT28C010-12DM/						
			2-38267 <b>07M</b>		AT28C010-12LM/8	383					
		5962	2-38267 <b>07M</b>		AT28C010-12FM/8	383					
					e Outline						
	0U, 30 Pin, Ce				- Contract - Contract						
					dless Chip Carrier (LCC)						
					ed, Ceramic Dual Inline Packa	age (Ce	erdip)				
					dless Chip Carrier (LCC)						
<b>Z</b> 3:	2F, 32 Lead, N	lon-Wi	ndowed, Cera		ttom-Brazed Flat Package (F	iatpack	)				
					ad Finish						
		ference	in lead finish	; Finish	A will be supplied (per paragra	ph 30.6.2	2.7 of MIL-I	-38535B	Appendix A		
<b>A</b> H	ot Solder Dip										





Table 2. Atmel SMD Part Types, Listed by SMD Number

5962-38267						
Atmel Order Number	Atmel Similar Part Number	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Spd. (ms)	Endur. (Cycles)
5962-38267 01M XX	AT28C010-25DM/883	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	250	10	10K
5962-38267 01M YX	AT28C010-25LM/883	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	250	10	10K
5962-38267 01M ZX	AT28C010-25FM/883	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	250	10	10K
5962-38267 03M XX	AT28C010-20DM/883	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	200	10	10K
5962-38267 03M YX	AT28C010-20LM/883	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	200	10	10K
5962-38267 03M ZX	AT28C010-20FM/883	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	200	10	10K
5962-38267 05M XX	AT28C010-15DM/883	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	150	10	10K
5962-38267 05M YX	AT28C010-15LM/883	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	150	10	10K
5962-38267 05M ZX	AT28C010-15FM/883	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	150	10	10K
5962-38267 07M XX	AT28C010-12DM/883	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	120	10	10K
5962-38267 07M YX	AT28C010-12LM/883	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	120	10	10K
5962-38267 07M ZX	AT28C010-12FM/883	128K x 8, 1M bit E <sup>2</sup> PROM Data Polling	Byte/ Page	120	10	10K

Table 2. Atmel SMD Part Types, Listed by SMD Number

5962-87514						
Atmel Order Number	Atmel Similar Part Number	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Spd. (ms)	Endur. (Cycles)
5962-87514 08 XX	AT28C64B-25DM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	10K
5962-87514 09 XX	AT28C64B-20DM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	200	10	10K
5962-87514 10 XX	AT28HC64B-12DM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	120	2	10K
5962-87514 11 XX	AT28HC64B-90DM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	90	2	10K
5962-87514 12 XX	AT28HC64B-70DM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	70	2	10K
5962-87514 13 XX	AT28C64-35DM/883	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	350	1	10K
5962-87514 13 YX	AT28C64-35LM/883	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	350	1	10K
5962-87514 13 ZX	AT28C64-35FM/883	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	350	1	10K
5962-87514 14 XX	AT28C64-30DM/883	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	300	1	10K
5962-87514 14 YX	AT28C64-30LM/883	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	300	1	10K
5962-87514 15 XX	AT28C64-25DM/883	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	250	1	10K
5962-87514 15 YX	AT28C64-25LM/883	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	250	1	10K
5962-87514 15 ZX	AT28C64-25FM/883	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	250	1	10K
5962-87514 16 XX	AT28C64-20DM/883	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	200	1	10K
5962-87514 16 YX	AT28C64-20LM/883	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	200	1	10K
5962-87514 17 XX	AT28C64-15DM/883	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	150	1	10K
5962-87514 17 YX	AT28C64-15LM/883	8K x 8 E <sup>2</sup> PROM Rdy/Busy	Byte	150	1	10K
5962-87514 18 XX	AT28C64X-35DM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	350	1	10K
5962-87514 18 YX	AT28C64X-35LM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	350	1	10K





Table 2. Atmel SMD Part Types, Listed by SMD Number

5962-87514	(Continued)					
Atmel Order Number	Atmel Similar Part Number	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Spd. (ms)	Endur. (Cycles)
5962-87514 19 XX	AT28C64X-30DM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	300	1	10K
5962-87514 19 YX	AT28C64X-30LM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	300	1	10K
5962-87514 20 XX	AT28C64X-25DM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	250	1	10K
5962-87514 20 YX	AT28C64X-25LM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	250	1	10K
5962-87514 20 ZX	AT28C64X-25FM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	250	1	10K
5962-87514 21 XX	AT28C64X-20DM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	200	1	10K
5962-87514 21 YX	AT28C64X-20LM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	200	1	10K
5962-87514 22 XX	AT28C64X-15DM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	150	1	10K
5962-87514 22 YX	AT28C64X-15LM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	150	1	10K
5962-87514 28 XX	AT28C64F-20DM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	200	0.2	10K
5962-87514 28 YX	AT28C64X-20LM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	200	0.2	10K
5962-87514 28 ZX	AT28C64X-20FM/883	8K x 8 E <sup>2</sup> PROM Data Polling	Byte	200	0.2	10K

Table 2. Atmel SMD Part Types, Listed by SMD Number

5962-88525						
Atmel Order Number	Atmel Similar Part Number	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Spd. (ms)	Endur. (Cycles)
5962-88525 01 UX	AT28C256-35UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	350	10	10K
5962-88525 01 XX	AT28C256-35DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	350	10	10K
5962-88525 01 YX	AT28C256-35LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte Page	350	10	10K
5962-88525 01 ZX	AT28C256-35FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	350	10	10K
5962-88525 02 UX	AT28C256-30UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	300	10	10K
5962-88525 02 XX	AT28C256-30DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	300	10	10K
5962-88525 02 YX	AT28C256-30LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	300	10	10K
5962-88525 02 ZX	AT28C256-30FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	300	10	10K
5962-88525 03 UX	AT28C256-25UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	10K
5962-88525 03 XX	AT28C256-25DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	10K
5962-88525 03 YX	AT28C256-25LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	10K
5962-88525 03 ZX	AT28C256-25FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	10K
5962-88525 04 UX	AT28C256-20UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	200	10	10K
5962-88525 04 XX	AT28C256-20DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	200	10	10K
5962-88525 04 YX	AT28C256-20LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	200	10	10K
5962-88525 04 ZX	AT28C256-20FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	200	10	10K
5962-88525 05 UX	AT28C256E-25UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	100K
5962-88525 05 XX	AT28C256E-25DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	100K
5962-88525 05 YX	AT28C256E-25LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	100K
5962-88525 05 ZX	AT28C256E-25FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	100K





Table 2. Atmel SMD Part Types, Listed by SMD Number

<b>5962-88525</b> (C	Continued)					
Atmel Order Number	Atmel Similar Part Number	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Spd. (ms)	Endur. (Cycles)
5962-88525 06 UX	AT28C256-15UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	10K
5962-88525 06 XX	AT28C256-15DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	10K
5962-88525 06 YX	AT28C256-15LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	10K
5962-88525 06 ZX	AT28C256-15FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	10K
5962-88525 07 UX	AT28C256F-15UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	3	10K
5962-88525 07 XX	AT28C256F-15DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	3	10K
5962-88525 07 YX	AT28C256F-15LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	3	10K
5962-88525 07 ZX	AT28C256F-15FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	3	10K
5962-88525 08 UX	AT28C256E-15UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	100K
5962-88525 08 XX	AT28C256E-15DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	100K
5962-88525 08 YX	AT28C256E-15LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	100K
5962-88525 08 ZX	AT28C256E-15FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	100K
5962-88525 09 UX <sup>(1)</sup>	AT28C256-35UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	350	10	10K
5962-88525 09 XX <sup>(1)</sup>	AT28C256-35DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	350	10	10K
5962-88525 09 YX <sup>(1)</sup>	AT28C256-35LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	350	10	10K
5962-88525 09 ZX <sup>(1)</sup>	AT28C256-35FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	350	10	10K
5962-88525 10 UX <sup>(1)</sup>	AT28C256-30UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	300	10	10K
5962-88525 10 XX <sup>(1)</sup>	AT28C256-30DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	300	10	10K
5962-88525 10 YX <sup>(1)</sup>	AT28C256-30LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	300	10	10K
5962-88525 10 ZX <sup>(1)</sup>	AT28C256-30FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	300	10	10K

Table 2. Atmel SMD Part Types, Listed by SMD Number

<b>5962-88525</b> (C	ontinued)					
Atmel Order Number	Atmel Similar Part Number	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Spd. (ms)	Endur. (Cycles)
5962-88525 11 UX <sup>(1)</sup>	AT28C256-25UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	10K
5962-88525 11 XX <sup>(1)</sup>	AT28C256-25DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	10K
5962-88525 11 YX <sup>(1)</sup>	AT28C256-25LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	10K
5962-88525 11 ZX <sup>(1)</sup>	AT28C256-25FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	10K
5962-88525 12 UX <sup>(1)</sup>	AT28C256-20UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	200	10	10K
5962-88525 12 XX <sup>(1)</sup>	AT28C256-20DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	200	10	10K
5962-88525 12 YX <sup>(1)</sup>	AT28C256-20LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	200	10	10K
5962-88525 12 ZX <sup>(1)</sup>	AT28C256-20FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	200	10	10K
5962-88525 13 UX <sup>(1)</sup>	AT28C256E-25UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	100K
5962-88525 13 XX <sup>(1)</sup>	AT28C256E-25DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	100K
5962-88525 13 YX <sup>(1)</sup>	AT28C256E-25LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	100K
5962-88525 13 ZX <sup>(1)</sup>	AT28C256E-25FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	250	10	100K
5962-88525 14 UX <sup>(1)</sup>	AT28C256-15UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	10K
5962-88525 14 XX <sup>(1)</sup>	AT28C256-15DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	10K
5962-88525 14 YX <sup>(1)</sup>	AT28C256-15LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	10K
5962-88525 14 ZX <sup>(1)</sup>	AT28C256-15FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	10K
5962-88525 15 UX <sup>(1)</sup>	AT28C256F-15UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	3	10K
5962-88525 15 XX <sup>(1)</sup>	AT28C256F-15DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	3	10K
5962-88525 15 YX <sup>(1)</sup>	AT28C256F-15LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	3	10K
5962-88525 <b>1</b> 5 ZX <sup>(1)</sup>	AT28C256F-15FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	3	10K





Table 2. Atmel SMD Part Types, Listed by SMD Number

<b>5962-88525</b> (Continued)						
Atmel Order Number	Atmel Similar Part Number	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Spd. (ms)	Endur. (Cycles)
5962-88525 16 UX <sup>(1)</sup>	AT28C256E-15UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	100K
5962-88525 16 XX <sup>(1)</sup>	AT28C256E-15DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	100K
5962-88525 16 YX <sup>(1)</sup>	AT28C256E-15LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	100K
5962-88525 16 ZX <sup>(1)</sup>	AT28C256E-15FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	150	10	100K

Table 2. Atmel SMD Part Types, Listed by SMD Number

5962-88634						
Atmel Order Number	Atmel Similar Part Number	Circuit Description End Write Indicator	Write Mode	Access Time(ns)	Write Spd. (ms)	Endur. (Cycles)
5962-88634 01 UX	AT28HC256-12UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	120	10	10K
5962-88634 01 XX	AT28HC256-12DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	120	10	10K
5962-88634 01 YX	AT28HC256-12LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	120	10	10K
5962-88634 01 ZX	AT28HC256-12FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	120	10	10K
5962-88634 02 UX	AT28HC256F-12UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	120	3	10K
5962-88634 02 XX	AT28HC256F-12DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	120	3	10K
5962-88634 02 YX	AT28HC256F-12LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	120	3	10K
5962-88634 02 ZX	AT28HC256F-12FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	120	3	10K
5962-88634 03 UX	AT28HC256-90UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	90	10	10K
5962-88634 03 XX	AT28HC256-90DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	90	10	10K
5962-88634 03 YX	AT28HC256-90LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	90	10	10K
5962-88634 03 ZX	AT28HC256-90FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	90	10	10K
5962-88634 04 UX	AT28HC256F-90UM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	90	3	10K
5962-88634 04 XX	AT28HC256F-90DM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	90	3	10K
5962-88634 04 YX	AT28HC256F-90LM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	90	3	10K
5962-88634 04 ZX	AT28HC256F-90FM/883	32K x 8 E <sup>2</sup> PROM Data Polling	Byte/Page	90	3	10K





E <sup>2</sup> PROMS	2
EPROMs	3
Flash Memories	
FPGA Configuration Memories	5
Quality and Reliability	â
<b>Military</b>	7
Die Products	8
Package Outlines	9

**Nonvolatile Memory Product Information** 



**Miscellaneous Information** 



# **Contents**

Section 8	Die Products
	E <sup>2</sup> PROM Die Products8-3







#### **Features**

- High Performance CMOS Technology
- Low Power Dissipation Active and Standby
- Hardware Data Protection Features
- DATA Polling for End of Write Detection
- High Reliability

Endurance: 10<sup>4</sup> Cycles
Data Retention: 10 years


- Single 5V ± 10% Supply
- CMOS Compatible Inputs and Outputs
- 0°C to +70°C Operating Range
- Typical Die Thickness of 22 Mils

#### Description

To facilitate custom packaging, some Atmel E<sup>2</sup>PROMS are available in die form. All Atmel E<sup>2</sup>PROM die products are 100% electrically tested in wafer form and visually inspected after saw and clean. Atmel's E<sup>2</sup>PROM die products are processed with an advanced CMOS floating gate technology. As with all Atmel products, they are designed and tested to ensure high quality and manufacturability. The devices may include such features as internal error correction for extended endurance and improved data retention characteristics.

#### **Test Flow**

Atmel's die product sort testing incorporates comprehensive functional and parametric tests into wafer level tests. The typical Atmel E<sup>2</sup>PROM die test flow is outlined below.



E<sup>2</sup>PROM Die Products

0554A





#### **Testing**

Die product sort test 1 includes checks for basic DC parameters such as I<sub>CC</sub> and input leakage as well as for AC switching parameters. Data pattern testing is included to guarantee the functionality of each bit and to guard against pattern sensitivity. Several oxide stress tests are included to reduce the likelihood of infant mortality failures.

The data retention bake is included to ensure the integrity of the core cell oxides. A pattern is written to each die at the end of die sort test 1. The wafers are then subjected to a high temperature bake. After the bake, the pattern written in die sort test 1 is verified by die sort test 2.

A final quality assurance test is performed on each assembly lot. A sample of the die ready to ship is selected and electrically examined.

## **Die Product Offering**

Die products are guaranteed across the commercial temperature operating range. The following  $E^2$ PROM die products are currently available from Atmel  $^{(1)}$ :

AT28C16	AT28LV64B
AT28C17	AT28C256
AT28C64	AT28HC256
AT28C64B	AT28LV256
AT28HC64B	AT28C010
AT28BV64	AT28BV16
	AT28LV010


## **Handling and Die Information**

Handling instructions for E<sup>2</sup>PROM die and other information needed for using E<sup>2</sup>PROM die are available from Atmel.

Note:1. The Atmel logo on the following die maps is not to scale and is only shown as a reference to properly orient the die.

#### AT28C16 Die Map

Die Size: 137 X 117 mils
Connect Substrate to Ground



#### Die Pad Coordinates \*


Signal	х	Υ
Name	(μ)	(μ)
A <sub>0</sub>	-1130	-1270
A <sub>1</sub>	-1420	-1270
A <sub>2</sub>	-1420	-920
A <sub>3</sub>	-1370	950
A4	-1370	1230
A <sub>5</sub>	-1140	1230
A <sub>6</sub>	-900	1230
A <sub>7</sub>	-660	1230
A <sub>8</sub>	680	1230
A <sub>9</sub>	920	1230
A <sub>10</sub>	1630	-1000
I/O <sub>0</sub>	-870	-1190

Signal	Х	Υ
Name	(μ)	(μ)
I/O <sub>1</sub>	-610	-1190
I/O <sub>2</sub>	-360	-1190
I/O <sub>3</sub>	230	-1190
I/O <sub>4</sub>	480	-1190
I/O <sub>5</sub>	740	-1190
I/O <sub>6</sub>	990	-1190
I/O <sub>7</sub>	1250	-1190
GND	-60	-1190
V <sub>cc</sub>	210	1230
WE	1630	1230
ŌE	1630	1000
CE	1630	-1220

<sup>\*</sup> Coordinates are calculated from die center point

#### AT28C17 Die Map

Die Size: 137 X 117 mils Connect Substrate to Ground



#### Die Pad Coordinates \*

Signal	X	Υ
Name	(μ)	(μ)
A <sub>0</sub>	-1130	-1270
A <sub>1</sub>	-1420	-1270
A <sub>2</sub>	-1420	-920
A <sub>3</sub>	-1370	950
A <sub>4</sub>	-1370	1230
<b>A</b> 5	-1140	1230
A <sub>6</sub>	-900	1230
A <sub>7</sub>	-660	1230
A <sub>8</sub>	680	1230
<b>A</b> 9	920	1230
A <sub>10</sub>	1630	-1000
I/O <sub>0</sub>	-870	-1190
I/O <sub>1</sub>	-610	-1190

Signal	Х	Υ
Name	(μ)	(μ)
I/O <sub>2</sub>	-360	-1190
I/O <sub>3</sub>	230	-1190
I/O <sub>4</sub>	480	-1190
I/O <sub>5</sub>	740	-1190
I/O <sub>6</sub>	990	-1190
I/O <sub>7</sub>	1250	-1190
RDY/BSY	-100	1230
GND	-60	-1190
V <sub>cc</sub>	210	1230
WE	450	1230
ŌĒ	1630	1000
CE	1630	-1220


<sup>\*</sup> Coordinates are calculated from die center point





#### AT28C64 Die Map

Die Size: 88 X 139 mils Connect Substrate to Ground



#### Die Pad Coordinates \*


Signal	х	Y
Name	(μ)	(μ)
<b>A</b> 0	-861	-1604
A <sub>1</sub>	-1015	-1613
A <sub>2</sub>	-1016	-1459
А3	-987	1308
A4	-992	1461
A <sub>5</sub>	-838	1461
A <sub>6</sub>	-685	1461
A <sub>7</sub>	-532	1461
A <sub>8</sub>	343	1461
A <sub>9</sub>	496	1461
A <sub>10</sub>	908	-1406
A <sub>11</sub>	872	1506
A <sub>12</sub>	-378	1461
I/O <sub>0</sub>	-655	-1557

Signal	Х	Υ
Name	(μ)	(μ)
I/O <sub>1</sub>	-494	-1557
I/O <sub>2</sub>	-337	-1557
I/O <sub>3</sub>	58	-1557
I/O <sub>4</sub>	223	-1557
I/O <sub>5</sub>	389	-1557
I/O <sub>6</sub>	546	-1557
I/O <sub>7</sub>	703	-1557
RDY/BSY	-122	1496
GND	-141	-1634
V <sub>cc</sub>	32	1471
WE	189	1461
ŌĒ	870	1294
CE	903	-1557

<sup>\*</sup> Coordinates are calculated from die center point

#### AT28C64B Die Map

Die Size: 178 X 120 mils Connect Substrate to Ground



#### Die Pad Coordinates \*


Signal	Х	Υ
Name	(μ)	(μ)
A <sub>0</sub>	-1721	-1401
A <sub>1</sub>	-1966	-1401
A <sub>2</sub>	-2142	-1131
A3	-2142	939
A4	-2125	1171
A <sub>5</sub>	-1884	1171
A <sub>6</sub>	-1440	1171
A <sub>7</sub>	-1237	1171
A <sub>8</sub>	1657	1171
A <sub>9</sub>	1832	1171
A <sub>10</sub>	2035	-1128
A <sub>11</sub>	2035	1171
A <sub>12</sub>	-1063	1171
I/O <sub>0</sub>	-1425	-1362

Signal	Х	Υ
Name	(μ)	(μ)
I/O <sub>1</sub>	-1126	-1362
I/O <sub>2</sub>	-796	-1362
I/O <sub>3</sub>	406	-1362
I/O <sub>4</sub>	735	-1362
I/O <sub>5</sub>	1035	-1362
I/O <sub>6</sub>	1365	-1362
I/O <sub>7</sub>	1664	-1362
GND	57	-1353
GND	-446	-1353
V <sub>cc</sub>	-443	1240
V <sub>cc</sub>	-98	1240
WE	1272	1171
ŌĒ	2039	939
CE	1954	-1401

<sup>\*</sup> Coordinates are calculated from die center point

#### AT28HC64B Die Map

Die Size: 178 X 120 mils Connect Substrate to Ground



## Die Pad Coordinates \*


Signal	X	Υ
Name	(μ)	(μ)
<b>A</b> <sub>0</sub>	-1721	-1401
A <sub>1</sub>	-1966	-1401
<b>A</b> <sub>2</sub>	-2142	-1131
A <sub>3</sub>	-2142	939
<b>A</b> 4	-2125	1171
<b>A</b> 5	-1884	1171
A <sub>6</sub>	-1440	1171
A <sub>7</sub>	-1237	1171
<b>A</b> 8	1657	1171
<b>A</b> 9	1832	1171
A <sub>10</sub>	2035	-1128
A <sub>11</sub>	2035	1171
A <sub>12</sub>	-1063	1171
I/On	-1425	-1362

Signal	Х	Υ
Name	(μ)	(μ)
I/O <sub>1</sub>	-1126	-1362
I/O <sub>2</sub>	-796	-1362
I/O <sub>3</sub>	406	-1362
I/O <sub>4</sub>	735	-1362
I/O <sub>5</sub>	1035	-1362
I/O <sub>6</sub>	1365	-1362
I/O <sub>7</sub>	1664	-1362
GND	57	-1353
GND	-446	-1353
Vcc	-443	1240
V <sub>cc</sub>	-98	1240
WE	1272	1171
ŌĒ	2039	939
CE	1954	-1401

<sup>\*</sup> Coordinates are calculated from die center point

# AT28LV64 Die Map

Die Size: 100 X 168 mils Connect Substrate to Ground



#### Die Pad Coordinates \*

Signal	· <b>X</b>	Υ
Name	(μ)	(μ)
A <sub>0</sub>	-921	-1867
A <sub>1</sub>	-1078	-1867
A <sub>2</sub>	-1113	-1710
A <sub>3</sub>	-1080	1702
A <sub>4</sub>	-1075	1870
<b>A</b> 5	-882	1870
A <sub>6</sub>	-721	1870
A <sub>7</sub>	-528	1870
A <sub>8</sub>	446	1870
<b>A</b> 9	607	1870
A <sub>10</sub>	1097	-1720
A <sub>11</sub>	1070	1924
A <sub>12</sub>	-367	1870
I/O <sub>0</sub>	-693	-1826

Signal	Х	Υ
Name	(μ)	(μ)
1/01	-507	-1826
I/O <sub>2</sub>	-326	-1826
I/O <sub>3</sub>	124	-1826
I/O <sub>4</sub>	315	-1826
I/O <sub>5</sub>	506	-1826
I/O <sub>6</sub>	688	-1826
I/O <sub>7</sub>	869	-1826
RDY/BSY	-77	1924
GND	-100	-1910
V <sub>cc</sub>	89	1895
WE	253	1870
ŌĒ	1060	1679
CE	1090	-1872


<sup>\*</sup> Coordinates are calculated from die center point





# AT28LV64B Die Map

Die Size: 178 X 120 mils Connect Substrate to Ground



#### Die Pad Coordinates \*


Signal	х	Υ
Name	(μ)	(μ)
A <sub>0</sub>	-1721	-1401
A <sub>1</sub>	-1966	-1401
A <sub>2</sub>	-2142	-1131
А3	-2142	939
A4	-2125	1171
<b>A</b> 5	-1884	1171
A <sub>6</sub>	-1440	1171
A <sub>7</sub>	-1237	1171
A <sub>8</sub>	1657	1171
<b>A</b> 9	1832	1171
A <sub>10</sub>	2035	-1128
A <sub>11</sub>	2035	1171
A <sub>12</sub>	-1063	1171
I/O <sub>0</sub>	-1425	-1362

Signal	Х	Υ
Name	(μ)	(μ)
I/O <sub>1</sub>	-1126	-1362
I/O <sub>2</sub>	-796	-1362
I/O <sub>3</sub>	406	-1362
I/O <sub>4</sub>	735	-1362
I/O <sub>5</sub>	1035	-1362
I/O <sub>6</sub>	1365	-1362
I/O <sub>7</sub>	1664	-1362
GND	57	-1353
GND	-446	-1353
V <sub>cc</sub>	-443	1240
V <sub>cc</sub>	-98	1240
WE	1272	1171
ŌĒ	2039	939
CE	1954	-1401

<sup>\*</sup> Coordinates are calculated from die center point

# AT28C256 Die Map

Die Size: 178 X 242 mils Connect Substrate to Ground



#### Die Pad Coordinates \*


Signal	х	Υ
Name	(μ)	(μ)
$A_0$	-1792	-2951
A <sub>1</sub>	-2037	-2951
A <sub>2</sub>	-2126	-2711
A <sub>3</sub>	-2126	2490
A4	-2108	2722
A <sub>5</sub>	-1868	2722
A <sub>6</sub>	-1432	2722
A <sub>7</sub>	-1228	2722
<b>A</b> 8	1658	2722
<b>A</b> 9	1832	2722
A <sub>10</sub>	2035	-2677
A <sub>11</sub>	2035	2722
A <sub>12</sub>	-1054	2722
A <sub>13</sub>	1454	2722
A <sub>14</sub>	-851	2722

Signal	х	Υ
Name	(μ)	(μ)
I/O <sub>0</sub>	-1416	-2911
I/O <sub>1</sub>	-1117	-2911
I/O <sub>2</sub>	-787	-2911
I/O <sub>3</sub>	415	-2911
1/04	745	-2911
I/O <sub>5</sub>	1044	-2911
I/O <sub>6</sub>	1374	-2911
I/O <sub>7</sub>	1673	-2911
GND	-438	-2902
GND	66	-2902
V <sub>cc</sub>	-435	2790
V <sub>cc</sub>	-89	2790
WE	1280	2722
ŌĒ	2039	2490
CE	2035	-2951

<sup>\*</sup> Coordinates are calculated from die center point

#### AT28HC256 Die Map

Die Size: 178 X 242 mils Connect Substrate to Ground



#### Die Pad Coordinates \*


Signal	х	Υ
Name	(μ)	(μ)
A <sub>0</sub>	-1792	-2951
A <sub>1</sub>	-2037	-2951
<b>A</b> <sub>2</sub>	-2126	-2711
A <sub>3</sub>	-2126	2490
A <sub>4</sub>	-2108	2722
<b>A</b> 5	-1868	2722
A <sub>6</sub>	-1432	2722
A <sub>7</sub>	-1228	2722
A <sub>8</sub>	1658	2722
A <sub>9</sub>	1832	2722
A <sub>10</sub>	2035	-2677
A <sub>11</sub>	2035	2722
A <sub>12</sub>	-1054	2722
A <sub>13</sub>	1454	2722
A <sub>14</sub>	-851	2722

Signal	Х	Υ
Name	(μ)	(μ)
I/O <sub>0</sub>	-1416	-2911
I/O <sub>1</sub>	-1117	-2911
I/O <sub>2</sub>	-787	-2911
I/O <sub>3</sub>	415	-2911
1/04	745	-2911
I/O <sub>5</sub>	1044	-2911
1/06	1374	-2911
1/07	1673	-2911
GND	-438	-2902
GND	66	-2902
Vcc	-435	2790
Vcc	-89	2790
WE	1280	2722
ŌĒ	2039	2490
CE	2035	-2951

<sup>\*</sup> Coordinates are calculated from die center point

# AT28LV256 Die Map

Die Size: 178 X 242 mils Connect Substrate to Ground



#### Die Pad Coordinates \*

Signal	X	Y
Name	(μ)	(μ)
A <sub>0</sub>	-1792	-2951
A <sub>1</sub>	-2037	-2951
A <sub>2</sub>	-2126	-2711
A <sub>3</sub>	-2126	2490
A4	-2108	2722
A <sub>5</sub>	-1868	2722
A <sub>6</sub>	-1432	2722
A <sub>7</sub>	-1228	2722
A <sub>8</sub>	1658	2722
<b>A</b> 9	1832	2722
A <sub>10</sub>	2035	-2677
A <sub>11</sub>	2035	2722
A <sub>12</sub>	-1054	2722
A <sub>13</sub>	1454	2722
A <sub>14</sub>	-851	2722

Signal	Х	Υ
Name	(μ)	(μ)
I/O <sub>0</sub>	-1416	-2911
I/O <sub>1</sub>	-1117	-2911
I/O <sub>2</sub>	-787	-2911
I/O <sub>3</sub>	415	-2911
I/O <sub>4</sub>	745	-2911
I/O <sub>5</sub>	1044	-2911
I/O <sub>6</sub>	1374	-2911
I/O <sub>7</sub>	1673	-2911
GND	-438	-2902
GND	66	-2902
V <sub>cc</sub>	-435	2790
V <sub>cc</sub>	-89	2790
WE	1280	2722
ŌĒ	2039	2490
CE	2035	-2951


<sup>\*</sup> Coordinates are calculated from die center point





#### AT28C010 Die Map

Die Size: 245 X 361 mils Connect Substrate to Ground



\*\* Indicates Double Bonding

# Die Pad Coordinates \*

Signal	Х	Υ
Name	(μ)	(μ)
A <sub>0</sub>	-2647	-4318
A <sub>1</sub>	-2875	-4318
A <sub>2</sub>	-2960	-4053
A <sub>3</sub>	-2960	-3825
A4	-2973	3847
A <sub>5</sub>	-2973	4112
A <sub>6</sub>	-2673	4280
A <sub>7</sub>	-2433	4280
A <sub>8</sub>	2611	4274
A <sub>9</sub>	2857	4067
A <sub>10</sub>	2783	-4200
A <sub>11</sub>	2857	3839
A <sub>12</sub>	-454	4274
A <sub>13</sub>	2384	4274
A <sub>14</sub>	2156	4274
A <sub>15</sub>	-226	4274
A <sub>16</sub>	2	4274

Signal	Х	Υ
Name	(μ)	(μ)
I/O <sub>0</sub>	-609	-4399
1/01	-274	-4399
I/O <sub>2</sub>	62	-4399
I/O <sub>3</sub>	950	-4399
I/O <sub>4</sub>	1288	-4399
I/O <sub>5</sub>	1623	-4399
I/O <sub>6</sub>	1961	-4399
I/O <sub>7</sub>	2296	-4399
GND	311	-4399
GND	530	-4405
GND	688	-4405
V <sub>cc</sub>	286	4310
V <sub>cc</sub>	575	4286
WE	1928	4274
ŌĒ	2783	-3973
CE	2716	-4444

<sup>\*</sup> Coordinates are calculated from die center point

Nonvolatile Memory Product Informat	ion 1
E <sup>2</sup> PROMS	2
EPROMS	3
Flash Memories	4
FPGA Configuration Memories	5
Quality and Reliability	6
Military	7
Die Products	8
Package Outlines	9
Miscellaneous Information	10





# Contents

# Section 9 Package Outlines

Standard Package Outlines	9-3
Thermal Characteristics of Atmel Packages	9-15
Available Packing Methods and Quantities	9-17







#### **Table of Contents**

Each Atmel data sheet includes an Ordering Information Section which specifies the package types available. This section provides size specifications and outlines for all package types. (1)

Package	Description S	ee Page
32B	32 Lead, 0.600" Wide, Ceramic Side Braze Dual Inline (Side Braze)	9-5
28D6	28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)	9-5
32D6	32 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)	9-5
32DW6	32 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)	9-5
42DW6	42 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)	9-6
28F	28 Lead, Non-Windowed, Ceramic Button-Brazed Flat Package (Flatpack)	9-6
32F	32 Lead, Non-Windowed, Ceramic Button-Brazed Flat Package (Flatpack)	9-6
20J	20 Lead, Plastic J-Leaded Chip Carrier (PLCC)	9-6
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)	9-7
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)	9-7
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)	9-7
44L	44 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)	9-7
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)	9-7
24P6	24 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	9-7
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	9-7
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	9-7
40P6	40 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	9-8
42P6	40 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	9-8
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline (SOIC)	9-8
32R	32 Lead, 0.440" Wide, Plastic Gull Wing Small Outline (SOIC)	9-8
44R	44 Lead, 0.440" Wide, Plastic Gull Wing Small Outline (SOIC)	9-10
	(c	ontinued)

# Standard Package Outlines


1. Dimensions shown do not include lead plating or mold flash.






# Table of Contents (continued)

Package	Description	See Page
14S	14 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (SOIC)	9-10
20S	20 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)	9-10
24S	24 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)	9-10
28S	28 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)	9-11
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)	9-11
8S2	8 Lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)	9-11
28T	28 Lead,Plastic Thin Small Outline Package (TSOP)	9-11
32T	32 Lead,Plastic Thin Small Outline Package (TSOP)	9-12
40T	40 Lead, Plastic Thin Small Outline Package (TSOP)	9-12
48T	48 Lead,Plastic Thin Small Outline Package (TSOP)	9-12
28U	28 Pin, Ceramic Pin Grid Array (PGA)	9-12
30U	30 Pin, Ceramic Pin Grid Array (PGA)	9-13
40V	40 Lead, Plastic Thin Small Outline Package (TSOP)	9-13



28D6, 28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip) Dimensions in Inches and (Millimeters)




**32D6**, 32 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip) Dimensions in Inches and (Millimeters) MIL-STD-1835 D-16 CONFIG A


.620(15.7) .590(15.0) AT STANDOFF

.012(.305)

.008(.203)




**32DW6**, 32 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip) Dimensions in Inches and (Millimeters) MIL-STD-1835 D-16 CONFIG A









**42DW6**, 42 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip) Dimensions in Inches and (Millimeters)




**28F**, 28 Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack) Dimensions in Inches and (Millimeters) MIL-STD-1835 F-12 CONFIG B




**32F**, 32 Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack) Dimensions in Inches and (Millimeters) MIL-STD-1835 F-18 CONFIG B JEDEC OUTLINE MO-115




**20J**, 20 Lead, Plastic J-Leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters)
JEDEC STANDARD MS-018 AA




**32J**, 32 Lead, Plastic J-Leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters)
JEDEC STANDARD MS-016 AE




**44J**, 44 Lead, Plastic J-Leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters)
JEDEC STANDARD MS-018 AC



**32L**, 32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC) Dimensions in Inches and (Millimeters)\* MIL-STD-1835 C-12



**44L**, 44 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC) Dimensions in Inches and (Millimeters)\* MIL-STD-1835 C-5



\*Ceramic lid standard unless specified.







8P3, 8 Lead, 0.300" Wide, 24P6, 24 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-001 BA JEDEC STANDARD MS-011 AA .380(9.65) 1.27(32.3) .360(9.14) 1.24(31.5) PIN أممم .260(6.60) .566(14.4) .240(6.10) .530(13.5) .027(.690) .300(7.62) REF .090(2.29) 1.100(27.94) REF .170(4.32) .220(5.59) .005(.127) .100(2.54) BSC MÀX MAX SEATING SEATING PLANE PLANE .015(.380) MIN .065(1.65) .135(3.43) .161(4.09) .015(.381) .125(3.18) .020(.510) .125(3.18) .022(.559) .065(1.65) .016(.410) .065(1.65) .014(.356) .055(1.40) .041(1.04) .110(2.79) .090(2.29) .630(16.0) .325(8.26) .590(15.0) O 15 REF .012(.305) .012(.305) .008(.203) .008(.203) .690(17.5) .400(10.2) MAX .610(15.5) 28P6, 28 Lead, 0.600" Wide, 32P6, 32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-011 AB 1.47(37.3) 1.67(42.4) 1.64(41.7) PIN 1.44(36.6) 566(14.4) .566(14.4) .530(13.5) .530(13.5) .090(2.29) .090(2.29) 1.500(38.10) REF 1.300(33.02) REF MAX MAX .220(5.59) MAX .220(5.59) .005(.127) .005(.127) MAX MIŃ MIŃ SEATING SEATING PLANE PLANE .065(1.65) .065(1.65) 161(4.09) .161(4.09) .015(.381) .015(.381) .125(3.18) .125(3.18) .022(.559) .022(.559) .065(1.65) .065(1.65) .014(.356) .014(.356) .041(1.04) .110(2.79) .041(1.04) .110(2.79) .090(2.29) .090(2.29) .630(16.0) .630(16.0) .590(15.0) .590(15.0) RFF REF .012(.305) .012(.305) .008(.203) .008(.203) .690(17.5) .690(17.5)

.610(15.5)


.610(15.5)




**42P6**, 42 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters)



**28R**, 28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline (SOIC) Dimensions in Inches and (Millimeters)





**32R**, 32 Lead, 0.440" Wide, Plastic Gull Wing Small Outline (SOIC) Dimensions in Inches and (Millimeters)














**20S**, 20 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC) Dimensions in Inches and (Millimeters)





**14S**, 14 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (SOIC) Dimensions in Inches and (Millimeters)



**24S**, 24 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC) Dimensions in Inches and (Millimeters)









8S2, 8 Lead, 0.200" Wide,
Plastic Gull Wing Small Outline (EIAJ SOIC)
Dimensions in Inches and (Millimeters)

용 REF




**8S1,** 8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) Dimensions in Inches and (Millimeters)




**28T**, 28 Lead, Plastic Thin Small Outline Package (TSOP)


Dimensions in Millimeters and (Inches) \*













\*Controlling dimension: millimeters

**48T**, 48 Lead, Plastic Thin Small Outline Package (TSOP) Dimensions in Millimeters and (Inches) \* JEDEC OUTLINE MO-142 DD




**40T**, 40 Lead, Plastic Thin Small Outline Package (TSOP)


Dimensions in Millimeters and (Inches) \*



\*Controlling dimension: millimeters

**28U**, 28 Pin, Ceramic Pin Grid Array (PGA) Dimensions in Inches and (Millimeters)







### 9

### **Thermal Characteristics of Atmel Packages**

The thermal performance of the semiconductor package is a very important consideration for the board designer. The reliability and functional life of the device is directly related to its junction operating temperature. As the temperature of the device increases, the stability of its junctions decline, as does its reliable life. The thermal performance is also important to the board design, because it may limit the board density, or dictate the board location of high powerdissipating devices, or require expensive cooling methods for the system. As devices have become more complex and boards have become denser, the need to account for the thermal characteristics of packages has shifted from being a minor consideration to being a necessary consideration.

The thermal performance of a package is measured by its ability to dissipate the power required by the device into its surroundings. The electrical power drawn by the device generates heat on the top surface of the die. This heat is con-

ducted through the package to the surface and then transferred to the surrounding air by convection. Each heat transfer step has a corresponding resistance to the heat flow, which is given the value  $\theta$ , the thermal resistance coefficient. Subscripts are added to the coefficient to specify the two points that the heat is transferred between. Commonly used coefficients are  $\theta_{JA}$  (junction to ambient air),  $\theta_{JC}$  (junction to package case), and  $\theta_{CA}$  (case to ambient air).

An electrical analogy can be made, as shown in the figure below, to illustrate the heat flow of a package. The heat transfer can be characterized mathematically by the following equation,

$$Tj - Ta = P \times \theta_{JA}$$


where.

P = Device operating power [watts]

Tj = Temperature of a junction on the device [ °C ]

Ta = Temperature of the surrounding ambient air [ °C ]

(continued)



# Thermal Specifications

0636A



### Thermal Characteristics of Atmel Packages (Continued)

Two conclusions can be made after examining this analogy. First, the lower the value of  $\theta_{JA}$ , the better the heat dissipation of the package. Secondly, the value of  $\theta_{JA}$  is directly dependent upon both the conductive  $(\theta_{JC})$  and convective  $(\theta_{CA})$  properties of the package.  $\theta_{JC}$  is a function of the package material, the adhesion between the package materials, and device size.  $\theta_{CA}$  is a function of the package size and configuration, package mounting

method, and air flow across the package. Lower  $\theta_{JA}$  values can be achieved by specifying ceramic packages instead of plastic packages, choosing larger packages, or improving air flow across the package.

The thermal resistance values of Atmel standard packages are listed on the following page. The figures shown are maximum values for  $\theta$ , typical values are lower dependent upon the device type.

#### Thermal Resistance Coefficients

		θJC	θ <b>JA</b> [ <b>°CW</b> ]
		[°ČW]	Airflow = 0 ft/min
Ceramic DIP	24D3/DW3	9	65
	24D6/DW6	10-15	45
	28D6/DW6	10-15	45
	32D6/DW6	10	45
	40D6/DW6	7	40
Plastic DIP	24P3	22	82
	24P6	39	82
	28P6	36	77
	32P6	34	72
	40P6	30	. 68
Leadless Chip Carrier	28L/LW	12	68
(LCC)	32L/LW	10	65
	44L/LW	8-10	60
	68L/LW	6-8	50-60
Plastic Leaded	28J	16	60
Chip Carrier (PLCC)	32J	16	60
(1 200)	44J	14	50
J-Leaded	28K/KW	16	72
Chip Carrier (JLCC)	32K/KW	16	72
(0200)	44K/KW	16	68
	44K/KW	10-14	47
Cerpack	24C/CW	15	81
Flatpack	28F	10	65
	32F	8-10	60
PGA	28U	10	65
Sidebraze	32S	8-10	40-50
TSOP	28T	66	141
	32T	45	113

### **Available Packing Methods and Quantities**

Atmel provides four different packing methods to provide maximum protection for our product and to best suit our customer's needs: 1) Shipping Tubes, 2) Shipping Trays, 3) Unit Packing, and 4)

Tape and Reel. These first three methods are our standard pack, but we also provide tape and reel upon customer request.

### 1. Shipping Tubes

- Material: Clear polyvinyl chloride
- ESD: Topically coated with anti-static solution

### **Quantity Per Tube**

PACKAGE_	LEAD COUNT	PKG CODE	QTY/TUBE
Cerdip (300 mil)	16	D3/DW3	24
	20	D3/DW3	19
	24	D3/DW3	15
Cerdip (600 mil)	24	D6/DW6	16
	28	D6/DW6	14
	32	D6/DW6	12
	40	D6/DW6	10
	42	DW6	9
Flatpack	28	F	15
	32	F	15
LCC	20	L/LW	54
	28	L/LW	42
	32	L/LW	34
	44	L/LW	29
Plastic Dip (300 mil)	8	P3	50
	20	P3	19
	24	P3	15
Plastic Dip (600 mil)	24	P6	16
	28	P6	14
	32	P6	12
	40	P6	10
	42	P6	10
PLCC	20	J	48
	28	J	38
	32	J	32
	44	J	27

(continued)

## Packing Methods and Quantities

0637A





### **Quantity Per Tube (Continued)**

PACKAGE	LEAD COUNT	PKG CODE	QTY/TUBE
SOIC (150 mil)	8	S1	100
	14	S	56
SOIC (210mil)	. 8	S2	94
SOIC (300 mil)	20	S	31
	24	S	31
	28	S	27
SOIC (330 mil)	28	R	26
	32	R	22
SOIC (450 mil)	32	R	23
Sidebraze	32	В	12

### 2. Shipping Trays

- Conforms to JEDEC Thin Matrix Tray outlines
- . Bakeable and Conductive

### **Quantity Per Tray**

PACKAGE	LEAD COUNT	PKG CODE	QTY/TRAY
TSOP	28	Т	234
	32	Т	156
	40	Т	120
	40	V	160
	48	Т	96

### 3. Unit Pack/Boxes

• In order to maximize protection, each unit is packed in specially designed carriers/boxes.

### **Quantity Per Unit Pack/Box**

PACKAGE	LEAD COUNT	PKG CODE	METHOD	QTY
Pin Grid Array	28	U	Box	20
	30	U	Box	20

### 4. Tape and Reel

- . Meets or exceeds the requirements of EIA-481-x, Carrier Taping of SMC for Automated Handling
- Material: Carrier Tape = Black, conductive PVC or polystyrene

Cover Tape = Clear, anti-static polyester film

Reel = 13 inch diameter plastic reel; 7 inch diameter plastic reel used for 500 piece quantities

• Each reel is individually packed into its own box, with a bar code label attached to both the reel and box

### **Quantity Per Reel**

PACKAGE	LEAD COUNT	PKG CODE	WIDTH	PITCH	QTY
PLCC	28	J	24 mm	16 mm	750
	32	J	24 mm	16 mm	750
	44	J	32 mm	24 mm	500
SOIC(150 mil)	8	S1	12 mm	8 mm	Up to 3000 in 500
	14	S	12 mm	8 mm	piece increments
SOIC (210 mil)	8	S2	16 mm	12 mm	Up to 2000 in 500 piece increments
SOIC (300 mil)	20	S	24 mm	12 mm	1000
	24	S	24 mm	12 mm	1000
	28	S	24 mm	12 mm	1000
SOIC (330 mil)	28	R	24 mm	16 mm	1000
TSOP	28	Т	24 mm	12 mm	2000
	32	Т	32 mm	16 mm	1500
	40	T	32 mm	16 mm	1250



Nonvolatile Memory Product Information	1
E <sup>2</sup> PROMS	
EPROMS	
Flash Memories	A E
FPGA Configuration Memories	5
Quality and Reliability	á
Military	7
Die Products	3
Package Outlines	**







### Contents

### Section 10 Miscellaneous Information

Atmel Product Line Guide	10-3
Atmel Sales Offices & Operations	10-7
Atmel North American Distributors	10-9
Atmel North American Representatives	10-19
	10-23





### E<sup>2</sup> Logic Family: E<sup>2</sup>PROM + Gate Array

Device Name	E <sup>2</sup> PROM Bits	Number of Usable Gates	Number of I/O	Package Type
AT88SC200	2,048	800	8	PDIP/SOIC
AT88SC210	2,048	1,000	64	PQFP/TQFP/PLCC
AT88SC230	2,048	3,300	100	PQFP/TQFP/PLCC
AT88SC2100	2,048	10,000	48	PQFP/TQFP/PLCC
AT88SC410	4,096	1,300	24	PDIP/SOIC
AT88SC1610	16,384	1,500	8	PDIP/SOIC
AT88SC16350	16,384	35,000	144	PQFP/TQFP

#### Microcontrollers

Part Number	Memory Size	Description			
AT89C51	4K x 8	80C31 Microcontroller with 4K bytes Flash			
AT89LV51	4K x 8	2.7-Volt, 80C31 Microcontroller with 4K bytes Flash			
AT89C52	8K x 8	30C32 Microcontroller with 8K bytes Flash			
AT89LV52	8K x 8	2.7-Volt, 80C32 Microcontroller with 8K bytes Flash			
AT89C1051	1K x 8	80C31 Microcontroller with 1K bytes Flash, 20-Pin Package			
AT89C2051	2K x 8	80C31 Microcontroller with 2K bytes Flash, 20-Pin Package			
AT89S8252	8K x 8	Downloadable Microcontroller with 8K bytes Flash and 2K bytes E <sup>2</sup> PROM			
AT89C55	20K x 8	80C32 Microcontroller with 20K bytes Flash			

### **Flash Memory Cards**

Part Number	Organization	Vcc	Description
AT5FC001	1M byte	5-Volt	PCMCIA Compatible Flash Memory Card
AT5FC002	2M byte	5-Volt	PCMCIA Compatible Flash Memory Card
AT5FC004	4M byte	5-Volt	PCMCIA Compatible Flash Memory Card
AT5FC008	8M byte	5-Volt	PCMCIA Compatible Flash Memory Card

### (Cache Logic<sup>™</sup> FPGAs)

Part Number	Registers	Usable Gates	Frequency	Description
AT6002	1.024	2K-4K	250 MHz	96 I/O Pins, 5-Volt, Very Low Power
AT6003	1,600	3K-6K	250 MHz	120 I/O Pins, 5-Volt, Very Low Power
AT6005	3,136	5K-10K	250 MHz	108 I/O Pins, 5-Volt, Very Low Power
AT6010	6,400	10K-20K	250 MHz	204 I/O Pins, 5-Volt, Very Low Power
Low Voltage				
AT6002LV	1.024	2K-4K	250 MHz	96 I/O Pins, 3-Volt, Very Low Power
AT6003LV	1,600	3K-6K	250 MHz	120 I/O Pins, 3-Volt, Very Low Power
AT6005LV	3,136	5K-10K	250 MHz	108 I/O Pins, 3-Volt, Very Low Power
AT6010LV	6,400	10K-20K	250 MHz	204 I/O Pins, 3-Volt, Very Low Power

#### **FPGA Design Development Software**

FPGA design tools are available across a broad range of CAE tool vendors and PC and workstation platforms. Design methods supported include: schematic capture, logic synthesis (VHDL and Verilog), PLD entry (ABEL and CUPL), and automatic component generation of hard macros for user-parametrized structured logic (arithmetic elements, counters, registers, encoders, decoders, and other common functions). Refer to current Configurable Logic Data Book.

#### CAE Tool Support:

Cadence, Exemplar, Intergraph, Mentor, Synopsys, ViewLogic.

#### Platform Support:

PC, SUN Workstations, HP Workstations.

<u>AIMEL</u>



### **Gate Arrays/Embedded Arrays**

Part Number	Gates	Description
ATL50 Series	4K-1120K	0.5-Micron CMOS Gate Array, 2.0-Volt & 3.3-Volt Mixed Voltage Operation, 16 Versions with Various Pin & Gate Counts, Memory, Megacells
ATLS60 Series	12.5K-150K	O.6-Micron CMOS Gate Array, 3.3-Volt & 5.0-Volt Operation, Staggered Row Bond Pads,     8 Versions with Various Pin & Gate Counts, Memory, Megacells
ATL60 Series	4K-1120K	O.6-Micron CMOS Gate Array, 3.3-Volt & 5.0-Volt Operation,     16 Versions with Various Pin & Gate Counts, Memory, Megacells
ATL80 Series	2K-600K	0.8-Micron CMOS Gate Array, 3.3-Volt & 5.0-Volt Operation, 12 Versions with Various Pin & Gate Counts, Memory, Megacells
ATLV Series	2K-35K	1.0-Micron CMOS Gate Array, 1.0-Volt & 3.3-Volt Operation,     8 Underlayers with Various Pin & Gate Counts, Memory, Megacells

### Cell-Based ICs

Part Number	Description
ECDM05	0.5-Micron CMOS Cell-Based IC Family, 3.3-Volt Operation, Digital, Analog, Memory, Megacells
ECLP07	0.7-Micron CMOS Cell-Based IC Family, 3.3-Volt Operation, Digital, Analog, Memory, Megacells
ECPD07	0.7-Micron CMOS Cell-Based IC Family, 5.0-Volt Operation, Digital, Analog, Memory, Megacells
ECPD10	1.0-Micron CMOS Cell-Based IC Family, 5.0-Volt Operation, Digital, Analog, Memory, Megacells

### **Programmable Logic Devices**

Part Number	Packages	Speeds	Description
Flash-Based			
ATF16V8B	20-Pin	7.5-25 ns	8 FFs, 8 I/O Pins, Standard Power
ATF16V8BQ,BQL	20-Pin	10-25 ns	8 FFs, 8 I/O Pins, Quarter Power, Low Power
ATF16V8C	20-Pin	5-7.5 ns	8 FFs, 8 I/O Pins, Standard Power
ATF16V8CZ	20-Pin	10-15 ns	8 FFs, 8 I/O Pins, Zero Power
ATF20V8B	24-Pin, 28-Pin	7.5-25 ns	8 FFs, 8 I/O Pins, Standard Power
ATF20V8BQ,BQL	ATF20V8BQ,BQL 24-Pin, 28-Pin		8 FFs, 8 I/O Pins, Quarter Power, Low Power
ATF22V10B	24-Pin, 28-Pin	7.5-25 ns	10 FFs, 10 I/O Pins, Standard Power
ATF22V10BQ,BQL	ATF22V10BQ,BQL 24-Pin, 28-Pin		10 FFs, 10 I/O Pins, Quarter Power, Low Power
ATF22V10C	24-Pin, 28-Pin	5-7.5 ns	10 FFs, 10 I/O Pins, Standard Power
ATF22V10CZ	24-Pin, 28-Pin	10-15 ns	10 FFs, 10 I/O Pins, Zero Power
ATF1500,L	44-Pin	7.5-25 ns	32 FFs, 32 I/O Pins, Standard Power & Low Power
Low Voltage			
ATF16LV8C	20-Pin	10-15 ns	8 FFs, 8 I/O Pins, Low Voltage
ATF16LV8CZ	20-Pin	15-25 ns	8 FFs, 8 I/O Pins, Low Voltage, Zero Power
AT22LV10,L	24-Pin, 28-Pin	20-30 ns	10 FFs, 10 I/O Pins, Standard & Low Power
ATLV750B,BL 24-Pin, 28-Pin		10-15 ns	20 FFs, 10 I/O Pins, Standard & Low Power
ATF1500LV,L	44-Pin	12-25 ns	32 FFs, 32 I/O Pins, Standard & Low Power
5-Volt, EPROM-Base	ed		
AT22V10,L	24-Pin, 28-Pin	15-25 ns	10 FFs, 10 I/O Pins, Standard & Low Power
AT22V10B	24-Pin, 28-Pin	7.5-10 ns	10 FFs, 10 I/O Pins, Standard Power
ATV750,L	24-Pin, 28-Pin	20-25 ns	20 FFs, 10 I/O Pins, Standard & Low Power
ATV750B,BL	24-Pin, 28-Pin	7.5-25 ns	20 FFs, 10 I/O Pins, Standard & Low Power
ATV2500H,L	ATV2500H,L 40-Pin, 44-Pin		48 FFs, 24 I/O Pins, Standard & Low Power
ATV2500B,BL 44-Pin		12-20 ns	48 FFs, 24 I/O Pins, Standard & Low Power
ATV2500BQ,BQL 40-Pin, 44-Pin		20-25 ns	48 FFs, 24 I/O Pins, Quarter Power, Low Power
AT V2000DQ,DQL	70 1 111, 44-1 111	20-23113	TO 1 1 3, ET I/O 1 III3, Qualici 1 Offici, LOW 1 OWEI

### **Atmel Product Line Guide**

### **Programmable Logic Device Design Software**

Part Number	Description	
ATDS1100PC	Atmel - Synario Entry	
ATDS1120PC	Atmel - Synario Verilog Simulation	
ATDS1130PC	Atmel - Synario VHDL Synthesis	
ATDS1110PC	Atmel - ABEL (Windows Version)	
ATDS1210PC	Atmel - ABEL (DOS Version)	
ATDS1320PC	Atmel - ProPLD ViewLogic System	

### **Secure Memory ICs**

Part Number	Memory Size	Description
AT88SC101	1024 x 1	1K Serial E <sup>2</sup> PROM with Security, 1 Memory Zone, 1024 Bits
AT88SC102		1K Serial E <sup>2</sup> PROM with Security, 2 Memory Zones, 512 Bits Each
AT88SC103	1536 x 1	1K Serial E <sup>2</sup> PROM with Security, 3 Memory Zones, 512 Bits Each
AT88SC1601	15,872 x 1	16K Serial E <sup>2</sup> PROM with Security, 1 Memory Zone, 15,872 Bits
RF ID ASICs	Up to 16K x 1	Analog, Digital & Memory on Single-Chip ASIC





## North American Sales Offices

#### **NORTHWEST**

2325 Orchard Parkway San Jose, CA 95131 TEL (408) 436-4270 FAX (408) 436-4314

#### NORTHEAST

300 Granite Street, #409 Braintree, MA 02184 TEL (617) 849-0220 FAX (617) 848-0012

135 Michael Cowpland Dr., #203 Kanata, Ontario K2M 2E9 Canada TEL (613) 599-5338 FAX (613) 599-5337

#### MID-ATLANTIC

101 Carnegie Center, #219 Princeton, NJ 08540 TEL (609) 520-0606 FAX (609) 520-9175

#### SOUTHEAST

809 Spring Forest Road, #600 Raleigh, NC 27609 TEL (919) 850-9889 FAX (919) 850-9894

## NORTH CENTRAL & EAST CENTRAL

1721 Moon Lake Blvd., #430 Hoffman Estates, IL 60194 TEL (847) 310-1200 FAX (847) 310-1650

#### SOUTH CENTRAL

11782 Jollyville Rd. Austin, TX 78759 TEL(512) 219-4050 FAX (512) 219-4051

17304 Preston Road, Suite 720 Dallas, TX 75252 TEL (214) 733-3366 FAX (214) 733-3163

#### SOUTHWEST

8101 Kaiser, Suite 140 Anaheim Hills, CA 92808 TEL (714) 282-8080 FAX (714) 282-0500

#### International Sales Offices

#### AUSTRIA

Atmel GmbH Niederlassung Oesterreich Untere Rentmeistergasse 12 3170 Hainfeld Austria TEL (43) 2764-3555 FAX (43) 2764-3538

#### DENMARK

Naverland 2 2600 Glostrup Denmark TEL (45) 4343-0801 FAX (45) 4343-0861

#### **FINLAND**

Atmel OY Sinikalliontie 5 02630 Espoo Finland TEL (358) 0-5023026 FAX (358) 0-5023126

#### **FRANCE**

Atmel Southern Europe 55 Avenue Diderot 94100 St. Maur Des Fosses Paris, France TEL (33) 1-48855522 FAX (33) 1-48855596

#### **GERMANY**

Atmel GmbH Ginnheimer Strasse 45 D-60487 Frankfurt 90 Germany TEL (49) 69-7075910 FAX (49) 69-7075912

Atmel GmbH Niederlassung Sud Litzdorfer Strasse 11 D-83064 Raubling Germany TEL (49) 8034-9127 FAX (49) 8034-9330

#### HONG KONG

Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road, Tsimshatsui East
Kowloon
Hong Kong
TEL (852) 27219778
FAX (852) 27221369

#### **ITALY**

Ufficio di Milano Centro Direzionale Colleoni Palazzo Andromeda 3 20041 Agrate Brianza Italy TEL (39) 39 605 69 55 FAX (39) 39 605 69 69

#### JAPAN

Atmel Japan K.K. Thomas Bldg., 16-1 Nihonbashi Hakosaki-Cho Chuo-Ku, Tokyo 103 Japan TEL (81) 3-5641-0211 FAX (81) 3-5641-0217

#### **KOREA**

Atmel Korea, Ltd. 6F, Norsan Bldg., 106-8 Guro 5—Dong, Guro-Ku Seoul, Korea (152-055) TEL (82) 2-8396341 FAX (82) 2-8396343

#### SINGAPORE

Atmel Singapore PTE., Ltd. 6001 Beach Road Golden Mile Tower #21-01 Singapore 0719 TEL (65) 2999-212 FAX (65) 2910-955

#### **SWEDEN**

Atmel Sweden P.O. Box 142 S-19422 Upplands Vasby Sweden TEL (46) 8-590-74910 FAX (46) 8-590-74940

#### **TAIWAN**

Atmel Taiwan Ltd. FL 15-4, No. 83, Sec. 1 Nan-Kan Road Lu Chu Hsiang, Taoyuan Hsien Taiwan, R.O.C. TEL (886) 3-3229133 FAX (886) 3-3229131

#### UNITED KINGDOM

Atmel U.K., Ltd.
Coliseum Business Centre
Riverside Way
Camberley, Surrey GU15 3YL
England
TEL (44) 1276-686677
FAX (44) 1276-686697

0411D





#### **Atmel Operations**

#### ATMEL COLORADO SPRINGS

1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

#### ATMEL ROUSSET

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 42 53 60 00 FAX (33) 42 53 60 01

#### **Atmel Development Centers**

ATMEL CHESAPEAKE

6740 Alenader Bell Dr., #100 Columbia, MD 21046 TEL (410) 312-4400 FAX (410) 312-4424

#### ATMEL NORWAY

Vestre Rosten 78 7075 Tiller Norway TEL (47) 72 88 87 20 FAX (47) 72 88 87 18

### **North American Distributors**

#### Alabama

#### ALL AMERICAN SEMICONDUCTOR

4950 Corporate Dr., Suite 115D Huntsville, AL 35805 TEL (205) 837-1555 FAX (205) 837-7733

## ARROW/SCHWEBER ELECTRONICS

1015 Henderson Road Hunstville, AL 35816 TEL (205) 837-6955 FAX (205) 721-1581

## INSIGHT ELECTRONICS, INC. 4835 University Square,

Suite 19 Huntsville, AL 35816 TEL (205) 830-1222 FAX (205) 830-1225

#### MARSHALL INDUSTRIES

3313 Memorial Parkway South Huntsville, AL 35801 TEL (205) 881-9235 FAX (205) 881-1490

#### MILGRAY/HUNTSVILLE

5021 Bradford Drive Suite 202 Huntsville, AL 35805 TEL (205) 722-9709 FAX (205) 722-0161

#### PIONEER TECHNOLOGIES

4835 University Square, Suite 5 Huntsville, AL 35816 TEL (205) 837-9300 FAX (205) 837-9358

#### Arizona

## ARROW/SCHWEBER ELECTRONICS

2415 West Erie Drive Tempe, AZ 85282 TEL (602) 431-0030 FAX (602) 431-9555

#### INSIGHT ELECTRONICS, INC.

1515 West University, Suite 103 Tempe, AZ 85281 TEL (602) 829-1800 FAX (602) 967-2658

#### MARSHALL INDUSTRIES

9831 S. 51st Street, Suite C107-109 Phoenix, AZ 85044 TEL (602) 496-0290 FAX (602) 893-9029

## PIONEER STANDARD ELECTRONICS

1438 West Broadway, Suite B-140 Tempe, AZ 85282 TEL (602) 350-9335 FAX (602) 350-9376

#### California

#### ALL AMERICAN SEMICONDUCTOR

230 Devcon Drive San Jose, CA 95112 TEL (408) 441-1300 FAX (408) 437-8970

26010 Mureau Road, Suite 120 Calabasas, CA 91302 TEL (818) 878-0555 FAX (818) 878-0533

10805 Holder Street, Suite 100 Cypress, CA 90630 TEL (714) 229-8600 FAX (714) 229-8603

6390 Greenwich Drive, Suite 170 San Diego, CA 92122 TEL (619) 658-0200 FAX (619) 658-0201

111 S. Court Street, Suite 104 Visalia, CA 93291 TEL (209) 734-8861 FAX (209) 734-8865

## ARROW/SCHWEBER ELECTRONICS

6 Cromwell St., Suite 100 Irvine, CA 92718 TEL (714) 587-0404 FAX (714) 454-4206

Malibu Canyon Business Park 26677 West Agoura Road Calabasas, CA 91302 TEL (818) 880-9686 FAX (818) 880-4687 9511 Ridgehaven Court San Diego, CA 92123 TEL (619) 565-4800 FAX (619) 279-0862

1180 Murphy Avenue San Jose, CA 95131 TEL (408) 441-9700 FAX (408) 453-4810

#### INSIGHT ELECTRONICS, INC.

4333 Park Terrace Dr., Suite 101 Westlake Village, CA 91361 TEL (818) 707-2101 FAX (818) 707-0321

2 Venture Plaza, Suite 340 Irvine, CA 92718 TEL (714) 727-3291 FAX (714) 727-1804

9980 Huennekens Street San Diego, CA 92121 TEL (619) 677-3100 FAX (619) 677-3131

1295 Oakmead Parkway Sunnyvale, CA 94086 TEL (408) 720-9222 FAX (408) 720-8390

#### JAN DEVICES

6925 Canby Avenue, Building 109 Reseda, CA 91335 TEL (818) 757-2000 FAX (818) 708-7436

#### MARSHALL INDUSTRIES

9320 Telstar Avenue El Monte, CA 91731 TEL (818) 307-6000 FAX (818) 307-6173

2941 Sunrise Blvd., Suite 130 Rancho Cordova, CA 95742 TEL (916) 635-9700 FAX (916) 635-6044

336 Los Coches Street Milpitas, CA 95035 TEL (408) 942-4600 FAX (408) 262-1224

One Morgan Irvine, CA 92718 TEL (714) 859-5050 FAX (714) 581-5255

<u>AIMEL</u>

0412D



26537 Agoura Road Calabasas, CA 91302 TEL (818) 878-7000 FAX (818) 880-6846

5961 Kearny Villa San Diego, CA 92123 TEL (619) 627-4184 FAX (619) 627-4163

#### MILGRAY ELECTRONICS, INC.

2880 Zanker Road, Suite 102 San Jose, CA 95134 TEL (408) 456-0900 FAX (408) 456-0300

275 E. Hillcrest Dr., Suite 145 Thousand Oaks, CA 91360 TEL (805) 371-9399 FAX (805) 371-9317

#### MILGRAY/ORANGE COUNTY

25 Mauchly, Suite 329 Irvine, CA 92718 TEL (714) 753-1282 FAX (714) 753-1682

6835 Flanders Drive, Suite 300 San Diego, CA 92121 TEL (619) 457-7545 FAX (619) 457-9750

### PIONEER STANDARD ELECTRONICS

5126 Clareton Drive, Suite 160 Agoura Hills, CA 91301 TEL (818) 865-5800 FAX (818) 865-5814

9449 Balboa Avenue, Suite 114 San Diego, CA 92123 TEL (619) 560-1318 FAX (619) 514-7799

217 Technology Drive, Suite 110 Irvine, CA 92718 TEL (714) 753-5090 FAX (714) 753-5074

#### PIONEER TECHNOLOGIES

333 River Oaks Pkwy San Jose, CA 95134 TEL (408) 954-9100 FAX (408) 954-9113

#### ZEUS ELECTRONICS

6 Cromwell St., Suite 100 Irvine, CA 92718 TEL (714) 581-4622 (800) 52-HI-REL FAX (714) 454-4355

6276 San Ignacio Avenue, Suite E San Jose, CA 95119 TEL (408) 629-4789 (800) 52-HI-REL FAX (408) 629-4792

#### Colorado

## ARROW/SCHWEBER ELECTRONICS

101 Inverness Dr. East, Suite 120 Englewood, CO 80112 TEL (303) 799-0258 FAX (303) 799-0730

#### INSIGHT ELECTRONICS, INC.

2 Inverness Drive South, Suite 102 Englewood, CO 80112 TEL (303) 649-1800 FAX (303) 649-1818

#### MARSHALL INDUSTRIES

12351 North Grant Thornton, CO 80241 TEL (303) 451-8383 FAX (303) 457-2899

#### MILGRAY/COLORADO

5650 D T C Parkway, Suite 202 Englewood, CO 80111 TEL (303) 721-7702 FAX (303) 721-7803

### PIONEER TECHNOLOGIES GROUP

5600 Green Wood Plaza Blvd., Suite 200 Englewood, CO 80111 TEL 303-773-8090 FAX 303-773-8194

#### Connecticut

#### ALL AMERICAN

100 Mill Plain Rd., Suite 360 Danbury, CT 06811 TEL (203) 791-3818 FAX (516) 434-9394

## ARROW/SCHWEBER ELECTRONICS

860 N. Main Street Extension Wallingford, CT 06492 TEL (203) 265-7741 FAX (203) 265-7988

#### MARSHALL INDUSTRIES

20 Sterling Drive Barnes Industrial Park North P.O. Box 200 Wallingford, CT 06492-0200 TEL (203) 265-3822 FAX (203) 284-9285

#### MILGRAY/CONNECTICUT

326 West Main Street Milford, CT 06460 TEL (203) 878-5538 FAX (203) 878-6970

## PIONEER STANDARD ELECTRONICS

Two Trap Falls Shelton, CT 06484 TEL (203) 929-5600 FAX (203) 929-979

#### Florida

## ALL AMERICAN SEMICONDUCTOR

16115 N.W. 52nd Avenue Miami, FL 33014 TEL (305) 621-8282 FAX (305) 620-7831

14450 46th Street Shelter 116 Clearwater, FL 34622 TEL (813) 532-9800 FAX (813) 538-5567

1400 East Newport Center Drive, Suite 205 Deerfield Beach, FL 33442 TEL (305) 429-2800 FAX (305) 429-0391

## ARROW/SCHWEBER ELECTRONICS

400 Fairway Dr. Deerfield Beach, FL 33441 TEL (305) 429-8200 FAX (305) 428-3991

### **North American Distributors**

Bldg. D, Suite 3101, 3102, 3103 37 Skyline Dr. Lake Mary, FL 32746 TEL (407) 333-9300 FAX (407) 333-9320

### INSIGHT ELECTRONICS, INC.

600 North Lake Blvd., Suite 250 Altamonte Springs, FL 32701 TEL (407) 834-6310 FAX (407) 834-6461

6400 Congress Avenue, Suite 1600 Boca Raton, FL 33487 TEL (407) 997-2540 FAX (407) 997-2542

17757 US Hwy. 19 North, Suite 520 Clearwater, FL 34624 TEL (813) 524-8850 FAX (813) 532-4252

#### MARSHALL INDUSTRIES

2700 W. Cypress Creek Road, Suite D114 Ft. Lauderdale, FL 33309 TEL (305) 977-4880 FAX (305) 977-4887

380 S. Northlake Boulevard, Suite 1024 Altamonte Springs, FL 32701 TEL (407) 767-8585 FAX (407) 767-8676

2840 Scherer Drive, Suite 410 St. Petersburg, FL 33716 TEL (813) 573-1399 FAX (813) 573-0069

#### MILGRAY/FLORIDA

755 Rinehart Road, Suite 100 Lake Mary, FL 32746 TEL (407) 321-2555 FAX (407) 322-4225

## PIONEER STANDARD ELECTRONICS

674 S. Military Trail Deerfield Beach, FL 33442 TEL (305) 428-8877 FAX (305) 481-2950

#### PIONEER TECHNOLOGIES

337 S. Northlake Boulevard Suite 1000 Altamonte Springs, FL 32701 TEL (407) 834-9090 FAX (407) 834-0865

#### ZEUS ELECTRONICS

37 Skyline Drive Bldg. D, Suite 3101 Lake Mary, FL 32746 TEL (407) 333-3055 (800) 52-HI-REL FAX (407) 333-9681

#### Georgia

#### ALL AMERICAN

6875 Jimmy Carter Blvd., Suite 3100 Norcross, GA 30071 TEL (770) 441-7500 FAX (770) 441-3660

## ARROW/SCHWEBER ELECTRONICS

4250 E. River Green Parkway Duluth, GA 30136 TEL (770) 497-1300 FAX(770) 476-1493

#### INSIGHT ELECTRONICS, INC.

3005 Breckinridge Blvd., Suite 210-A Duluth, GA 30136 TEL (404) 717-8566 FAX (404) 717-8588

#### MARSHALL INDUSTRIES

5300 Oakbrook Parkway, Suite 140 Norcross, GA 30093 TEL (404) 923-5750 FAX (404) 923-2743

#### MILGRAY/ATLANTA

3000 Northwoods Parkway Suite 115 Norcross, GA 30071 TEL (404) 446-9777 FAX (404) 446-1186

## PIONEER STANDARD ELECTRONICS

4250C Rivergreen Parkway Duluth, GA 30136 TEL (404) 623-1003 FAX (404) 623-0665

#### Illinois

#### ALL AMERICAN SEMICONDUCTOR

1930 N. Thoreau, Suite 200 Schaumburg, IL 60173 TEL (847) 303-1995 FAX (847) 303-1996 ARROW/SCHWEBER ELECTRONICS 1140 W. Thorndale Ave. Itasca, IL 60143 TEL (708) 250-0500 FAX (708) 250-0916

#### INSIGHT ELECTRONICS, INC.

1365 Wiley Road Suite 142 Schaumburg, IL 60173 TEL (847) 885-9700 FAX (847) 885-9701

#### MARSHALL INDUSTRIES

50 East Commerce Drive, Unit 1 Schaumburg, IL 60173 TEL (847) 490-0155 FAX (847) 490-0569

#### MILGRAY/CHICAGO

Kennedy Corporate Center 1 1530 E. Dundee Road, Suite 310 Palatine, IL 60067-8319 TEL (847) 202-1900 FAX (847) 202-1985

#### PIONEER TECHNOLOGIES

2171 Executive Drive, Suite 200 Addison, IL 60101 TEL (708) 495-9680 FAX (708) 495-9831

#### ZEUS ELECTRONICS

1140 W. Thorndale Avenue Itasca, IL 60143 TEL (708) 595-9730 (800) 52-HI-REL FAX (708) 595-9896

#### Indiana

## ARROW/SCHWEBER ELECTRONICS

7108 Lakeview Parkway West Drive Indianapolis, IN 46268 TEL (317) 299-2071 FAX (317) 299-2379





#### MARSHALL INDUSTRIES

6990 Corporate Drive Indianapolis, IN 46278 TEL (317) 297-0483 FAX (317) 297-2787

#### MILGRAY/INDIANA

5226 Elmwood Avenue Indianapolis, IN 46203 TEL (317) 781-9997 FAX (317) 781-6970

## PIONEER STANDARD ELECTRONICS

9350 N. Priority Way, W. Drive Indianapolis, IN 46240 TEL (317) 573-0880 FAX (317) 573-0979

#### **Kansas**

## ARROW/SCHWEBER ELECTRONICS

9801 Legler Road Lenexa, KS 66219 TEL (913) 541-9542 FAX (913) 752-2612

#### INSIGHT ELECTRONICS, INC.

8700 Monrovia, Suite 310 Lenexa, KS 66216 TEL (913) 492-0408 FAX (913) 492-0708

#### MARSHALL INDUSTRIES

10413 West 84th Terrace Pine Ridge Business Park Lenexa, KS 68214 TEL (913) 492-3121 FAX (913) 492-6205

#### MILGRAY/KANSAS CITY

6400 Glenwood, Suite 313 Overland Park, KS 66202 TEL (913) 236-8800 FAX (913) 384-6825

#### Maryland

#### ALL AMERICAN

14636 Rothged Drive Rockville, MD 20850 TEL (301) 251-1205 FAX (301) 251-8574

## ARROW/SCHWEBER ELECTRONICS

9800J Patuxent Woods Drive Columbia, MD 21046 TEL (301) 596-7800 FAX (301) 596-7821

#### INSIGHT ELECTRONICS, INC.

6925 Oakland Mills Road, Suite D Columbia, MD 21045 TEL (410) 381-3131 FAX (410) 381 3141

#### MARSHALL INDUSTRIES

9130B Guilford Road Columbia, MD 21046-1803 TEL (301) 470-2800 FAX (301) 622-0451

#### MILGRAY/WASHINGTON

6460 Dobbin Road, Suite D Columbia, MD 21045 TEL (410) 730-6119 FAX (410) 730-8940

#### PIONEER TECHNOLOGIES

9100 Gaither Road Gaithersburg, MD 20877 TEL (301) 921-0660 FAX (301) 921-4255

15810 Gaither Road Gaithersburg, MD 20877 TEL (301) 921-3822 FAX (301) 921-3858

#### Massachusetts

#### ALL AMERICAN

19A Crosby Drive Bedford, MA 01730 TEL (617) 275-8888 FAX (617) 275-1982

## ARROW/SCHWEBER ELECTRONICS

25 Upton Drive Wilmington, MA 01887 TEL (508) 658-0900 FAX (508) 694-1754

#### INSIGHT ELECTRONICS, INC.

55 Cambridge Street, Suite 301 Burlington, MA 01803 TEL (617) 270-9400 FAX (617) 270-3279

#### MARSHALL INDUSTRIES

33 Upton Drive Wilmington, MA 01887 TEL (508) 658-0810 FAX (508) 658-7608

#### MILGRAY/NEW ENGLAND

Ballardvale Park 187 Ballardvale Street Wilmington, MA 01887 TEL (508) 657-5900 FAX (508) 658-7989

## PIONEER STANDARD ELECTRONICS

44 Hartwell Avenue Lexington, MA 02173 TEL (617) 861-9200 FAX (617) 863-1547

#### ZEUS ELECTRONICS

25 Upton Drive Wilmington, MA 01887 TEL (508) 658-4776 (800) 52-HI-REL FAX (508) 694-2199

#### Michigan

## ARROW/SCHWEBER ELECTRONICS

44720 Helm Street Plymouth, MI 48170 TEL (313) 455-0850 FAX (313) 455-6656

#### INSIGHT ELECTRONICS, INC.

802 E. Grand River, Suite 103 Brighton, MI 48116 TEL (810) 229-7710 FAX (810) 229-6435

#### MARSHALL INDUSTRIES

31067 Schoolcraft Livonia, MI 48150 TEL (313) 525-5850 FAX (313) 525-5855

## PIONEER STANDARD ELECTRONICS

4467 Byron Center Avenue Wyoming, MI 49509 TEL (616) 534-6074 FAX (616) 534-3922

44190 Plymouth Oaks Drive Plymouth, MI 48270 TEL (313) 416-2157 FAX (313) 416-2415

### **North American Distributors**

#### Minnesota

ALL AMERICAN SEMICONDUCTOR

7716 Golden Triangle Drive Eden Prairie, MN 55344 TEL (612) 944-2151 FAX (612) 944-9803

## ARROW/SCHWEBER ELECTRONICS

10100 Viking Drive, Suite 100 Eden Prairie, MN 55344 TEL (612) 941-5280 FAX (612) 941-9405

10120 A West 76th Street Eden Prairie, MN 55344 TEL (612) 946-4800

## INSIGHT ELECTRONICS, INC. 5353 Gamble Drive,

Suite 330 St. Louis Park, MN 55416 TEL (612) 525-9999 FAX (612) 525-9998

#### MARSHALL INDUSTRIES

14800 28th Avenue, North, Suite 175 Minneapolis, MN 55447 TEL (612) 559-2211 FAX (612) 559-8321

### PIONEER STANDARD ELECTRONICS

7625 Golden Triangle Eden Prairie, MN 55344 TEL (612) 944-3355 FAX (612) 944-3794

#### Missouri

## ARROW/SCHWEBER ELECTRONICS

2380 Schuetz Road St. Louis, MO 63146 TEL (314) 567-6888 FAX (314) 567-1164

#### MARSHALL INDUSTRIES

514 Earthcity Expressway, Suite 131 Earthcity, MO 63045 TEL (314) 770-1749 FAX (314) 770-1486

### PIONEER STANDARD ELECTRONICS

111 West Port Plaza, Suite 625 St. Louis, MO 63146 TEL (314) 542-3077 FAX (314) 542-3078

#### **New Jersey**

ARROW/SCHWEBER ELECTRONICS

43 Route 46 East Pine Brook, NJ 07058 TEL (201) 227-7880 FAX (201) 227-2064

4 East Stow Road, Unit 11 Marlton, NJ 08053 TEL (609) 596-8000 FAX (609) 596-9632

#### INSIGHT ELECTRONICS, INC.

115 Rt. 46, Suite F-1000 Mountain Lakes, NJ 07046 TEL (201) 316-6040 FAX (201) 335-1495

2 Eves Drive, Suite 208 Marlton, NJ 08053 TEL (609) 985-5556 FAX (609) 985-5895

#### MARSHALL INDUSTRIES

101 Fairfield Road Fairfield, NJ 07004 TEL (201) 882-0320 FAX (201) 882-0095

158 Gaither Drive Mt. Laurel, NJ 08054 TEL (609) 234-9100 FAX (609) 778-1819

#### MILGRAY/DELAWARE VALLEY

523 Fellowship Road, Suite 275 Mt. Laurel, NJ 08054 TEL (609) 778-1300 FAX (609) 778-7669

#### MILGRAY/NEW JERSEY

3799 Route 46 East, Suite 303 Parsippany, NJ 07054 TEL (201) 335-1766 FAX (201) 335-2110

### PIONEER STANDARD ELECTRONICS

14A Madison Road Fairfield, NJ 07006 TEL (201) 575-3510 FAX (201) 575-3454

#### **New York**

ALL AMERICAN SEMICONDUCTOR

275B Marcus Boulevard Hauppauge, NY 11788 TEL (516)434-9000 FAX (516) 434-9394

333 Metro park Rochester, NY 14623 TEL (716) 292-6700 FAX (716) 292-6755

## ARROW/SCHWEBER ELECTRONICS

120 Commerce Street Hauppauge, NY 11788 TEL (516) 231-1000 FAX (516) 231-1072

25 Hub Drive Melville, NY 11747-3509 TEL (516) 391-1556 FAX (516) 391 1640

3375 Brighton-Henrielts Townline Road Rochester, NY 14623 TEL (716) 427-0300 FAX (716) 427-0735

#### INSIGHT ELECTRONICS, INC.

c/o Airlurn Exec. 80 Orville Drive Bohemia, NY 11716 TEL (516) 244-1640

#### MARSHALL INDUSTRIES

100 Marshall Drive Endicott, NY 13760 TEL (607) 785-2345 FAX (607) 785-5546

1250 Scottsville Road Rochester, NY 14624 TEL (716) 235-7620 FAX (716) 235-0052

3505 Veterans Memorial Highway Suite L Ronkonkoma, NY 11779 TEL (516) 737-9300 FAX (516) 737 9580





#### MILGRAY/NEW YORK

77 Schmitt Boulevard Farmingdale, NY 11735 TEL (516) 391-3000 FAX (516) 420-0685

#### MILGRAY/UPSTATE NEW YORK

One Corporate Place, Suite 200 1170 Pittsford Victor Road Pittsford, NY 14534 TEL (716) 381-9700 FAX (716) 381-9495

## PIONEER STANDARD ELECTRONICS

1249 Upper Front, Suite 201 Binghamton, NY 13901 TEL (607) 722-9300 FAX (607) 722-9562

840 Fairport Park Fairport, NY 14450 TEL (716) 381-7070 FAX (716) 381-5955

One Penn Plaza #2032 New York, NY 10119 TEL (212) 631-4700 FAX (212) 971-0374

60 Crossways Park West Woodbury, NY 11797 TEL (516) 921-8700 FAX (516) 921-2143

#### ZEUS ELECTRONICS

100 Midland Avenue Port Chester, NY 10573 TEL (914) 937-7400 (800) 52-HI-REL FAX (914) 937-2553

#### **North Carolina**

## ARROW/SCHWEBER ELECTRONICS

5240 Greens Dairy Road Raleigh, NC 27604 TEL (919) 876-3132 FAX (919) 878-9517

#### INSIGHT ELECTRONICS, INC.

9909 Alden Glen Drive Charlotte, NC 28269 TEL (704) 549-9750 FAX (704) 549-9751 811 Spring Forest Rd., Suite 1000 Raleigh, NC 27609 TEL (800) 677-7716

#### MARSHALL INDUSTRIES

5224 Greens Dairy Road Raleigh, NC 27604 TEL (919) 878-9882 FAX (919) 872-2431

#### MILGRAY/RALEIGH

2925 Huntleigh Drive, Suite 101 Raleigh, NC 27604 TEL (919) 790-8094 FAX (919) 872-8851

#### PIONEER TECHNOLOGIES

2200 Gateway Center Blvd., Suite 215 Morrisville, NC 27560 TEL (919) 460-1530 FAX (919) 460-1540

#### Ohio

## ARROW/SCHWEBER ELECTRONICS

8200 Washington Village Dr., Suite A Centerville, OH 45458 TEL (513) 435-5563 FAX (513) 435-2049

6573 E Cochran Road Solon, OH 44139 TEL (216) 248-3990 FAX (216) 248-1106

#### INSIGHT ELECTRONICS, INC.

9700 Rockside Road, Suite 105 Valley View, OH 44125 TEL (216) 520-4333 FAX (216) 520-4322

#### MARSHALL INDUSTRIES

30700 Bainbridge Road, Unit A Solon, OH 44139 TEL (216) 248-1788 FAX (216) 248-2312

3520 Park Center Drive Dayton, OH 45414 TEL (513) 898-4480 FAX (513) 898-9363

#### MILGRAY/CLEVELAND

6155 Rockside Road, Suite 206 Cleveland, OH 44131 TEL (216) 447-1520 FAX (216) 447-1761

## PIONEER STANDARD ELECTRONICS

2385 Edison Blvd. Twinsburg, OH 44087 TEL (216) 487-5500 FAX (216) 487-0256

4800 East 131st Street Cleveland, OH 44105 TEL (216) 587-3600 FAX (216) 587-3906

4433 Interpoint Boulevard Dayton, OH 45424 TEL (513) 236-9900 FAX (513) 236-8133

100 Old Wilson Bridge Road, Suite 105 Worthington, OH 43085 TEL (614) 848-4854 FAX (614) 848-4889

#### Oklahoma

## ARROW/SCHWEBER ELECTRONICS

12111 E. 51st Street, Suite 101 Tulsa, OK 74146 TEL (918) 252-7537 FAX (918) 254-0917

## PIONEER STANDARD ELECTRONICS

9717 E. 42nd Street, Suite 105 Tulsa, OK 74146 TEL (918) 665-7840 FAX (918) 665-1891

#### Oregon

ALMAC/ARROW ELECTRONICS

9500 S.W. Nimbus Ave. Bld. E Beaverton, OR 97008 TEL (503) 629-8090 FAX (503) 645-0611

#### ALL AMERICAN/PORTLAND

1815 N.W. 169th Place, Suite 6025 Beaverton, OR 97006 TEL (503) 531-3333 FAX (503) 531-3695

### **North American Distributors**

#### INSIGHT ELECTRONICS, INC.

8705 S.W. Nimbus Avenue, Suite 200 Beaverton, OR 97008 TEL (503) 644-3103 FAX (503) 641-4530

#### MARSHALL INDUSTRIES

9705 S.W. Gemini Drive Beaverton, OR 97005 TEL (503) 644-5050 FAX (503) 646-8256

#### MILGRAY/OREGON

8705 S.W. Nimbus Ave., Suite 260 Beaverton, OR 97008 TEL (503) 626-4040 FAX (503) 641-0650

### PIONEER TECHNOLOGIES

8905 Southwest Nimbus, Suite 160 Beaverton, OR 97008 TEL 503-626-7300 FAX 503-626-5300

#### Pennsylvania

## ARROW/SCHWEBER ELECTRONICS

2681 Mosside Blvd., Suite 204 Monroeville, PA 15146 TEL (412) 856-9490 FAX (412) 856-9507

#### INSIGHT ELECTRONICS, INC.

20530, Route 19, Suite 5 Cranberry Township, PA 16066 TEL (412) 779-0060 FAX (412) 779-0070

## PIONEER STANDARD ELECTRONICS

259 Kappa Drive Pittsburgh, PA 15238 TEL (412) 782-2300 FAX (412) 963-8255

#### PIONEER TECHNOLOGIES

500 Enterprise Road Horsham, PA 19044 TEL (215) 674-4000 FAX (215) 674-3107

#### Texas

## ALL AMERICAN SEMICONDUCTOR

13706 Research Blvd., Suite 103 Austin, TX 78750 TEL (512) 335-2280 FAX (512) 335-2282

11210 Steeplecrest, Suite 206 Houston, TX 77065 TEL (713) 955-1993 FAX (713) 955-2215

#### ALL AMERICAN/DALLAS

1771 International Parkway, Suite 101 Richardson, TX 75081 TEL (214) 231-5300 FAX (214) 437-0353

#### AMIGA SALES & MARKETING C/O JAN DEVICES

12342 Hunters Chase Blvd., Suite 3127 Austin, TX 78729 TEL (818) 757-2005 FAX (818) 708-7436

### ARROW/SCHWEBER ELECTRONICS

Braker Center III, Bldg. M1 11500 Metric Blvd., Suite 160 Austin, TX 78758 TEL (512) 835-4180 FAX (512) 832-9875

3220 Commander Drive Carrollton, TX 75006 TEL (214) 380-6464 FAX (214) 248-7208

19416 Park Row, Suite 190 Westgate Center, Bldg. B Houston, TX 77084 TEL (713) 647-6868 FAX (713) 492-8722

### INSIGHT ELECTRONICS, INC. 11500 Metric Boulevard, Suite 215

Austin, TX 78758 TEL (512) 719-3090 FAX (512) 719-3091

10777 Westheimer, Suite 1100 Houston, TX 77042 TEL (713) 260-9614 FAX (713) 260-9602 1778 Plano Road, Suite 320 Richardson, TX 75081 TEL (214) 783-0800 FAX (214) 680-2402

#### MARSHALL INDUSTRIES

8504 Cross Park Drive Austin, TX 79764 TEL (512) 837-1991 FAX (512) 832-9810

Corporate Square Tech Center III 1551 North Glenville Drive Richardson, TX 75081 TEL (214) 705-0600 FAX (214) 705-0675

10681 Haddington Drive, Suite 160 Houston, TX 77043 TEL (713) 467-1666 FAX (713) 467-9805

#### MILGRAY/AUSTIN

11824 Jollyville Road, Suite 103 Austin, TX 78759 TEL (512) 331-9961 FAX (512) 331-1070

#### MILGRAY/DALLAS

16610 North Dallas Parkway, Suite 1300 Dallas, TX 75248 TEL (214) 248-1603 FAX (214) 248-0218

#### MILGRAY/HOUSTON

12919 S.W. Freeway, Suite 130 Stafford, TX 77477 TEL (713) 240-5360 FAX (713) 240-5404

## PIONEER STANDARD ELECTRONICS

1826-D Kramer Lane Austin, TX 78758 TEL (512) 835-4000 FAX (512) 835-9829

13765 Beta Road Dallas, TX 75244 TEL (214) 386-7300 FAX (214) 490-6419





10530 Rockley Road Houston, TX 77099 TEL (713) 495-4700 FAX (713) 495-5642

8200 Interstate 10 West, Suite 705 San Antonio, TX 78230 TEL (512) 377-3440 FAX (512) 378-3626

#### ZEUS ELECTRONICS

3220 Commander Drive Carrollton, TX 75006 TEL (214) 380-4330 (800) 52-HI-REL FAX (214) 447-2222

#### Utah

ALL AMERICAN/UTAH 4455 South 700 East Suite 301 Salt Lake City, UT 84107 TEL (801) 261-4210 FAX (801) 261-3885

### ARROW/SCHWEBER ELECTRONICS

1946 W. Parkway Blvd. Salt Lake City, UT 84119 TEL (801) 973-6913 FAX (801) 972-0200

#### INSIGHT ELECTRONICS, INC.

545 East 4500 South, Suite E-110 Salt Lake City, UT 84107 TEL 801-288-9001 FAX 801-288-9125

#### MARSHALL INDUSTRIES

2355 S. 1070 West, Suite D Salt Lake City, UT 84119 TEL (801) 973-2288 FAX (801) 973-2296

#### MILGRAY/UTAH

310 E. 4500 South, Suite 110 Murray, UT 84107 TEL (801) 261-2999 FAX (801) 261-0880

#### Washington

ALMAC/ARROW

ELECTRONICS
3310 146th Place Southeast
Building B
Bellevue, WA 98007
TEL (206) 643-9992
FAX (206) 649-9709

#### INSIGHT ELECTRONICS, INC.

12002 115th Avenue N.E. Kirkland, WA 98034 TEL (206) 820-8100 FAX (206) 821-2976

#### MARSHALL INDUSTRIES

11715 N. Creek Parkway South, Suite 112 Bothell, WA 98011 TEL (206) 466-5747 FAX (206) 486-6964

#### PIONEER TECHNOLOGIES

2800 156th Avenue SE, Suite 100 Bellevue, WA 98007 TEL (206) 644-7500 FAX (206) 644-7300

#### Wisconsin

## ARROW/SCHWEBER ELECTRONICS

200 North Patrick Blvd. Brookfield, WI 53045 TEL (414) 792-0150 FAX (414) 792-0156

#### INSIGHT ELECTRONICS, INC.

10855 West Potter Road Suite 14 Wauwatosa, WI 53226 TEL (414) 258-5338 FAX (414) 258-5360

#### MARSHALL INDUSTRIES

Crossroads Corporate Center 1 20900 Swenson Drive, Suite 150 Waukesha, WI 53186 TEL (414) 797-8400 FAX (414) 797-8270

## PIONEER STANDARD ELECTRONICS

120 Bishop's Way, Suite 163 Brookfield, WI 53005 TEL (414) 784-3480 FAX (414) 784-8207

#### Canada

ALL AMERICAN
6375 Dixie Road North,
Units 4, 5, & 6
Mississauga, Ontario, Canada
L5T 2E7
TEL (905) 670-5946
FAX (905) 670-5947

## ARROW/SCHWEBER ELECTRONICS

1100 St. Regis Blvd. Dorval, Quebec, Canada H9P2T5 TEL (514) 421-7411 FAX (514) 421-7430

8544 Baxter Place Burnaby, BC, Canada V5A4T8 TEL (604) 421-2333 FAX (604) 421-5030

36 Antares Drive, Unit 100 Nepean, Ontario, Canada K2E7W5 TEL (613) 226-6903 FAX (613) 723-2018

1093 Meyerside Drive Mississauga, Ontario, Canada L5T1M4 TEL (905) 670-7769 FAX (905) 670-7781

#### INSIGHT ELECTRONICS, INC.

1405, Trans-Canada Hwy., Suite 200 Dorval, Quebec H9P 2V9 TEL (514) 421-7373 FAX (514) 421-0024

1 Eva Road, Suite 107 Etobicoke, Ontario M9C 4Z5 TEL (416) 622-7006 FAX (416) 622-5155

240 Catherine St., Suite 405 Ottowa, Ontario K2P 2G8 TEL (613) 233-1799 FAX (613) 233-2843

10691 Shellbridge Way, Suite 130 Richmond, BC V6X 2W8 TEL (604) 270-3232 FAX (604) 270-3356

### **North American Distributors**

#### MARSHALL INDUSTRIES

148 Brunswick Boulevard Pointe Claire, Quebec H9R 5P9 Canada TEL (514) 694-8142 FAX (514) 694-6989

6285 Northam Dr.
Mississauga, Ontario L4V 1X5
Canada
TEL (905) 465-1771
FAX (905) 612-1988
MILGRAY/TORONTO

2783 Thamesgate Drive Mississauga, Ontario L4T 1G5 Canada TEL (905) 678-0958 FAX (905) 678-1213

#### MILGRAY/MONTREAL

6600 Trans Canada, Suite 209 Pointe Claire, Quebec H9R-4S2 Canada TEL (514) 426-5900 FAX (514) 426-5836

#### MILGRAY/WESTERN CANADA

B2014185 Still Creek Dr. Burnaby, B.C. V5C 6G9 TEL (604) 291-0044 FAX (604) 291-9939

## PIONEER STANDARD ELECTRONICS

560 1212-31 Avenue NE Calgary, Alberta T2E 7S8 Canada TEL (403) 291-1988 FAX (403) 291-0740

148 York Street, Suite 209 London, Ontario N6A 1A9 Canada TEL (519) 672-4666 FAX (519) 672-3528

3415 American Drive Mississauga, Ontario L4V 1T6 Canada TEL (905) 405-8300 FAX (905) 405-6425

223 Colonnade Road, Unit 12 Nepean, Ontario K2E 7K3 Canada TEL (613) 226-8840 FAX (613) 226-6352 10711 Cambie Road, Suite 170 Richmond, B.C. V6X 3G5 Canada TEL (604) 273-5575 FAX (604) 273-2413

Place Iberville IV 2954 Blvd. Laurier, Suite 100 Ste-Foy, Quebec G1V 4T2 Canada TEL (418) 654-1077 FAX (418) 654-2958

520 McCaffrey Street Ville St. Laurent, Quebec H4T 1N1 Canada TEL (514) 737-9700 FAX (514) 737-5212





### **North American Representatives**

#### Alabama

## ELECTRONIC MARKETING ASSOC.

7501 S. Memorial Parkway Suite 106 Huntsville, AL 35802 TEL (205) 880-8050 FAX (205) 880-8054

#### Arizona

#### COMPASS MARKETING

11801 North Tatum Boulevard Suite 101 Phoenix, AZ 85028 TEL (602) 996-0635 FAX (602) 996-0586

#### California

#### PROMERGE SALES, INC.

100 Century Center Court Suite 710 San Jose, CA 95112 TEL (408) 467-0600 FAX (408) 467-0610

#### PROLINE TECHNOLOGIES

P.O. Box 1326 Healdsburg, CA 95448 TEL (707) 431-2937 FAX (707) 431-1809

#### HARPER & STRONG

2798 Junipero Avenue Signal Hill, CA 90806 TEL (310) 424-3030 FAX (310) 424-6622

## SILICON TECHNICAL SALES, INC.

140 Lomas Santa Fe Drive Suite 203 Solana Beach, CA 92075 TEL (619) 793-3330 FAX (619) 793-4188

#### Colorado

### THORSON ROCKY MOUNTAIN

7108 D South Alton Way, Suite A Englewood, CO 80112 TEL (303) 773-6300 FAX (303) 773-6302

#### Connecticut

## DELTA-CONN TECHNICAL SALES

One Prestige Drive, 2nd Floor Suite 206 Meriden, CT 06450 TEL (203) 634-8558 FAX (203) 238-1240

#### Florida

## COMPONENT DESIGN MARKETING

800 Corporate Drive, Suite 230 Ft. Lauderdale, FL 33334 TEL (305) 492-1160 FAX (305) 492-1167

1900 S.W. 85th Avenue North Lauderdale, FL 33068 TEL (305) 726-5444 FAX (305) 726-5155

2318 Stag Run Boulevard Clearwater, FL 34625 TEL (813) 725-4894 FAX (813) 796-7252

7616 Southland Boulevard Suite 103 Orlando, FL 32809 TEL (407) 240-3903 FAX (407) 240-4305

4502 West Elm Street Tampa, FL 33614 TEL (813) 886-9721 FAX (813) 888-7816

#### Georgia

## ELECTRONIC MARKETING ASSOC.

5855 Jimmy Carter Blvd. Suite 190 Norcross, GA 30071 TEL (404) 448-1215 FAX (404) 446-9363

#### Idaho

## THORSON ROCKY MOUNTAIN

1937 East Cypress Point Drive Eagle, ID 83616 TEL (208) 939-4345 FAX (208) 939-4107

#### lowa

### DY-TRONIX, INC.

23 Twixt Town Road N.E. Cedar Rapids, IA 52402 TEL (319) 377-8275 FAX (319) 377-9163

#### Illinois

#### PHASE II MARKETING

2260 Hicks Road, Suite 410 Rolling Meadows, IL 60008 TEL (847) 577-9401 FAX (847) 577-9491

#### Indiana

MICRO COMPONENTS, INC. 1777 East Lincoln Road Kokomo, IN 46902 TEL (317) 455-5000 FAX (317) 455-5010

VALENTINE ASSOCIATES,

1030 Summit Drive Carmel, IN 46032 TEL (317) 846-0008 FAX (317) 846-0255

#### Kansas

DY-TRONIX, INC. 5001 College Boulevard, Suite 106 Leawood, KS 66211 TEL (913) 339-6333 FAX (913) 339-9449

1999 Amidon, Suite 322 Wichita, KS 67203 TEL (316) 838-0884 FAX (316) 838-2645

#### Maryland

AVTEK ASSOCIATES, INC.

10632 Little Patuxent Parkway Suite 435 Columbia, MD 21044 TEL (410) 740-5100 FAX (410) 740-5103

#### Massachusetts

CTC ASSOCIATES, INC.

12 Southwest Park Westwood, MA 02090 TEL (617) 320-1818 FAX (617) 320-8282



0409D



#### Michigan

TRILOGY MARKETING, INC. 691 N. Squirrel Road, Suite 110 Auburn Hills, MI 48326 TEL (810) 377-4900 FAX (810) 377-4906

#### Minnesota

PSI

8000 Town Line Avenue S. Suite 206 Bloomington, MN 55438 TEL (612) 944-8545 FAX (612) 944-6249

#### Missouri

DY-TRONIX, INC. 3407 Bridgeland Drive Bridgeton, MO 63044 TEL (314) 291-4777 FAX (314) 291-3861

#### Nevada

PROLINE TECHNOLOGIES P.O. Box 1326 Healdsburg, CA 95448 TEL (707) 431-2937 FAX (707) 431-1809

#### **New Jersey**

NORTH EAST COMPONENTS

19 Spear Road, Suite 205 Ramsey, NJ 07446 TEL (201) 825-0233 FAX (201) 934-1310

#### TRITEK SALES, INC.

1 Mall Drive, Suite 410 Cherry Hill, NJ 08002 TEL (609) 667-0200 FAX (609) 667-8741

#### **New Mexico**

COMPASS MARKETING

4100 Osuna Road, Suite 109 Albuquerque, NM 87109 TEL (505) 344-9990 FAX (505) 345-4848

#### **New York**

EMPIRE TECHNICAL ASSOC.

29 Fennell Street, Suite A Skaneateles, NY 13152 TEL (315) 685-5703 FAX (315) 685-5979 349 West Commercial Street, Suite 2920 E. Rochester, NY 14445 TEL (716) 381-8500 FAX (716) 381-0911

#### **North Carolina**

ELECTRONIC MARKETING ASSOC.

185 Windchime Ct., Suite 101 Raleigh, NC 27615 TEL (919) 847-8800 FAX (919) 848-1787

19633 Meta Road Cornelius, NC 28031 TEL (704) 895-0043 FAX (704) 895-0730

#### Ohio

## MILLENNIUM TECHNICAL SALES

3165 Linwood Road Cincinnati, OH 45208 TEL (513) 871-2424 FAX (513) 871-2524

6631 Commerce Parkway, Suite K Dublin, OH 43017 TEL (614) 793-9545 FAX (614) 793-0256

4700 Sunray Road Kettering, OH 45429 TEL (513) 435-8650 FAX (513) 435-8570

6519 Wilson Mills Road Mayfield Village, OH 44143 TEL (216) 461-3500 FAX (216) 461-1335

#### Oklahoma

QUAD STATE SALES & MARKETING

110 W. Commercial Street, Suite 210 Broken Arrow, OK 74013 TEL (918) 258-7723 FAX (918) 258-7653

#### Oregon

ELECTRONIC SOURCES, INC. 6850 SW 105th, Suite B Beaverton, OR 97008 TEL (503) 627-0838 FAX (503) 627-0238

#### Pennsylvania

MILLENNIUM TECHNICAL SALES

505 Bayberry Lane Inperial, PA 15126 TEL (412) 695-7661 FAX (412) 695-7870

#### South Carolina

ELECTRONIC MARKETING ASSOC.

413 Foothills Road Greenville, SC 29609 TEL (803) 246-3884 FAX (803) 246-3929

#### **Texas**

QUAD STATE SALES & MARKETING

8310 Capital of Texas Hwy. North Suite 365 Austin, TX 78731 TEL (512) 346-7002 FAX (512) 346-3601

12160 Abrams Road, Suite 406 Dallas, TX 75243 TEL (214) 669-8567 FAX (214) 669-8834

10565 Katy Fwy, Suite 212 Houston, TX 77024 TEL (713) 467-7749 FAX (713) 467-5942

#### Utah

THORSON ROCKY MOUNTAIN 5505 South 900 East, Suite 140

Salt Lake City, UT 84117 TEL (801) 264-9665 FAX (801) 264-9881

#### Washington

ELECTRONIC SOURCES, INC. 1603 116th Ave, N.E., Suite 115 Bellevue, WA 98004 TEL (206) 451-3500 FAX (206) 451-1038

#### Wisconsin

PHASE II MARKETING

205 Bishop's Way, Suite 220 Brookfield, WI 53005 TEL (414) 797-9986 FAX (414) 797-9935

### **North American Representatives**

#### Canada

CLARK-HURMAN ASSOCIATES

78 Donegani, Suite 200 Pointe Claire, Quebec H9R 2V4 Canada TEL (514) 426-0453 FAX (514) 426-0455

308 Palladium Drive, Suite 200 Kanata, Ontario K2V 1A1 Canada TEL (613) 599-5626 FAX (613) 599-5707

16 Regan Road, Units 39, 40, 41 Brampton, Ontario L7A 1C1 Canada TEL (905) 840-6066 FAX (905) 840-6091

#### **Puerto Rico**

Calle Hucar 38 (Bajos) BO Sabanetas Mercedita 00715 Puerto Rico TEL (809) 844-3840 FAX (809) 844-3915





### **International Representatives**

#### **Argentina**

Tucuman 1567, Officina 14 Buenos Aires Argentina TEL (54) 1-46-2128 FAX (54) 1-46-2128

#### Australia

GEC ELECTRONICS DIVISION

38 South Street Rydalmere, N.S.W. 2116 Australia TEL (61) 2898-7422 FAX (61) 2638-1798

#### Austria CODICO

Muhlgasse 86-88 A-2380 Perchtoldsdorf/A Austria TEL (43) 1-863-3050 FAX (43) 1-863-0598

#### **Belgium**

#### ALCOM ELECTRONICS BV

Singel 3 2550 Kontich Belgium TEL (32) 3-4583033 FAX (32) 3-4583126

#### Brazil

COLGIL, INC.

Rua Marques de Itu, 306, Conj. 94 CEP 01223-000 Sao Paulo Brazil TEL (55) 11-223-6954 FAX (55) 11-223-4989

Headquarters New York United States TEL (212) 832-1340 FAX (212) 826-3623

#### HASTEC

Rua Ferreira Do Alentecj, 90/92 CEP 04728 Sao Paulo Brazil TEL (55) 11-522-1799 FAX (55) 11-522-5366

#### Bulgaria

CODICO

AP 9 5500 Lovetsch Bulgaria 86 TEL (3592) 68-44812 FAX (3592) 68-44812

#### Denmark

MER-EL A/S

Ved Klaedebo 18 Post Boks 219 DK-2970 Horsholm Denmark TEL (45) 42-571000 FAX (45) 42-572299

#### Finland

ACTE NC FINLAND OY

P.O. Box 16 FIN-65611 Mustasaari Finland TEL (358) 0-61352690 FAX (358) 0-61352655

#### France

#### MICRO PUISSANCE

Immeuble Femto 1 Avenue de Norvege Z.A. de Courtaboeuf B.P. 79 91943 Les Ulis Cedex France TEL (33) 1-69071211 FAX (33) 1-69076712

#### **NEWTEK**

8 Rue De L'Estrerel Silic 583 94663 Rungis Cedex France TEL (33) 1-46872200 FAX (33) 1-46878049

#### Germany

**INELTEK GMBH** 

Hauptstrasse 45 89522 Heidenhiem Germany TEL (49) 7321-93850 FAX (49) 7321-938595

#### **INELTEK MITTE**

Stehnweg 2 63500 Seligenstadt Germany TEL (49) 6182-5066 FAX (49) 6182-65953

#### **INELTEK MURNAU**

Am Fugsee 21 82418 Murnau-Riedhausen Germany TEL (49) 8841-47775 FAX (49) 8841-2660

#### **INELTEK NORD**

Billstrasse 30 20539 Hamburg 26 Germany TEL (49) 78942-274 FAX (49) 78942-220

#### MSC VERTRIEBS GMBH

Berg-am-Laim Street 147 81673 Munchen Germany TEL (49) 8945-491916 FAX (49) 8945-491920

#### Greece

MICRELEC LTD.

339 Thivon Street GR 12244 Aegaleo Athens, Greece TEL (30) 1-5395042-4 FAX (30) 1-5390269

#### Hong Kong

TLG ELECTRONICS, LTD.

Room 1404, Hang Shing Bldg. 363-373, Nathan Road Yanumatei, Kowloon Hong Kong TEL (852) 2388-7613 FAX (852) 2783-0198

#### INFINITRON LTD.

B8, I/F Shatin Ind. Centre Siu Lek Yuzn Road Shatin, N.T. Hong Kong TEL (852) 6377118 FAX (852) 6373723

#### Hungary

CODICO KFT

Ostrom Utca 23-25 1015 Budapest TEL (36) 1-156-63-30 FAX (36) 1-156-43-76



0410D



#### India

#### ORIOLE SERVICES

Post Box No. 9275 5 Kurla Industrial Estate Ghatkopar, Bombay 400 086 India TEL (022) 5119940 FAX (022) 5115810

#### Ireland

#### **ZEC SERVICES**

Valleymount Blessington Co. Wicklow Ireland TEL (353) 458-64259 FAX (353) 458-64075

#### Israel

#### ISAMTEK LTD.

71 Hamelacha Street Dan-Aviv Building New Industrial Park (Netanya South) P.O. Box 8259 Netanya 42-504 Israel TEL (972) 9-658750 FAX (972) 9-658751

#### Italy

#### LASI ELETTRONICA S.P.A.

Viale Fulvio Testi 280 20126 Milano Italy TEL (39) 2-66101370 FAX (39) 2-66101385

### NEWTEK ITALIA SPA

Viale Cassiodoro 16 20145 Milano Italy TEL (39) 2-46 92 156 FAX (39) 2-46 95 197

#### Japan

#### MCM JAPAN LTD.

Santower Bldg. 2-11-22, Sangenjyaya Setagaya-Ku, Tokyo 154 Japan TEL (81) 3-3487-8477 FAX (81) 3-3487-8825 Tama Sales Office Tachikawa Center Bldg. 2-22-20, Akebono Cho Tachikawa Tokyo 190 Japan TEL (81) 425-22-8600 FAX (81) 425-23-8603

#### RYOSAN CO., LTD.

2-18-22, Soto-Kanda, Chiyoda-ku, Tokyo Japan TEL (81) 3-5294-1261 FAX (81) 3-5294-1414

#### RYOYO ELECTRO CORP.

Konwa Bldg., 1-12-22 Tsukiji, Chuo-Ku Tokyo 104 Japan TEL (81) 3-3546-5011 FAX (81) 3-3546-5044

Osaka Branch Nissin Syokuhin Bidg., 4-1-1 Nishi Nakajima, Yodogawa-ku Osaka 532 Japan TEL (81) 6-301-1221 FAX (81) 6-302-1002

## TAKACHIHO KOHEKI CO., LTD.

1-2-8, Yotsuya Shinjuku-Ku Tokyo 160 Japan TEL (81) 3-3355-6696 FAX (81) 3-3357-5034

Fukoku Seimei Bldg. 2-4, Komatsubara-Cho Kita-Ku, Osaka 530 Japan TEL (81) 6-313-0671 FAX (81) 6-313-3380

#### UNI ELECTRONICS, INC.

P.O. Box 68, Sumitomo Bldg. 2-6-1 Nishi Shinjukn Shinjuku-ku Tokyo 163 Japan TEL (81) 3-3347-8878 FAX (81) 3-3347-8808 Osaka Branch 5-13-9, Mitejima Nishi Yodogawa-ku Osaka 555 Japan TEL (81) 6-473-8429 FAX (81) 6-473-5513

#### Korea

## I & C MICROSYSTEMS CO.

801, 8FL, Bethel Bldg. 324-1 Yang Jae-Dong, Seocho-Ku Seoul, Korea TEL (82) 2-577-9131 FAX (82) 2-577-9130

#### SHINHWA CORPORATION

2F, The Christian Literature, Society of Korea Bldg. 169-1, Samsung-Dong, Kangnam-Ku Seoul, Korea TEL (82) 2-554-6431 FAX (82) 2-554-7649

#### SEGYUNG TECHCELL CORP.

Dansan Nonhyun Bldg. 4F 270-45 Nonhyun-Dong, Kangnan-Ku Seoul, Korea TEL (82) 2-515-7477 FAX (82) 2-515-8889

#### UNIQUEST KOREA

Suite 1110 Daejong Bldg. 143-48, Samsung-Dong, Kangnam-Gu Seoul, Korea TEL (82) 2-562-8805 FAX (82) 2-562-6646

#### Mexico

#### **ADELSA**

Calzada Del Rio #7915-2 Residencial Antares, C.P. 32420 Ciudad Juarez, Chihuahua Mexico TEL (011) 521-625-5234 FAX (011) 521-625-5234

### **International Representatives**

Club Cuicacalli #66 CTO Cronistas Zona Azul CD Satelite Naucalpan De Juarez C.P. 53100 EDO de Mexico Mexico TEL (525) 374-0981 FAX (525) 374-0997

#### **Netherlands**

#### ALCOM ELECTRONICS BV

Essebaan 1 2908 LG Capelle Aan Den Yssel Netherlands TEL (31) 10-4519533 FAX (31) 10-4586482

#### **New Zealand**

#### APEX ELECTRONICS LTD.

175 Vivian Street Wellington, New Zealand TEL (64) 4-3853404 FAX (64) 4-3853483 GEC ELECTRONICS 5 Reliable Way

Penrose Auckland New Zealand TEL (64) 9-526-0107 FAX (64) 9-525-7923

#### Norway

#### NC NORDCOMP AS

Vestvollveien 10C 2020 Skedsmokorset Norway TEL (47) 63-879330 FAX (47) 63-879000

#### **Poland**

#### CODICO

UI Bora Komorowskiego 6/17 86-300 Grudziadz Poland TEL (48) 51-23223 FAX (48) 51-23223

#### **Portugal**

#### ANATRONIC-PORTUGAL S.A.

Rua Padre Antonio Vieira, No 31B Povoa De Santo Adriao - 2675 Odivelas Portugal TEL (351) 1-9376267 FAX (351) 1-9371834

#### Romania

#### CODICO

BD Decebal NR 11 BLS 14 SC 2, Apt. 41, Sect. 3 RO-Bucharest TEL (40) 1-3210431 FAX (40) 1-3210431

#### Singapore

NUCLEUS ELECTRONICS PTE LTD.

5001 Beach Road #18-03 Golden Mile Tower Singapore 0719 TEL (65) 297-6883 FAX (65) 297-6882

## SINGASOF COMPUTERS PTE.. LTD.

2 Kallang Pudding Road #09-04 Mactech Industrial Bldg. Singapore 1334 TEL (65) 747-3012 FAX (65) 747-5279

#### Slovakia

#### CODICO

Nad Santoskoce 11 CZ-120 00 Prag Slovakia TEL (42) 2 545 825 FAX (42) 2 537 950

#### Slovenia

#### CODICO

Muhlgasse 86-88 A-2380 Perchtokisclorf Slovenia TEL (43) 1 86305 54 FAX (43) 1 86305 98

#### South Africa

ADVANCED SEMICONDUCTOR DEVICES (PTY), LTD.

P.O. Box 3853 Rivonia 2128 South Africa TEL (27) 11-444-2333 FAX (27) 11-444-1706

#### Spain

#### ANATRONIC S.A.

AVDA. De Valladolid, 27 28008 Madrid Spain TEL (34) 1-542-44-55 FAX (34) 1-559-69-75 Bailen, 176. Entresuelo 1<u>0</u> 08037 Barcelona Spain TEL (34) 3-458-19-06 FAX (34) 3-458-71-28

Las Mercedes 25 30 Dpto. 1 48930 Las Arenas-Vizcaya Spain TEL (34) 4-463-60-66 FAX (34) 4-463-42-35

#### Sweden

### KELTECH COMPONENTS AB

Box 505 Kemistvagen 10 A S-183 25 Taby Sweden TEL (46) 86308590 FAX (46) 87562143

#### Switzerland

#### ANATEC AG

Sumpfstrasse 7 CH 6300 ZUG Switzerland TEL (41) 42-412441 FAX (41) 42-413124

#### Taiwan

ALLREACH ENTERPRISE CO., LTD.

6F, No. 50-1, Sec. 1 Hsin Sheng South Road Taipei, Taiwan R.O.C. TEL (886) 2-321-4229 FAX (886) 2-321-5849

## APPLIED COMPONENT TECHNOLOGY CORP.

8F, No. 233-1 Pao Chiao Road Hsin Tien City Taipei Hsien Taiwan, R.O.C. TEL (886) 2-917-0858 FAX (886) 2-917-1895

## NEOLEC INTERNATIONAL INC.

3F, Jen Jen Bldg No. 29, Jen Ai Road, Sec. 3, Taipei 106 Taiwan, R.O.C. TEL (886) 2-778-8716 FAX (886) 2-778-6076





## PRINCETON TECHNOLOGY CORP.

2F, No. 233-1, Bao Chiao Road Hsin Tien, Taipei Hsien Taiwan, R.O.C. TEL (886) 2-917-8856 FAX (886) 2-917-3836

## TOPTREND TECHNOLOGIES CORP.

8F, No. 669, Sec. 5 Chung Hsiao East Road Taipei, Taiwan R.O.C. TEL (886) 2-769-6220 FAX (886) 2-769-6228

#### **Thailand**

#### SEMIKON COMPANY, LTD.

4F, Room 406, Phansak Bldg. Phetburi Road 138/1 Rajthevee, Bangkok, 10400 Thailand TEL (662) 215-0760 FAX (662) 215-6857

#### Turkey

#### AZTECH ELECTRONIK, LTD.

Kaptanpasa Sok No. 25/2 06700 G.O.P. Ankara, Turkey TEL (90) 312-447-0384 FAX (90) 312-447-0387

#### **United Kingdom**

GD TECHNIK, LTD.

Tudor House 24 High Street Twyford, Berks RG10 9AG England TEL (44)1734-342277 FAX (44) 1734-342896

#### INSIGHT TECHNOLOGY

Thame Park Road Thame, Oxfordshire, OX9 3XD TEL (44) 1844-261686 FAX (44) 1844-261601

#### ATMEL HEADQUARTERS

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 436-4300

Europe

Atmel U.K., Ltd.
Coliseum Business Centre
Riverside Way
Camberley, Surrey GU15 3YL
England
TEL (44) 1276-686677
FAX (44) 1276-686697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon, Hong Kong TEL (852) 27219778 FAX (852) 27221369

Japan

Atmel Japan K.K. Thomas Bldg., 16-1 Nihonbashi Hakosaki-Cho Chuo-Ku, Tokyo 103 Japan TEL (81) 3-5641-0211 FAX (81) 3-5641-0217

#### ATMEL OPERATIONS

Atmel Colorado Springs 1150 E. Cheyenne Mountain Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 42 53 60 00
FAX (33) 42 53 60 01

Fax-on-Demand North America: 1-(800) 29-ATMEL 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309



Printed on recycled paper © Atmel Corporation 1996 0347B-5/96/50K