
ANALOG





ADSP-2100 FAMILY

Applications Handbook Volume 4 You may contact the Digital Signal Processing Division in the following ways.

- By contacting your local Analog Devices Sales Representative
- For Marketing information, call (617) 461-3881 in Norwood, Massachusetts, USA
- For Applications Engineering information, call (617) 461-3672 in Norwood, Massachusetts, USA
- The Norwood office Fax number is (617) 461-3010
- The Norwood office may also be reached by
 - Telex: 924491
 - TWX: 710/394-6577
 - Cables: ANALOG NORWOODMASS
- The DSP Division runs a Bulletin Board Service that can be reached at 300, 1200 or 2400 baud, no parity, 8 bits data, 1 stop bit by dialing: (617) 461-4258
- By writing to:

Analog Devices DSP Division One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 USA

ADSP-2100 Family Applications Handbook, Volume 4

© 1990 Analog Devices, Inc. ALL RIGHTS RESERVED

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under the patent rights of Analog Devices.

PRINTED IN U.S.A.

FIRST EDITION

Literature

ADSP-2100 FAMILY MANUALS

ADSP-2100 User's Manual/Architecture ADSP-2101 User's Manual/Architecture ADSP-2111 User's Manual/Architecture Complete descriptions of architecture and system interface.

ADSP-2100 Cross-Software Manual ADSP-2101 Cross-Software Manual Complete programmer's references, including optional C compiler.

ADSP-2100 Emulator Manual ADSP-2101 Emulator Manual ADSP-2101 EZ-ICE[™] Manual User's manuals for in-circuit Emulators.

ADSP-2100A Evaluation Board Manual A guide to the Evaluation Board including schematics for prototyping.

ADSP-2101 EZ-LAB™ Manual A guide to the EZ-LAB demonstration board and programs.

APPLICATIONS INFORMATION

Digital Signal Processing Applications Using the ADSP-2100 Family (Formerly the *ADSP-2100 Family Applications Handbook, Volumes 1, 2 and 3.*) Topics include arithmetic, filters, FFTs, linear predictive coding, modem algorithms, graphics, pulse-code modulation, multirate filters, DTMF, multiprocessing, host interface and sonar.

ADSP-2100 Family Applications Handbook, Volume 4 Topics include V.32 modem implementation, quadrature amplitude modulation (QAM), frequency shift keying (FSK) modulation, echo cancellation, and adaptive equalization.

SPECIFICATIONS INFORMATION

ADSP-2100A/ADSP-2100 Data Sheet ADSP-2101 Data Sheet ADSP-2111 Data Sheet (preliminary) ADSP-2105 Data Sheet (preliminary)

CHAPTER 1 INTRODUCTION

1.1	OVERVIEW	
1.2	ADSP-2100 FAMILY OF PROCESSORS	
1.3	SUMMARY OF VOLUMES 1, 2 AND 3	
1.4	CONVENTIONS OF NOTATION	
1.5	PROGRAMS ON DISK	

CHAPTER 2 V.32 MODEMS

2.1	OVERVIEW	2–1
2.2	V.32 MODEM DEFINITION	
2.2.1	Transmitter Algorithms	2–2
2.2.2	Receiver Algorithms	
2.3	SCRAMBLER	2–5
2.4	DESCRAMBLING	
2.4.1	ADSP-2100 Family Implementation	2–8
2.4.2	Scrambler/Descrambler Programs	2–9
2.5	RAISED COSINE FILTER	2–16
2.5.1	ADSP-2100 Family Implementation	
2.6	TRELLIS ENCODING	
2.6.1	ADSP-2100 Family Implementation	2–23
2.7	VITERBI DECODING	2–31
2.7.1	Data Constellation	2–34
2.7.2	Viterbi Algorithm	2–34
2.7.3	ADSP-2100 Family Implementation	2–36
2.7.4	Shortest Path Through Trellis Diagram	2–37
2.7.5	Viterbi Program	2–39
2.7.5.1	Initialization	2–39
2.7.5.2	Data Input and Euclidean Distance	2–39
2.7.5.3	Shortest Path	2–39

2.7.5.4	Last Surviving Path	2–39
2.7.5.5	Determination of Error Corrected Data	
2.8	REFERENCES	2–59

CHAPTER 3 QUADRATURE AMPLITUDE MODULATION

3.1	INTRODUCTION	3–1
3.2	QAM METHODOLOGY	3–1
3.3	ADSP-2100 FAMILY IMPLEMENTATION	3–4
3.4	REFERENCES	3–5

CHAPTER 4 ECHO CANCELLATION

4.1	INTRODUCTION	4–1
4.2	ECHO CANCELLATION ALGORITHM	4–2
4.2.1	ADSP-2100 Family Implementation of LMS Algorithm	4–4
4.3	FREQUENCY OFFSET COMPENSATION	4–8
4.3.1	ADSP-2100 Family Implementation of Hilbert Transform	4–11
4.4	V.32 MODEM IMPLEMENTATION	4–16
4.5	REFERENCES	4–18

CHAPTER 5 ADAPTIVE EQUALIZER

INTRODUCTION	5–1
HISTORY OF ADAPTIVE FILTERS	5–1
APPLICATIONS OF ADAPTIVE FILTERS	5–2
CHANNEL EQUALIZATION IN A MODEM	5–4
Equalization	5–5
Performance Index	5–8
EQUALIZER ARCHITECTURES	5–8
Real Or Complex	5–9
Sampling Rates	.5–10
LEAST MEAN SQUARED (LMS) ALGORITHM	.5–12
PROGRAM STRUCTURE	.5–15
Input New Sample	.5–16
	INTRODUCTION

5.7.2	Filtering (Equalizing)	.5–16
5.7.3	Training Sequence	.5–17
5.7.4	Decision-Directed Adaptation	.5–18
5.7.5	Tap Update (LMS Algorithm)	
5.7.6	Output	.5–21
5.8	PRACTICAL CONSIDERATIONS	.5–22
5.8.1	Viterbi Decoder	.5–22
5.8.2	Pseudo-Random Training Sequence	.5–22
5.8.3	Delay Line Length	.5–22
5.9	REFERENCES	

CHAPTER 6 CONTINUOUS PHASE FREQUENCY-SHIFT KEYED MODULATION

6.1	INTRODUCTION	6–1
6.2	CPFSK METHODOLOGY	6–1
6.3	ADSP-2100 FAMILY IMPLEMENTATION	6–2
6.4	REFERENCES	6–6

FIGURES

Transmitter Block Diagram	2–3
Call Mode Scrambler	
Answer Mode Scrambler	2–7
Call Mode Descrambler	2–7
Answer Mode Descrambler	2–7
Circular Buffer Implementation for Scrambler	2–8
Raised Cosine Pulse Shaping Filter	2–18
Modem Transmitter	
Encoder Block Diagram	2–22
V.32 Signal Constellation	
Convolutional Encoder Block Diagram	2–25
Trellis Diagram for Convolutional Encoding	2–33
Signal Constellation Showing Convolutional	
Encoder Output	2–35
Accumulated Distance Table Update Example	2–38
	Answer Mode Scrambler Call Mode Descrambler Answer Mode Descrambler Circular Buffer Implementation for Scrambler Raised Cosine Pulse Shaping Filter Modem Transmitter Encoder Block Diagram V.32 Signal Constellation Convolutional Encoder Block Diagram Trellis Diagram for Convolutional Encoding Signal Constellation Showing Convolutional Encoder Output

Figure 3.2QAM Demodulator Block Diagram3-3Figure 4.1Telephone Channel Block Diagram4Figure 4.2Echo Canceller4Figure 4.3LMS Adaptive Filter4Figure 4.4Flowchart for LMS Stochastic Gradient Algorithm4Figure 4.5Block Diagram of Echo Canceller with Frequency Shift4Figure 4.6Block Diagram of Hilbert Transform41Figure 4.7Spectrum of Hilbert Frequency Shift41Figure 5.1Example Short Impulse Response5Figure 5.2Pure Delay Impulse Response5Figure 5.3Equalizer Impulse Response5Figure 5.4Transversal (FIR) Delay Line5Figure 5.5IIR Delay Line5Figure 5.6Fractionally Spaced Delay Line (FSE)510Figure 5.7Adaptive Equalizer Flowchart511Figure 5.7CPFSK Flow Diagram6	Figure 3.1	QAM Modulator Block Diagram	
Figure 4.2Echo Canceller4-4Figure 4.3LMS Adaptive Filter4-4Figure 4.4Flowchart for LMS Stochastic Gradient Algorithm4-4Figure 4.5Block Diagram of Echo Canceller with Frequency Shift4-4Figure 4.6Block Diagram of Hilbert Transform4-10Figure 4.7Spectrum of Hilbert Frequency Shift4-11Figure 4.8V.32 Modem Block Diagram4-11Figure 5.1Example Short Impulse Response5-4Figure 5.2Pure Delay Impulse Response5-4Figure 5.3Equalizer Impulse Response5-4Figure 5.4Transversal (FIR) Delay Line5-4Figure 5.5IIR Delay Line5-4Figure 5.6Fractionally Spaced Delay Line (FSE)5-10Figure 5.7Adaptive Equalizer Flowchart5-11	•		
Figure 4.2Echo Canceller4-4Figure 4.3LMS Adaptive Filter4-4Figure 4.4Flowchart for LMS Stochastic Gradient Algorithm4-4Figure 4.5Block Diagram of Echo Canceller with Frequency Shift4-4Figure 4.6Block Diagram of Hilbert Transform4-10Figure 4.7Spectrum of Hilbert Frequency Shift4-11Figure 4.8V.32 Modem Block Diagram4-11Figure 5.1Example Short Impulse Response5-4Figure 5.2Pure Delay Impulse Response5-4Figure 5.3Equalizer Impulse Response5-4Figure 5.4Transversal (FIR) Delay Line5-4Figure 5.5IIR Delay Line5-4Figure 5.6Fractionally Spaced Delay Line (FSE)5-10Figure 5.7Adaptive Equalizer Flowchart5-11	Figure 4.1	Telephone Channel Block Diagram	4–1
Figure 4.3LMS Adaptive Filter4-4Figure 4.4Flowchart for LMS Stochastic Gradient Algorithm4-4Figure 4.5Block Diagram of Echo Canceller with Frequency Shift4-4Figure 4.6Block Diagram of Hilbert Transform4-10Figure 4.7Spectrum of Hilbert Frequency Shift4-11Figure 4.8V.32 Modem Block Diagram4-17Figure 5.1Example Short Impulse Response5-4Figure 5.2Pure Delay Impulse Response5-4Figure 5.3Equalizer Impulse Response5-4Figure 5.4Transversal (FIR) Delay Line5-4Figure 5.5IIR Delay Line5-4Figure 5.6Fractionally Spaced Delay Line (FSE)5-10Figure 5.7Adaptive Equalizer Flowchart5-11	Figure 4.2	Echo Canceller	
Figure 4.5Block Diagram of Echo Canceller with Frequency Shift4-4Figure 4.6Block Diagram of Hilbert Transform4-10Figure 4.7Spectrum of Hilbert Frequency Shift4-11Figure 4.8V.32 Modem Block Diagram4-17Figure 5.1Example Short Impulse Response5-6Figure 5.2Pure Delay Impulse Response5-6Figure 5.3Equalizer Impulse Response5-6Figure 5.4Transversal (FIR) Delay Line5-6Figure 5.5IIR Delay Line5-6Figure 5.6Fractionally Spaced Delay Line (FSE)5-10Figure 5.7Adaptive Equalizer Flowchart5-10	Figure 4.3		
Figure 4.5Block Diagram of Echo Canceller with Frequency Shift4-4Figure 4.6Block Diagram of Hilbert Transform4-10Figure 4.7Spectrum of Hilbert Frequency Shift4-11Figure 4.8V.32 Modem Block Diagram4-17Figure 5.1Example Short Impulse Response5-6Figure 5.2Pure Delay Impulse Response5-6Figure 5.3Equalizer Impulse Response5-6Figure 5.4Transversal (FIR) Delay Line5-6Figure 5.5IIR Delay Line5-6Figure 5.6Fractionally Spaced Delay Line (FSE)5-10Figure 5.7Adaptive Equalizer Flowchart5-10	Figure 4.4	Flowchart for LMS Stochastic Gradient Algorithm	
Figure 4.6Block Diagram of Hilbert Transform4–10Figure 4.7Spectrum of Hilbert Frequency Shift4–11Figure 4.8V.32 Modem Block Diagram4–11Figure 5.1Example Short Impulse Response5–6Figure 5.2Pure Delay Impulse Response5–6Figure 5.3Equalizer Impulse Response5–6Figure 5.4Transversal (FIR) Delay Line5–6Figure 5.5IIR Delay Line5–6Figure 5.6Fractionally Spaced Delay Line (FSE)5–10Figure 5.7Adaptive Equalizer Flowchart5–11	Figure 4.5		
Figure 4.7Spectrum of Hilbert Frequency Shift4–11Figure 4.8V.32 Modem Block Diagram4–11Figure 5.1Example Short Impulse Response5–4Figure 5.2Pure Delay Impulse Response5–4Figure 5.3Equalizer Impulse Response5–4Figure 5.4Transversal (FIR) Delay Line5–4Figure 5.5IIR Delay Line5–4Figure 5.6Fractionally Spaced Delay Line (FSE)5–14Figure 5.7Adaptive Equalizer Flowchart5–14	Figure 4.6	•	
Figure 4.8V.32 Modem Block Diagram4–17Figure 5.1Example Short Impulse Response5–4Figure 5.2Pure Delay Impulse Response5–4Figure 5.3Equalizer Impulse Response5–4Figure 5.4Transversal (FIR) Delay Line5–4Figure 5.5IIR Delay Line5–4Figure 5.6Fractionally Spaced Delay Line (FSE)5–14Figure 5.7Adaptive Equalizer Flowchart5–14	Figure 4.7		
Figure 5.2Pure Delay Impulse Response5-6Figure 5.3Equalizer Impulse Response5-6Figure 5.4Transversal (FIR) Delay Line5-6Figure 5.5IIR Delay Line5-6Figure 5.6Fractionally Spaced Delay Line (FSE)5-10Figure 5.7Adaptive Equalizer Flowchart5-10	Figure 4.8		
Figure 5.2Pure Delay Impulse Response5-6Figure 5.3Equalizer Impulse Response5-6Figure 5.4Transversal (FIR) Delay Line5-6Figure 5.5IIR Delay Line5-6Figure 5.6Fractionally Spaced Delay Line (FSE)5-10Figure 5.7Adaptive Equalizer Flowchart5-10	Figure 5.1	Example Short Impulse Response	5–5
Figure 5.3Equalizer Impulse Response5-4Figure 5.4Transversal (FIR) Delay Line5-4Figure 5.5IIR Delay Line5-4Figure 5.6Fractionally Spaced Delay Line (FSE)5-10Figure 5.7Adaptive Equalizer Flowchart5-10	•		
Figure 5.4 Transversal (FIR) Delay Line 5-4 Figure 5.5 IIR Delay Line 5-4 Figure 5.6 Fractionally Spaced Delay Line (FSE) 5-10 Figure 5.7 Adaptive Equalizer Flowchart 5-11	•		
Figure 5.5 IIR Delay Line	0		
Figure 5.6 Fractionally Spaced Delay Line (FSE) 5–10 Figure 5.7 Adaptive Equalizer Flowchart 5–10	0	IIR Delay Line	5–9
Figure 5.7 Adaptive Equalizer Flowchart	•		
Figure 6.1 CPFSK Flow Diagram6-4	•		
	Figure 6.1	CPFSK Flow Diagram	6–3

LISTINGS

Listing 2.1	Call Mode Scrambler Main Routine	2–10
Listing 2.2	Call Mode Scrambler Scrambling Routine	2–12
Listing 2.3	Call Mode Descrambler Routine	2–14
Listing 2.4	Raised Cosine Filter	
Listing 2.5	Trellis Encoder Program	2–26
Listing 2.6	Convolutional Encoder Routine	
Listing 2.7	Signal Mapping Routine	2–30
Listing 2.8	Viterbi Decoder	2–40
Listing 3.1	Modulator Code	3–4
Listing 3.2	Demodulator Code	

Listing 4.1	LMS Stochastic Gradient Implementation	4–6
Listing 4.2	Hilbert Transform Implementation	4–13
Listing 5.1	Delay Line Routine, Complex Tap Weights	5–11
Listing 5.2	LMS Routine	5–14
Listing 5.3	Input Routine	5–16
Listing 5.4	Filter Routine	5–17
Listing 5.5	Training Sequence Routine	5–18
Listing 5.6	Decision-Directed Adaptation Routine	5–19
Listing 5.7	Tap Update Routine	
Listing 5.8	Output Routine	
Listing 6.1	CPFSK Program (ADSP-2101)	6–6

TABLES

Table 2.1	Differential Encoder Lookup Table	2–24
Table 2.2	State Table for Convolutional Encoder	
Table 2.3	Lookup Table of X and Y Coordinates	
Table 4.1	ADSP-2100 Family Benchmarks for Echo Cancellation	4–17

INDEX

Introduction 🔲 1

1.1 OVERVIEW

This is Volume 4 of our Applications Handbooks for the ADSP-2100 family of DSP microprocessors. It presents a compilation of software for a variety of data communication applications, mostly related to the CCITT V.32 modem recommendation. These examples may be used as they are or they may serve as a starting point for the development of your particular application. Each application is prefaced by a brief discussion of the algorithm that underlies the code.

Along with the specific applications, the routines in this handbook demonstrate a variety of programming tactics. We believe that readers will want to scan every chapter, even if their application interests are confined to a single topic.

This handbook does not explain the architecture or instruction set of the ADSP-2100. Refer to the literature page at the front of this book for additional publications describing the processors in the ADSP-2100 family and their hardware and software development tools. Contact your local Analog Devices Sales Representative for these materials if you need them.

We do not attempt to explain the theory of any application area completely. We have assumed that our readers already understand the theory and practice of their own application areas. The references included in each chapter provide additional background.

1.2 ADSP-2100 FAMILY OF PROCESSORS

The processors in the ADSP-2100 family share the core architecture of the ADSP-2100 device. The ADSP-2100 contains three independent computational units—arithmetic/logic unit (ALU), multiplier/ accumulator (MAC) and barrel shifter—that operate on 16-bit fixed-point data. The ADSP-2100 supports a modified Harvard architecture in which

1 Introduction

data memory stores data and program memory stores both instructions and data. Its program sequencer and two address generators provide flexible addressing for performing DSP algorithms.

- The ADSP-2100A is a version of the ADSP-2100 fabricated in 1.0µm CMOS. It is pin- and code-compatible with the ADSP-2100. It is available (currently) in 10 MHz and 12.5 MHz versions, whereas the ADSP-2100 is offered in 6 MHz and 8 MHz versions.
- The ADSP-2101 is a programmable single-chip microcomputer based on the ADSP-2100. Like the ADSP-2100, the ADSP-2101 contains an ALU, a multiplier/accumulator, and a barrel shifter, as well as a program sequencer and dual address generators. Additionally, there are 1K words of data memory and 2K words of program memory on chip, two serial ports, a timer, boot circuitry (for loading on-chip program memory at reset), and enhanced interrupt capabilities.
- The ADSP-2102 is identical to the ADSP-2101 with program memory ROM instead of RAM.
- The ADSP-2105 is the same as the ADSP-2101 with half the on-chip memory (512 words of data memory and 1K words of program memory) and one serial port instead of two. It is pin- and code-compatible with the ADSP-2101.
- The ADSP-2111 contains all the features of the ADSP-2101 plus a host interface for direct connection (no glue logic) to a host processor. For example, the Motorola 68000, the Intel 8051, and the ADSP-2101 can all be connected easily to the ADSP-2111. The ADSP-2111 also provides additional flag outputs.

All references to the ADSP-2100 in this handbook apply to all members of the ADSP-2100 family of processors, unless otherwise indicated. Because the processors are code-compatible, the programs in this handbook can be executed on any member of the family (some modifications for interrupt vectors may be necessary), although a program may not take advantage of specific functions, such as the serial ports of the ADSP-2101.

Introduction 1

1.3 SUMMARY OF VOLUMES 1, 2 AND 3

Volumes 1, 2 and 3 of the ADSP-2100 Family Applications Handbooks, formerly published as three separate books, are now available in a single book, *Digital Signal Processing Applications Using the ADSP-2100 Family*: This book presents information on the following topics:

- Fixed-point arithmetic operations
- Floating-point arithmetic operations
- Function approximations
- Digital filters
- Fast Fourier transforms (FFTs), both one- and two-dimensional
- Image processing
- Graphics
- Linear predictive speech coding (LPC)
- Pulse code modulation (PCM)
- Adaptive differential pulse code modulation (ADPCM)
- High-speed modem algorithms
- Dual-tone multifrequency (DTMF) coding and detection
- Sonar beamforming
- Memory interface
- Multiprocessing
- Host interface

1.4 CONVENTIONS OF NOTATION

The following conventions are used throughout this handbook:

- In listings, all keywords are uppercase; user-defined names (such as labels, variables, and data buffers) are lowercase. In text, keywords are uppercase and user-defined names are lowercase and italicized. Note that this convention is for readability only; the Cross-Software modules do not distinguish between uppercase and lowercase letters.
- In comments, register values are indicated by "=" if the register contains the value or "->" if the register points to the value in memory.
- All numbers are decimal unless otherwise specified. In listings, constant values are specified in binary, octal, decimal, or hexadecimal by the prefixes B#, O#, D#, and H#, respectively.

1 Introduction

1.5 PROGRAMS ON DISK

An IBM PC 5-1/4 inch diskette containing the source code in this book is available. Consult your local Analog Devices Sales Office for a copy. As with the printed routines, we cannot guarantee their suitability for your application.

2.1 OVERVIEW

The International Telegraph and Telephone Consultative Committee (CCITT), which determines protocols and standards for telephone and telegraph equipment, has authored a number of recommendations describing modem operation. This chapter surveys the fundamental algorithms of the V.32 modem recommendation, which describes the operation of a high-speed modem. Implementations of the algorithms on the ADSP-2100 family of DSP microprocessors are shown.

A modem is an electronic device that incorporates both a **mo**dulator and a **dem**odulator into a single piece of signal conversion equipment. Interfacing directly to the communication channel, modems establish communication links between various computer systems and terminal equipment. In most cases the communications channel is the general switched telephone network (GSTN) or a two- or four-wire leased circuit. The GSTN is, for the most part, a copper wire network. The bandwidth of this channel is limited to 200 Hz to 3400 Hz.

Traditionally, a modem was implemented using analog discrete components. Today, digital circuits centered around a high performance digital signal processor can meet the demands of modem algorithms without the difficulties associated with analog circuitry. A digital modem implementation offers programmability, temperature insensitivity, ease of design and often reduced cost when compared with analog implementations.

2.2 V.32 MODEM DEFINITION

The V.32 recommendation describes a full duplex synchronous modem that operates on the general switched telephone network (GSTN) as well as point-to-point leased circuits. The V.32 modem communicates at a rate of 9600 bits per second (with a 4800 bit per second slow down mode) utilizing quadrature amplitude modulation (QAM). (QAM is discussed in detail in Chapter 3.) Four-bit symbols (bauds) modulate a carrier frequency of 1800 Hz with a modulation rate of 2400 bauds per second. *The modulation of 4-bit symbols at a rate of 2400 symbols per second yields the 9600 bit per second specification.*

There are three signal coding modes to choose from in the V.32 recommendation.

- 9600 bit/second 16-point QAM. Four bits per symbol are transmitted.
- 9600 bit/second 32-point trellis-coded QAM. Transmitted symbols contain four information bits and an additional trellis encoded bit for error correction.
- 4800 bit/second 4-point QAM.

The second method, which produces a redundant bit for error correction, is the method used in the implementation described in this chapter.

Channel separation is achieved through echo cancellation. Echo cancellers are subject to CCITT specification G.165. An ADSP-2100 family implementation of an echo canceller is described in Chapter 4.

The V.32 modem transmits with a carrier frequency of 1800 ± 1 Hz and must be able to operate with received carrier frequency offsets of ± 7 Hz. The V.32 recommendation also specifies the transmitted spectrum.

2.2.1 Transmitter Algorithms

A block diagram of the transmitter section of the V.32 modem implemented in this chapter is shown in Figure 2.1. The input serial bit stream is subject to a number of algorithms prior to modulation and transmission. Each step is described briefly below and in greater detail in the following sections.

Scrambler. The input serial bit stream is first scrambled by a selfsynchronizing (requires no clock signal) scrambler. Scrambling takes the input serial bit stream and produces a pseudo-random sequence. The purpose of the scrambler is to whiten the spectrum of the transmitted data. Without the scrambler, a long series of identical symbols could cause the receiver to lose carrier lock. Scrambling makes the transmitted spectrum resemble white noise, to utilize the bandwidth of the channel more efficiently, makes carrier recovery and timing synchronization easy and makes adaptive equalization and echo cancellation possible.

Encoders. The scrambled bit stream is divided into groups of four bits. The first two bits of each 4-bit group are first differentially encoded and then convolutionally encoded. This produces a 5-bit symbol in which the first bit is a redundantly coded bit.




Figure 2.1 Transmitter Block Diagram

Signal Mapping. The 5-bit symbols are mapped into the signal space (defined in the V.32 recommendation) for modulation. The signal space mapping produces two coordinates, one for the real part of the QAM modulator and one for the imaginary part.

Pulse Shape Filters. The pulse shape filter is based on the impulse response of a raised cosine function. Used prior to modulation, these filters attenuate frequencies above the Nyquist frequency that are generated in the signal mapping process. The filters are designed to have zero crossings at the appropriate frequencies to cancel intersymbol interference.

Modulation. The modulation for all coding schemes in the V.32 modem recommendation is quadrature amplitude modulation (QAM). A QAM implementation on the ADSP-2100 family is described in Chapter 3. The carrier frequency is 1800 Hz and the modulation rate is 2400 symbols/ second.

After modulation, the samples are converted to an analog signal. The analog output is filtered through a smoothing filter.

2.2.2 Receiver Algorithms

A block diagram of the receiver section of the V.32 modem described in this chapter is shown in Figure 2.2. Each step is described briefly below and in greater detail in the following sections.




Figure 2.2 Receiver Block Diagram

Input Filter. The received analog signal is oversampled by a factor of 4 at 9600 samples per second. The sampled input is filtered with a raised cosine pulse shape filter. The output is then decimated by a factor of 2.

Demodulation. Multiplication by $e^{-j(2\pi f}c^{nT/2)}$ demodulates the signal. QAM demodulation techniques are described in Chapter 3.

Adaptive Equalizer. An adaptive equalizer compensates for distortions introduced in the communications channel. A 64-tap fractionally spaced equalizer provides the performance necessary for V.32 applications. The

equalizer also feeds a timing loop which adjusts the 4X sampling input and the 2X sampling output of the input filter. An ADSP-2100 family implementation of an adaptive equalizer is described in Chapter 5.

Viterbi Decoder. The decoder takes as input a demodulated, pulse shaped, equalized signal. The Viterbi algorithm is employed as a decoder in order to determine the appropriate signal constellation point received. This algorithm is a soft-decision maximum likelihood sequence decoder. By keeping a past history of 20 or so baud, the decoder can determine the signal point received in noisy conditions. The phase detector and delay adjust the feedback from the Viterbi decoder to the equalizer, which is constantly adapting in response to the received data.

Differential Decoder and Descrambler. Once the amplitude and phase of the signal point received is known, the corresponding symbol must be backmapped to decode the encoded bits. The decoded 4-bit symbol is then descrambled utilizing the same generating polynomials as the scrambler.

2.3 SCRAMBLER

The V.32 modem recommendation calls for the use of a scrambler in the transmit section of the modem and descrambler in the receive section of the modem. The scrambler and descrambler are based on simple polynomials. Each transmission direction uses a different scrambler, i.e., a different generating polynomial, as specified in the V.32 specification. The calling or call mode modem uses the following generating polynomial (GPC):

 $GPC = 1 + x^{-18} + x^{-23}$

where x is the input sample and the exponent on x indicates a time delay, e. g., x^{-23} is the twenty-third previous sample. The answering or answer mode modem uses a similar scrambler with the following generating polynomial (GPA):

 $GPA = 1 + x^{-5} + x^{-23}$

The additions are modulus 2 additions, that is, the bitwise exclusive-OR of the data values. The transmitting modem scrambles the input data sequence by dividing the message sequence by the generating polynomial. The receiving modem multiplies the scrambled sequence by the same polynomial to descramble and recover the original message sequence.

These polynomials can be thought of as digital filters. The scrambler has an all pole transfer function and the descrambler has an all zero transfer function.

The scrambler output is pseudo-random. For a repetitive input signal, the scrambler output is also repetitive with a maximum period of $2^{k}-1$ samples, where k is the order of the generating polynomial (23 in the case of the V.32 scrambler). In order to maximize the period of the pseudo-random output patterns, the specified GPC and GPA are irreducible and primitive.

A block diagram of the call mode scrambler is shown in Figure 2.3; x_{in} is the serial bit input stream and D_s is the scrambled data bit stream. Each delay block corresponds to a serial port cycle and each addition block is an exclusive OR operation.




Figure 2.3 Call Mode Scrambler

The answer mode scrambler block diagram (Figure 2.4) is similar. The fifth delay line sample, x^{-5} , is used in the answer mode scrambler rather than the eighteenth delay line value as in the call mode scrambler.

2.4 DESCRAMBLING

The descrambler is implemented using a delay line, similar to the scrambler. The descrambler is the last functional block that the data passes through in the receiver. The data that is input to the descrambler is in effect multiplied by the appropriate generating polynomial. This multiplication performs the inverse operation of the scrambler.




Figure 2.4 Answer Mode Scrambler

There are two versions of the descrambler, one for call mode and one for answer mode. Block diagrams for the call mode and answer mode descramblers are shown in Figures 2.5 and 2.6.




Figure 2.5 Call Mode Descrambler




Figure 2.6 Answer Mode Descrambler

2.4.1 ADSP-2100 Family Implementation

Fundamentally, the implementation of the generating polynomials for scrambling and descrambling is the management of a delay line. The scrambler generates its output from the current input bit and two delayed outputs. The call mode uses the eighteenth and twenty-third previous outputs, while the answer mode uses the fifth and twenty-third previous outputs.

The ADSP-2100 family processors have two key features to facilitate efficient delay line management. First, each of two independent data address generators (DAGs) has four independent data pointers. An index register pointer can be programmed to handle each of the delay values and can be separately updated. Second, the DAGs support circular buffers into which delay lines are easily mapped.

In either scrambler, the twenty-third value is the oldest value, and once used is no longer needed. Thus the newest value can be written over it, so the circular buffer always contains only the 23 most recent values. Figure 2.7 illustrates the circular buffer implementation and shows the appropriate pointers.




Figure 2.7 Circular Buffer Implementation for Scrambler

The value x^0 is the current input value. This value is put into an ALU register. The delayed value, $D_s \cdot x^{-18}$, is read from the circular buffer using the address supplied by a pointer (represented in the above diagram with an arrow). Once the location is read, the pointer is decremented to the next location in the buffer, shown with the light arrow. The oldest value is then written to an ALU register; the pointer's address is not yet modified. The necessary XOR operations are performed and the result is output, as well as written to the last buffer location. This pointer is now decremented to the next value, now the oldest.

This process is repeated with each new input bit. When a pointer comes to the first location in the circular buffer and is decremented, it wraps around to the last location in the circular buffer. Eighteen and twentythree unit delays are maintained in the circular buffer, with no need to move data values, just pointer addresses.

The answer mode scrambler works similarly, except with a delay of five units instead of eighteen units. The descrambler, for both call and answer modes, also uses the same basic structure, but with a different flow of data to accomplish the inverse operation.

2.4.2 Scrambler/Descrambler Programs

The code in Listings 2.1 and 2.2 implements the V.32 scrambler (call mode) on the ADSP-2100 family processors. There are two modules, a main module and a scrambler module. The main module sets up interrupts, initializes the appropriate registers for interrupt control, initializes index registers for maintenance of the circular buffer, clears the circular buffer to zero and waits in an infinite loop for an interrupt. The only interrupt active in this program is IRQ3. This is the highest priority interrupt, and in this case it corresponds to a sampling interrupt. When a sample is ready to be scrambled, this interrupt is asserted.

The second program module is the actual scrambling routine. Included as part of this module is the *bits* subroutine, which takes 16-bit data values and strips off bits one at a time. The output of this subroutine is a string of simulated serial data values in the most significant bit position of 16-bit words. That is, a 16-bit word is input and 16 words (each of whose value is either H#8000 or H#0000) are output. These simulated serial bits are then passed to the scrambler. The scrambler output is in the AR register at the end of each pass and is written to the data memory location *dac*.

The descrambler program, in Listing 2.3, has the same fundamental structure as the scrambler program, performing the inverse operation of the scrambler.

.MODULE/RAM/ABS=0 cms main routine; This module initializes registers, clears a buffer} { { of length 23 for the call mode scrambler, sets IMASK} { and waits in a loop for sampling interrupt} initial, clear buffer} CALLS: { { INTERRUPTS: only interrupt 3 active} .CONST no bits per word=16; .VAR/DM/RAM/CIRC buffer[23], input buffer [no bits per word]; .GLOBAL input buffer; .PORT cntl port; .EXTERNAL start scramble; {interrupt jump table} RTI; {only INT3 is used} RTI; RTI; JUMP start scramble; {INT3 8 kHz from codec} {main routine} CALL initial; CALL clear buffer; IMASK=H#8; {enable interrupt 3} JUMP mainloop; {loop until interrupted} mainloop: {One time initialization subroutine, sets up registers} initial: IMASK=B#0000; {disable interrupts} ICNTL=H#F; {edge sensitive interrupts} SI=0;DM(cntl port)=SI; {load codec control register} L0=%buffer; {length registers} L1=%buffer; {circular buffer length 23} L2=%buffer; L3=0; {no other index circ buffer} L4=0; L5=0; L6=0; L7=0; {index registers} I0=^buffer; {ds(n-5)} Il=^buffer + 17; {ds(n-18)} I2=^buffer + 22; {ds(n-23)}

```
I3=0000;
              I4=^input buffer + 15;
              M0=0;
                                  {modify registers}
              M1 = -1;
              M2=1;
              M4 = -1;
              M5=1;
              SE=4;
                                {SE for nibble pack}
              RTS;
{------CLEAR BUFFER SUBROUTINE-------}
{initialize scramble buffer to zero}
clear buffer: CNTR=%buffer;
              DO clear UNTIL CE;
clear:
              DM(I0,M1)=0;
             RTS;
.ENDMOD;
```

Listing 2.1 Call Mode Scrambler Main Routine

MODULE call mode scrambler; This module performs V.32 call mode scrambling } { { The generating polynomial is: xin + y(n-18) + y(n-23) } CALLS: bits} { input buffer; .EXTERNAL .CONST no bits per word = 16; .PORT codec; .PORT dac: .ENTRY start scramble; start scramble: AY0=DM(codec); {read from port} CALL bits; {show as serial stream} CNTR=no bits per word; {scramble 16 times} {once for every bit of input} DO scrambl UNTIL CE; AY0=DM(I4,M5); AX0=DM(I1,M1); {d(n-18)} $AY1=DM(I2,M0); \{d(n-23)\}$ AR=AX0 XOR AY1; $\{d(n-18) + d(n-23)\}$ AR=AR XOR AY0; $\{d(n) + d(n-18) + d(n-23)\}$ DM(I2,M1)=AR; {store scramble in buffer} {write new value over oldest} DM(dac)=AR; {out to dac} MODIFY(I4,M4); {reset pointer to last buffer} {value for next input word} scrambl: NOP;

RTI;

AX0=AI0; {expanded Sutput Into ALO; SE=15; CNTR=no_bits_per_word; AY0=H#8000; DO bit_loop UNTIL CE; AR=AX0; SR=LSHIFT AR (LO); {shift so next bit is} {MSB in reg SR0}

AR=AR0 AND AY0; {mask out all except MS}
DM(I4,M4)=AR;
AY1=SE; {decrement SE for next}
AR=AY1-1;
SE=AR;
I4=^input_buffer;
SE=4;
RTS;

bit loop:

.ENDMOD;

Listing 2.2 Call Mode Scrambler Scrambling Routine

.MODULE/RAM/ABS=0 main routine; Descrambling Routine } { Call Mode Functions implemented: } { d(n) = di(n) + d(n-18) + d(n-23)ł System file: fullpm.sys} { initial, clear buffer, output} ł CALLS: .VAR/DM/RAM/CIRC buffer[23]; . PORT codec: .PORT dac: .PORT cntl port; RTI; RTI; RTI; {int0-2 not used} JUMP start descramble; {INT3 8 kHz from codec} CALL initial; CALL clear buffer; IMASK=h#8; {enable interrupts} mainloop: JUMP mainloop; {loop until interrupted} {------ descramble subroutine -------} {addressing circular buffer with 2 pointers for modem scrambler} start descramble: AY0=DM(codec); {read from port} $\{d(n-18)\}$ AX0=DM(I1,M1); AY1=DM(I2,M0); $\{d(n-23)\}$ AR=AX0 XOR AY1; $\{d(n-18) + d(n-23)\}$ AR=AR XOR AY0; $\{d(n) + d(n-18) + d(n-23)\}$ DM(I2, M1) = AY0;{store scramble in buffer} {input stored... not output} CALL output; AR=0; {clear AR for next time} RTI; {initialize registers} initial: IMASK=B#0000; {disable interrupts} ICNTL=H#F; {edge level interrupts} SI=0; DM(cntl port)=SI; {load codec control reg} L0=%buffer; {circular buffer length 23} L1=%buffer;

```
L2=%buffer;
                   L3=0;
                   L4=0;
                   L5=0;
                   L6=0;
                   L7=0;
                   I0=^buffer;
                   I1=^{buffer} + 17;
                   I2=^{buffer} + 22;
                   M0=0;
                   M1 = -1;
                   SR0=0;
                   SR1=0;
                   SE=16;
                   RTS;
    ----- clear buffer subroutine ---
{----
                                               --- }
{initialize buffer to zero}
clear buffer:
                   CNTR=%buffer;
                   DO clear UNTIL CE;
clear:
                      DM(I0, M1) = 0;
                   RTS;
{----- output routine packs serial into 16 bit words -----}
output:
                   SR=SR OR LSHIFT AR(LO);
                   AY0=SE;
                   AR=AY0 -1;
                   SE=AR;
                   IF EQ CALL out;
                   RTS;
out:
                   DM(dac)=SR1;
                   SR0=0;
                   SR1=0;
                   SE=16;
                   RTS;
```

.ENDMOD;

Listing 2.3 Call Mode Descrambler Routine

2.5 RAISED COSINE FILTER

For the V.32 modem recommendation, 5-bit symbols are modulated by a carrier of 1800 Hz. This modulation is performed digitally. Coupled with the modulator and the demodulator are pulse shaping low pass filters. These digital filters eliminate intersymbol interference (ISI) on the bandlimited GSTN.

A brief development of the theory of pulse shaping filters follows. For a more complete theoretical discussion of pulse shaping filters, see "References" at the end of this chapter: Bingham, Lee and Messerschmitt, Proakis.

Low pass transmitted signals can be shown to have the form

$$\sum_{n=0}^{\infty} I_n g(t-nT)$$

where I_n is the discrete code word and g(t) is a pulse. For the bandlimited channel, we desire a transmitted pulse g(t) that produces no ISI. If the channel is ideally bandlimited, then an ideally bandlimited pulse can be used. In the frequency domain, this ideally bandlimited pulse can be described as:

G(f) = T for f < 1/2T0 for $f \ge 1/2T$

This spectrum has an ideal rectangular shape.

In the time domain, this ideal spectrum shape is the sinc function:

 $g(t) = \sin(\pi t/T)/(\pi t/T)$

The nulls (zero values of the pulse function) occur at multiples of T, the baud rate. Because of the placement of the nulls, there is no additive interference due to previous symbols; there is no ISI.

The ideal pulse shaping filter is not practical to implement. The ideally bandlimited frequency response has a corresponding infinite impulse response. Although the impulse response has a zero value at all multiples of T, any mistiming in the modem produces an infinite series of ISI terms.

A pulse shaping filter that is practical and widely used in digital communications is the raised cosine pulse shaping filter. The raised cosine pulse shaping filter is realizable, unlike the ideal pulse shaping filter. The raised cosine function has tails that decay proportional to $1/t^3$, whereas the ideal pulse tails off proportional to 1/t. Mistiming errors in sampling in the modem therefore have a much less dramatic effect on the amount of ISI in the raised cosine pulse filter.

A generic formula for the impulse response of the raised cosine filter, p(t), is shown below. *T* is the symbol rate in Hz, *t* is the sampling rate in Hz, and α is the rolloff factor.

 $p(t) = \frac{\sin (\pi t/T) \bullet \cos (\alpha \pi t/T)}{(\pi t/T) \bullet (1 - (2\alpha \pi t/T)^2)}$

The rolloff factor, α , represents the amount of excess bandwidth required. A raised cosine with a rolloff factor of 0 needs the least excess bandwidth. As α varies from 0 to 1, the amount of excess bandwidth required increases from 0 to 100%. For purposes of this implementation, a common rolloff factor of 0.25 is used. For the V.32 modem, the symbol rate, T, is specified at 2400 symbols per second. The sampling rate, t, is usually 9600 Hz. The frequency response of the raised cosine pulse shaping filter with these parameter values is shown in Figure 2.8, on the following page.

The pulse shaping filter usually spans four baud intervals. For a sampling rate of 9600 Hz and a symbol rate of 2400 Hz, a 17-tap FIR filter can be used.

2.5.1 ADSP-2100 Family Implementation

The raised cosine pulse shaping filter can be implemented in the modem as a simple FIR filter. Implementation of FIR filters on the ADSP-2100 family is straightforward. The dual DAGs with circular buffering and the on-chip Harvard architecture allows for efficient realization of FIR filter structures. A complete description of FIR filters as well as other fixedcoefficient filters can be found in *Digital Signal Processing Applications Using the ADSP-2100 Family*, Chapter 5 (see "Literature" at the beginning of this book).

Filter coefficients are arrived at using the formula above, generated with a C program. The coefficients are scaled to provide a filter with 0 dB gain.

Impulse response

Figure 2.8 Raised Cosine Pulse Shaping Filter, α =0.25

The coefficients represent a rolloff factor of 0.25, and the generated impulse response spans four baud intervals.

For the V.32 modem, the filter input is a digitally modulated value (1800 Hz carrier). Samples are processed at the baud rate (2400 baud) and are interpolated, zero-filled, to provide filter input at a rate of 9600 Hz. Samples are processed in quadrature. Figure 2.9 shows the relationship of the filter to the digital modulator and the data rates.

Listing 2.4 contains the ADSP-2100 family code for implementation of the raised cosine filter. The coefficients can be found in the data file *coef.dat*.




Figure 2.9 Modem Transmitter

```
.MODULE/boot=0
                      fir sub;
Ł
        Pulse Shape filter routine for V.32
        ICASSP DEMO
        Rev History
                         2/8/90 take APP VOL I FIR routine
                         adapt for V.32
}
.ENTRY
                  pulse shape;
.CONST
                  PSF length = 89;
.EXTERNAL
                  Real_PSF_delay_line, Imag_PSF_delay_line, Pulse_Shape_Coeff;
                  real_PSF_i0, imag_PSF_i0;
.EXTERNAL
.VAR/DM
                  psf save I0;
.VAR/DM
                  psf save L0;
                  psf save I4;
.VAR/DM
.VAR/DM
                  psf save L4;
.VAR/DM
                  test psf1;
.VAR/DM
                  test psf2;
```

(listing continues on next page)

pulse shape: DM(psf save I0) = I0; DM(psf save L0) = L0; {save I0,L0,I4,L4} DM(psf save I4) = I4; DM(psf save L4) = L4;IO = DM(real PSF iO);I4 = ^Pulse Shape Coeff; L0 = psf length; L4 = psf length; {--- Do real part of the filter. ax0 contains the x value from the signal map module. } DM(I0, M2) = AX0;{dump new vals into delay line} CNTR = PSF Length - 1; MR=0, MX0=DM(I0,M2), MY0=PM(I4,M5); MR=MR+MX0*MY0(SS), MX0=DM(I0,M2), MY0=PM(I4,M5); sop: IF NOT CE JUMP sop; MR=MR+MX0*MY0(RND); IF MV SAT MR; AX0 = MR1;{filtered X in ax0} DM(real PSF i0) = I0;{--- Do the imaginary part of the Pulse Shape filter. ax1 contains the imaginary part of the point from the signal map module. } IO = DM(imag PSF iO);DM(I0, M2) = AX1;{dump new vals into delay line} CNTR = PSF Length - 1; MR=0, MX0=DM(I0,M2), MY0=PM(I4,M5); MR=MR+MX0*MY0(SS), MX0=DM(I0,M2), MY0=PM(I4,M5); imag sop: IF NOT CE JUMP imag sop; MR=MR+MX0*MY0(RND); IF MV SAT MR; AX1 = MR1;{filtered Y in ax1} DM(imag PSF i0) = I0; IO = DM(psf save IO); LO = DM(psf save LO);I4 = DM(psf save I4); L4 = DM(psf save L4);RTS; .ENDMOD;

Listing 2.4 Raised Cosine Filter

2.6 TRELLIS ENCODING

The GSTN was intended for voiceband transmission and is bandlimited 200 Hz to 3400 Hz. Data rates in excess of the upper band limit can be realized only by the transmission of multiple bits per symbol interval. Data rates of 9.6 Kbits per second can be achieved on unconditioned circuits and data rates of up to 16.8 Kbits per second can be realized on conditioned leased lines using the technique known as trellis coded modulation (TCM).

The V.32 modem recommendation specifies trellis encoding as an option. Four-bit symbols are encoded into 5-bit symbols that are made up of four information bits and a redundant bit. These 5-bit symbols are used with a 32 carrier state QAM modulator. A 2400 baud rate is used and 9600 information bits per second are transmitted. A trellis encoded scheme offers much better performance than a non-encoded scheme. It results in a much higher immunity to noise for a given error rate and can reduce the block error rate by three orders of magnitude for a given signal-to-noise ratio.

There are two fundamental types of codes used in channel encoding. Linear block codes include Hamming codes, BCH (Bose-Chadhuri-Hocquenghem) codes, Reed-Solomon codes, Galay codes and many others. The convolutional code, which is specified for V.32 modems can be implemented using a shift register and can be described using a diagram called a trellis diagram.

Suppose we can achieve a certain P_e (probability of error) in an uncoded system operating on a bandlimited channel. We can attempt to improve system performance by coding. If we add a single redundant bit to a binary symbol with *k* bits, we increase the number of waveforms that the modulator must produce from 2^k to 2^{k+1}. An increase in alphabet size on the same bandwidth requires a 3 dB increase in the signal to noise ratio to achieve the same P_{e^*} . That is, coding alone decreases the performance of the system.

Trellis coded modulation employs signal set partitioning in addition to redundant coding in order to increase the system performance. In the case of the V.32 modem, there are 32 modulator states. Of the four input bits to the encoder, only two are encoded. Two bits pass through uncoded and two bits are encoded into three output bits. The three bits provide a mechanism for dividing the 32 modulator states into 8 subsets of 4 modulator carrier states. The coded bits identify the subset of the 32

modulator states and the uncoded bits select a point within the subset. Figure 2.10 shows the input and output bits of the trellis encoder. Bits Q1 through Q4 are the input bits. Bits Q3 and Q4 pass through the encoder unchanged. Bits Q1 and Q2 are encoded to give Y1, Y2 and the redundant error correcting bit Y0. Bits Y0, Y1, Y2 identify the subset while the bits Q3 and Q4 identify the point within the subset.




Figure 2.10 Encoder Block Diagram

The signal set for the V.32 modem (and other TCM schemes) has been designed so that there is a large distance between the members of each subset. The 32-state signal constellation for the V.32 modem is shown in Figure 2.11. Bits are ordered on this diagram left to right, most significant to least significant: Y0 Y1 Y2 Q3 Q4. The signal space mapping for the redundant coding is from Figure 3/V.32 of the V.32 recommendation.

The signal set is located on a quadratic grid known as a Z_2 lattice and the signal set type is known as 32 CROSS. In order to transmit *m* bits per signalling interval, 2^{m+1} signals are needed. The coding gain (performance of the coded signals versus uncoded signals) is approximately 4 dB for any *m*. The closest distance between any two points on the signal set is Δ_0 . The closest distance between any two points in a subset (i.e., points that have the same Y0, Y1 and Y2 bits) is $\sqrt{8} \Delta_0$ for the 32 CROSS signal set.

All bit patterns that begin with the same three bits are spread out on the signal constellation. This signal set partitioning along with the redundant coding are the fundamentals of TCM.




Figure 2.11 V.32 Signal Constellation

2.6.1 ADSP-2100 Family Implementation

Trellis encoding for the V.32 modem consists of two encoding operations: a differential encoder, implemented as a lookup table and a convolutional encoder, performed using a shift register and Boolean logic. Together, these two encoders generate a 5-bit symbol from a 4-bit input word.

The serial input bits to the encoder are Q1, Q2, Q3 and Q4 (Q1 first, Q4 last). Three of the output bits are Y0, Y1 and Y2, and the other two output

bits are Q3 and Q4, unchanged from the input. Y1 and Y2 are generated in the differential encoder. Y0, the redundant bit for error correction, is generated in the convolutional encoder.

The differential encoder takes as input the first two bits, Q1 and Q2, and produces two output bits, Y1 and Y2. Previous output bits, Y1(n–1) and Y2(n–1) are also used in the differential encoder. The encoder is easily implemented on the ADSP-2100 family as a lookup table. The input bits and the previous output bits are combined to a 4-bit value that serves as a pointer into the lookup table. For example, assume that the current input bits are Q1=1, Q2=0, Y1(n–1)=0 and Y2(n–1)=1, for a 4-bit value of 1001. This corresponds to the 1001 (ninth) entry in the lookup table, from which the current Y1 and Y2 outputs are read. Table 2.1 shows the lookup table for differential encoding.

Inputs		Previous	Outputs	Outputs	
Q1	Q2	Y1(n-1)	Y2(n-1)	Y1	Y2
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	1	0
0	0	1	1	1	1
0	1	0	0	0	1
0	1	0	1	0	0
0	1	1	0	1	1
0	1	1	1	1	0
1	0	0	0	1	0
1	0	0	1	1	1
1	0	1	0	0	1
1	0	1	1	0	0
1	1	0	0	1	1
1	1	0	1	1	0
1	1	1	0	0	0
1	1	1	1	0	1

Table 2.1 Differential Encoder Lookup Table

The convolutional encoder (Figure 2.12) uses a shift register structure to examine the four incoming bits (the output of the differential encoder) and build a 5-bit symbol. The five output bits of the convolutional encoder consist of the four input bits plus an additional redundantly coded fifth bit. This additional bit increases the complexity of the signal set, but limits the number of possible transitions between bit patterns. For any given 5-bit convolutionally encoded word, only half of the signal states can follow. In other words, the process of convolutional encoding prohibits transitions from any particular signal state to only half of the possibilities. This property is exploited in the Viterbi decoder in the receiver.




Figure 2.12 Convolutional Encoder Block Diagram

Listing 2.5 contains a ADSP-2100 family subroutine that provides both the differential encoder and the convolutional encoder. The input is assumed to be a single bit residing in the most significant bit position of a 16-bit word. Listing 2.6 shows the convolutional encoder routine that is called by the program in Listing 2.5, and Listing 2.7 contains the routine that performs signal mapping on the encoded data.

```
.MODULE/RAM
               trellis;
.VAR/DM/RAM
                 t table[16];
.VAR/DM/RAM
                 last ys;
.VAR/DM/RAM
                 bit count;
                 diff out;
.VAR/DM/RAM
.VAR/DM/RAM
                 delay_val_1;
.VAR/DM/RAM
                 delay_val_2;
.VAR/DM/RAM
                 delay val 3;
.VAR/DM/RAM
                 Y1;
.VAR/DM/RAM
                Y2:
.INIT
                t table: 0,1,2,3,1,0,3,2,2,3,1,0,3,2,0,1;
.ENTRY
               trellis encode;
.PORT
                dac;
.PORT
                adc;
.GLOBAL
                t table, bit count, last ys;
{--bit count is intially 4---}
trellis encode: SE=DM(bit count);
                 SI=DM(adc); {take in new 8000 or 0000}
                 SR=SR OR LSHIFT SI (LO); {count up 4 bits,}
Q1Q2 pack:
                 AY0=SE;
                                    {shift into SR register}
                 AR=AY0 -1;
                 SE=AR;
                 DM(bit count)=SE; {store decremented count}
                 IF EQ JUMP packed;
                 RTI;
packed:
                 AX0=SR1;
                                    {stored as 4 bits}
                 AX1=4;
                                    \{Q1 \ Q2 \ Q3 \ Q4\}
                 DM(bit count)=AX1;
                 SR0=0;
                 SR1=0;
                 CALL d encode;
                 RTI;
```

{input: AX0 -> 0 0 0 X where X -> bits 0 0 0 0 01020304} d encode: I3=^t table; {mask to keep Q1 Q2} AY0=h#000C; AR=AX0 AND AY0; AY1=DM(last_ys); {last_output Y1 Y2} AR=AR XOR AY1; {AR is Q1 Q2 Y1 Y2} M3=AR; {address in lookup} MODIFY(I3,M3); {for new Y1 Y2} SI=DM(I3,M0); DM(last ys)=SI; {AY0 ->encoded Y1 Y2} AY1=3; AF=AX0 AND AY1; {keep Q3 Q4} SR=LSHIFT SI BY 2(LO); AR=SR0+AF; {AR ->Y1 Y2 Q3 Q4} DM(diff out)=AR; {store output of diff encode} DM(dac)=AR; CALL c encode; {call convolutional encode} RTS;

.ENDMOD;

Listing 2.5 Trellis Encoder Program

.MODULE/RAM conv encode; { Trellis Encoder for V.32 Modem Implements convolutional encoder Four bit symbols, output of the differential encoder Input: Output: Five bit symbol in the LSB positions} diff_out; conv_out; .VAR/DM/RAM {differential encode output} .VAR/DM/RAM {convolutional encode output} {01020304 as 4 LSBs} .VAR/DM/RAM packed 4 bits; delay val 1; {conv. enc delay element} .VAR/DM/RAM .VAR/DM/RAM delay_val_2; {conv. enc delay element} .VAR/DM/RAM delay val 3; {conv. enc delay element} .VAR/DM/RAM intermed 1: intermed 2; .VAR/DM/RAM .VAR/DM/RAM Y0: {output bit Y0} .VAR/DM/RAM Y1; {output bit Y1} .VAR/DM/RAM Y2: {output bit Y2} .GLOBAL conv out; .GLOBAL delay val 1, delay val 2, delay val 3; .GLOBAL intermed 1, intermed 2, packed 4 bits; c encode; .ENTRY .EXTERNAL sig map, dac; { ______ CONVOLUTIONAL ENCODE ______} {Input is Y1Y2Q3Q4 located in "diff out" 4 LSBs} {Output is 3 encoded bits in data mem locations Y0 Y1 Y2} {calls "pack up 5 bits" for output to dac} c encode: SR0=0;{clear shift result} SR1=0; SI=DM(diff out); {get input from diff encoder} SE = -3;SR=LSHIFT SI BY -3(HI); {put Y1 in LSB position} AY0=1; AR=SR1 AND AY0; {separate Y1} DM(Y1) = AR;AX0=AR; SR=LSHIFT SI BY -2(HI); AR=SR1 AND AY0; {separate Y2 and store} DM(Y2) = AR;AY0=AR;

AR=AX0 XOR AY0; {op #1} AY1=DM(delay val 3); AR=AR XOR AY1; {op #2} DM(intermed 1)=AR; AX0=DM(delay val 1); AR=AX0 XOR AY0; {delay val 1 XOR Y2 op #5} DM(intermed 2)=AR; AY0=DM(delay val 2); DM(delay val 3)=AY0; {update delay val 3} AR=AR AND AYO; $\{and 1\}$ AY1=DM(intermed 1); AR=AR XOR AY1; DM(delay_val_1)=AR; {update delay_val_1} AX1=DM(Y1);AR=AX1 AND AY0; {and 2} AY0=DM(intermed 2); AR=AR XOR AY0; DM(delay val 2)=AR; {update delay val 2} DM(Y0) = AR;CALL pack up 5 bits; RTS; {Packs up convolutional bits as 5 LSBs Y0 Y1 Y2 Q3 Q4} {Outputs to DAC} pack up 5 bits: SR0=0; {pack up bits as Y0Y1Y2Q3Q4} SR1=0; {clear SR} SR1=DM(diff out); SI=DM(Y0); SR=SR OR LSHIFT SI BY 4 (HI); DM(conv out)=SR1; DM(dac) = SR1;SR0=0; SR1=0; CALL sig map; RTS;

.ENDMOD;

Listing 2.6 Convolutional Encoder Routine

.MODULE signal_map;

{ This module takes the output of the convolutional encoder, that is, a five bit code residing in the LSBs of the data memory location "conv_out", and looks up the x and y coordinates as defined by the CCITT spec for the V.32 modem.

The coordinates are given in the CCITT spec as whole integers. They are represented in a 16-bit fixed format as follows:

	0 1 2 3 4 -1 -2 -3		0000 2000 4000 6000 7FFF E000 C000 A000	exadecima	al			
Registe }	ers	used:						
.VAR/DM .VAR/DM		x_tabl y_tabl						
.INIT			H#0000, H#4000, H#2000, H#E000,	H#0000, H#4000, H#A000,	00, H#000 H#8000, H#4000, H#2000, H#A000, H#A000;	H#C000, H#C000, H#6000,	H#C000, H#C000, H#E000,	H#4000, H#A000, H#6000,
.INIT			H#6000, H#E000, H#C000, H#C000,	H#E000, H#A000, H#4000,	00, H#200 H#E000, H#2000, H#4000, H#0000, H#7FFF;	H#6000, H#A000, H#4000,	H#E000, H#2000, H#4000,	Н#6000, Н#С000, Н#С000,

```
.EXTERNAL conv out, dac;
         sig map;
.ENTRY
sig map:
            I1=^x table;
            I2=^y table;
            M0 = 0;
            M1=DM(conv out);
            MODIFY(I1,M1);
            MODIFY(I2,M1);
            AX0=DM(I1,M0); {x value in ax0}
            AX1=DM(I2,M0); {y value in ax1}
            DM(dac) = ax0;
            DM(dac) = ax1;
            RTS:
.ENDMOD;
```

Listing 2.7 Signal Mapping Routine

2.7 VITERBI DECODING

The V.32 recommendation specifies a trellis or convolutional encoding of data before transmission. The most common technique used for decoding received data is Viterbi decoding. The Viterbi algorithm is a general purpose technique for making an error-corrected decision. Viterbi decoding provides a certain degree of error correction by determining from the received bit pattern the value that was the most likely to have been transmitted. The Viterbi algorithm can be used for many applications where error correcting is required. Its application in the V.32 modem is similar to that used in other digital data communication schemes, such as digital telephones.

In order for the Viterbi algorithm to decode received data properly, the model for encoding the transmitted data must be known. In trellis encoding, it is assumed that the three delay elements of the encoder contain zeros initially. At each time period, a new 2-bit input is presented. The contents of the delay elements are changed accordingly and a 3-bit output is produced. If the three delay elements are treated as a 3-bit word, where delay element 1 is the most significant bit and delay element 3 is

the least significant bit, then the state of the delay elements collectively can be represented by that 3-bit value.

It is possible to derive a state diagram or table from this specification. The three delay elements in the encoder are labelled from left to right as element 1, 2 and 3, respectively, in Figure 2.12 (on page 2-25). At any moment, each delay element has stored in it a 1 or a 0. The possible combinations of bits in the three delay elements or the possible states is eight. The state table shows the eight possible states of these three storage elements. It also shows that for any 2-bit input to the encoder, the three delay elements go to some new state and the encoder also produces an output. The state table showing the state transitions with the encoder inputs and outputs is shown in Table 2.2.

Beginnin	g		End	Beginnir	ıg		End
State	Input	Output	State	State	Input	Output	State
000	00	000	000	100	OÓ	000	010
000	01	101	011	100	01	101	001
000	10	010	010	100	10	010	000
000	11	111	001	100	11	111	011
001	00	000	100	101	00	000	110
001	01	101	101	101	01	101	111
001	10	110	111	101	10	110	101
001	11	011	110	101	11	011	100
010	00	100	001	110	00	100	011
010	01	001	010	110	01	001	000
010	10	110	011	110	10	110	001
010	11	011	000	110	11	011	010
011	00	100	111	111	00	100	101
011	01	001	110	111	01	001	100
011	10	010	100	111	10	010	110
011	11	111	101	111	11	111	111

Table 2.2 State Table for Convolutional Encoder

Table 2.2 can also be used to derive a trellis diagram. The trellis diagram and the state diagram convey equivalent information. The trellis diagram for the convolutional encoder of the V.32 modem is shown in Figure 2.13.

Each node of the trellis represents a state and each node is labelled with the three-bit value of that particular state out of the eight possible states. A line is drawn from a state in one time window to a state of the next time window and represents the transition from one state to another for any given 2-bit input. Figure 2.13 shows some of the trellis paths labelled with the 3-bit output that was produced as the delay elements went from one state to another.




Figure 2.13 Trellis Diagram for Convolutional Encoding

It is assumed that at time t=0, the contents of each delay element is 0. Therefore the starting point for the trellis is at state 000. There are four possible combinations of 2-bit inputs and therefore, four lines that come out of state 000 and connect to the corresponding states at time window 2 as specified by the state table. For example, an input of 01 results in a

change in the state of the delay elements from 000 to 011 with an output of 101. This information is conveyed in the trellis diagram by a line from state 000 to 011 labelled 101. The trellis diagram in Figure 2.13 has some of the branches labelled with the output value that is produced for a specific state transition; the rest can be determined from the state table.

2.7.1 Data Constellation

A 2-bit input to the convolutional encoder produces a 3-bit output containing a redundant bit. Because of redundancy, this 3-bit data value can be corrected for errors that occur during transmission.

In the transmission of information in a V.32 modem, the three bits from the output of the convolutional encoder are combined with two bits coming directly from the data bit stream. In essence, four bits from the data stream are being encoded to five bits (one redundant bit is added to the four original bits).


To modulate a carrier with this information, a constellation is created that maps any 5-bit data value to an X and Y coordinate or a real and imaginary term associated. The real and imaginary terms are used to modulate sine and cosine carriers for quadrature amplitude modulation (see Chapter 3). Figure 2.14 shows the V.32 constellation with the 3-bit output of the convolutional encoder underlined.


The demodulated carrier yields the original X and Y coordinates which determine the original 5-bit data value. Since the transmission medium for the carrier is noisy, the demodulated data may not be correct. The Viterbi algorithm corrects errors introduced in transmission.

2.7.2 Viterbi Algorithm

The Viterbi algorithm decides whether demodulated data is the data that was sent and if not, corrects it. It works by analyzing the pattern of data values received over a period of time to deduce the data value that is most likely to have occurred at the beginning of the period.

The received carrier is demodulated to produce X and Y coordinates of a point on the signal constellation. The distances from that point on the constellation to the nearest eight points that all have different leading three bits are calculated. These Euclidean distances are then used to label the branches of the trellis diagram. After a number of samples have been received and mapped to the trellis diagram in this fashion, the diagram can be read to determine the shortest path back to the original state, which determines the data value that has the highest probability of having been transmitted at that time.





For example, assume that the received signal at time window 1 is mapped into the constellation at coordinate 2, 2 (x, y). This does not correspond to a five-bit code on the constellation. The Euclidean distances from this point to the nearest eight points are calculated. Because of the way the signal map is configured, each of these points has a different value for its first three bits (underlined in Figure 2.14).

In the trellis diagram, the line connecting state 000 to state 011 in time window 1 is labelled 101. The point in the signal constellation that is nearest to 2, 2 and has the value 101 as its first three bits is 10100, at coordinate 3, 2. The Euclidean distance between coordinate 2, 2 and 3, 2 is:

$$[(2-3)^2 + (2-2)^2]^{1/2} = 1$$

Therefore, the branch of the trellis diagram going from state 000 to state 011 is labelled 1. This process is repeated to label the other branches on the trellis diagram. As a new sample is received in each time window, the trellis branches are labelled with the corresponding Euclidean distances.

After a given number of time windows have elapsed, the shortest path back to the start of the first time window is calculated. The branch of the shortest path in the first time window represents the original data value that was transmitted.

Since the data point is determined only after a given number of time windows has elapsed, a delay of (number of time window multiplied by the symbol rate) is incurred. The more time windows that elapse before a decision is made, the more accurate the decision. Thus there is a tradeoff between accuracy and execution time.

2.7.3 ADSP-2100 Family Implementation

The first task of the program is to determine which eight points in the data constellation are the nearest to the X and Y coordinates produced by the demodulator. This is done using a lookup table. Each group in the lookup table contains the X and Y coordinates of the four points in the constellation that have the same 3-bit leading sequences. There are 32 points in the constellation, and therefore eight groups. Because the ADSP-2100 is a 16-bit machine, the X and Y values are normalized for 16-bit data. A negative full scale value of H#8000 and a positive full scale value of H#7FFF are used for both the X and Y values.

For example, <u>000</u>00, <u>000</u>01, <u>000</u>10 and <u>000</u>11 are in group 0. The Euclidean distance between the received point and the points in the group 0 are calculated. The shortest distance is then written into another table called *min_dist* in which the first location holds the shortest distance of the first group, the second location holds the shortest distance of the second group, etc. Table 2.3 shows the X and Y coordinates in each of the eight groups.

Group 000	$\begin{array}{ccc} X & Y \\ 4 & 1 \\ 0 & 1 \\ -4 & 1 \\ 0 & -3 \end{array}$	Group 100	X Y 1 2 -3 2 1 -2 -3 -2
001	$\begin{array}{rrrr} 4 & -1 \\ 0 & -1 \\ -4 & -1 \\ 0 & 3 \end{array}$	101	$\begin{array}{ccc} 3 & 2 \\ -1 & 2 \\ 3 & -2 \\ 1 & 0 \end{array}$
010	2 3 -2 3 2 -1 -2 -1	110	$\begin{array}{ccc} 1 & 0 \\ 1 & 4 \\ -3 & 0 \\ 1 & -4 \end{array}$
011	2 1 -2 1 2 -3 -2 -3	111	3 0 -1 0 -1 4 -1 -4

Table 2.3 Lookup Table of X and Y Coordinates

2.7.4 Shortest Path Through Trellis Diagram

After the distance from the received point for the current time window to the closest point in each group is known, the total distance back to the beginning of the trellis diagram can be calculated. Each time, only the incremental distance for the time window, not the total distance, is calculated.

An 8-location table *acc_dist* stores the accumulated distance through the trellis diagram. Because the trellis diagram starts at state 000, the first location of the table is initialized with a 0 and all other locations with the positive full scale value. This ensures that, for the first time window, all paths converge back to state 000, since this state starts with the shortest accumulated distance.

At each time window, the surviving path to each state is determined and the accumulated distance table is updated with the accumulated distance of each of the eight surviving paths. The surviving path is determined by taking the length of all of the possible paths going into a state and adding that distance to the accumulated distance of the state at the other end of the path.

For example, Figure 2.15 shows the four paths that lead into state 001. The length of each path is added to the accumulated distance of the state from where the path emanates. The length of path 111 is added to the accumulated distance of state 000, the length of path 100 to is added the accumulated distance of state 010, the length of path 101 to is added the accumulated distance of state 100, and the length of path 110 is added to the accumulated distance of state 110. The lengths of these paths are read from the *min_dist* table.

The minimum of these four distances becomes the new accumulated distance to state 001 and is written into the appropriate location of the accumulated distance table (*acc_dist*). As each surviving path leg is determined, a table is filled with the distance of the path and the state from which it came, to allow the program to trace back along the surviving path to the beginning of the trellis diagram.




Figure 2.15 Accumulated Distance Table Update Example

After all eight accumulated distances are updated, the shortest of the eight accumulated distances is determined. This path is traced back the given number of time windows. The distance of the branch in the first time window determines the data value most likely to have been transmitted. The point in the data constellation that is this distance from the received point represents the error-corrected symbol.

2.7.5 Viterbi Program

The example program uses N=20 time windows. In general, a value of N which is greater than or equal to three times the constraint length gives good results. In this case, the constraint length is 3, the number of bits needed to describe the possible states at each time window. The larger the value of N, the better the performance of the Viterbi algorithm, but the longer the execution time and the larger the table sizes.

2.7.5.1 Initialization

The first part of the program declares buffers and initializes variables. A buffer to store input data, eight tables holding the coordinates of the eight data groups, eight tables holding the 5-bit codes for the eight data groups, the accumulated distance buffer, eight state-tracing tables, eight buffers to hold surviving path distances and some pointer tables are all declared in the initialization section.

2.7.5.2 Data Input and Euclidean Distance

Data values are placed in registers AX0 and AX1 as X and Y coordinates, respectively, for input to the Viterbi program. The code starting at *find_dist* calculates the distances by calling the subroutine *dist* (which calculates the Euclidean distance squared) followed by the subroutine *sqrt*. This subroutine is repeated for each data group. The table *min_dist* is filled with the shortest distance for each group.

2.7.5.3 Shortest Path

The code starting at *short_path* determines the shortest surviving path to each state for the current time window. It also fills the eight state tables with the distance of the surviving branch and the state from which the branch came. The subroutine *min_calc* compares the four possible surviving paths and determine the shortest.

2.7.5.4 Last Surviving Path

After the accumulated distances to all eight states are calculated, the shortest is determined. The code starting at *search* determines the shortest path and traces this path back to the start of the trellis diagram.



2.7.5.5 Determination of Error Corrected Data

When the surviving branch of the first time window is determined, the closest point of the data constellation in that data group is found. This 5-bit code is put into the SR1 register.

.MODULE/RAM viterbi;

{Viterbi decoder program for convolutional encoded data for a V.32 modem. This program decodes information using N=20 levels or time windows of Viterbi decoding.

Demodulated data is stored as input to this routine in registers AXO and AX1 as follows;

AX0 = X coordinate AX1 = Y coordinate

This data is used as input.

The 5-bit data word output by this routine is placed in register SR1.}

.CONST	N=20;
.CONST	<pre>base=h#0D49, sqrt2=h#5A82; {required for square root}</pre>
.VAR/PM/RAM	<pre>sqrt_coeff[5];</pre>
.INIT	sqrt_coeff: h#5D1D00, h#A9ED00, h#46D600,

{table for storing last N inputs, as X and Y coordinate table will contain alternating X, Y for each time window}

.VAR/DM/RAM/CIRC inputs[N+N];

{variables to hold new X and Y inputs}
.VAR/DM/RAM x_input;
.VAR/DM/RAM y_input;

{tables for X and Y coordinates of data constellation points. Coordinates of both axes are -4, -3, -2, -1, 0, 1, 2, 3, 4. They are represented in binary as:

-3 H#A000 -2 H#C000 -1 H#E000 0 H#0000 1 H#2000 2 H#4000 3 H#6000 4 H#7FFF } .VAR/PM/RAM group0[8]; .VAR/PM/RAM group1[8];
-1 H#E000 0 H#0000 1 H#2000 2 H#4000 3 H#6000 4 H#7FFF } .VAR/PM/RAM group0[8];
0 H#0000 1 H#2000 2 H#4000 3 H#6000 4 H#7FFF } .VAR/PM/RAM group0[8];
1 H#2000 2 H#4000 3 H#6000 4 H#7FFF } .VAR/PM/RAM group0[8];
2 H#4000 3 H#6000 4 H#7FFF } .VAR/PM/RAM group0[8];
3 H#6000 4 H#7FFF } .VAR/PM/RAM group0[8];
4 H#7FFF } .VAR/PM/RAM group0[8];
<pre>} .VAR/PM/RAM group0[8];</pre>
.VAR/PM/RAM group0[8];
.VAR/PM/BAM group1[8]:
Jeodfeloj,
.VAR/PM/RAM group2[8];
.VAR/PM/RAM group3[8];
.VAR/PM/RAM group4[8];
.VAR/PM/RAM group5[8];
.VAR/PM/RAM group6[8];
.VAR/PM/RAM group7[8];
.INIT group0: H#7FFF00, H#200000, H#000000, H#200000,
H#800000, H#200000, H#000000, H#A00000;
.INIT group1: H#7FFF00, H#E00000, H#000000, H#E00000,
H#800000, H#E00000, H#000000, H#600000;
.INIT group2: H#400000, H#600000, H#C00000, H#600000,
H#400000, H#E00000, H#C00000, H#E00000;
.INIT group3: H#400000, H#200000, H#C00000, H#200000,
H#400000, H#A00000, H#C00000, H#A00000;
.INIT group4: H#200000, H#400000, H#A00000, H#400000,
H#200000, H#C00000, H#A00000, H#C00000;
.INIT group5: H#600000, H#400000, H#E00000, H#400000,
H#600000, H#C00000, H#E00000, H#C00000; .INIT group6: H#200000, H#000000, H#200000, H#7FFF00,
H#A00000, H#000000, H#200000, H#800000;
.INIT group7: H#600000, H#000000, H#E00000, H#000000,
H#E00000, H#7FFF00, H#E00000, H#800000;
{lookup table to get proper group}
.VAR/DM/RAM group_table[8];
.INIT group_table: ^group0, ^group1, ^group2, ^group3,
^group4, ^group5, ^group6, ^group7;

{eight tables which show the 5-bit codes that correspond to the X and Y coordinates in the 8 group tables} .VAR/DM/RAM codes0[4]; .VAR/DM/RAM codes1[4]; .VAR/DM/RAM codes2[4]; .VAR/DM/RAM codes3[4]; .VAR/DM/RAM codes4[4]; codes5[4]; .VAR/DM/RAM .VAR/DM/RAM codes6[4]; .VAR/DM/RAM codes7[4]; .INIT codes0: h#0003, h#0002, h#0000, h#0001; .INIT codes1: h#0004, h#0006, h#0007, h#0005; .INIT codes2: h#000A, h#0008, h#000B, h#0009; .INIT codes3: h#000D, h#000F, h#000C, h#000E; .INIT codes4: h#0013, h#0012, h#0011, h#0010; .INIT codes5: h#0014, h#0015, h#0016, h#0017; .INIT codes6: h#001A, h#0018, h#0019, h#001B; .INIT codes7: h#001D, h#001E, h#001F, h#001C; .VAR/DM/RAM codes table[8]; .INIT codes table: ^codes0, ^codes1, ^codes2, ^codes3, ^codes4, ^codes5, ^codes6, ^codes7; {table for accumulated distances at each state} .VAR/DM/RAM/CIRC acc dist[8]; .VAR/DM/RAM temp dist[8]; {eight tables where each table contains the possible states from where a path could come for each of the eight states} .VAR/DM/RAM to state0[4]; .VAR/DM/RAM to state1[4]; .VAR/DM/RAM to state2[4]; to state3[4]; .VAR/DM/RAM to_state4[4]; .VAR/DM/RAM .VAR/DM/RAM to state5[4]; .VAR/DM/RAM to state6[4]; .VAR/DM/RAM to state7[4];

{table is stored with state numbers in backwards order} .INIT to_state0: 2,4,6,0; .INIT to_state1: 0,6,4,2; .INIT to_state2: 6,0,2,4; .INIT to_state3: 4,2,0,6; .INIT to_state4: 5,3,7,1; .INIT to_state5: 3,5,1,7; .INIT to_state6: 1,7,3,5; .INIT to_state7: 7,1,5,3;

{eight tables, each with N entries, where each entry contains the label of the leg of the surviving path for a given time window}

.VAR/DM/RAM/CIRC state0[N]; .VAR/DM/RAM/CIRC state1[N]; .VAR/DM/RAM/CIRC state2[N]; .VAR/DM/RAM/CIRC state3[N]; .VAR/DM/RAM/CIRC state4[N]; .VAR/DM/RAM/CIRC state5[N]; .VAR/DM/RAM/CIRC state6[N]; .VAR/DM/RAM/CIRC state7[N];

{eight variables to hold the most recent pointer into the eight state tables above}

.VAR/DM/RAM	pointer0;
.VAR/DM/RAM	pointer1;
.VAR/DM/RAM	pointer2;
.VAR/DM/RAM	pointer3;
.VAR/DM/RAM	pointer4;
.VAR/DM/RAM	pointer5;
.VAR/DM/RAM	pointer6;
.VAR/DM/RAM	pointer7;
.INIT pointer0:^s	state0;
.INIT pointer1:^s	statel;
.INIT pointer2:^s	state2;
.INIT pointer3:^s	state3;
.INIT pointer4:^s	state4;
.INIT pointer5:^s	state5;
.INIT pointer6:^s	state6;
.INIT pointer7:^s	state7;
{table used to lo	ok up pointers declared above}
.VAR/DM/RAM	<pre>point_table[8];</pre>

(listing continues on next page)

{initialize table with the addresses of the pointers} .INIT point table: ^pointer0, ^pointer1, ^pointer2, ^pointer3, ^pointer4, ^pointer5, ^pointer6, ^pointer7; {table to hold the eight possible distances, minimum of each group} .VAR/DM/RAM min dist[8]; {interrupt vectors} RTI; RTT: RTI: JUMP decode; IMASK=0; {disable all interrupts} ICNTL=8; {interrupts edge sensitive, non-nested} ENA AR SAT; IO=^inputs; {init. IO to start of input buffer} L0=%inputs; {init. L0 to size of input buffer} M0=1; M1 = 0;M3=-1; L3=N; L5=0;{initialize input buffer to all 0s} CNTR=%inputs; {load counter with size of buffer} SI=0; {put a 0 into register si} DO clear buf UNTIL CE; DM(I0,M0)=SI; {transfer 0 into buffer location} clear buf: {initialize accumulated distance table} I1=^acc dist; L1=%acc dist; DM(I1, M0) = 0;CNTR=%acc dist - 1; DO clear acc UNTIL CE; DM(I1,M0) = h # 7 FFF;clear acc:

{initialize eight tables with 0}				
	I2=^state0;			
	L2=%state0; CNTR=N;			
	DO init_table0 UNTIL CE;			
init_table0:	DM(12, M0) = SI;			
	I2=^state1;			
	L2=%state1; CNTR=N;			
	DO init table1 UNTIL CE;			
init_table1:	DM(I2,M0)=SI;			
	I2=^state2;			
	L2=%state2; CNTR=N;			
	DO init_table2 UNTIL CE;			
init table2:	DM(I2,M0)=SI;			
	I2=^state3;			
	L2=%state3;			
	CNTR=N; DO init_table3 UNTIL CE;			
init table3:	DM(I2,M0)=SI;			
_				
	I2=^state4;			
	L2=%state4; CNTR=N;			
	DO init table4 UNTIL CE;			
init table4:	DM(I2,M0)=SI;			
	I2=^state5;			
	L2=%state5;			
	CNTR=N; DO init table5 UNTIL CE;			
init_table5:	DM(12,M0)=SI;			
_				
	I2=^state6;			
	L2=%state6;			
	CNTR=N; DO init table6 UNTIL CE;			
init_table6:	DM(I2,MO)=SI;			
	•			
	I2=^state7;			
	L2=%state7;			
	CNTR=N; DO init_table7 UNTIL CE;			

(listing continues on next page)

init_table7: DM(I2,M0)=SI;

decode: AX0=DM(codec); AX1=DM(codec); DM(I0,M0)=AX0; {store X input in input buffer} DM(I0,M0)=AX1; {store Y input in input buffer} DM(x_input)=AX0; DM(y_input)=AX1;

{Calculate Euclidean distances from received point to 32 points of data constellation. The shortest distance in each data group is saved and will represent the distance for the trellis branch for the current time window}

find dist: M4=1; L4=0; I4=^group0; CALL dist: AR=PASS AF; {put distance squared into AR} MR0=0: MR1=AR; CALL sqrt; DM(min dist)=SR1; {store shortest dist in table} I4=^group1; CALL dist; AR=PASS AF; {put distance squared into AR} MR0=0;MR1=AR; CALL sqrt; DM(min dist+1)=SR1; {store shortest dist in table} I4=^group2; CALL dist; AR=PASS AF; {put distance squared into AR} MR0=0; MR1=AR; CALL sqrt; DM(min_dist+2)=SR1; {store shortest dist in table}

```
I4=^group3;
CALL dist;
AR=PASS AF;
                   {put distance squared into AR}
MR0=0;
MR1=AR;
CALL sqrt;
DM(min dist+3)=SR1; {store shortest dist in table}
I4=^group4;
CALL dist;
AR=PASS AF;
                    {put distance squared into AR}
MR0=0;
MR1=AR;
CALL sqrt;
DM(min dist+4)=SR1; {store shortest dist in table}
I4=^group5;
CALL dist;
AR=PASS AF;
                   {put distance squared into AR}
MR0=0;
MR1=AR;
CALL sqrt;
DM(min dist+5)=SR1; {store shortest dist in table}
I4=^group6;
CALL dist;
AR=PASS AF;
                   {put distance squared into AR}
MR0=0;
MR1=AR;
CALL sqrt;
DM(min dist+6)=SR1; {store shortest dist in table}
I4=^group7;
CALL dist;
AR=PASS AF;
                   {put distance squared into AR}
MR0=0;
MR1=AR;
CALL sqrt;
DM(min dist+7)=SR1; {store shortest dist in table}
SR1=H#7fff;
DM(min dist+8)=SR1;
```

 $\{ Add each path distance to accumulated distance to yield 4 accumulated distances for each state. The shortest accumulated distance becomes the new accumulated distance to that state. \}$

(listing continues on next page)

{Find shortest path into state 0. Choose from 0, 1, 2, 3 of min_dist table; these correspond to paths back to states 0, 6, 4, 2 respectively. The accumulated distances to these states are added with the paths of the current time window to determine the shortest accumulated path to this point.}

I2=^min dist; short path: I3=^to state0 + 3; CNTR=4; CALL min calc; DM(temp dist) = AR; {store temporarily} AX0=4:AY0=SI; AR=AX0-AY0; {calc. label from index of survivor} {store label into SR1, pack later} SR1=AR; {find the state from which the shortest path came} I2=^to state0 - 1; {point to 1 before start of table} M2=SI; {get index into table} MODIFY(I2,M2); {point into table} SI=DM(I2,M1); {get state at end of surviving path} (now that state at end of path is known, store for later along with the 3-bit output label of the suriving path; pack both into 1 word; state in high byte, label low byte} SR=SR OR LSHIFT SI BY 8 (HI); I3=DM(pointer0); {get pointer for state path} {store state for current time window} DM(I3,M0)=SR1; DM(pointer0)=I3; {store new pointer} {find shortest path into state 1, choose from 4, 5, 6, 7 of min dist table these correspond to paths back to states 2, 4, 6, 0 respectively} $I2=^{min} dist + 4;$ I3=^to state1 + 3; CNTR=4; CALL min calc; DM(temp dist + 1)=AR; {store temporarily} AX0=8; AY0=SI; AR=AX0-AY0; {calc. label from index of survivor} SR1=AR; {store label into SR1, pack later}

{find the state from which the shortest path came.}

I2=^to_state1 - 1; {point to start of table}
M2=SI; {get index into table}
MODIFY(I2,M2); {point into table}
SI=DM(I2,M1); {get state at end of surviving path}

{now that state at end of path is known, store for later use along with the 3-bit output label of the suriving path pack both into 1 word state is in high byte, label lo byte.}

> SR=SR or LSHIFT SI BY 8 (HI); I3=DM(pointer1); {get pointer for state path} DM(I3,M0)=SR1; {store state for current time window} DM(pointer1)=I3; {store new pointer}

> AY0=SI; AR=AX0-AY0; {calc. label from index of survivor} SR1=AR; {store label into SR1, pack later}

{now that state at end of path is known, store for later use along with the 3-bit
output label of the suriving path pack both into 1 word state is in high byte, label lo
byte.}

SR=SR or LSHIFT SI BY 8 (HI); I3=DM(pointer2); {get pointer for state path} DM(I3,M0)=SR1; {store state for current time window} DM(pointer2)=i3; {store new pointer}

(listing continues on next page)

{find shortest path into state 3, choose from 4, 5, 6, 7 of min_dist table these correspond to paths back to states 6, 0, 2, 4 respectively}

 $I2=^{\min dist} + 4;$ I3=^to state3 + 3; CNTR=4; CALL min calc; DM(temp dist + 3)=AR; {store temporarily} AX0=8; AY0=SI: AR=AX0-AY0; {calc. label from index of survivor} SR1=AR: {store label into SR1, pack later} {find the state from which the shortest path came.} I2=^to state3 - 1; {point to start of table} M2=SI; {get index into table} MODIFY(I2,M2); {point into table} SI=DM(I2,M1); {get state at end of surviving path}

{now that state at end of path is known, store for later use along with the 3-bit
output label of the suriving path pack both into 1 word state is in high byte, label lo
byte.}

SR=SR OR LSHIFT SI BY 8 (HI); I3=DM(pointer3); {get pointer for state path} DM(I3,M0)=SR1; {store state for current time window} DM(pointer3)=I3; {store new pointer}

{find shortest path into state 4, choose from 0, 1, 2, 3 of min_dist table these correspond to paths back to states 1, 7, 3, 5 respectively}

I2=^min_dist; I3=^to_state4 + 3; CNTR=4; CALL min_calc; DM(temp_dist + 4)=AR; {store temporarily} AX0=4; AY0=SI; AR=AX0-AY0; {calc. label from index of survivor} SR1=AR; {store label into SR1, pack later}

{find the state from which the shortest path came.} I2=^to state4 - 1; {point to start of table} M2 = SI;{get index into table} MODIFY(12,M2); {point into table} SI=DM(I2,M1); {get state at end of surviving path} (now that state at end of path is known, store for later use along with the 3-bit output label of the suriving path pack both into 1 word state is in high byte, label lo bvte.} SR=SR OR LSHIFT SI BY 8 (HI); I3=DM(pointer4); {get pointer for state path} DM(I3,M0)=SR1; {store state for current time window} DM(pointer4)=I3; {store new pointer} {find shortest path into state 5, choose from 4, 5, 6, 7 of min dist table these correspond to paths back to states 7, 1, 5, 3 respectively} $I2=^{\min dist} + 4;$ I3=^to state5 + 3; CNTR=4;CALL min calc; DM(temp dist + 5)=AR; {store temporarily} AX0=8; AY0=SI; AR=AX0-AY0; {calc. label from index of survivor} SR1=AR; {store label into SR1, will pack later} {find the state from which the shortest path came.} I2=^to state5 - 1; {point to start of table} M2=SI;{get index into table} MODIFY(I2,M2); {point into table} SI=DM(I2,M1); {get state at end of surviving path} (now that state at end of path is known, store for later use along with the 3-bit

output label of the suriving path pack both into 1 word state is in high byte, label lo byte.}

SR=SR OR LSHIFT SI BY 8 (HI); I3=DM(pointer5); {get pointer for state path} DM(I3,M0)=SR1; {store state for current time window} DM(pointer5)=I3; {store new pointer}

(listing continues on next page)

{find shortest path into state 6, choose from 0, 1, 2, 3 of min dist table these correspond to paths back to states 5, 3, 7, 1 respectively} I2=^min dist; I3=^to state6 + 3; CNTR=4;CALL min calc; DM(temp dist + 6)=AR; {store temporarily} AX0=4:AY0=SI: AR=AX0-AY0; {calc. label from index of survivor} SR1=AR; {store label into SR1, pack later} {find the state from which the shortest path came.} I2=^to state6 - 1; {point to start of table} 12=SI; {get index into table} MODIFY(I2,M2); {point into table} SI=DM(I2,I1); {get state at end of surviving path} (now that state at end of path is known, store for later use along with the 3-bit output label of the suriving path pack both into 1 word state is in high byte, label lo bvte} SR=SR or LSHIFT SI BY 8 (HI); I3=DM(pointer6); {get pointer for state path} DM(I3,M0)=SR1; {store state for current time window} DM(pointer6)=I3; {store new pointer} {find shortest path into state 7, choose from 4, 5, 6, 7 of min dist table these correspond to paths back to states 3, 5, 1, 7 respectively} $I2=^{\min dist} + 4;$ I3=^to state7 + 3; CNTR=4; CALL min calc; DM(temp dist + 7)=AR; {store temporarily} AX0=8; AY0=SI; AR=AX0-AY0; {calc. label from index of survivor} SR1=AR; {store label into SR1, pack later}

{now that state at end of path is known, store for later use along with the 3-bit
output label of the suriving path pack both into 1 word state is in high byte, label lo
byte.}

SR=SR OR LSHIFT SI BY 8 (HI); I3=DM(pointer7); {get pointer for state path} DM(I3,M0)=SR1; {store state for current time window} DM(pointer7)=I3; {store new pointer}

{Put data from temp_dist back into acc_dist as new accumulated distance up to this point.}

replace:	CNTR=8;	
	I2=^acc_dist;	
	<pre>I1=^temp_dist;</pre>	
	I1=0;	
	DO move_buf UNTIL CE,	;
	SI=DM(I1,M0);	{read data from temp_dist}
move_buf:	DM(I2,M0)=SI;	{put back as new acc_dist}

{Search through the acc_dist table for the shortest distance. This will indicate the end point of the surviving path.}

search: I2=^acc dist; CNTR=8; SI=CNTR; AY0=h#7FFF; {initialize with largest number} AF=PASS AY0; AX0=DM(I2,M0); DO short dst UNTIL CE; AR=AF-AX0; IF LE JUMP short dst; SI=CNTR; {save index of smallest} IF GE AF=PASS AX0; {if smaller, update} short dst: AX0=DM(I2,M0); AX0=8; AY0=SI; AR=AX0-AY0; {calc. which state is at end of surviving path}

(listing continues on next page)

{Now that the end of surviving path is known (in AR), trace back N time windows to find starting path or path of survivor in first time window.}

trace:	CNTR=N; DO search_back UNTIL	{trace back N time windows} CE;
{read entry fr		<pre>to find from which state path came} {point to start of table} {get offset into table} {modify pointer to point into table} {read pointer address from table}</pre>
	I2=AX0; AY1=DM(I2,M2); I2=AY1;	{put pointer address into I2} {get pntr value, add. into state table}
	AY0=N+1; AX0=CNTR; AR=AX0-AY0; M2=AR; L2=N;	{calculate index into state table}
	MODIFY(I2,M2); L2=0;	{point into state table using circ}
	SI=DM(I2,M1); AX0=SI;	{read contents of state table}
	AY0=h#FF; AF=AX0 AND AY0;	<pre>{set up mask to isolate path label} {extract path label}</pre>
search_back:	SR=LSHIFT SI BY -8 (AR=SR1;	HI); {extract state info}

{At this point the surviving leg label is in AF and the state number in AR find the 5-bit code in the group specified by value in AF that is closest to the data recieved N time windows ago.}

final_stage:	AR=PASS AF;	{put leg label into AR}
	MX1=AR;	{store leg label in MX1,for later}
	<pre>I2=^group_table;</pre>	{point to start of group table}
	M2=AR;	{get displacement into table}
	<pre>MODIFY(I2,M2);</pre>	{update pointer}
	AX0=DM(I2,M1);	{get address of proper table}
	I4=AX0;	{load i4 with start of group table}
	AX0=DM(I0,M0); M2=-1;	{get X coord. of input N windows ago}
	AX1=DM(I0,M2);	{get Y coord. of input N windows ago}

2 – 54

AY0=32767; {init with max distance} AF=PASS AYO, AYO=PM(I4,M4); {get X value from table} {4 points in group} CNTR=4;DO ptloop2 UNTIL CE; AR=AX0-AY0, AY1=PM(I4,M4); {do X-X' and get Y} IF AV JUMP ptloop2; {if overflow, go on} {copy X-X', do Y-Y'} MY0=AR, AR=AX1-AY1; IF AV JUMP ptloop2; {if overflow, go on} MY1 = AR: {copy Y-Y'} {square Y-Y', copy X-X'} MR=AR*MY1(SS), MX0=MY0; MR=MR+MX0*MY0(RND); {add square of X-X'} AR=MR1-AF; {compare with previous} IF GE JUMP ptloop2; {if larger, no update} AF=PASS MR1; {if smaller, update} SI=CNTR: {save index of closest point} AY0=PM(I4,M4); ptloop2: {get next X value} AX0=4;AY0=SI; AR=AX0-AY0; {calculate index from min pointer} I2=^codes table; {point to start of codes table} {leg label is offset into table} M2 = MX1;MODIFY(I2,M2); SI=DM(I2,M1); {get address of which codes buf} I2=SI; M2 = AR; {get index into codes table} MODIFY(12,M2); SR1=DM(I2,M1); {get 5-bit code from table} {SR1 now contains the answer} answer: DM(dac)=SR1; RTI; { _____ SUBROUTINES _____}

{Calculate the Euclidean distance squared between the point specified by the x and y coordinates found data memory locations x_input and y_input and the points specified by the x and y coordinates found in the table pointed to by index register i4. The index denoting the table entry which is closest to the input point is left in register SI and the shortest distance squared is left in register AF.}

dist:	AY0=32767;	{init min distance to max num}
	AX0=DM(x_input);	
	AX1=DM(y_input);	
	AF=PASS AYO, AYO=PM(I4,M4);	{get X value from table}
	CNTR=4;	{4 points in group}

(listing continues on next page)

2 – 55

DO ptloop UNTIL CE;	
AR=AX0-AY0, AY1=PM(I4,M4);	{do X-X' and get Y}
IF AV JUMP ptloop;	{if overflow, go on}
MY0=AR, AR=AX1-AY1;	{copy X-X', do Y-Y'}
IF AV JUMP ptloop;	{if overflow, go on}
MY1=AR;	{copy Y-Y'}
<pre>MR=AR*MY1(SS), MX0=MY0;</pre>	<pre>{square Y-Y', copy X-X'}</pre>
IF MV SAT MR;	
MR=MR+MX0*MY0(RND);	{add square of X-X'}
IF VM SAT MR;	
AR=MR1-AF;	{compare with previous}
IF GE JUMP ptloop;	{if larger, no update}
AF=PASS MR1;	{if smaller, update}
SI=CNTR;	{save index of closest point}
AY0=PM(I4,M4);	{get next X value}
RTS;	

{Take a 32-bit number whose most significant portion is in register MR1 and least significant portion in register MR0 and calculate the 16-bit square root. If the input is interpreted as a 16.16 unsigned number, the output in register SR1 is in 8.8 signed format.}

sqrt: I7=^sqrt coeff; {pointer to coeff. buffer} M4 = 1;L7=0; SE=EXP MR1 (HI); {check for redundant bits} SE=EXP MR0 (LO); AX0=SE, SR=NORM MR1 (HI); {remove redundant bits} SR=SR OR NORM MR0 (LO); MY0=SR1, AR=PASS SR1; IF EQ RTS; MR=0: MR1=base; {load constant value} MF=AR*MYO(RND), MXO=PM(I7, M4); {MF = x squared} MR=MR+MX0*MY0(SS), MX0=PM(I7, M4); {MR = base + CX} CNTR=4; DO approx UNTIL CE; MR=MR+MX0*MF(SS), MX0=PM(I7, M4); approx: MF=AR*MF (RND); AY0=15; MY0=MR1, AR=AX0+AY0; $\{SE + 15 = 0?\}$ IF NE JUMP scale; {no, compute square-root} SR=ASHIFT MR1 BY -7 (HI); RTS;

------ }

ptloop:

scale:	MR=0; MR1=sqrt2; MY1=MR1, AR=ABS AR; AY0=AR; AR=AY0-1;	{load 1 over square rt of 2}
compute: pwr_ok:		{compute (1/sqr-rt 2)^(SE+15)} {load a 1 in 9.23 format}
	AY0=0; DIVS AY1, MR1; DIVQ MR1; MX0=AY0; MR=0; MR0=h#2000;	<pre>{compute reciprocal MR}</pre>
frac:	<pre>MR=MR+MX0*MY0(US); SR=ASHIFT MR1 BY 1 (SR=SR OR LSHIFT MR0 RTS; MR=MR1*MY0 (RND); SR=ASHIFT MR1 BY -7 RTS;</pre>	BY 1 (LO);

-----}

{Take the distances found in the table pointed to by register I2, add them to the accumulated distance to the state specified in the state table pointed to by register I3, and determine the shortest of these total distances. The shortest distance is placed in register AR and the index of the shortest distance is placed in register SI.}

min calc: L3=0; SI=CNTR; AY0=h#7FFF; {initialize with largest number} AF=PASS AY0: MR1=DM(I2,M0); SR=ASHIFT MR1 BY -1 (HI); {half scale} AX0=SR1: DO short dist UNTIL CE; AY1=DM(I3,M3); {read state number} I5=^acc dist; M5=AY1;MODIFY(I5,M5); {point to proper acc dist val} MR1=DM(I5,M4); {get acc dist value} AR=MR1-AY0; _ corre read_nxt; {if max go to next}
SR=ASHIFT MR1 BY -1 (HI); {half scale;
AY1=SR1; {check for max value of acc dist} AR=AX0+AY1; {add new path to acc dist} AX0=AR; AR=AF-AX0; IF LE JUMP read nxt; {save index of smallest} SI=CNTR; IF GE AF=PASS AX0; {if smaller, update} read nxt: MR1=DM(I2,M0); SR=ASHIFT MR1 BY -1 (HI); {half scale} short dist: AX0=SR1; AX0=DM(I2,M0); AR=PASS AF; L3=N; RTS;

.ENDMOD;

Listing 2.8 Viterbi Decoder

V.32 Modems 2

2.8 REFERENCES

Bingham, J.A.C. 1988. *The Theory and Practice of Modem Design*. New York, N.Y.: John Wiley and Sons.

CCITT, Eighth Plenary Assembly. 1985. *Red Book, Volume VIII, Fascicle VIII.1: Data Communication Over the Telephone Network*. Geneva: International Telecommunication Union.

Lee, Edward A. and David G. Messerschmitt. 1988. *Digital Communication*. Boston, MA: Kluwer Academic Publishers.

Lin, Shu and Daniel J. Costello, Jr. 1983. Error Control Coding: Fundamentals and Applications. Englewood Cliffs, N.J.: Prentice-Hall.

Proakis, John G. 1983. *Digital Communications*. New York, N.Y.: McGraw-Hill.

Sklar, Bernard. 1988. *Digital Communications - Fundamentals and Applications*. Englewood Cliffs, N.J.: Prentice-Hall.

Quadrature Amplitude **1** 3 Modulation

3.1 INTRODUCTION

The CCITT V.32 modem recommendation calls for the use of quadrature amplitude modulation (QAM) in the transmit section and quadrature amplitude demodulation in the receive section of the modem. The encoded digital sequence to be transmitted is amplitude modulated in the digital domain and then converted to analog form (via a D/A converter) for transmission over the telephone wires. At the receiving end of the V.32 system, the received analog signal is digitized (via an A/D converter) and demodulated in the digital domain in order to recover the information that was sent.

This chapter describes the implementation of quadrature amplitude modulation and demodulation on the ADSP-2100 family of processors. See Chapter 2 for information on other aspects of the V.32 modem recommendation.

3.2 QAM METHODOLOGY

Double-sideband quadrature amplitude modulation (QAM) is a very efficient modulation technique in terms of bandwidth usage. In QAM, two quadrature (90° phase-shifted) carriers, $\cos \omega_k$ and $\sin \omega_k$, are amplitude-modulated by two separate information-bearing signals, as shown in Figure 3.1, which can be found on the following page.

The synthesized digital sequence can be expressed as:

 $x(k) = m_1(k) \cos \omega_c k + m_2(k) \sin \omega_c k$

where $m_1(k)$ and $m_2(k)$ are the two separate information-bearing signals. The QAM signal sequence x(k) has the spectrum:

 $X(2\pi F) = 1/2 \left[M_{1}(\omega - \omega_{c}) + M_{1}(\omega + \omega_{c}) \right] - j 1/2 \left[M_{2}(\omega - \omega_{c}) - M_{2}(\omega + \omega_{c}) \right]$




Figure 3.1 QAM Modulator Block Diagram

The spectrum components of the information-bearing signals overlap. However, the quadrature phase relationship in the carrier components $\cos \omega_k$ and $\sin \omega_k$ allows the receiving end of the V.32 system to separate the two signals.

The demodulation is performed as shown in Figure 3.2. A digital phaselocked loop is used to obtain the carrier component $\cos \omega_c k$ and to generate $\sin \omega_c k$.

Subsequently, the received sequence is multiplied by the two quadrature carriers. This multiplication results in two signal sequences:

$$x(k) \cos \omega_c k = 1/2 m_1(k) + 1/2 m_1(k) \cos 2\omega_c k + 1/2 m_2(k) \sin 2\omega_c k$$

x(k) sin \omega_k = 1/2 m_2(k) + 1/2 m_2(k) cos 2\omega_k + 1/2 m_1(k) sin 2\omega_k

The information-bearing signal components $m_1(k)$ and $m_2(k)$ can be recovered by passing each of the sequences through a filter that rejects the double-frequency terms centered at 2ω .

In this particular V.32 implementation, the carrier frequency (F_c) is 1800 Hz, the symbol rate is 2400 Hz and the sample rate of the modulator is 9600 Hz. Thus, the desired cosine carrier is:

 $\cos \omega_{c} k = \cos 2\pi F_{c} k T_{s} = \cos 2\pi (1800)(1/9600) k = \cos 3\pi/8 k$

and similarly the sine carrier is:

 $\sin \omega_k = \sin 3\pi/8 \, k$

Again, in this particular V.32 implementation, the sequences $m_1(k)$ and $m_2(k)$ correspond to i(k) and q(k) respectively. These input streams are the filtered versions of quadrature and in-phase portions of the encoded symbols to be transmitted.




Figure 3.2 QAM Demodulator Block Diagram

3.3 ADSP-2100 FAMILY IMPLEMENTATION

There are two ADSP-21XX assembly modules that handle the modulation and demodulation tasks separately. These modules are arranged as interrupt service routines that can be called from a main program which is presumably managing the V.32 modem.

Modulation is performed by the *modulator* routine shown on Listing 3.1. The first section of the code contains the necessary variable, constant and buffer declarations. The *cosine* table contains 16 discrete values of a cosine wave between 0 and 2π , in increments of $\pi/8$. This table is used to generate the $\cos 3\pi/8$ k and $\sin 3\pi/8$ k values for the modulation process. The variable *mod_ptr* stores a pointer into the *cosine* table between interrupts. The *mod_ptr* points to the cosine value to be modulated with the next arriving data sample.

.MODULE/RAM .VAR/PM/CIRC .VAR .PORT	<pre>modulator; cosine[16]; cos_ptr; mod_out;</pre>	{Declare cosine table}
.INIT .INIT		{Initialize the cosine table} {and the pointer}
.EXTERNAL .GLOBAL .ENTRY	<pre>q_in, i_in; cosine, mod_out; modulate;</pre>	{Input ports for $i(k)$ and $q(k)$ }
modulate:	I4=DM(cos_ptr); M4=-4; M5=7; L4=16;	{Read current pointer to cosine table}
	MX0=PM(I4,M4); MY0=DM(i_in); MR=MX0*MY0(SS),MX0=PM(I MY0=DM(q_in); MR=MR+MX0*MY0(RND); SR=ASHIFT MR2 BY -1 (HI SR=SR OR LSHIFT MR1 BY DM(mod_out)=SR0;	<pre>4,M5); {cos(k)*I(k) and get -sin value}</pre>

.ENDMOD;

Listing 3.1 Modulator Code

The main body of the modulator code starts at the label *modulate*. The current cosine pointer is read and used to fetch the proper cosine value from the table. This fetch is done using M4=–4, which modifies the I4 register to point to the proper sine value on the following program memory (PM) fetch. Next, the i(k) input is read and multiplied with the cosine value. Subsequently, the proper sine value is fetched, multiplied with the q(k) input and added to the previous multiplication result. The sine value is fetched using M5=7 which modifies the I4 register to point to the proper cosine value on the following PM fetch. At this point, the MR register contains the output of the QAM modulator. Next, the contents of MR are scaled down by 1/2 using the shifter. This is necessary to keep the output of the modulator within a 16-bit field without causing overflows or underflows. Finally the current I4 value is saved as *mod_ptr* and the output is sent to the D/A converter.

The demodulation is handled by the *demodulator* routine shown in Listing 3.2, on the next page. The first section of the code contains the necessary variable, constant and buffer declarations. This module also uses the *cosine* table that is declared and initialized in the modulator program. The variable *demod_ptr* points to the next cosine value for the demodulator, just as *mod_ptr* does for the modulator.

The main body of the demodulator code starts at the label *demodulate*. First, the current cosine pointer is read into I4. Next, the variable *phase_shift* is read in order to determine whether the phase-locked loop requires a phase shift in the cosine values to be used in demodulation. If a shift is required, the subroutine *cos_gen* is called to compute new values for the cosine table. Once this is completed, the appropriate cosine value is read from program memory using M4=–4. This value is multiplied with the input from the A/D converter and sent out to the memory location *xcos* which represents x(k) cos ω k. Subsequently, the proper sine value is fetched from program memory using M5=7 and multiplied with the A/D input. This result is sent to the memory location *xsin* which represents x(k) sin ω k. Finally, the current I4 value is saved as *demod_ptr*.

3.4 REFERENCES

Proakis, John G. 1989. *Digital Communications*. Second Edition. New York, N.Y.: McGraw-Hill.


Proakis, John, G. and D.G. Manolakis. 1988. Introduction to Digital Signal Processing. New York, N.Y.: McMillan Publishing Co.

.MODULE/RAM	demodulator;				
.VAR	cos_ptr;				
.PORT	xsin;	{Sine demodulated received signal}			
.PORT	xcos;	{Cosine demodulated received signal}			
.PORT	ad_in;	{Input port from the A/D}			
.INIT	<pre>cos_ptr:^cosine;</pre>	{Initialize cosine table pointer}			
.EXTERNAL	<pre>ph_shift_flag, cosine;</pre>				
.GLOBAL	xsin, xcos;				
.ENTRY	demodulate;				
demodulate:	I4=DM(cos_ptr);	{Read current ptr to cosine table}			
	AY0=DM(ph_shift_flag);				
		{carrier recovery routine}			
	AR=PASS AY0;				
		{Call if phase shift desired}			
	M4 = -4;				
	M5=7;				
	L4=16;				
	MXO = PM(I4, M4);	{Read the current cosine value}			
	MY0=DM(ad_in);	{Read the A/D input}			
	MR=MX0*MY0(RND),MX0=PM(DM(xcos)=MR1;				
	MR=MX0*MY0(RND);	{Output cosine demodulated sample} {sin(k)*x(k)}			
	DM(xsin)=MR1;	{Output sine demodulated sample}			
	$DM(cos_ptr) = I4;$	{Save the cosine table pointer}			
	RTI;	(save the cosine table pointer)			
	KII,				
phase_shift:	MODIFY(I4,M4);				
	MODIFY(14,M5);				
	RTS;				
.ENDMOD;					
	Listing 3.2 Demodulator Code				

4.1 INTRODUCTION

Most voiceband telephone connections involve several connections through the telephone network. The 2-wire subscriber line available at most sites is generally converted to a 4-wire signal at the telephone central office. The signal must be converted back to a 2-wire signal at the far-end subscriber line. The 2-to-4-wire interface is implemented with a circuit called a *hybrid*. The hybrid intentionally inserts impedance mismatches to prevent oscillations on the 4-wire trunk line. The mismatch forces a portion of the transmitted signal to be reflected or echoed back to the transmitter. This echo can corrupt data the transmitter receives from the far-end modem.

The telephone system and sources of echo are shown in Figure 4.1. There are two types of echo in a typical voiceband telephone connection. The first echo is the reflection from the near-end hybrid, and the second echo is from the far-end hybrid.



Four Wire Trunk

Figure 4.1 Telephone Channel Block Diagram

In long distance telephone transmissions, the transmitted signal is heterodyned to and from a carrier frequency. Since local oscillators in the network are not exactly matched, the carrier frequency of the far-end echo is offset from the frequency of the transmitted carrier signal. In modem applications this shift can affect the degree to which the echo signal can be cancelled. It is therefore desirable for the echo canceller to compensate for this frequency offset.

4.2 ECHO CANCELLATION ALGORITHM

A data signal produced by a modem with a two-dimensional signal constellation has the form

 $s(t) = RE [\Sigma b_m g(t-mT) e^{j2\pi ft}]$

where b_m is the complex data symbol and g(t) is the baseband pulse shape. The frequency *f* is the carrier frequency. The echo signal is the transmitted signal convolved with the channel transfer function, H(f). This transfer function usually involves a linear delay and some dispersive filtering. The echo signal has the form

$$s_{o}(t) = RE [\sum b_{m}h(t-mT) e^{j2\pi(f+f')t}]$$

where f' is the frequency offset (Weinstein, 1977).

If the near-end modem is transmitting a signal s(n) and the far-end modem is transmitting a signal y(n), the near-end received signal is:

$$\mathbf{r}(\mathbf{n}) = \mathbf{y}(\mathbf{n}) + \mathbf{s}_{\mathrm{ne}}(\mathbf{n}) + \mathbf{s}_{\mathrm{fe}}(\mathbf{n}) + \mathbf{w}(\mathbf{n})$$

where $s_{ne}^{}$ and $s_{fe}^{}$ are the near-end and far-end echo respectively, and w(n) is random noise introduced by the system.

Echo cancellation is accomplished by subtracting an estimate of the echo return signal from the actual received signal. The received signal after echo cancellation is

$$r'(n) = y(n) + (s_{ne}(n) - s_{ne}(n)) + (s_{fe}(n) - s_{fe}(n)) + w(n)$$

where $s_{f_e}(n)$ is the estimate of the far-end echo and $s_{n_e}(n)$ is the estimate of the near-end echo. Ideally, the estimates are equal to the echo signals and the echo terms drop out (Quatieri and O'Leary, 1989).

The estimated echo is generated by feeding the transmitted signal into an adaptive filter whose transfer function tries to model the telephone channel's (see Figure 4.2). The filter coefficients are determined using the stochastic gradient (Least Mean Squared, or LMS) algorithm (Kamilo and Messerschmitt, 1987) during a training sequence prior to full duplex communications. The LMS algorithm attempts to minimize the mean squared error $|E(n)^2|$. A more detailed description of the LMS algorithm can be found in Chapter 5.

In the training sequence, because the far-end modem is not transmitting, the received signal consists of echo:


$$r(n) = s_{ne}(n) + s_{fe}(n)$$

The output of the filter is an estimate of the received signal,

$$r^{(n)} = s_{ne}(n) + s_{fe}(n)$$

and the difference is the error term that the LMS algorithm operates on.

$$E(n) = r(n) - r^{(n)}$$





The adaptive filter is commonly implemented with a transverse FIR filter. The structure of this filter is shown in Figure 4.3. The LMS update equation for tap C at sample time n is

 $C(n)_{k+1} = C(n)_{k} + \beta A(n)E(n)$

where A(n) is the sample transmitted at sample time *n*, E(n) is the residual error and β is an adaptation constant related to the rate of convergence.




Figure 4.3 LMS Adaptive Filter

In a modem application, the filter taps are only updated during the training periods. The tap update algorithm is either disabled or the adaptation constant β is greatly reduced during full duplex operation. In the second case, reducing β allows the echo canceller to track a slowly changing telephone channel without retraining the modem.

4.2.1 ADSP-2100 Family Implementation of LMS Algorithm

Figure 4.4 shows a flowchart for implementing the LMS stochastic gradient algorithm on the ADSP-2100 family of processors. The LMS algorithm is implemented in an interrupt service routine so that the arrival of a new sample forces one iteration of the algorithm. In this example, the FIR filter and the tap update are implemented as subroutine calls from the interrupt service routine.

In applications such as V.32 modems, the tap update algorithm gets disabled during full duplex operation.




Figure 4.4 Flowchart for LMS Stochastic Gradient Algorithm

Listing 4.1 contains the LMS filter code. The ADSP-2100 family can execute a multiply/accumulate operation and fetch two operands in a single cycle. The FIR filter loop and the tap update loop are executed without any additional cycles for loop overhead. These features allow the FIR filter to execute in one cycle per tap and the coefficient update to execute in two cycles per tap. Table 4.1, on page 4-17, summarizes the execution speeds.

Some applications require the echo canceller to operate on complex data. A complex data implementation of the LMS algorithm is described in Chapter 5.

.MODULE/RAM/ABS=0		adaptive;		
<pre>{ Near and Far End Echo Canceller</pre>				
.PORT .PORT .PORT	received_o transmitte out;		{Received sample from channel} {Transmitted sample from modem} {Output to rest of modem}	
.CONST .CONST .VAR/DM/F .VAR/DM/F .VAR/PM/F	RAM/CIRC	A=154; beta=H#CC; enable; afilt_data[A]; afilt_coeff[A]	<pre>{Adaptive filter length} {Adaptation constant} {Update enabled bit} {Filter delay line} ; </pre>	
{ Each ne start:	ew sample a RTI; RTI; RTI; RTI; JUMP samp.	sserts interrupt le;	3}	

```
{ Initialize Routine: This is executed during system startup}
.ENTRY
         setup;
         ICNTL=B#01111;
                                     {Initialize Interrupts}
setup:
          M0 = 0;
                                     {Initialize DAGS}
          M1=1;
          M3=-1;
          M4 = 1;
          M5=1;
          M6 = -1:
          M7=2;
          IO=^afilt data;
          I4=^afilt coeff;
          L0=%afilt data;
          L4=%afilt coeff;
          AX0=H#0000:
          AY1=H#0000;
                                    {Initialize filter to 0}
          CNTR=%afilt data;
          DO foo3 UNTIL CE;
foo3:
             PM(I4,M4)=AY1,DM(I0,M1)=AX0;
          IMASK=B#1000;
                                     {Enable IRQ2}
          JUMP fevr;
                                     {Wait for Interrupt}
fevr:
{ Interrupt Routine: This code processes one data sample}
          AY0=DM(received data); {Received data: r(n)}
sample:
          SR0=DM(transmitted data); {Transmitted data: A(n)}
                                     \{Calculate r^{(n)}\}
          CALL fir:
          AR=AY0-MR1;
                                     {AR=error=r-r^}
          DM(out)=AR;
                                    {Output cancelled data}
                                    {Update taps if enabled}
          AX0=DM(enable);
          AF=PASS AX0;
          IF EQ CALL update;
done:
          RTI;
{ FIR Filter
          INPUTS:
             IO=Start of data buffer in DM
             I4=Start of coeff buffer in PM
             SR0=Newest input value
             M1, M4 = 1
          OUTPUTS:
             MR=Output value
          ALTERS:
             MR, MYO, MXO
}
```

(listing continues on next page)

```
.ENTRY
          fir:
fir:
          DM(I0,M1)=SR0;
          MR=0, MX0=DM(I0,M1), MY0=PM(I4,M4);
          CNTR=A-1;
          DO floop UNTIL CE;
floop:
             MR=MR+MX0*MY0(SS), MX0=DM(I0,M1), MY0=PM(I4,M4);
          MR=MR+MX0*MY0(RND);
          RTS:
{ Adaptive Filter Coefficient Update
          INPUTS:
             IO=Start of data buffer in DM
             I4=Start of coeff buffer in PM
             M1, M4 = 1
             M6 = -1
             M7 = +2
             AR=error of last iteration
  Executes the coeff update algorithm as follows:
          Ck+1=Ck+Beta*Error*A(n)
}
.ENTRY
          update;
update:
          MY1=beta;
                                            {Load Beta}
                                            {MF=Beta*Error, Load Ck, A(n)}
          MF=AR*MY1(RND), AY0=PM(I4,M4), MX0=DM(I0,M1);
          MR=MX0*MF(RND);
          CNTR=A;
                                            {Tap update loop}
          DO uloop UNTIL CE;
             AR=MR1+AY0, AY0=PM(I4,M6), MX0=DM(I0,M1);
             PM(I4,M7) = AR, MR = MX0 * MF(RND);
uloop:
          MODIFY(I0,M3);
          MODIFY(I4,M6);
          RTS;
. ENDMOD;
```

Listing 4.1 LMS Stochastic Gradient Implementation

4.3 FREQUENCY OFFSET COMPENSATION

Frequency offset in the far-end echo can limit convergence of the adaptive filter. In order to compensate for shifts in the carrier frequency, it is necessary to shift the received signal back to the original carrier frequency. Figure 4.5 shows a block diagram for performing this operation. The

frequency shifter is a first-order digital phase locked loop (DPLL). The magnitude of the frequency shift is defined as

 $\mathcal{O}^{\wedge}(n+1) = \mathcal{O}^{\wedge}(n) + \beta A(n) (\mathcal{O}(n) - \mathcal{O}^{\wedge}(n)) r(n)$

where β is the adaptation constant, $\mathcal{O}(n)$ is the frequency offset of sample n, $\mathcal{O}^{\wedge}(n)$ is the estimate of the frequency offset, A(n) is the transmitted sample, and r(n) is the received sample from the echo channel (Wang and Werner, 1988).






Figure 4.5 Block Diagram of Echo Canceller with Frequency Shift

When compensating for frequency offset, the received sample must be rotated before the error term is calculated. The new error equation is

 $E(n) = r(n) e^{j \theta t} - r(n)^{\wedge}$

In a real system, the frequency shift is implemented in the time domain with a Hilbert transform algorithm. Figure 4.6 shows the general structure of this algorithm.





The Hilbert algorithm is best understood in the frequency domain. Consider the real, bandlimited signal shown in Figure 4.7a. The Hilbert transfer function is

$$H(\omega) = -j \ \omega > 0$$
$$= +j \ \omega < 0$$

The output of the Hilbert transform is multiplied by +j so that the frequency magnitude is real. The sum of the Hilbert transform and the original sample is complex in the time domain and contains only positive frequencies in the frequency domain. The magnitude in the frequency domain is equal to twice the magnitude of the original sample (Figure 4.7d).

The frequency shift is accomplished by convolving (in the frequency domain) the signal in Figure 4.7d with the desired frequency. This convolution is equivalent to multiplying the time domain signal by $e^{-j\omega_{o}t}$, where ω_{o} is the desired frequency shift. The sample is converted back to a real signal by taking the real part of the complex waveform.




Figure 4.7 Spectrum of Hilbert Frequency Shift

4.3.1 ADSP-2100 Family Implementation of Hilbert Transform

Code implementing a Hilbert transform is shown in Listing 4.2. The received signal must be rotated before $E_{n'}$ the error signal for the adaptive filter, can be calculated. The Hilbert transform is thus performed in a subroutine called from the LMS interrupt service routine.

The Hilbert transform is implemented with a 31-tap transverse FIR filter. Since every other coefficient is zero, the circular buffers in the ADSP-2100 are programmed to access every other data sample. This is possible using multiple modify registers with a single index register in the data address generators. The 31-tap Hilbert transform executes in 20 cycles.

To compensate for the group delay in the Hilbert transform, a 15-cycle linear delay is required for the real-valued input signal. Again, the circular buffering capabilities of the ADSP-2100 family allow for a simple implementation. Once the delay line is initialized, the index registers automatically increment to the next value, even when the end of the buffer is reached. The 15-tap delay line executes in just 3 cycles per sample.

The addition operation described shown in Figure 4.6, (page 4-10), is actually summing of a real and a complex number. Since a real and imaginary number cannot be added, this operation is not implemented in the code. Instead, the real and imaginary parts are used in the complex multiplication.

The complex multiply by $e^{-j\omega_0 t}$ would normally require four multiplications and two additions. In practice, the desired output is contained entirely in the real part of the product. Therefore, only two multiplications and one addition are required. The values for $sin(\omega_0 t)$ and $cos(\omega_0 t)$ must be calculated for each successive sample.

The single cycle multiply/accumulate operation on the ADSP-2100 family allows both multiplications and the addition to be executed in two cycles. Execution time is also reduced when operands are fetched from data memory in parallel with the multiplications. In transmit mode, the entire Hilbert frequency shift requires about 100 cycles to execute.

.MODULE/RAM/ABS=0 hilbert rotator; { Hilbert Rotator INPUT: Received Sample OUTPUT: To Adaptive Filter } .CONST H=31; {Length of Hilbert xform filter} .PORT received data; {Received sample from channel} .PORT out; {Output to rest of modem} .VAR/DM/RAM/CIRC hdelay[H]; {Delay line for phase matching} .VAR/DM/RAM/CIRC hil dat[H]; {filter data values} .VAR/PM/RAM/CIRC hilbert coeff[16]; {Hilbert filter coefficients} .VAR/DM/RAM time; .VAR/DM/RAM delta time; {Delta for frequency shift} .VAR/DM/RAM high; .VAR/DM/RAM low; .VAR/DM/RAM ovr; . TNTT hilbert coeff: <hilb.dat>; {Hilbert filter coefficients} { Initialize Routine: This is executed during system startup} .ENTRY setup; setup: AX0=H#00; DM(time)=AX0; AX0=H#02; DM(delta time)=AX0; CNTR=^HIL DAT; {Init Delay line, Hilbert data} DO iloop UNTIL CE; DM(IO, M1) = H # 0000;iloop: DM(I1, M1) = H#0000;IMASK=B#1000; {Enable IRO2} fevr: JUMP fevr; {Wait for Interrupt} { Interrupt Routine: This code processes one data sample} sample: AY0=DM(received data); {Received data: r(n)} CALL delay; {Insert r(n) into delay line} CALL hilb; {Execute Hilbert transform} CALL rotate2; AR=MR1: DM(out)=AR; RTI:

(listing continues on next page)

```
{ 31 Tap Linear Delay Line
         INPUTS:
                         AY0=Newest Input Value
                         IO=Oldest value in delay
                         M0 = 0
                         M1 = 1
         OUTPUTS:
                        AX1=Delay line output
}
.ENTRY
         delay;
delay: AX1=DM(I0,M0);
         DM(IO,M1) = AYO;
         RTS;
{ 31 Tap Fir Hilbert Filter
         INPUTS:
                        AY0=Newest Input Data
                         I1=Oldest data value
                         I4=First Coeff value
                         M0 = 0
                        M1 = 1
                         M4 = 1
         OUTPUTS:
                        AY0=Hilbert output
}
.ENTRY
         hilb;
         MR=0, MX0=DM(I1,M2), MY0=PM(I4,M4);
hilb:
         CNTR=16;
         DO hil loop UNTIL CE;
              MR=MR+MX0*MY0(SS), MX0=DM(I1,M2), MY0=PM(I4,M4);
hil loop:
         MR=MR+MX0*MY0(RND);
         DM(I1,M1) = AY0;
         AY0=MR1;
         RTS;
{ Hilbert Rotator
         Perform the calculation:
            Y(t) = RE[(Xr(t) + jXi(t) * (exp(-jWt))]
         INPUTS:
                         AY0=Xi(t)
                         AX1=Xr(t)
                         AY1=W in degrees-q15 format
                         W*t=DM(time)=time in g15
         OUTPUTS:
                         MR=Y(t)
}
```

.ENTRY rotate2;

rotate2: AX0=DM(time); {Get and update rotate time} AY1=DM(delta time); {on unit circle} AR=AX0+AY1, MY0=AY0; $\{MY0=im(x)\}$ IF AC AR=PASS 0; DM(time)=AR; CALL sin; ${Xi(t) * IM[exp(-jwt)]}$ MR=AR*MY0(SS), MY0=AX1; DM(ovr) = MR2;DM(high)=MR1; DM(low)=MR0; AY0 = H # 4000;{Xr(t) *sin(wt+90)} AR=AX0+AY0; AX0=AR; CALL sin; MR0=DM(low); MR1=DM(high); MR2=DM(ovr); MR=MR+AR*MY0(RND); RTS; { Sine Calculation Sine Approximation: Y=Sin(x) AX0=x in scaled 1.15 format INPUTS: M3=1 L3=0 OUTPUTS: AR=y in 2.14 format

Computation Time: 25 cycles

}

	.VAR/DM .INIT .ENTRY		H#AACC, H#08B7, H#1CCE;
	sin:	I3=^sin_coeff;	{Pointer to coeff. buffer}
		AY0=H#4000;	(Cheel, and an Ath mod)
		AR=AXO, AF=AXO AND AYO;	
		IF NE AR=-AX0; AY0=H#7FFF;	{If yes, negate input}
		AR=AR AND AY0;	{Remove sign bit}
		MY1=AR;	
MF=AR*MY1(RND), MX1=DM(I3,M3			13); {MF=x2}
		MR=MX1*MY1(SS), MX1=DM(I3,M	13); {MR=C1x}
		CNTR=3;	
		DO approx UNTIL CE;	
		MR=MR+MX1*MF(SS);	
	approx:	MF=AR*MF(RND), MX1=DM(I3	3,M3);
MR=MR+MX1*MF(SS); SR=ASHIFT MR1 BY 2(HI);			
SR=SR OR LSHIFT MR0 BY 2(LO); {Convert to 2.); {Convert to 2.14 format}
		AR=PASS SR1;	
		IF LT AR=PASS AYO;	{Saturate if needed}
		AF=PASS AX0;	
		IF LT AR=-AR;	{Negate output if needed}
	.ENDMOD;	RTS;	

.ENDMOD;

Listing 4.2 Hilbert Transform Implementation

4.4 V.32 MODEM IMPLEMENTATION

V.32 modems operate in full duplex mode; both the near-end and far-end modem are transmitting data at the same time. The echo canceller is responsible for channel separation as well as cancelling the near-end and far-end echos.

The echo canceller can be implemented in the passband or the baseband. The advantage of passband cancellation is reduced computation. A baseband echo canceller must execute all algorithms on complex data. In addition, compensating for frequency shift in the baseband is difficult. The disadvantage of passband echo canceller is a longer convergence time for the adaptive filter and the digital phase locked loop. Figure 4.8 shows a block diagram of a V.32 modem with a passband echo canceller.




Figure 4.8 V.32 Modem Block Diagram

The CCITT specification for V.32 modems recommends a carrier frequency of 1800±7 Hz. The echo canceller must be able to cancel 16 ms of echo. At 9600 samples/second, a 154-tap FIR filter is required to cancel the echo. It is recommended that the echo canceller be implemented with a minimum number of taps.

Assuming that the canceller and frequency shifter have converged during the training period, about 200 cycles are required to cancel a V.32 signal. Benchmarks are summarized in Table 4.1.

Operation	Cycles	@12.5 MHz
Real FIR Filter	Ň + 6	80 ns per tap
Complex FIR Filter	4 (N–1) + 21	240 ns per tap
Real LMS Update (Stochastic)	2N + 9	160 ns per tap
Complex LMS Update (Stochastic)	6N + 10	480 ns per tap
154-Tap LMS Filter With Update	935	74.8 μs

N = Number of Taps

Table 4.1 ADSP-2100 Family Benchmarks for Echo Cancellation

4.5 REFERENCES

Kamilo, F. and D. Messerschmitt. 1987. *Advanced Digital Communications*. Englewood Cliffs, NJ: Prentice Hall.

Quatieri, T. and G. O'Leary. 1989. "Far-Echo Cancellation in the Presence of Frequency Offset", *IEEE Transactions on Communications*. Volume 37, No. 6, pp. 635-634.

Wang, J. D. and J. J. Werner. 1988. "Performance Analysis of an Echo Cancellation Arrangement that Compensates for Frequency Offset in the Far Echo", *IEEE Transactions on Communications*. Volume COM-36, No. 3, pp. 364-372.

Weinstein, S. 1977. "A Passband Data-Driven Echo Canceller for Full-Duplex Transmission on Two-Wire Circuits", *IEEE Transactions on Communications*. Volume COM-25, pp. 654-665.

5.1 INTRODUCTION

This chapter presents an ADSP-2100 family implementation of an adaptive channel equalizer for a high speed modem. The CCITT's V.32 recommendation for a 9600 bps modem specifies the use of this type of equalizer in the receiver section.

The architecture used in this equalizer is a fractionally-spaced tapped delay line with a least-mean-squared (LMS) algorithm for adapting the tap weights.

The topics discussed in this chapter are:

- Historical perspective of adaptive filters
- Applications of adaptive filters
- Channel equalization in a modem
- Equalizer structures
- Least Mean Square (LMS) Algorithm
- Program Structure
- Practical considerations

5.2 HISTORY OF ADAPTIVE FILTERS

Until the mid-1960s, telephone-channel equalizers were either fixed equalizers that caused performance degradation or manually adjustable equalizers that were cumbersome to adjust.

In 1965, Lucky (see "References" at the end of this chapter) introduced the zero-forcing algorithm for automatic adjustment of the equalizer tap weights. This algorithm minimizes a certain distortion, which has the effect of forcing the intersymbol interference (ISI) to zero. This breakthrough by Lucky inspired other researchers to investigate different aspects of the adaptive equalization problem, leading to new improved solutions.

Proakis and Miller (1969) reformulated the adaptive equalizer problem using a new criterion known as the mean squared error (MSE). This formulation requires a relatively modest amount of computation and remains the most popular approach for data rates up to 9600 bits/s.

Three years later, Ungerboeck (1972) improved on this work by presenting a detailed mathematical analysis of the convergence properties of an adaptive transversal equalizer using the least-mean-squared (LMS) algorithm. This algorithm is described later in this chapter.

A more powerful algorithm for adjusting the tap weights based on Kalman filtering theory was developed soon afterward (Godard, 1974). This algorithm is computationally demanding, but it was later modified by Falcomer and Ljing (1978) to simplify its computational complexity.

All of these adaptive equalizer implementations are synchronous, that is, the spacing between taps is equal to the reciprocal of the symbol interval. Other possible structures include the fractionally spaced equalizer (FSE) and the decision feedback equalizer (DFE).

The FSE has the ability to better compensate for channel distortion by spacing the tap weights more closely than in the conventional synchronous equalizer. Brady (1970) did some early work on this class of equalizers and was followed by Ungerboeck (1976). The DFE, on the other hand, uses a more elaborate structure and can yield good performance in the presence of severe ISI as experienced in fading radio channels.

5.3 APPLICATIONS OF ADAPTIVE FILTERS

Adaptive filters offer a significant improvement in performance over fixed-tap-weight digital filters because of their ability to detect signals in environments of unknown characteristics. They are successfully used in several areas including:

System Identification and Modeling

An adaptive transversal filter can be forced to converge to the same impulse response as an unknown linear system and then can be used to model the unknown system. To determine the taps for this filter, an excitation input drives both the unknown system and the adaptive filter. The outputs of these two systems are compared, and the error signal generated is used to adjust the tap weights of the adaptive filter to reduce the error size. After a sufficiently large number of iterations, the error is

reduced to some small value (in a statistical sense) and the tap weights converge to model the real system.

If the unknown system is dynamic and time-variant, the adaptive filter can track these variations provided they are sufficiently slow compared to the convergence time of the filter.

Echo Cancellation

In telephone systems that include both 2-wire and 4-wire loops, hybrid circuits couple these lines. These hybrid circuits create impedance mismatches which in turn create signal reflections, heard at both ends of the line as echo. This echo is tolerable to some degree over long distance voice connections, but can be catastrophic in high-speed data transmission over cross-Atlantic links.

Echo cancellers, in the form of adaptive filters, model the impulse response of the echo path. Cancellation is achieved by making an estimate of the echo and subtracting it from the return signal. See Chapter 4 for a detailed discussion of echo cancellation.

Linear Predictive Coding

In the past 20 years, digital coding of speech waveforms has become a popular technique for reducing speech degradation due to transmission. Of the speech coding techniques, linear predictive coding (LPC) stands out for its ability to produce low data rates. Basic speech parameters (e.g. pitch, vocal tract, formants) are estimated, transmitted and then used at the receiver to resynthesize the speech through a speech production model. Adaptive filters can be used to estimate speech parameters in model-based speech coding systems.

The speech quality of LPC is synthetic when compared to other coding techniques such as PCM or ADPCM; however, its significantly lower data rates make it attractive. The GSM standard for the Pan-European cellular digital mobile radio network specifies an LPC-based coding scheme.

Adaptive Beamforming

A spatial form of adaptive signal processing finds applications in radar and sonar. By combining signals from an array of sensors, it is possible to change the directivity pattern of the array. Independent sensors (e.g. antennas or hydrophones) placed at various locations in space or water detect incoming waveforms. The collection of sensor outputs at a particular instant is analogous to the set of consecutive tap inputs in a

transversal filter. The sensitivity and directivity of the sensor array can be adaptively adjusted. Beamforming is discussed in Chapter 15 of *Digital Signal Processing Using the ADSP-2100 Family*.

Adaptive Channel Equalization for Data Transmission

Adaptive filters used in digital communication systems as channel equalizers minimize transmission distortion and maximize the use of channel bandwidth. A typical bandlimited telephone channel or radio link suffers from intersymbol interference (ISI) and additive noise. To improve system performance in additive-noise channels, transmission power can be increased. However, increased power has no effect on ISI since it amplifies both the intended symbol sample as well as interfering ones.

The traditional technique for alleviating ISI is an equalizing filter at the receiver. The receiver equalizer filter combines the channel characteristics and the transmitter filter to minimize ISI distortions. Channel characteristics, however, vary over time. An adaptive equalizer is needed to ensure a constant transmission quality.

Since the channel conditions are unknown, a training sequence is transmitted to bring up the equalizer from its initial (usually zero) state. This sequence is known at the receiver and therefore the deviation error of received samples from the expected sequence is used to adjust the equalizer tap weights. Once the training period is completed, the weights can still be continually updated in a decision directed mode. In this mode, a minimum distance detector at the receiver decides which symbol was transmitted. In normal operation these decisions have a high probability of being correct, and thus are good enough to allow the equalizer to maintain proper adjustment.

5.4 CHANNEL EQUALIZATION IN A MODEM

The International Telegraph and Telephone Consultative Committee (CCITT) sets standards and protocols for telephone and telegraph equipment. Its V.32 modem recommendation specifies a fractionally spaced transversal filter as the channel equalizer in the receiver. This equalizer, along with trellis coding and quadrature amplitude modulation (QAM), maximizes data rates over the bandlimited telephone channel.

A telephone channel can suffer from a variety of limitations as a communications medium:

- As a bandlimited channel, it creates an environment for ISI.
- Channel additive noise requires increased transmitted power to improve signal-to-noise ratio.
- Radio links create fading channels and echo in cross-Atlantic connections
- When several connections are frequency multiplexed, baseband speech signals are modulated into the passband using different carrier frequencies for transmission. Demodulating these passband signals can create frequency offsets as well as amplitude and phase distortion.
- Phase jitter (poor timing recovery).
- Envelope delay or harmonic distortion is another limitation.

These channel limitations combined with the dense symbol constellation of the V.32 modem necessitate adaptive equalization for acceptable error rates at 9600 bits/s.

5.4.1 Equalization

The basic function of the equalizer is to create an ideal transmission medium from a real channel. An example channel's short impulse response {h1, h2, h3, h4} is shown in Figure 5.1. The ideal medium is characterized as a pure delay, shown in Figure 5.2 (on the next page).




Figure 5.1 Example Short Impulse Response




Figure 5.2 Pure Delay Impulse Response

Take for example the equalizer shown in Figure 5.3 which has three taps {c1, c2, c3}. Convolving this response with the channel's impulse response from Figure 5.1 yields

$$\begin{array}{c|ccccc} y_1 \\ y_2 \\ y_3 \\ y_4 \\ y_5 \\ y_6 \end{array} = \begin{array}{cccccc} c_1 & 0 & 0 & 0 \\ c_2 & c_1 & 0 & 0 \\ c_3 & c_2 & c_1 & 0 \\ 0 & c_3 & c_2 & c_1 \\ 0 & 0 & c_3 & c_2 \\ 0 & 0 & 0 & c_3 \end{array} \right) \\ \begin{array}{c} h_1 \\ h_2 \\ h_3 \\ h_4 \end{array}$$




Figure 5.3 Equalizer Impulse Response

The outputs $\{y_{1'}, y_{2'}, y_{3'}, y_{4'}, y_{5'}, y_{6'}\}$ represent samples of the impulse response of the combined channel/equalizer system.

If the equalizer is to create ideal conditions for transmission, all the y's should be zeros except for one main sample. Rewriting the equation for ideal equalization yields:

or

$$0 = c_1h_1$$

$$0 = c_1h_2 + c_2h_1$$

$$1 = c_1h_3 + c_2h_2 + c_3h_1$$

$$0 = c_1h_4 + c_2h_3 + c_3h_2$$

$$0 = c_2h_4 + c_3h_3$$

$$0 = c_3h_4$$

The system of equations above has only three controllable variables (unknowns) but six simultaneous equations. The system is overdetermined and can only be solved approximately. To approximate this solution, a reformulation of a recursive technique known as method of steepest descent can be used. This iterative algorithm is defined by the equation:

(1) $C_{k+1} = C_k - \Delta \partial E / \partial C_k$

where E is a defined performance index to be optimized. It is a function of some controllable parameters (tap weights C_k). E is minimized by adjusting the tap weights in small steps (Δ). The gradient vector $\partial E/\partial C_k$ indicates the direction of the adjustment required to minimize E. This method converges to an optimum solution when $\partial E/\partial C_k$ is zero.

5.4.2 Performance Index

It is important to choose a meaningful performance index that is a linear function of the tap weights and that defines a smooth error surface (bowl) in the space spanned by the tap weight vector. This ensures the convergence of the algorithm to the lowest point (minimum) of the error surface.

In some cases, a desirable performance index is a nonlinear function of the adjustable parameters and the solution is unrealizable. As an example, consider the probability of error in a digital communication system. Even though this is a meaningful measure of system performance, it is a highly nonlinear function of the equalizer tap weights. Using the method of steepest descent, it cannot be determined whether the adaptive equalizer has converged to the optimum solution or to one of the relative minima of the surface. For this reason some desirable performance indices must be rejected.

A practical and popular index for performance is the mean squared error (MSE). The error is measured as the difference between the received signal and the ideal signal value. The MSE index is a measure of the energy in this error signal averaged over a signaling interval. It results in a quadratic performance surface as a function of the filter coefficients and thus has a single minimum (optimal solution). An implementation of an MSE-based iterative adaptation algorithm is developed for the ADSP-2100 processor family in this chapter; it is discussed in a later section.

5.5 EQUALIZER ARCHITECTURES

The preferred form of a linear equalizer is a tapped delay line. The delay line consists of delay elements in a feedforward path and possibly a feedback path.

If the delay line has feedforward delays only, its transfer function can be expressed as a single polynomial in Z^{-1} and therefore the equalizer has a finite impulse response (FIR). This type of equalizer is often called a nonrecursive or transversal equalizer (Figure 5.4).

If the delay line also has feedback delay elements, its transfer function is a rational function of Z^{-1} and the equalizer has an infinite impulse response (IIR) due to its nonzero poles (Figure 5.5).

The V.32 modem equalizer has no feedback delay elements and is therefore an FIR equalizer.





Figure 5.4 Transversal (FIR) Delay Line

5.5.1 Real Or Complex

In a one-dimensional communication system (e.g. pulse amplitude modulation or PAM), the signal is real and the equalizer has real coefficients. The V.32 modem, which uses quadrature amplitude modulation (QAM), transmits complex data by modulating two




orthogonal carrier signals. Because of cross-distortion between the inphase and quadrature channels in this two-dimensional communication system, an equalizer with complex tap coefficients is required.

Algorithms for the complex equalizer are essentially the same as for the real equalizer with the added burden of complex arithmetic. A complex equalizer typically requires four times as many multiplications and introduces the complex conjugation operator in recursive algorithms such as LMS adaptation.

5.5.2 Sampling Rates

It is often advantageous to space the delay elements in an equalizer more closely than the symbol rate, as shown in Figure 5.6. This has the effect of oversampling the input to the filter and thus increasing the effective bandwidth of the equalizer. The input is pushed onto the delay line twice for every one output computed. Fractionally spaced equalizers have superior performance because of wider bandwidth, and they simplify the problem of phase synchronization between transmitter and receiver. They do, however, suffer from stability problems in low noise conditions and are more computationally demanding (Ungerboeck, 1976).





A fractionally spaced filter can be designed the same way as a T-spaced delay line filter. The basic delay line structure is the same for both. For a T/2 FSE filter, the samples are shifted in at $2f_s$ (twice the sampling frequency) but the output is only computed at $f_{s'}$ i.e. every other input time.

The ADSP-2100 routine to implement the delay line with complex tap weights is in Listing 5.1.

{ Fractionally Spaced Filter (FSE) Subroutine

This Complex Fractionally Spaced Filter (FSE) Subroutine is used in the V32 equalizer. The basic structure for the delay line is the same as that of a T-Spaced Filter (TSE). In the FSE case, however, samples are shifted in at 2Fs (Fs = Sampling Frequency) and the output is computed at Fs, i.e. at alternate times. This subroutine will therefore be called after 2 new input samples have been pushed onto the delay line.

```
Calling Parameters
            IO -> Oldest data value in real delay line (Xr's)
            L0 = filter length (N)
            I1 -> Oldest data value in imag. delay line (Xi's)
            L1 = filter length (N)
            I4 -> Beginning of real coefficient table (Cr's)
            L4 = filter length (N)
            I5 -> Beginning of imaginary coefficient table (Ci's)
            L5 = filter length (N)
            M0, M6 = 1
            AXO = filter length minus one (N-1)
            CNTR = filter length minus one (N-1)
         Return Values
            IO -> Oldest data value in real delay line
            I1 -> Oldest data value in imaginary delay line
            I4 -> Beginning of real coefficient table
            I5 -> Beginning of imaginary coefficient table
            SR1 = real output (rounded, cond. saturated)
            MR1 = imaginary output (rounded, cond. saturated)
         Altered Registers
            MX0, MY0, MR, SR1
         Computation Time
            2*(N-1) + 2*(N-1) + 13 + 8 cycles
All coefficients and data values are assumed to be in 1.15 format.
```

(listing continues on next page)

}

```
MR=0, MX0=DM(I1,M0), MY0=PM(I5,M6);
fir:
        DO realloop UNTIL CE;
           MR=MR-MX0*MY0(SS), MX0=DM(I0,M0), MY0=PM(I4,M6); {Xi * Ci}
          MR=MR+MX0*MY0(SS), MX0=DM(I1,M0), MY0=PM(I5,M6); {Xr * Cr}
realloop:
                                                             {last Xi * Ci}
        MR=MR-MX0*MY0(SS), MX0=DM(I0,M0), MY0=PM(I4,M6);
        MR=MR+MX0*MY0(RND);
                                                              {last Xr * Cr}
        IF MV SAT MR;
        SR1=MR1;
                                                              {Store Yr}
        MR=0, MX0=DM(I0,M0), MY0=PM(I5,M6);
        CNTR=AX0;
        DO imagloop UNTIL CE;
           MR=MR+MX0*MY0(SS), MX0=DM(I1,M0), MY0=PM(I4,M6); {Xr * Ci}
           MR=MR+MX0*MY0(SS), MX0=DM(I0,M0), MY0=PM(I5,M6); {Xi * Cr}
imagloop:
        MR=MR+MX0*MY0(SS), MX0=DM(I1,M0), MY0=PM(I4,M6);
                                                            {last Xr * Ci}
                                                              {last Xi * Cr}
        MR=MR+MX0*MY0(RND);
        IF MV SAT MR;
                                                              {MR1=Yi}
        RTS;
```

Listing 5.1 Delay Line Routine, Complex Tap Weights

5.6 LEAST MEAN SQUARED (LMS) ALGORITHM

Since the mean squared error (MSE) performance index is a convex function of the tap weights (has a bowl-shaped surface), the optimum tap weights can be obtained by the steepest descent algorithm. In this algorithm, tap weights are assumed to have an arbitrary initial setup and are moved in the direction of optimum value when MSE is minimized. The direction is determined by the gradient of the objective function of performance,

```
(2) E = |e(kt)|^2
```

where e(kt) is the error between the estimated symbol and the received sample and the bar above the expression denotes time averaging. Optimum tap weights are determined when the derivative of the MSE surface with respect to all the tap weights is zero.

(3) $\partial E/\partial C_k = 0$ $1 \le k \le N$, for an N-tap filter

The error function E is a complex quadratic function because of the 2dimensional modulation scheme (QAM). The derivative expression is:

(4)
$$\partial E/\partial C_n(k) = -2 e(kt) y(kT_{sym} - nT_{taps})$$

5 – 12

where T_{taps} is the spacing between the taps T_{svm} is the spacing between symbols

Combining with equation (1) yields:

(5)
$$C_n(k+1) = C_n(k) + \beta e(kt) y^*(kT_{svm} - nT_{taps})$$

The implementation of the steepest descent algorithm requires the evaluation of the cross-correlation of error signal e(kt) and received signal y(t). Cross-correlation requires time-averaging, which is not a viable option considering the real time requirements of the equalizer. To alleviate this problem, the approximation:

(6)
$$e(kt) y^*(kT_{sym} - nT_{taps}) \approx e(kt) y^*(kT_{sym} - nT_{taps})$$

is used instead of time-averaging. This simplification of the steepest descent algorithm greatly reduces the amount of computation. It is very popular and is generally referred to as the least mean square (LMS) algorithm.

An LMS algorithm updates the equalizer tap weights according to

(7)
$$C_n(k+1) = C_n(k) + \beta e(kt) y^*(kT_{sym} - nT_{taps})$$

Listing 5.2, on the following page, shows an LMS algorithm implemented on the ADSP-2100 family.

```
Complex SG Update LMS Subroutine.
ł
This routine updates the complex taps according to the relation:
         Cn(k+1) = Cn(k) - Beta \cdot E(k) \cdot Y^*(n-K)
         where:
                      <Beta> = Adaptation step size
            <E(k)> = estimation error at time k
            <Y*(n-k)> = Received signal complex
                      conjugated & sampled at time (n-k)
         Calling Parameters
            IO \rightarrow Oldest data value in real delay line LO = N
            I1 -> Oldest data value in imag. delay line
                                                              L1 = N
            I4 \rightarrow Beginning of real coefficient table L4 = N
            I5 -> Beginning of imag coefficient table L5 = N
            MX0 = real part of Beta * Error
            MX1 = imag part of Beta * Error
            M0, M5 = 1
            M1 = -1
            M6 = 0
            CNTR = Filter length (N)
         Return Values
            Coefficients updated
            IO -> Oldest data value in real delay line
            I1 -> Oldest data value in imag delay line
            I4 -> Beginning of real coefficient table
            I5 -> Beginning of imag coefficient table
         Altered Registers
            MY0, MY1, MR, SR, AY0, AY1, AR
         Computation Time
            6*N + 10 cycles
         All coefficients and data values are assumed to be in
         1.15 format.
}
upd taps:
            MY0=DM(I0,M0);
                                                      {Get Xr}
            MR=MX0*MY0(SS), MY1=DM(I1,M0);
                                                      {Er*Xr, get Xi}
            DO adaptc UNTIL CE;
               MR=MR+MX1*MY1(RND), AY0=PM(I4,M6);
                                                      {Ei*Xi, get Cr}
               AR=AYO-MR1, AY1=PM(I5,M6);
                                                      {Cr-(Er*Xr+Ei*Xi), get Ci}
               PM(I4,M5)=AR, MR=MX1*MY0(SS);
                                                      {Store new Cr, Ei*Xr}
               MR=MR-MX0*MY1(RND), MY0=DM(I0,M0);
                                                      {Er*Xi, get Xr}
               AR=AY1-MR1, MY1=DM(I1, M0);
                                                      {Ci-(Ei*Xr-Er*Xi), get Xi}
adaptc:
            PM(I5,M5)=AR, MR=MX0*MY0(SS);
                                                      {Store new Ci, Er*Xr}
            MODIFY (10,M1);
                                                      {point back to start}
            MODIFY (I1, M1);
                                                      {of complex delay line}
            RTS;
```

Listing 5.2 LMS Routine

5 – 14

5.7 PROGRAM STRUCTURE

The flowchart shown in Figure 5.7 depicts the sequence of operations of an equalizer program. Each program section is discussed below.




Figure 5.7 Adaptive Equalizer Flowchart

5.7.1 Input New Sample

The equalizer program is interrupt-driven. The arrival of a new complex sample causes the equalizer to start executing. The *sample_in* port in Listing 5.3 holds the new sample (real, then imaginary). Index registers I0 and I1 point to the complex delay line.

The V.32 modem recommendation specifies a fractionally spaced equalizer. The delay line therefore consists of delays that are spaced at one-half the symbol rate. This means that the output (at 2400 symbols/s) is only computed for every two input samples (at 4800 symbols/s). The variable *decimator_flag* is used to decide whether to get another sample or to start computing the output.

{ input new sample routine This part will read a new sample from the port 'sample in' and place it on the delay line. This new complex sample will overwrite the oldest value on the delay line (complex also). } AR=DM(sample_in); {read in real & imag. values}
DM(I0,M0)=AR; {of new sample and store them start: {of new sample and store them} {in delay line} AR=DM(sample in); DM(I1,M0) = AR;AR=DM(decimator_flag); {check flag to see if filtering} {is required this time through.} AR=NOT AR; {Then toggle the flag} DM(decimator_flag)=AR; {to ensure that we filter} {every other sample} IF EQ RTS; {as required in an FSE}

Listing 5.3 Input Routine

5.7.2 Filtering (Equalizing)

The actual filtering is performed in the subroutine in Listing 5.4. The calling parameters for the filter are initialized, and after the subroutine is called the return values are stored in data memory.

```
{ do the fir filtering (equalization)
Performs the actual fir filtering. Takes the input sample
from the receiver front end & produces an output value
(fir_out_real & fir_out_imag )
}
AX0 = no_of_taps - 1;
CNTR= no_of_taps - 1;
CALL fir;
DM(fir_out_real)=SR1; { save return values of}
{ subroutine in}
DM(fir_out_imag)=MR1; { their designated var names:}
{ fir_out_real & fir_out_imag}
```

Listing 5.4 Filter Routine

5.7.3 Training Sequence

Initially the tap weights of the equalizer are at some arbitrary state (possibly zero) that is typically far from the optimum state. The receiver decisions based on the output of the equalizer are therefore incorrect with a high probability. Decision-directed adaptation is not guaranteed to work because of the initial high error rate. The equalizer might be unable to move into the error-free region and the adaptation would diverge or stop (MSE neither increasing nor decreasing significantly).

To train the equalizer through this blind stage, a data sequence that is known at the receiver is used for initial transmission. If the locally generated reference is properly synchronized to the received signal, this training brings the equalizer to its optimum state. After training, slow channel variations are tracked using decision-directed adaptation.

The stored training sequence at the receiver is read at the *training_list* port (real, then imaginary) in Listing 5.5. The received signal is read in from the filter outputs *fir_out_real* and *fir_out_imag*. A complex error value which is equal to the Euclidean distance between the two samples is generated. The estimation error is stored in data memory (*error_real* and *error_imag*).

```
{
         estimate the transmitted symbol ( training )
Given fir out real & fir out imag, we compute the error value
(real and complex) using the training sequence as a reference.
This estimate for error is used only initially to train the
equalizer. Following the training, decision directed adaptation
would take over.
}
         AX0=DM(fir out real);
                                    {inputs are fed in directly}
         AX1=DM(fir out imag);
                                     {from output of fir}
         AY0=DM(training list);
         AY1=DM(training list);
         CALL est error train;
                               --- }
{
{
Est error train subroutine: Returns the equalizer output minus the
ideal value available from the training sequence.
         AX0 = fir out real
         AX1 = fir out imag
         AY0 = ideal symbol real
         AY1 = ideal symbol imag
         Returns:
           error real
            error imag
}
est error train: AR=AX0-AY0;
                  DM(error real)=AR;
                  AR=AX1-AY1;
                  DM(error imag)=AR;
                  RTS;
```

Listing 5.5 Training Sequence Routine

5.7.4 Decision-Directed Adaptation

Once the equalizer is trained, decision-directed adaptation is possible. In this mode, symbols estimated at the receiver are used as the reference from which to measure the deviation error and subsequently adjust the taps. With the equalizer trained, low decision-error rates make it possible to continue to adapt to small changes in channel conditions.

In Listing 5.6, the estimated symbol is chosen as the symbol geometrically closest to the received coordinates. A 15-instruction loop (worst case) computes the distance to each of the 32 symbols in the symbol table and determines the nearest one. The routine returns a pointer to the estimated symbol in the table as well as the real and imaginary values of the error.

```
{
               estimate the transmitted symbol
                                                 ( no training )
Given fir out real & fir out imag, we compute the error value (real and complex) using
a Euclidean distance routine (decision directed adaptation). In this mode the estimated
symbol is the geometrically closest to the received coordinates. This routine also
returns the complex error value.
}
        AX0=DM(fir out real);
                              {these inputs are fed in directly}
                               {from the output of the fir}
        AX1=DM(fir out imag);
        CALL est error eucl;
                                -}
{Estimate error euclidean Symbol Subroutine
(normal mode, i.e. no training):
Maps input sample onto an ideal symbol in the constellation table This routine also
returns the value of the error measured as the Euclidean distance between received
signal and its ideal value.
```

```
Calling Parameters
AX0 contains Xr
AX1 contains Xi
M0 = 1
M1 = -1
Return Values
SI = decision index j
(position with respect to end of table)
AF = minimum distance (squared)
I2 -> Beginning of constellation table
Altered Registers
AY0,AY1,AF,AR,MX0,MY0,MY1,MR,SI
AR_SAT mode enabled
Computation Time
15*N + 5 (maximum)
```

(listing continues on next page)

}

```
I2 = ^constellation table;
est error eucl:
                 L_2 = 3:
                                            {number of symbols in}
                                            {constellation table}
                 AY0=32767;
                                            {Initialize minimum distance to}
                                            {largest possible value}
                 ENA AR SAT;
                                            {put ALU in saturation mode to}
                                            {prevent overflow}
                 AF=PASS AYO, AYO=DM(I2,MO);
                                                    {Get Cr}
                 CNTR =32;
                 DO ptloop UNTIL CE;
                    AR=AX0-AY0, AY1=DM(I2,M0);
                                                    {Xr-Cr, Get Ci}
                    MY0=AR, AR=AX1-AY1;
                                                     {Copy Xr-Cr, Xi-Ci}
                    MY1=AR:
                                                    {Copy Xi-Ci}
                    MR=AR*MY1 (SS), MX0=MY0;
                                                     {(Xi-Ci)^2, }
                                                     {Copy Xr-Cr}
                    MR=MR+MX0*MY0 (SS);
                                                     { (Xr-Cr)^2 }
                                          {clip result to max value}
                    IF MV SAT MR;
                    AR=MR1-AF;
                                           {Compare with previous minimum}
                    IF GE JUMP ptloop;
                    AF=PASS MR1;
                                            {New minimum if MR1<AF}
                    AR=AX0-AY0;
                                           {error is euclidean distance}
                    DM(error_real)=AR; {between actual received}
                    AR=AX1-AY1;
                                            {signal and ideal symbol}
                    DM(error_imag)=AR;
                                         {coordinates}
                    SI=CNTR;
                                            {Record constellation index}
ptloop:
                    AY0=DM(I2,M0);
                 MODIFY(I2,M1);
                                            {Point to beginning of table}
                 RTS:
```

Listing 5.6 Decision-Directed Adaptation Routine

5.7.5 Tap Update (LMS Algorithm)

Once an estimate error is computed, it is possible to adapt the equalizer coefficients to a new set of values closer to the optimum vector. The LMS routine in Listing 5.7 performs the computation. The estimation error is first scaled down by the adaptation step size (β). This constant provides a mechanism to trade off convergence speed against the amount of jitter in the steady state value of the tap vector.

{ update the taps

Takes the estimation error values previously computed multiply them by the step size (beta). The upd_taps routine is then called to update coefficients of the equalizer.

}

```
MY0=DM(error_real); {MX0=beta x error_real }
MX0=beta;
MR =MX0*MY0(SS);
MX0=MR1;
MY1=DM(error_imag);
MX1=beta; {MX1=beta x error_imag }
MR =MX1*MY1(SS);
MX1=MR1;
CNTR=No_of_taps;
CALL upd_taps;
```

Listing 5.7 Tap Update Routine

5.7.6 Output

These equalizer routines can be integrated into other modules to form the receiver block of a V.32 modem (see Chapter 2). As specified in the V.32 recommendation, the equalized sample is decoded using the Viterbi algorithm. The equalizer output (real and the imaginary) is therefore written to an I/O port *sample_out*.

```
{ output the resulting sample of the equalizer}
AR=DM(fir_out_real); {output the equalizer output}
DM(sample_out)=AR; {to the outport port}
AR=DM(fir_out_imag);
DM(sample_out)=AR;
RTS; {return from equalizer routine and}
{wait for a new sample interrupt}
```

Listing 5.8 Output Routine

5.8 PRACTICAL CONSIDERATIONS

This section describes considerations for using and modifying the routines in this chapter.

5.8.1 Viterbi Decoder

In the implementation of decision-directed adaptation, the received sample is matched to the nearest symbol and the error is used to adjust the taps. A few wrong decisions could cause the equalizer to wander off temporarily, but because right decisions have a proportionately larger effect, convergence is ensured.

If a sophisticated algorithm such as Viterbi decoding is used to improve the decision, the signal sample and error are not available until several symbol intervals after the input time. This Viterbi delay requires a modified LMS updating routing with delayed coefficient adaptation (DLMS). It can be shown that the DLMS adaptation has the same steady state behavior as the LMS adaptation, provided the adaptation constant is within a certain range (Long et al, 1989).

5.8.2 Pseudo-Random Training Sequence

The routines in this chapter have been validated with a pseudo-random training sequence. This training sequence consists of a set of symbol values with a repetition period that is much longer than the convergence time of the equalizer. The benefit of using such a sequence is that the approximation of the gradient vector $\partial E/\partial C_k$ is less noisy. Noisy estimates of the gradient vector can cause the tap coefficients to wander a long way from the path of the steepest descent (Bingham, 1988).

5.8.3 Delay Line Length

If the exact source of the channel's distortion is known and the impulse response can be modeled precisely, it is possible to calculate the minimum order of the equalizer transfer function needed to reduce the MSE to an acceptable level. In general, the only practical method of deciding the length of the delay line is to derive a theoretical length based on several worst-case channel characteristics. The equalizer is then designed slightly longer than the theoretical minimum to compensate for the cumulative effects of finite precision arithmetic in the ADSP-2100 family processor. For a discussion of quantization effects in the LMS algorithm, see Bershad, 1989.

5.9 REFERENCES

Bershad, J. N. 1989. "Nonlinear Quantization Effects in the LMS and Block LMS Adaptive Algorithms," *IEEE Trans. ASSP*, vol. 37, No. 10, pp.1504-1512.

Bingham A. J. 1988. *The Theory and Practice of Modem Design*. New York, NY: John Wiley & Sons.

Brady, D. M. 1970. "An Adaptive Coherent Diversity Receiver for Data Transmission through Dispersive Media," *IC Conference Record*, ICC 70 pp. 21-40.

Falconer, D. D. and L. Ljung. 1978. "Application of Fast Kalman Estimation to Adaptive Equalization," *IEEE Trans. Commun.*, vol. COM-26, pp. 1439-1446.

Godard, D. 1974. "Channel Equalization Using a Kalman Filter for Fast Data Transmission," *IBM. J. Res. Develop.*, vol. 18, pp. 267-273.

Long, G., Fuyun, L. and J. G. Proakis. 1989. "The LMS Algorithm with Delayed Coefficient Adaptation," *IEEE Trans. ASSP*, vol. 37, No. 9, pp. 1397-1405.

Lucky, R.W. 1965. "Automatic Equalization for Digital Communication," *Bell Syst. Tech. J.*, vol 44. pp. 547-588.

Proakis, J.G. and J. H. Miller. 1969. "An Adaptive Receiver for Digital Signaling through Channels with Intersymbol Interference," *IEEE Trans. Information Theory*, vol IT-15, pp. 484-497.

Satotius, E. H. and J. D. Pack. 1981. "Application of Least Squares Lattice Algorithms to Adaptive Equalization," *IEEE Trans. Commun.*, vol. COM-29, pp. 136-142.

Ungerboeck, G. 1972. "Theory on the Speed of Convergence in Adaptive Equalizers for Digital Communication," *IBM. J. Res. Develop.*, vol. 16, pp. 546-555.

Ungerboeck, G. 1976. "Fractional Tap-spacing Equalizer and Consequences for Clock Recovery in Data Modems," *IEEE Trans. Commun.*, vol. COM-24, pp. 856-864.

Continuous Phase Frequency-Shift Keyed Modulation

6.1 INTRODUCTION

Constant phase modulation (CPM) techniques find applications in satellite communications. Because of power amplifier considerations, satellite communications require a modulation technique with a constant or nearly constant envelope versus time (no amplitude modulation). Technological and regulatory limitations also require low error probability for a given signal-to-noise ratio and high bits per second of transmitted information for a given bandwidth. The technique of multi-*h* CPM, which combines encoding and modulation, achieves all of these goals.

This chapter describes an implementation of continuous phase frequencyshift keying (CPFSK), a sub-class of multi-h CPM, on the ADSP-2100 family of processors. Only modulation is described here; demodulation is usually performed with the Viterbi algorithm, described in Chapter 2.

Fast frequency-shift keying (FFSK) is a special case of CPFSK with h=1/2.

6.2 CPFSK METHODOLOGY

The general form for a multi-*h* CPM signal is:

$$s(t; \alpha) = \sqrt{(2E_s/T_s)} \cos \left[2\pi f_0 t + \varphi(t; \alpha) + \varphi_0\right]$$

 $\begin{array}{ll} E_{s} & = symbol \ energy \\ T_{s} & = symbol \ duration \\ f_{0} & = carrier \ frequency \ (Hz) \\ \phi_{0} & = carrier \ phase \ (arbitrary) \\ \phi(t; \alpha) = information-carrying \ phase \ function, \ expressed \ as: \end{array}$

$$\begin{array}{ccc} t & \infty \\ 2\pi \int & \sum_{i=-\infty} & h_i a_i g(\tau - iT_s) d\tau & -\infty < t < \infty \end{array}$$

where:

- $\alpha = (\dots, a_{-2'}, a_{-1'}, a_{0'}, a_{1'}, a_{2'}, \dots)$, representing the data sequence
- $h_i = \text{set of K modulation indices cycled through periodically,}$ i.e., $h_{i+K} = h_i$
- g(t) = frequency pulse-shape function

For CPFSK, all h, are equal and the pulse-shape function is:

 $g(t) = T_{e}/2$ for $0 \le t \le T_{e'}$ otherwise 0

6.3 ADSP-2100 FAMILY IMPLEMENTATION


Figure 6.1 shows a flowchart of the CPFSK program implemented on the ADSP-2100 family of processors. This particular implementation uses the ADSP-2101 to take advantage of its on-chip serial ports and timer. The timer generates a clock at the symbol rate (2400 baud) for reading input data. The ADSP-2101 outputs CPFSK modulated data to a digital-to-analog converter (DAC) at the rate of 8 kHz.

The CPFSK program is shown in Listing 6.1. This program sets up a buffer of dummy data for demonstrations; in actual use, the data would come from an input device and could be read from the FI (Flag In) input of the ADSP-2101.

The CPFSK routine calls two external routines not shown here. The *cntlreg_inits* routine initializes the ADSP-2101's control registers. The *boot_sin* routine computes the sine of the input in AX0, returning the output in AR. See Chapter 4 for a similar routine.

After setup (initializing variables, etc.) the processor waits for one of two interrupts. The SPORT0 interrupt causes the processor to calculate the next output sample by adding the current phase increment to the phase accumulator and computing the sine of the result. The output samples are transmitted from SPORT0 and are also sent to a DAC for display (for demonstration).

The timer interrupt causes the processor to select a new phase increment based on the value of the input data. Because the data is binary (1 or 0) it could be input through the flag input (FI) pin instead of data memory as shown. The code would have to be modified to use the state of the input flag as a condition for selecting the phase increment.



φ = current phase value (stored in "phase accumulator")

 $\Delta \phi$ = current phase increment

 $\Delta \phi_{\mbox{ a }}$ = phase increment for tone a

 $\Delta \phi_{\mbox{ b}}$ $\,$ = phase increment for tone b



.MODULE/BOOT=0/ABS=0	cpfsk_modulator;
{ CPFSK - Continuous Pha	ase Frequency Shift Keying modulator
<pre>input: output: }</pre>	<pre>data stream stored in DM circ buffer (for demo) in actual use, data could be state of FLAG_IN pin dac0 - CPFSK output waveform dac1 - input data stream (echoed for demo display) spkr - CPFSK "sound"</pre>
J	
.EXTERNAL .EXTERNAL .PORT .PORT .PORT	<pre>boot_sin; cntlreg_inits; write_dac0; write_dac1; load_dac;</pre>
.CONST .CONST .CONST .CONST	<pre>lo_tone=220; {Hertz} hi_tone=880; {Hertz} logic_one=H#7F00; logic_zero=0;</pre>
.VAR/CIRC .VAR .VAR .VAR	<pre>demo_input_data[7]; hertz0, phase_incr_0; hertz1, phase_incr_1; phase_accumulator, phase_increment;</pre>
<pre>JUMP start; RTI; RTI; RTI; RTI; RTI; RTI; RTI; RTI; RTI; RTI; JUMP sample; RTI; RTI RTI; RTI; RTI; RTI; RTI; RTI; RTI; RTI; RTI; RTI; RTI; RTI; CALL symbol; RTI; RTI</pre>	{irq2} {sport0 TX} ; RTI; {sport0 RX} {at 8 kHz rate} {irq0} {irq1}
<pre>{ start: CALL cntlreg_ini M7=1; L7=0;</pre>	<pre>.ts; {set up SPORTS, TIMER, etc} {used by bootsin routine}</pre>
{H#3FFC} DM(I0,	<pre>3FFB; {point to DM-mapped TIMER ctrl regs} {2400 baud=5120 cycles @ 12.288 MHz} M0)=0; {TIMER - TSCALE} M0)=5119; {TIMER - TPERIOD} M0)=5119; {TIMER - TCOUNT}</pre>

6 – 4

{----_____} make_demo_data: SI=lo_tone; DM(hertz0)=SI; SI=hi tone; DM(hertz1)=SI; SI=logic one; DM(demo input data)=SI; SI=logic zero; DM(demo input data+1)=SI; DM(demo_input_data+2)=SI; DM(demo input data+3)=SI; DM(demo input data+4)=SI; DM(demo input data+5)=SI; DM(demo input data+6)=SI; I0=^demo input data; L0=%demo input data; ------ } {These segments convert "Hertz" to 8 kHz Phase Increment} load tone1: SI=DM(hertz1); SR=ASHIFT SI BY 3(HI); MY0=H#4189; {mult Hz by .512*2} MR=SR1*MY0(RND); {i.e. mult by 1.024} SR=ASHIFT MR1 BY 1(HI); DM(phase incr 1)=SR1; load tone0: SI=DM(hertz0); SR=ASHIFT SI BY 3(HI); MY0=H#4189; {mult Hz by .512*2} MR=SR1*MY0(RND); {i.e. mult by 1.024} SR=ASHIFT MR1 BY 1(HI); DM(phase incr 0)=SR1; -----} SI=0;DM(phase accumulator)=SI; {clear phase accumulator on startup} CALL symbol; {start with first symbol} ICNTL=B#01111; IMASK=B#001001; {enable SPORTO RX, TIMER now} ENA TIMER; {start baud clock now} -----} here: JUMP here; {wait for symbol and sample interrupts}

{ ______ sample: AX0=DM(phase accumulator); AY0=DM(phase increment); AR=AX0+AY0; DM(phase accumulator) = AR; AX0=AR; CALL boot sin; sound: DM(write dac0)=AR; {"display" CPFSK on oscilloscope} DM(load dac)=AR; SR=ASHIFT AR BY -2(HI); {"hear" CPFSK from speaker (PCM out) } TX0=SR1; RTI;

IF EQ JUMP zero; one: SI=DM(phase_incr_1); DM(phase_increment)=SI; RTS; zero: SI=DM(phase_incr_0); DM(phase_increment)=SI; RTS;

.ENDMOD;

Listing 6.1 CPFSK Program (ADSP-2101)

6.4 **REFERENCES**

Lee, Edward A. and David G. Messerschmitt. 1988. *Digital Communication*. Boston: Kluwer Academic Publishers.

Proakis, J.G. 1989. *Digital Communications*. Second Edition. New York: McGraw-Hill.

Ziemer and Peterson. 1985. *Digital Communications and Spread Spectrum Systems*. New York: MacMillan Publications.

Index 🗖

A

A/D converter	3–5
Accumulated distance	
Adaptation constant	44, 49
Adaptive beamforming	5–3
Adaptive equalization	2–2, 5–4
Adaptive equalizer	
Adaptive filter4-	-3, 4-4, 4-16
ADSP-2100	
ADSP-2100A	
ADSP-2101	1–2, 6–2
ADSP-2102	
ADSP-2105	
ADSP-2111	
Answer mode	2-6

С

Call mode2–6
Carrier frequency
Channel equalizer5–1
Channel limitations5–5
Channel separation2–2, 4–16
Channel transfer function4–2
Circular buffers
Complex equalizer5–10
Constant phase modulation (CPM) 6-1
Constraint length
Continuous phase frequency-shift
keying (CPFSK)6–1
Convergence4-4, 4-8, 4-16, 5-8, 5-20
Convolutional code2–21
Convolutional encoder2-23, 2-25
Core architecture1–1

D

D/A converter3–5
Data constellation2-34
Decision-directed adaptation .5-17, 5-18
Delay line
Demodulation2-4
Descrambler
Differential decoder2-5
Differential encoder2-23
Digital phase locked loop (DPLL)
DLMS adaptation5-22

Ε

Echo	4–1
Echo cancellation	
Error correcting bit	2–22
Error correction	2–2, 2–24, 2–31
Error rate	2–21
Euclidean distances	2–34

F

Fast frequency-shift keying (FFSK) 6–1
FIR equalizer
FIR filter
Fractionally spaced equalizer (FSE)
Frequency offset
Full duplex operation4-4, 4-16

Index

G-I

General switched telephone netwo	ork
(GSTN)	2–1
Group delay	4–12
Hilbert transform algorithm	4–10
Hybrid	4–1
Interpolation	
Interrupt service routines	3–4
Interrupts2	-9, 6-2
Intersymbol interference (ISI)	
	-1,5-4

L-M

Least mean squared (LMS) algorithm
Linear predictive coding5–3
Lookup table
Mean squared error (MSE)
Method of steepest descent
Modem
Multi-h CPM6–1

O-R

Phase increment
Quadrature amplitude modulation (QAM)2–3, 2–34, 5–4 Quadrature carriers3–2
(QAM)2–3, 2–34, 5–4 Quadrature carriers3–2
Quadrature carriers
Radar
Raised cosine pulse filter2-17
Redundant bit2-21, 2-24, 2-34
Reflection4–1


S

•	
Scrambler	2–2
Serial ports	6–2
Signal constellation	2–22
Signal set partitioning	2–21
Signal space mapping	2–3, 2–22
Signal-to-noise ratio	2–21
Sonar	5–3
Source code	1–4
State table	
Stochastic gradient	
Surviving path	
Symbol rate2–17, 3–3,	5–10, 6–2
System identification	5–2

Т

Tap update4-4, 5-20
Telephone network
Timer
Training sequence
Transversal equalizer5–8
Trellis coded modulation (TCM)2-21
Trellis coding2–21, 5–4
Trellis diagram 2–21, 2–33, 2–34, 2–37

U-Z





Analog Devices Digital Signal Processing Division One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 (617) 329-4700

E1427-8-7/90