

×.

This article is the first one of a series of four articles covering AMI's S6800 microcomputer chip set, EVK Microcomputer Prototyping boards and EVK proto-typing board PROTO & (RS)<sup>3</sup> program development software.

The first article in this series covers the S6800 MPU in detail and summarizes the microcomputer supporting IC's in order to lay the ground work for next months article on AMI's EVK Prototyping boards.

AMI'S S6800 FAMILY OF MICROCOMPUTER IC's

AMI's S6800 family of microcomputer, IC's is composed of a series of matched MOS large scale integrated (LSI) circuits for, configuring into microcomputer systems. This series of microcomputer MOS LSI functional building block logic circuits include a MPU, ROM, EPROM, RAM, PIA, ACIA, USRT, and Digital Modem Logic circuits.

## **S6800** — **8-BIT MICROPROCESSOR** FUNCTIONAL DESCRIPTION

**S6800 MICROPROCESSOR (MPU)** — an 8-bit parallel processor, with the ability to address up to 65K bytes of memory, and execute instructions in 2 micro-

seconds. It is manufactured using N-channel MOS technology and operates on a single +5V power supply. All inputs and outputs are TTL compatible. The MPU has six internal registers, four types of vectored interrupts and 72 basic instructions. The basic instructions can be used in different addressing modes to save instruction execution time and memory space.

- Eight-Bit Parallel Processing
- Bi-Directional Data Bus
- Sixteen-Bit Address Bus 65536 Bytes of Addressing
- 72 Instructions Variable Length
- Seven Addressing Modes Direct, Relative, Immediate, Indexed, Extended, Implied and Accumulator
- Variable Length Stack
- Vectored Restart
- 2 Microsecond Instruction Execution
- Maskable Interrupt Vector
- Separate Non-Maskable Interrupt Internal Registers Saved in Stack




FIGURE 1. BLOCK DIAGRAM OF \$6800 MICROPROCESSOR

- Six Internal Registers Two Accumulators, Index Register, Program Counter, Stack Pointer and Condition Code Register
- Direct Memory Access (DMA) and Multiple Processor Capability
- Clock Rates as High as 1 MHz
- Simple Bus Interface Without TTL
- Halt and Single Instruction Execution Capability

### **S6800 MICROPROCESSOR ARCHITECTURE**

The S6800 Microprocessor (MPU) is an 8-bit parallel processor. It contains an 8-bit arithmetic unit (ALU), two 8-bit accumulators, one condition code register, and three 16-bit address storage registers, all of which are available for program use (see Figure 1). In addition, there are the following non-accessible registers: a 16bit address incrementer/decrementer, an 8-bit temporary register and an 8-bit instruction register. There is also an instruction decode ROM and cycle control logic, interrupt and restart logic, bus control and halt logic, and a timing generator.

### **MPU PROGRAM ACCESSIBLE REGISTERS**


Accumulators A and B — Two separate 8-bit accumulators that are used to hold operands and results of operations in the ALU.

**Index Register** — A 16-bit register used for memory address storage in Indexed Addressing operations.

**Program Counter** — A 16-bit register that holds the current program instruction address. Once the initial program starting address is loaded into the program counter, it is incremented under control of the MPU hardware.

**Stack Pointer** — A 16-bit register used for storage of the next available location in an external push-down/pop-up stack.

**Condition Code Register** — An 8-bit register that stores certain results of operations in the ALU. These bits are used as testable conditions for the conditional branch instructions. In addition, one bit position stores the interrupt mask bit and the two high order bits are unused. See Figure 2.



### FIGURE 2.

**EXTERNAL STACK MEMORY REGISTER** — a pushdown/pop-up stack that can be located anywhere in RAM and be of any convenient size. It is accessed with the stack pointer address and has several uses. First, it always stores the MPU register contents following an

34 INTERFACE AGE

interrupt and return addresses during sub-routine execution. Second, it can also be used by the programmer to store data during program execution.

# MPU HARDWARE REGISTERS (NOT ACCESSIBLE BY PROGRAM)

**Instruction Register** — 8-bit register used to receive and store all program instructions input into the MPU (via the data bus lines D0-D7).

**Temporary Register** — 8-bit register typically used to store the high order address bits prior to their output from the MPU onto the external address bus lines A8-A15.

**Incrementer** — 16-bit auxiliary address register, used by the MPU internal control logic, in conjunction with the program counter, to maintain and output the current program address.

### **MPU INTERNAL BUSSES**

Within the MPU all data and address transfers between the registers, as well as to and from the ALU, are made across three internal 8-bit busses. The first is a data bus, the second is an address bus for the low order bits, and the third is an address bus for high order bits.

### MPU INTERFACE DESCRIPTION

Signal	Pin	Function
Ø1	(3)	Clocks Phase One and Phase Two — Two
		pins are used for a two-phase non- overlapping clock that runs at the V <sub>cc</sub>
Ø2	(37)	voltage level.

RESET (40) **Reset** — This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial start-up of the processor. If a positive edge is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by IRQ.

Reset must be held low for at least eight clock periods after VCC reaches 4.75 volts (Figure 4). If Reset goes high prior to the leading edge of 02, on the next 01 the first restart memory vector address (FFFE) will appear on the address lines. This location should contain the higher order eight bits to be stored into the program counter. Following, the next address FFFF should contain the lower order eight bits to be stored into the program counter.

VMA

AØ

A15

TSC

- (5) Valid Memory Address — This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not threestate. One standard TTL load and 30 pF may be directly driven by this active high signal.
  - (9) Address Bus --- Sixteen pins are used for the address bus. The outputs are three-state bus drivers capable of driving one standard TTL load and 130 pF. When the output is turned off, it is essentially an open circuit. This permits the MPU to be used in DMA applications.
    - (25)(39) Three-State Control — This input causes all of the address lines and the Read/Write line to go into the off or high impedance state. This state will occur 500 ns after TSC = 2.4 V. The Valid Memory Address and Bus Available signals will be forced low. The data bus is not affected by TSC and has its own enable (Data Bus Enable). In DMA applications, the Three-State Control line should be brought high on the leading edge of the Phase One Clock. The Ø1 clock must be held in the high state and the 02 in the low state for this function to operate properly. The address bus will then be available for other devices to directly address memory. Since the MPU is a dynamic device, it can be held in this state for only 5.0  $\mu$ s or destruction of data will occur in the MPU.

BA

- DØ (33) Data Bus — Eight pins are used for the data bus. It is bi-directional, transferring data to and from the memory and peripheral devices. It also has threestate output buffers capable of driving one standard TTL load at 130 pF.
- (26) D7 DBE (36)
  - Data Bus Enable --- This input is the three-state control signal for the MPU data bus and will enable the bus drivers when in the high state. This input is TTL compatible; however in normal operation, it can be driven by the phase two clock. During an MPU read cycle, the data bus drivers will be disabled internally. When it is desired that another device control the data

bus such as in Direct Memory Access (DMA) applications, 'DBE should be held low.

- Read/Write ---- This TTL compatible out-R/W (34)put signals the peripherals and memory devices whether the MPU is in a Read (high) or Write (low) state. The normal standby state of this signal is Read (high). Three-State Control going high will turn Read/Write to the off (high-impedance) state. Also, when the processor is halted, it will be in the off state. This output is capable of driving one standard TTL load and 130 pF.
- HALT (2)Halt — When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the halt mode, the machine will stop at the end of an instruction, Bus Available will be at a one level, Valid Memory Address will be at a zero, and all other three-state lines will be in the three-state mode.

Transition of the Halt line must not occur during the last 250 ns of phase one. To insure single instruction operation, the Halt line must go high for one Phase One Clock cycle.

- Bus Available --- The Bus Available (7) signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available. This will occur if the Halt line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all threestate output drivers will go to their off state and other outputs to their normally inactive level. The processor is removed from the WAIT state by the occurrence of a maskable (mask bit  $I = \emptyset$ ) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.
- IRO (4) Interrupt Request — This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded

that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The Halt line must be in the high state for interrupts to be recognized.

The  $\overline{IRQ}$  has a high impedance pullup device internal to the chip; however a 3 k $\Omega$ external resistor to V<sub>cc</sub> should be used for wire-OR and optimum control of interrupts.

NMI

(6) Non-Maskable Interrupt — A low-going edge on this input requests that a nonmask interrupt sequence be generated within the processor. As with the Interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

> The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away in the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a nonmaskable interrupt routine in memory.  $\overline{NMI}$  has a high impedance pullup resistor internal to the chip; however a 3 k $\Omega$  external resistor to V<sub>cc</sub> should be used for wire-OR and optimum control

of interrupts.

Inputs  $\overline{IRQ}$  and  $\overline{NMI}$  are hardware interrupt lines that are acknowledged during 02 and will start the interrupt routine on the 01 following the completion of an instruction.

### **MPU EXTERNAL BUSSES**

The MPU communicates with its external memory and all I/O devices across an 8-bit bidirectional data bus, D0 through D7, and 16 address lines, A0 through A15. The MPU can be disconnected from either bus by two control signals DBE and TSC. In addition, a control bus maintains control of the bi directional Data Bus and provides access for control signals between the MPU and all external logic.

The MPU I/O bus relegates control to the programmed I/O devices, provides memory mapped I/O addressing and uses memory and register instructions to control all I/O operations. The MPU bus configuration is shown in Figure 3.

**Programmed I/O Devices** — The MPU relegates most of the I/O control to such I/O interfaces as the PIA or ACIA. Each of these circuits is programmable and can interface with peripheral devices without directly involving the MPU. For example, the MPU can preprogram a PIA to either output data to the MPU or to receive it. Thereafter, the PIA circuits assume all functions of interfacing with the peripherals and the MPU never has to look at the interface until service is required. It must service interrupts from the PIA, but never needs to wait for input data to become available or for output data to be accepted.

**MEMORY MAPPED I/O Addressing** — The I/O interfaces and memory are both located in the same address space within the S6800 system. The MPU can access any I/O device the same as a memory location




FIGURE 3. S6800 BUS SYSTEM

— with address lines, instead of separate I/O control lines. Therefore, it can manipulate data in the I/O interface registers with the same programmed instructions as it uses for memory locations. This adds flexibility and increases system efficiency.

**No Special I/O Instructions** — The S6800 Instruction Set complements the above I/O addressing capability with specific instructions that can be used to access memory as well as I/O circuit registers and perform directly various manipulations on the data.

**BUS INTERFACE** — The bus interface consists of the Data Bus (DO-D7), the Address Bus (AO-A15), Read/Write (R/W), and Valid Memory Address (VMA). There are other signals which further control the operation of the MPU and thus affect the bus without actually being properly part of the bus interface; these include Data Bus Enable (DBE), Three-State Control (TSC), Halt and the interrupt control signals IRQ and NMI.

DATA BUS — The Data Bus comprises eight bidirectional data lines, which connect the MPU, all of the memory, and any I/O devices which may be addressed by the MPU. The MPU normally controls this bus during 02 time for the transfer of instructions and data into the MPU and the transfer of data out of the MPU. The direction of the data on the bus is a function of the R/W line generated by the MPU; a high on R/W constitutes a read, and the MPU accepts data during the latter portion of Ø2; a low on the R/W line is defined as a write out of the MPU, and the MPU drives the bus with the write data shortly after the low-tohigh transition of DBE. Control of the Data Bus may be preempted from the MPU for Direct Memory Access (DMA) operations during 02 by operating the Halt line (Bus Available will go high when the bus is available for other than MPU-controlled use), or during Ø1 while DBE is low, and the MPU is not concerned with the contents of the data bus. When the MPU is not driving the data bus in a write operation, these lines are placed in a high impedance state to minimize the interference with other devices driving the bus; similarly when a memory or I/O device is not driving the bus in a read operation for which that device is selected, the bus lines in that device are placed in a high impedance state. At any one time only one device should be driving the bus, with all other connected system components in the high impedance state.

**Address Bus** — The Address bus comprises 16 address lines, by which the MPU identifies which of the 65,536 possible memory locations is to be read out or written into. In normal operation the MPU sets an address on the bus during 01 while TSC is low; this remains stable throughout 02 for the memory access operation. For DMA and other circumstances in which it is desired to control the Address Bus apart from the MPU, 01 may be extended during which time TSC may be set high; the MPU will respond by taking the Address Bus and R/W outputs to the high impedance state and outputting a low on VMA. A high on TSC also forces BA low.

The Valid Memory Address (VMA) output from the MPU should always be used in conjunction with the address on the Address Bus to determine whether the MPU is actually accessing memory (or peripheral registers), since in some circumstances the MPU will issue a temporary address in a read or write cycle which might be interpreted as a "false read" or a "false write" to some memory location. VMA may be thought of as a 17th bit of address, where only half of the addressable memory (i.e. the VMA bit = 1) is usable, although occasionally the MPU will attempt to read or write some location in the other half (i.e. VMA = 0). Thus it can be combined with the higher order address bits to select or deselect memory and peripherals, as required by the MPU at that time.

Bus Control Signals — If the VMA signal is not used to deselect memory and I/O registers (PIAs and ACIAs), false reads or false writes may result in ambiguous operation. These are of particular concern in the case of RAM memories and the I/O devices register (PIAs and ACIAs), since in the case of the ROM any false reads are ignored by the MPU and have no other effect, and false writes have no effect on the ROM. In the case of the RAM a false read also is of no concern, but if TSC or Halt is used or the MPU executes a WAI instruction the R/W line floats in the high impedance state which could be interpreted as a write by the RAM; the TST instruction actually results in a false write, but the data and address are the same as an immediately previous read, so the contents of RAM are not thus altered. For PIAs and ACIAs the VMA signal must be used in the selection logic, since a read from a PIA or ACIA register is used to clear an interrupt condition, and the failure to disable false reads could result in a missing interrupt. In the case of the PIA, VMA should not be used in the form of VMA-02 for the Enable (E) input, since at least one E pulse is required before each active transition of the CA1 (or CB1, etc.) to detect the interrupt; a WAI instruction depending on this transition may thus lock out interrupts by setting VMA low. It is better to apply VMA to one of the Chip Select inputs to the PIA (CS0, CS1, or inverted to  $\overline{CS2}$ ), or to specify the design to preclude the requirement that interrupts be detected on the trailing edge of a pulse.

Read/Write (R/W) is a control signal generated by the MPU to define the direction of the Data Bus. When low, the MPU is driving the Data Bus, and the selected memory or peripheral should accept the data written into it; when R/W is high, the selected memory or peripheral is being read into the MPU, and should be driving the bus. This control goes into the high impedance state when the Address Bus is disabled by TSC.

R/W is routed to the various memory and peripheral components as part of the system control. ROMs should be disabled when R/W is low, since they cannot be written into. RAMs and PIAs use the R/W signal to distinguish read and write operations. The ACIA has four internal registers, of which two are selected in the read operation, and two are selected for write operations, by the connection of R/W to the appropriate ACIA input.

### **MPU Operating Cycle**

Instructions are executed within the MPU in incremental time periods (MPU cycles), each consisting of one Ø1 clock period and one Ø2 clock period. When the MPU is operating on a 1 MHz input clock, each MPU cycle is 1 microsecond long. It takes a minimum of two MPU cycles or 2 microseconds to execute a single word instruction.

During the Ø1 period the MPU typically outputs a memory address to access (fetch) one 8-bit program instruction or data byte and then, during Ø2, loads the byte into an internal register. During the next Ø1 period the MPU executes the associated internal operation with the ALU and the registers. With this fetch-execute sequence an instruction may be completed in only two MPU cycles, or may require as many as 12. While the MPU is executing successive cycles, it is also common for it to overlap functions. For example, during any given clock period the MPU may be executing one instruction in the ALU or registers; while at the same time a fetch is being performed with the address in the program counter.

### **Program Control**

These internal operations of the MPU, as well as the output of address, data, and control signals, are all managed by the instruction decode and control logic. For example, to perform the execute part of any instruction, the control logic circuits generate signals that cause the ALU to perform addition, subtraction, or some Boolean logic function. These signals can also cause the contents of one register to be transferred into another, a register to be simply incremented or decremented, or some other similar function to occur. Such ALU and register operations are used to execute all of the S6800 instructions.

### **MPU Addressing Modes**


The S6800 eight-bit microprocessing unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. During the fetch part of any MPU cycle a memory address is required in order to access a particular location in the external memory. This address is normally stored in the program counter. The program counter is 16 bits wide and therefore, can address any one of a maximum of 65,536 bytes.

At the beginning of a program sequence the MPU is initialized and the beginning address is loaded into the program counter. From there on the program counter is incremented automatically, so that at the end of any instruction cycle it stores the next instruction address. If the program contains an instruction to branch or jump to a different memory location, the op code must be followed by two bytes which load the new address into the program counter. There are, however, addressing techniques with which the jump can be accomplished by fetching only one new address byte out of the memory. For example, if the destination of a branch is within 129 locations forward of 125 locations back of the current program counter contents, Relative Addressing can be used. In this mode only the op code and one signed 8-bit byte is fetched from the memory and is added to the program counter contents.

In Indexed Addressing, a single byte is added to the contents of the index register and the result is transferred into the program counter. Thus, the above addressing variations can be used to reduce the number of bytes that need be fetched to generate a new address. This reduces the number of MPU cycles and speeds up program execution.

The various addressing modes can also be used in a similar manner to generate the source or destination addresses for data. MPU addressing modes are summarized in the following;

### INSTRUCTION FORMAT



### ACCUMULATOR ADDRESSING (ACCX)

### OP CODE

A single byte instruction addressing operands only in accumulator A or accumulator B.

### IMPLIED ADDRESSING

### **OP CODE**

Single byte instruction where the operand address is implied by the instruction definition (i.e., Stack Pointer, Index Register or Condition Register).

### IMMEDIATE ADDRESSING

OP CODE	IMMEDIATE OPERAND	•
HIGHER	IMMEDIATE OPERAND	IMMEDIATE OPERAND LOWER

Two or three byte instructions with an eight or sixteen bit operand respectively. For accumulator operations the eight bit operand is contained in the second byte of a two byte instruction. For Index Register operations (e.g. LDX) sixteen bit operand is contained in the second and third byte of a three byte instruction.

### DIRECT ADDRESSING

OP CODE ADDRESS 0-255
--------------------------

Two byte instructions with the address of the operand contained in the second byte of the instruction. This format allows direct addressing of operands within the first 256 memory locations.

EXTENDED ADDRESSING

OP CODE	ADDRESS HIGHER	ADDRESS LOWER

Three byte instructions with the higher eight bits of the operand address contained in the second byte and the lower eight bits of address contained in the third byte of the instruction. This format allows direct addressing of all 65,536 memory locations.

### INDEXED ADDRESSING

OP CODE
---------

Two byte instructions where the 8 bit unsigned address contained in the second byte of the instruction is added to the sixteen bit Index Register resulting in a sixteen bit effective address. The effective address is stored in a temporary register and the contents of the Index Register are unchanged.

### **RELATIVE ADDRESSING**

OP CODE	RELATIVE ADDRESS
---------	---------------------

Two byte instructions where the relative address contained in the second byte of the instruction is added to the sixteen bit program counter plus two. The relative address is interpreted as a two's complement number allowing relative addressing within a range of -125 to +129 bytes of the present instruction.

### Interrupts.

The S6800 MPU can be interrupted by any of several signals and program instructions, each of which initiates a different sequence in the MPU. Including the Reset signal, there are four interrupts ---three hardware interrupts (signal lines connected to the MPU) and one software interrupt (SWI instruction). Each class of interrupt is described in the follow ing;

Nonmaskable Interrupt (NMI) --- initiated by a low-going signal on the NMI line to the MPU; always interrupts the MPU — even while another interrupt is being processed and the interrupt mask bit is set. Therefore, NMI can be considered to the highest priority interrupt. It causes the following sequence of events:

- 1. At the completion of the instruction being executed, the contents of the program accessible registers (Figure 3) are stored in the stack.
- 2. The interrupt mask bit is set.
- 3. Starting with its next cycle, the MPU accesses locations FFFC and FFFD in the memory and loads the contents into the program counter.

**Interrupt Request (IRQ)** — initiated by a logic low signal on the  $\overline{IRQ}$  line; interrupts the MPU as long as the interrupt mask bit is not set. It causes the following sequence of events:

- 1. At the completion of the instruction being executed, the interrupt mask bit is tested. If the bit is set the interrupt must wait; if it is not set, contents of the program accessible registers are stored in the stack.
- 2. The interrupt mask bit is set.
- 3. Starting with the next cycle, the MPU accesses locations FFFA and FFFB in the memory and loads the contents into the program counter.

**Software Interrupt (SWI)** — initiated by the SWI instruction and causes the following sequence of events:

- 1. Contents of the program accessible registers are stored in the stack.
- 2. The interrupt mask bit is set.
- Starting with the next cycle, the MPU accesses locations FFFE and FFFF in the memory and loads the contents into the program counter.

**Reset** — initiated by a positive going edge on the RESET line to the MPU. It causes the following sequence of events:

- 1. All program accessible registers are cleared and other circuits in the MPU are initialized.
- 2. The interrupt mask bit is set.
- 3. Starting with the next cycle, the MPU accesses locations FFFE and FFFF in the memory and loads the contents into the program counter.

**Wait (WAI)** — an instruction that causes the MPU to stop all processing and wait for a hardware interrupt. This instruction is not an interrupt in itself because it does not cause branching to any memory address, however, it does cause contents of the program accessible registers to be stored into the stack, in preparation for an interrupt.


All interrupts are vectored — they cause the MPU to automatically access a predetermined location in the memory and fetch a branch address of the routine or program to which the MPU is to go to service the interrupt. All interrupts except Reset also cause the contents of each program accessible MPU register (with the exception of the stack pointer) to be transferred to the external stack and thus be saved for later processing. The IRQ interrupt is also maskable — it cannot interrupt the MPU as long as bit 4 in the condition code register is set.

The S6800 requires a 16-bit vector address to indicate the location of routines for Restart, Non-maskable Interrupt, and Maskable Interrupt. Additionally an address is required for the Software Interrupt Instruction (SWI). The processor assumes the uppermost eight memory locations, FFF8 — FFFF, are assigned as interrupt vector addresses as defined in Figure 4.


FIGURE 4.	MEMORY	МАР	FOR	INTERRUPT	VECTORS

Vector		Description
-MS	LS	Description
FFFE	FFFF	Restart
FFFC	FFFD	Non-maskable Interrupt
FFFA	FFFB	Software Interrupt
FFF8	FFF9	Interrupt Request

After completing the current instruction execution the processor checks for an allowable interrupt request via the  $\overline{IRQ}$  or  $\overline{NMI}$  inputs as shown by the simplified flow chart in Figure 5.







SP = Stack Pointer

CC = Condition Codes (Also called the Processor Status Byte) ACCB = Accumulator B

ACCA = Accumulator A

IXH = Index Register, Higher Order 8 Bits

IXL = Index Register, Lower Order 8 Bits

PCH = Program Counter, Higher Order 8 Bits

PCL = Program Counter, Lower Order 8 Bits

FIGURE 6. SAVING THE STATUS OF THE MICROPROCESSOR IN THE STACK

F

Recognition of either external interrupt request or a Wait for Interrupt (WAI) or Software Interrupt (SWI) instruction causes the contents of the Index Register, Program Counter, Accumulators and Condition Code Register to be transferred to the stack as shown in Figure 6.

### **S6800 INSTRUCTION SET**

The S6800 MPU has a set of 72 basic instructions, listed in alphabetical order in Table 1. These include binary and decimal arithmetic functions, as well as logical, shift, rotate, load, store, branch, interrupt, and stack manipulation functions. Most of the instructions have several variations and most can be used with several memory addressing modes. Thus, the total complex of instructions available to the programmer actually is 197.

An instruction can be from one to three bytes long, depending on the addressing mode used with the instruction. The first byte always contains the operation code, which designates the kind of operation the MPU will perform. In single byte instructions no memory address is required, because the operation is performed on one of the internal MPU registers. In multiple byte instructions the second and third byte can be the operand, or a memory address for the operand.

A noteworthy feature of the S6800 MPU is that some of the instructions can operate directly on any memory location. In other computer systems it is common that the processor fetches an operand from memory, stores it in the accumulator, then executes

ABAAdd AccumulatorsINSIncrement Stack PointerADDAdd with CarryINXIncrement Index RegisterADDLogical AndJMPJumpASLArithmetic Shift LeftLDALoad AccumulatorASRArithmetic Shift RightLDALoad AccumulatorBCCBranch if Carry ClearLDSLoad Index RegisterBCSBranch if Carry SetLSRLogical Shift RightBCGBranch if Grater or Equal ZeroNEGNagateBGTBranch if HigherORAInclusive OR AccumulatorBGTBranch if HigherORAInclusive OR AccumulatorBITBit TestPSHPush DataBLSBranch if MinusRORRotate RightBLSBranch if MinusRORRotate RightBLSBranch if Not Equal to ZeroRTIReturn from InterruptBLTBit Test han ZeroROLRotate RightBLSBranch if Not Equal to ZeroRTIReturn from SubroutineBLABranch if Not Equal to ZeroRTIReturn from SubroutineBLABranch if Overflow ClearSECSubtract AccumulatorsBVCBranch if Overflow SetSEISet Interrupt MaskCLCClear CarrySTAStore AccumulatorBVSBranch if Overflow SetSEISet Interrupt MaskCLCClear CarrySTAStore AccumulatorsCLCClear CarrySTAStore AccumulatorsCLCClear CarrySTA <th></th> <th></th> <th></th> <th></th>				
ADDAddJMPANDLogical AndJMPASLArithmetic Shift LeftJSRASLArithmetic Shift RightLDALOBLoad AccumulatorBCCBranch if Carry ClearLDXBCSBranch if Gray SetLDXBCBBranch if Greater or Equal ZeroNEGBGTBranch if Greater or Equal ZeroNEGBGTBranch if HigherORABGTBranch if HigherORABHIBranch if Less or EqualPSHPULPull DataBLSBranch if Less than ZeroROLBATBranch if Less than ZeroROLBLSBranch if MinusRORBLTBranch if MinusRORBLTBranch if MinusRORBLTBranch if MinusRORBLSBranch if Not Equal to ZeroRTIBHBranch if Not Equal to ZeroRTIBRBranch AlwaysBSBRBranch AlwaysSESSUB Branch to SubroutineSBASVB Branch to SubroutineSBCSVB Branch if Overflow SetSEISEISet Interrupt MaskCLAClear CurryCLAClear CurryCLA				
ANDLogical AndJumpASLArithmetic Shift RightLDALoadLoad AccumulatorASRArithmetic Shift RightLDALoad Stack PointerLOBBCCBranch if Carry ClearLDXBCSBranch if Grater or Equal ZeroNEGBGEBranch if Greater or Equal ZeroNEGBGTBranch if Greater or Equal ZeroNOPNONOP No OperationBHIBranch if HigherORABITBit TestBLEBranch if Lower or SamePULPULPuil DataBLTBranch if NinusRORBTRotate LeftBMIBranch if NinusRORBTBranch if Not Equal to ZeroBLBranch if Not Equal to ZeroBLBranch if NusBNBranch if Not Equal to ZeroBYBy Branch if Not Equal to ZeroBYBy Branch if Not Equal to ZeroBYBy Branch if Overflow ClearBCSubtract AccumulatorsBYBy Branch if Overflow ClearBCSeranch if Overflow SetSESet CarryBYStore AccumulatorCLIClear CarryCLIClear Interrupt MaskCLIClear Interrupt MaskCLIClear Interrupt MaskCLIClear OverflowCLIClear OverflowCLIClear OverflowCLIClear OverflowCLIClear OverflowCLIClear Overflow				5
ASLArithmetic Shift LeftJSRJuling to SubroutineASRArithmetic Shift RightLDALoad AccumulatorBCCBranch if Carry ClearLDXLoad Itack RegisterBCSBranch if Carry SetLDXLoad Itack RegisterBCSBranch if Carry SetLDXLoad Itack RegisterBCSBranch if Carry SetLDXLoad Itack RegisterBCSBranch if Greater of Equal ZeroNEG NagateBGTBranch if Greater of Equal ZeroNOPNo OperationBHBtrach if Less or EqualPSHPush DataBLSBranch if Less or EqualPSHPush DataBLSBranch if Less than ZeroROLRotate LeftBMIBranch if NinusRORRotate LeftBMIBranch if NinusRORRotate RightBNBranch if PlusRTIReturn from InterruptBPLBranch if Overflow ClearSEASubtract AccumulatorsBYSBranch if Overflow ClearSECSet CarryBYSBranch if Overflow SetSEISet Interrupt MaskCBACompare AccumulatorsSEVSet OverflowCLCClear CarrySTAStore AccumulatorsCLRClear CarrySTAStore AccumulatorsCLRClear CarrySTAStore AccumulatorsCLAClear AcgisterTABTransfer AccumulatorsCLAClear AdjustTABTransfer AccumulatorsCLAClear ChernerTABTransfer Accumul				· •
BCC Branch if Carry Clear BCS Branch if Carry Set BCS Branch if Carry Set BCS Branch if Carry Set BCS Branch if Carry Set BCS Branch if Carter or Equal Zero BCS BCT BCS Branch if Greater or Equal Zero BCS BCT BCS Branch if Greater or Equal Zero BCS BCT BCS BCT BTANCh if Greater or Equal Zero BCS BCT BCS BCT BTANCh if Greater or Equal Zero BCS BCT BT <th></th> <th></th> <th>ЪK</th> <th>Jump to Subroutine</th>			ЪK	Jump to Subroutine
BCCBranch if Carry ClearLDXLoad Index RegisterBCSBranch if Equal to ZeroLSRLogical Shift RightBGEBranch if Greater or Equal ZeroNEGNagateBGTBranch if Greater than ZeroNOPNo OperationBH1Branch if HigherORAInclusive OR AccumulatorBLEBranch if Less or EqualPSHPush DataBLSBranch if Lower or SamePULPull DataBLTBranch if Lower or SamePULPull DataBLTBranch if Not Equal to ZeroRORRotate RightBNEBranch if Not Equal to ZeroRTIReturn from InterruptBPLBranch if Not Equal to ZeroRTIReturn from SubroutineBRABranch if Not Equal to ZeroRTIReturn from SubroutineBRABranch if Not Equal to ZeroRTIReturn from SubroutineBRABranch di NavaysSBASubtract AccumulatorsBSRBranch to SubroutineSBASubtract AccumulatorsBSRBranch if Overflow ClearSCSubtract With CarryBVSBranch if Overflow SetSETSETCLCClear CarrySTAStore AccumulatorCLIClear Interrupt MaskSTSStore Stack RegisterCLRClear OverflowSUBSubtractCLPClear OverflowSUBSubtractCLPCompareSVISoftware InterruptCOMCompareSubtractTABCPXCompare Index Regist	ASR	Arithmetic Shift Right	LDA	Load Accumulator
BCS BCS BCSBranch if Carry SetLDX Logical Shift RightBCS 	500	Propoh if Corry Close	LDS	Load Stack Pointer
BEQBranch if Equal to ZeroLSRLogical Shift HightBGEBranch if Greater or Equal ZeroNEGNagateBGTBranch if Greater than ZeroNOPNo OperationBHBit TestORAInclusive OR AccumulatorBLEBranch if Less or EqualPSHPul DataBLTBit TestORAInclusive OR AccumulatorBLSBranch if Less or EqualPSHPul DataBLTBranch if Less than ZeroROLRotate LeftBMIBranch if MinusRORRotate RightBNEBranch if Not Equal to ZeroRTIReturn from InterruptBPLBranch if PlusRTSReturn from SubroutineBRABranch AlwaysSBASubtract AccumulatorsBVCBranch if Overflow ClearSECSubtract with CarryBVSBranch if Overflow SetSEISet OverflowCLCClear CarrySTAStore Stack RegisterCLRClear OverflowSUBSubtractCLVClear OverflowSUBSubtractCMPCompareSWISoftware InterruptCOMComplementTABTransfer AccumulatorsCPXCompare Index RegisterTABTransfer AccumulatorsDECDecrementTABTransfer AccumulatorsDFXDecrement Index RegisterTABTransfer AccumulatorsDFXDecrement Index RegisterTASTransfer Index RegisterDFXDecrement Index RegisterTXSTran			LDX	Load Index Register
BGE BGTBranch if Greater or Equal ZeroNEG NOPNagateBGTBranch if Greater than ZeroNOPNo OperationBHIBranch if HigherORAInclusive OR AccumulatorBLTBit TestPSHPush DataBLEBranch if Less or EqualPSHPul DataBLTBranch if Less than ZeroROLRotate LeftBMIBranch if MinusRORRotate LightBNEBranch if Not Equal to ZeroRTIReturn from InterruptBPLBranch if Not Equal to ZeroRTIReturn from SubroutineBRABranch if Overflow ClearSECSubtract AccumulatorsBVCBranch if Overflow ClearSECSubtract AccumulatorBVSBranch if Overflow SetSEISet Interrupt MaskCLCClear CarrySTAStore AccumulatorCLRClearSTXStore Index RegisterCLRClearSTXStore Index RegisterCLRClearSUBSoftware InterruptCOMComplementTABTransfer AccumulatorsCPXCompareSUBSoftware InterruptDAADecimal AdjustTAPTransfer AccumulatorsDECDecrement Index RegisterTAPTransfer AccumulatorsDEXDecrement Index RegisterTASTransfer AccumulatorsDEXDecrement Index RegisterTASTransfer Stack PointerDEXDecrement Index RegisterTASTransfer Stack PointerDEXDec			LSR	Logical Shift Right
BGT Branch if Greater than ZeroNOPNo OperationBHI Bit TestGRAInclusive OR AccumulatorBIT BIT BIT FistBit TestORAInclusive OR AccumulatorBLE Branch if Less or EqualPSH Push DataPull Pull DataBLT Branch if Less than ZeroROL Rotate LeftRotate LeftBMI Branch if MinusROR Rotate RightRotate LeftBNE Branch if Not Equal to ZeroRTI Return from InterruptBPL Branch if PlusRTS Return from SubroutineBRA Branch if Overflow ClearSBA Subtract AccumulatorsBVC BVC Branch if Overflow ClearSEC Set CarryBVS Branch if Overflow SetSEI Set Interrupt MaskCLC Clear CarrySTA Store AccumulatorCLL Clear Clear CarrySTX Store Index RegisterCLR CLRNOP NOP NOP NOP NOP NOP NOP NOP COM COMplement CLR CDR CAR CARNOP NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP NOPNOP NOPNOP NOP NOP NOP NOP NOP NOP NOP 			NEG	Nagate
BHI BITBranch if HigherORAInclusive OR AccumulatorBITBit TestPSHPush DataBLEBranch if Less or EqualPSHPush DataBLSBranch if Lower or SamePULPull DataBLTBranch if Less than ZeroROLRotate LeftBMIBranch if MinusRORRotate RightBNEBranch if Mot Equal to ZeroRTIReturn from InterruptBPLBranch if PlusRTSReturn from SubroutineBRABranch AlwaysSBASubtract AccumulatorsBSRBranch if Overflow ClearSECSubtract with CarryBVCBranch if Overflow SetSEISet Interrupt MaskCRACompare AccumulatorsSEVSet OverflowCLCClear CarrySTAStore AccumulatorCLRClear OverflowSUBSubtractCLVClear OverflowSUBSubtractCMP CompareSWISoftware InterruptCOMComplementTABCPXComparent AdjustTABDECDecrementTABDECDecrementTABDECDecrementTABDEXDecrement Index RegisterTSXTransfer AccumulatorsTestDEXDecrement Index RegisterTSXTarsfer AccumulatorsStarterDEXDecrement Index RegisterTSXTansfer Index Register to Stack PointerTansfer Index RegisterDEXDecrement Index RegisterT				
BITBit TestDNABLEBranch if Less or EqualPSHPush DataBLTBranch if Less than ZeroROLPoll DataBLTBranch if Less than ZeroROLRotate LeftBMIBranch if MinusRORRotate RightBNEBranch if Not Equal to ZeroRTIReturn from InterruptBPLBranch if PiusRTSReturn from SubroutineBRABranch AlwaysSBASubtract AccumulatorsBSRBranch if Overflow ClearSBCSubtract with CarryBVCBranch if Overflow ClearSECSet CarryBVSBranch if Overflow SetSEISet Interrupt MaskCLCClear CarrySTAStore AccumulatorCLIClear Interrupt MaskSTSStore Index RegisterCLWClear OverflowSUBSubtractCMPCompareSWISoftware InterruptCOMComplementTansfer Accumulators to Condition Code Reg.DAADecimal AdjustTATransfer AccumulatorsDECDecrementTABTransfer AccumulatorsDEXDecrement Index RegisterTABTransfer Condition Code Reg. to AccumulatorDEXDecrement Index RegisterTABTransfer Condition Code Reg. to AccumulatorDEXDecrement Index RegisterTSXTransfer Index RegisterDEXDecrement Index RegisterTSXTransfer Index RegisterDEXDecrement Index RegisterTXSTransfer Index RegisterDE				·
BLEDidnet if Lower or SamePULPull DataBLSBranch if Lower or SamePULPull DataBLTBranch if Less than ZeroROLRotate LeftBMIBranch if MinusRORRotate RightBNEBranch if Not Equal to ZeroRTIReturn from InterruptBPLBranch if PlusRTSReturn from SubroutineBRABranch AlwaysSBASubtract AccumulatorsBSRBranch to SubroutineSBASubtract with CarryBVCBranch if Overflow ClearSECSet CarryBVSBranch if Overflow SetSEISet Interrupt MaskCLCClear CarrySTAStore AccumulatorCLIClear Interrupt MaskSTSStore AccumulatorCLIClear Interrupt MaskSTSStore Index RegisterCLVClear OverflowSUBSubtractCMPCompare Index RegisterTABTransfer AccumulatorsCPXCompare Index RegisterTABTransfer AccumulatorsDAADecimal AdjustTATransfer AccumulatorsDECDecrementTATransfer AccumulatorsDEXDecrement Index RegisterTATransfer Stack Pointer to Index RegisterDEXDecrement Index RegisterTSTransfer Index Register to Stack PointerDEXDecrement Index RegisterTSTransfer Index Register to Stack PointerDEXDecrement Index RegisterTSTransfer Index Register to Stack PointerDEXDecrement In		-	ORA	Inclusive OR Accumulator
BLSBranch if Lower or SamePULPull DataBLTBranch if Less than ZeroROLRotate LeftBMIBranch if MinusRORRotate LeftBNEBranch if Not Equal to ZeroRTIReturn from InterruptBPLBranch if PlusRTSReturn from SubroutineBRABranch AlwaysSBASubtract AccumulatorsBSRBranch if Overflow ClearSBCSubtract with CarryBVSBranch if Overflow SetSECSet CarryBVSBranch if Overflow SetSEISet Interrupt MaskCLCClear CarrySTAStore AccumulatorCLIClear Interrupt MaskSTSStore AccumulatorCLRClearSTXStore Index RegisterCLVClear OverflowSUBSubtractCMPCompareSWISoftware InterruptCOMComplementTABTransfer AccumulatorsCPXCompare Index RegisterTABTransfer AccumulatorsDAADecimal AdjustTBATransfer AccumulatorsDECDecrementTPATransfer AccumulatorsDEXDecrement Index RegisterTSTestDEXDecrement Index RegisterTSTestDEXDecrement Index RegisterTSTransfer Index Register to Stack PointerDEXDecrement Index RegisterTSTransfer Index Register to Stack PointerDEXDecrement Index RegisterTSTransfer Index Register to Stack PointerDEXD		Branch if Less or Equal		
BMI BMI BRALBranch if MinusROR Rotate RightBNE BPL Branch if PlusROR Rotate RightBPL BPL Branch if PlusRTS Return from InterruptBRA BRA Branch if Overflow ClearSBA Subtract AccumulatorsBVC BVC Branch if Overflow ClearSBA Subtract with CarryBVS Branch if Overflow SetSEC Set CarryCBA Compare AccumulatorsSEV Set OverflowCLC Clear CarrySTA Store AccumulatorCLI Clear CLP Clear OverflowSTA Store AccumulatorCLN Clear CLP CompareSTA Store AccumulatorCLV Clear CMP Compare COM COmplement CPX Compare Index RegisterTAB Transfer Accumulators TAB Transfer AccumulatorsDAA Decimal AdjustTAB Transfer Accumulators TAB Transfer AccumulatorsDEC Decrement DEX Decrement Index RegisterTAB Transfer Stack Pointer TST TestFOR Exclusive ORTamsfer Acck Pointer to Index Register	BLS	Branch if Lower or Same	PUL	Pull Data
BMIBranch if MinusRORRotate RightBNEBranch if Not Equal to ZeroRTIReturn from InterruptBPLBranch if PlusRTSReturn from SubroutineBRABranch AlwaysSBASubtract AccumulatorsBSRBranch to SubroutineSBASubtract AccumulatorsBVCBranch if Overflow ClearSBCSubtract with CarryBVSBranch if Overflow SetSEISet CarryBVSBranch if Overflow SetSEVSet OverflowCLCClear CarrySTAStore AccumulatorCLIClear Interrupt MaskSTSStore AccumulatorCLRClear OverflowSUBSubtractCMP CompareSWISoftware InterruptCOM ComplementTABTransfer AccumulatorsCPXCompare Index RegisterTAPCPXCompare Index RegisterTAPDAADecimal AdjustTBADECDecrementTPADEXDecrement Index RegisterTSTDEXDecrement Index RegisterTSTFORExclusive ORTXS	BLT	Branch if Less than Zero	ROI	Rotate Left
BNEBranch if Not Equal to ZeroRTIReturn from InterruptBPLBranch if PlusRTSReturn from SubroutineBRABranch AlwaysSBASubtract AccumulatorsBSRBranch to SubroutineSBASubtract AccumulatorsBVCBranch if Overflow ClearSBCSubtract with CarryBVSBranch if Overflow SetSECSet CarryBVSBranch if Overflow SetSEVSet OverflowCLCClear CarrySTAStore AccumulatorCLIClear Interrupt MaskSTSStore AccumulatorCLRClearSTXStore Index RegisterCLVClear OverflowSUBSubtractCMPCompareSWISoftware InterruptCOMComplementTABTransfer AccumulatorsCPXCompare Index RegisterTAPTransfer AccumulatorsDECDecrementTBATransfer AccumulatorsDECDecrementTPATransfer AccumulatorsDEXDecrement Index RegisterTSTTestDEXDecrement Index RegisterTSXTransfer Stack Pointer to Index RegisterFORExclusive ORTXSTransfer Index Register to Stack Pointer	BMI	Branch if Minus		
BRA Branch AlwaysBranch AlwaysBSR BSR Branch if Overflow ClearSBA Subtract with CarryBVS Branch if Overflow SetSEC Set CarryBVS BVS CLC Clear CarrySEC Set CarryCLI Clear CarryClear CarryCLI Clear Interrupt MaskSTS Store Stack RegisterCLR ClearClear CarryCLV Clear OverflowSUB SubtractCLV CompareCompare AccumulatorCLV CompareStart Store Stack RegisterCLV COM CompareSUB SubtractDAA Decimal AdjustTAB Transfer AccumulatorsDEC DecrementTAB Transfer AccumulatorsDEC DecrementTAB Transfer AccumulatorsDEC DecrementTAB Transfer AccumulatorsDES Decrement Index RegisterTAB Transfer Stack Pointer to Index RegisterFOR Exclusive ORTXS Transfer Index Register to Stack Pointer	BNE	Branch if Not Equal to Zero		
BSR Branch to SubroutineSBA Subtract AccumulatorsBVC Branch if Overflow ClearSBC Subtract with CarryBVS Branch if Overflow SetSEC Set CarryBVS Branch if Overflow SetSEC Set CarryCBA Compare AccumulatorsSEV Set OverflowCLC Clear CarryClear CarryCLI Clear Interrupt MaskSTS Store Stock RegisterCLR Clear OverflowSUB SubtractCLV COmpareClear OverflowCMP CompareSUB Software InterruptCOM COM ComplementTAB Transfer AccumulatorsCPX DEC DecrementTAB Transfer AccumulatorsDEC DEC merentTAB Transfer AccumulatorsDEC DEC merentTAB Transfer AccumulatorsDEX Decrement Index RegisterTAB Transfer Stack PointerDEX Decrement Index RegisterTSX Transfer Stack Pointer to Index RegisterFOR Exclusive ORTXS Transfer Index Register to Stack Pointer	BPL	Branch if Plus	RTS	Return from Subroutine
BSRBranch if Overflow ClearSBCSubtract with CarryBVCBranch if Overflow ClearSBCSet CarryBVSBranch if Overflow SetSEISet Interrupt MaskCBACompare AccumulatorsSEVSet OverflowCLCClear CarrySTAStore AccumulatorCLIClear Interrupt MaskSTSStore AccumulatorCLIClear Interrupt MaskSTSStore AccumulatorCLVClear OverflowSUBSubtractCMPCompareSWISoftware InterruptCOMComplementTansfer AccumulatorsCPXCompare Index RegisterTABDAADecimal AdjustTBADECDecrementTPADESDecrement Stack PointerTSTDEXDecrement Index RegisterTSXTFORExclusive ORTXS	BRA		CD A	Subtract Accumulators
BVCBranch if Overflow ClearSECSet CarryBVSBranch if Overflow SetSEISet Interrupt MaskCBACompare AccumulatorsSEVSet OverflowCLCClear CarrySTAStore AccumulatorCLIClear Interrupt MaskSTSStore AccumulatorCLRClearSTXStore AccumulatorCLVClear OverflowSUBSubtractCMPCompareSWISoftware InterruptCOMComplementTransfer AccumulatorsCPXCompare Index RegisterTABDAADecimal AdjustTBADECDecrementTPADESDecrement Stack PointerTSDEXDecrement Index RegisterTSXTorsfer Stack PointerTSXTransfer Stack PointerTSXTestTestDEXDecrement Index RegisterFORExclusive OR				
BysBranch in Overniow SetSEISet Interrupt MaskCBACompare AccumulatorsSEVSet OverflowCLCClear CarrySTAStore AccumulatorCLIClear Interrupt MaskSTSStore Stack RegisterCLRClear OverflowSUBSubtractCLVClear OverflowSUBSubtractCMPCompareSWISoftware InterruptCOMComplementTABTransfer AccumulatorsCPXCompare Index RegisterTABTransfer Accumulators to Condition Code Reg.DAADecimal AdjustTBATransfer AccumulatorsDECDecrementTPATransfer Condition Code Reg. to AccumulatorDESDecrement Index RegisterTSTDEXDecrement Index RegisterTSXFORExclusive ORTXS				
CBACompare AccumulatorsSEVSet OverflowCLCClear CarrySTAStore AccumulatorCLIClear Interrupt MaskSTSStore Stack RegisterCLRClearSTXStore Index RegisterCLVClear OverflowSUBSubtractCMPCompareSWISoftware InterruptCOMComplementTABTransfer AccumulatorsCPXCompare Index RegisterTABTransfer AccumulatorsDAADecimal AdjustTBATransfer AccumulatorsDECDecrementTPATransfer Condition Code Reg.DEXDecrement Index RegisterTSTTestDEXDecrement Index RegisterTSXTransfer Stack Pointer to Index RegisterFORExclusive ORTXSTransfer Index Register to Stack Pointer	BVS	Branch if Overflow Set		•
CLCClear CarrySTAStore AccumulatorCLIClear Interrupt MaskSTSStore Stack RegisterCLRClearSTXStore Index RegisterCLVClear OverflowSUBSubtractCMPCompareSWISoftware InterruptCOMComplementTABTransfer AccumulatorsCPXCompare Index RegisterTABTransfer AccumulatorsDAADecimal AdjustTBATransfer AccumulatorsDECDecrementTPATransfer Condition Code Reg.DEXDecrement Index RegisterTSTTestDEXDecrement Index RegisterTSXTransfer Stack Pointer to Index RegisterFORExclusive ORTXSTransfer Index Register to Stack Pointer	СВА	Compare Accumulators		
CLIClear Interrupt MaskSTSStore Stack RegisterCLRClearSTXStore Index RegisterCLVClear OverflowSUBSubtractCMPCompareSWISoftware InterruptCOMComplementTABTransfer AccumulatorsCPXCompare Index RegisterTABTransfer AccumulatorsDAADecimal AdjustTBATransfer AccumulatorsDECDecrementTPATransfer Condition Code Reg.DESDecrementTPATransfer Condition Code Reg. to AccumulatorDEXDecrement Index RegisterTSTTestFORExclusive ORTXSTransfer Index Register to Stack Pointer	CLC	Clear Carry		
CLRClearSTXStore Index RegisterCLVClear OverflowSUBSubtractCMPCompareSWISoftware InterruptCOMComplementTransfer AccumulatorsCPXCompare Index RegisterTABDAADecimal AdjustTBADECDecrementTPADESDecrement Stack PointerTSTDEXDecrement Index RegisterTSTTFRTransfer Stack PointerTSTTFRExclusive ORTXSTransfer Index RegisterTSTTSTTransfer Index Register to Stack Pointer	CLI	Clear Interrupt Mask		
CLVClear OverflowSUBSubtractCMPCompareSWISoftware InterruptCOMComplementTABTransfer AccumulatorsCPXCompare Index RegisterTABTransfer AccumulatorsDAADecimal AdjustTBATransfer AccumulatorsDECDecrementTABTransfer AccumulatorsDESDecrement Stack PointerTPATransfer Condition Code Reg. to AccumulatorDEXDecrement Index RegisterTSXTransfer Stack Pointer to Index RegisterFORExclusive ORTXSTransfer Index Register to Stack Pointer	CLR	Clear		
COMComplementTHE Software InterruptCPXCompare Index RegisterTABTransfer AccumulatorsDAADecimal AdjustTBATransfer Accumulators to Condition Code Reg.DAADecrementTBATransfer AccumulatorsDECDecrementTPATransfer Condition Code Reg. to AccumulatorDESDecrement Index RegisterTSTTestDEXDecrement Index RegisterTSXTransfer Stack Pointer to Index RegisterFORExclusive ORTWE Transfer Index Register to Stack Pointer	CLV	Clear Overflow	SUB	
CPXCompare Index RegisterTABTransfer AccumulatorsDAADecimal AdjustTAPTransfer Accumulators to Condition Code Reg.DECDecrementTBATransfer AccumulatorsDESDecrement Stack PointerTPATransfer AccumulatorsDEXDecrement Index RegisterTSXTransfer Stack Pointer to Index RegisterFORExclusive ORTXSTransfer Index Register to Stack Pointer			SWI	Software Interrupt
CFACompare Index RegisterTAPTransfer Accumulators to Condition Code Reg.DAADecimal AdjustTBATransfer AccumulatorsDECDecrementTBATransfer AccumulatorsDESDecrement Stack PointerTPATransfer Condition Code Reg. to AccumulatorDEXDecrement Index RegisterTSTTestFORExclusive ORTXSTransfer Index Register to Stack Pointer		• • • •	TAD	Transfor A compulators
DAADecimal AdjustTBATransfer AccumulatorsDECDecrementTPATransfer Condition Code Reg. to AccumulatorDESDecrement Stack PointerTSTTestDEXDecrement Index RegisterTSXTransfer Stack Pointer to Index RegisterFORExclusive ORTXSTransfer Index Register to Stack Pointer	СРХ	Compare Index Register		
DEC     Decrement     TPA     Transfer Condition Code Reg. to Accumulator       DES     Decrement Stack Pointer     TST     Test       DEX     Decrement Index Register     TSX     Transfer Stack Pointer to Index Register       FOR     Exclusive OR     TXS     Transfer Index Register to Stack Pointer	DAA	Decimal Adjust		5
DES     Decrement Stack Pointer     TST     Test       DEX     Decrement Index Register     TSX     Transfer Stack Pointer to Index Register       FOR     Exclusive OR     TXS     Transfer Index Register to Stack Pointer				
DEX     Decrement Index Register     TSX     Transfer Stack Pointer to Index Register       FOR     Exclusive OR     TXS     Transfer Index Register to Stack Pointer	DES	Decrement Stack Pointer		-
FOR Exclusive OR TXS Transfer Index Register to Stack Pointer	DEX	Decrement Index Register		
INC Increment WAI Wait for Interrupt	FOR	Exclusive OR		
	INC	Increment	WAI	Wait for Interrupt

TABLE 1. S6800 MICROPROCESSOR INSTRUCTION SET

the operation in the ALU, and finally writes the result back into the memory. The S6800 is able to accomplish the same with only a single instruction, because it operates with any external location in the same manner as with an internal register. For example, it can directly increment or decrement the contents of a memory location. Because the MPU addresses I/O devices just like a memory location, it can do the same with registers inside the PIA or ACIA. The ASL, ASR, LSR, and ROL are other examples of instructions which operate in this manner.

# S6810 — 128 X 8 STATIC READ/WRITE MEMORY

### FUNCTIONAL DESCRIPTION

The S6810 is a static 128 X 8 Read/Write Memory designed and organized to be compatible with the S6800 Microprocessor. Interfacing to the S6810 consists of an 8 Bit Bidirectional Data Bus, Seven Address Lines, a single Read/Write Control line, and six Chip Enable lines, four negative and two positive.

For ease of use, the S6810 is a totally static memory requiring no clocks or cell refresh. The S6810 is fabricated with N channel silicon gate technology to be fully DTL/TTL compatible with only a single +5 volt power supply required.See Figure 7 for Functional Block Diagram.

# S6820 — PERIPHERAL INTERFACE ADAPTER (PIA)

### FUNCTIONAL DESCRIPTION

The S6820 Peripheral Interface Adapter provides the universal means of interfacing peripheral equiment to the S6800 Microprocessing Unit (MPU). This device is capable of interfacing the MPU to peripherals through two I/O 8-bit bidirectional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.

The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt request lines may be programmed for one of several control modes. This allows a high degree of flexibility in the over-all operation of the interface.

The PIA interfaces to the S6800 MPU with an eight-bit bidirectional data bus, three chip select lines, two register select lines, two interrupt request lines, read/write line, enable line and reset line. These signals, in conjunction with the S6800 VMA output, permit the MPU to have complete control over the PIA. VMA may be utilized to gate the input signals to the PIA. See Figure 8 for Funtional Block Diagram.





FIGURE 7. FUNCTIONAL BLOCK DIAGRAM

### FEATURES

- Organized as 128 Bytes of 8 Bits
- Static Operation
- Bi-Directional Three-State Data Input/Output
- Six Chip Enable Inputs (Four Active Low, Two Active High)
- Single 5-Volt Power Supply
- TTL Compatible
- Maximum Access Time = 1.0µs for S6810 575 ns for S6810-1



### FIGURE 8. FUNCTIONAL BLOCK DIAGRAM

### FEATURES

- 8-Bit Bidirectional Data Bus for Communication with the MPU
- Two Bidirectional 8-Bit Buses for Interface to Peripherals
- Two Programmable Control Registers
- Two Programmable Data Direction Registers
- Four Individually-Controlled Interrupt Input Lines; Two Usable as Peripheral Control Outputs
- Handshake Control Logic for Input and Output
   Peripheral Operation
- High-Impedance 3-State and Direct Transistor Drive Peripheral Lines
- Program Controlled Interrupt and Interrupt Disable Capability

# S6830 — 1024 X 8 READ ONLY MEMORY

### FUNCTIONAL DESCRIPTION


The S6830 is a mask programmable read only memory organized 1024 words x 8 bits for application in byte organized systems. The S6830 is totally bus compatible with the S6800 microprocessor. Interfacing to the S6830 consists of an 8 bit three-state data bus, four mask programmable chip selects and ten address lines.


The S6830 is a totally static memory requiring no clocks. Access time is compatible with maximum data rates in a S6800 microprocessor system. The device operates from a single +5 volt power supply and is fabricated with N channel silicon gate technology. See Figure 9 for Function Block Diagram.

# S6831/A/B/C - 2048 X 8 READ ONLY MEMORY

### FUNCTIONAL DESCRIPTION

The S6831/A/B/C is a 16,384 bit mask programmable MOS Read Only Memory organized 2K words x 8 bits. This ROM has been designed to supply large bit storage, high performance memory for microprocessors and other demanding applications with simple interface requirements. The device will operate from a single +5V supply and is manufactured with a N-channel silicon gate depletion load technology. This device is available in all common high density ROM pinouts. See Figure 10 for Functional Block Diagram.








FIGURE 9. FUNCTIONAL BLOCK DIAGRAM

- Organized as 1024-Bytes of 8 Bits
- Static Operation
- Three-State Data Output
- Four Chip Enable Inputs (Mask Programmable)
- Single 5-Volt Power Supply
- TTL Compatible Input/Output
- Maximum Access Time = 575 ns

### FEATURES

- Mask programmable
- Maximum Access Time = 450 ns@CL = 130 pF
- Low Power 150 mW avg.
- Organized as 2048-Bytes of 8 Bits
- Static Operation
- Three-State Data Output
- 3 Chip Enable Inputs (Mask Programmable)
- The S6831 is pinout similar with the S6830
- The S6831A is pinout compatible with the 2316A, 8316A
- The S6831B is pinout compatible with the Intel 2316B, MC68317
- The S6831C is pinout compatible with the EA4600
- Single 5-Volt Power Supply
- TTL Compatible Input/Output

## S6834 — 512 X 8 BIT EPROM

### FUNCTIONAL DESCRIPTION

The S6834 is a high speed, static, 512 x 8 bit, erasable and electrically programmable read only memory designed for the in bus-organized systems. Both input and output are TTL compatable during both read and write modes. Packaged in a 24 pin hermetically sealed dual in-line package the bit pattern can be erased by exposing the chip to an ultra-violet light source through the transparent lid, after which a new pattern can be written. See Figure 11 for Funtional Block Diagram.


- Ultraviolet Light Erasable Less than 10 Minutes
- Static Operation No Clocks Required
- Three-State Data I/O
- Standard Power Supplies +5V and -12V
- Mature P-Chan Process

# S6850 — ASYNCHRONOUS COMMUNICATION INTERFACE ADAPTER (ACIA)

### FUNCTIONAL DESCRIPTION

The S6850 Asynchronous Communications Interface Adapter (ACIA) provides the data formatting and control to interface serial asynchronous data communications to bus organized systems such as the S6800 Microprocessing Unit.


The S6850 includes select enable, read/write, interrupt and bus interface logic to allow data transfer over an eight bit bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the asynchronous data interface, with proper formatting and error checking. The functional configuration of the ACIA is programmed via the data bus during system initialization. Word lengths, clock division ratios and transmit control through the Request to Send output may be programmed. For modem operation three control lines are provided. These lines allow the ACIA to interface directly with the S6860 0-600 bps digital modem. See Figure 12 for Functional Block Diagram.



### FIGURE 11. FUNCTIONAL BLOCK DIAGRAM

### FEATURES

- On-Board Programmability
- Fast Access Time 575 ms Max.
- Pin Configuration Similar to the S6830 1K x 8 Bit ROM
- High Speed Programming Less than 1 Minute for all 4096 Bits
- Programmed with R/W, CS and VPROG Pins
- Completely TTL Compatible Excluding the VPROG Pin



### FIGURE 12. FUNCTIONAL BLOCK DIAGRAM

- Eight and nine-bit transmission with optional even and odd parity.
- · Parity, overrun and framing error checking.

- Programmable control register.
- Optional+1,+16, and+64 clock modes.
- Up to 500,000 bps transmission.
- 8 Bit Bidirectional Data Bus for Communication with MPU.
- False start bit deletion.
- Peripheral/modem control functions.
- Double buffered Receiver and Transmitter.
- One or two stop bit operation.

# S2350 — UNIVERSAL SYNCHRONOUS RECEIVER/TRANSMITTER (USRT)

### **FUNCTIONAL DESCRIPTION**

The S2350 Universal Synchronous Receiver Transmitter (USRT) is a single chip MOS/LSI device that totally replaces the serial to parallel and parallel to serial conversion logic required to interface a word parallel controller or data terminal to a bit-serial, synchronous communication network.

The USRT consists of separate receiver and transmitter sections with independent clocks, data lines and status. Common with the transmitter and receiver are word length and parity mode. Data is transmitted and received in a NRZ format at a rate equal to the respective input clock frequency.

Data messages are transmitted as a contiguous character stream, bit synchronous with respect to a clock and character synchronous with respect to framing or "sync" characters initializing each message. The USRT receiver compares the contents of the internal Receiver Sync Register with the incoming data stream in a bit transparent mode. When a compare is made, the receiver becomes character synchronous formatting a 5, 6, 7, or 8 bit character for output each character time. The receiver has an output buffer register allowing a full character time to transfer the data out. The receiver status outputs indicate received data available (RDA), receiver overrun (ROR), receive parity error (RPE) and sync character received (SCR). Status bits are available on individual output lines and can also be multiplexed onto the output data lines for bus organized systems. The data lines have tri-state outputs.

The USRT transmitter outputs 5, 6, 7, or 8 bit characters with correct parity at the transmitter serial output (TSO). The transmitter is buffered to allow a full character time to respond to a transmitter buffer empty (TBMT) request for data. Data is transmitted in a NRZ format changing on the positive transition of the transmitter clock (TCP). The character in the transmitter fill register is inserted into the data message if a data character is not loaded into the transmitter after a TBMT request. See Figure 13 for Functional Block Diagram.

- 500 KHz Data Rates
- Internal Sync Detection
- Fill Character Register
- Double Buffered Input/Output
- Bus Oriented Outputs
- 5-8 Bit Characters
- Odd/Even or No Parity

- Error Status Flags
- Single Power Supply (+5v)
- Input/Output TTL Compatible




FIGURE 13. FUNCTIONAL BLOCK DIAGRAM

# S6860 — 0-600 BPS DIGITAL MODEM

### **FUNCTIONAL DESCRIPTION**

The S6860 is a 0-600 bps Digital Modem circuit designed to be integrated into a wide range of equipment utilizing serial data communications.

The modem provides the necessary modulation, demodulation and supervisory control functions to implement a serial data communications link, over a voice grade channel, utilizing frequency shift keying (FSK) a bit rates up to 600 bps. The S6860 can be implemented into a wide range of data handling systems, including stand alone modems, data storage devices, remote data communication terminals and I/O interfaces for minicomputers.

N-channel silicon gate technology permits the S6860 to operate using a single voltage supply and be fully TTL compatible.

The modem is compatible with the S6800 microcomputer family, interfacing directly with the Asynchronous Communications Interface Adapter (ACIA) to provide low-speed data communications capability. See Figure 14 for Functional Block Diagram.

### FEATURES

- TTL compatible terminal interfaces
- Crystal/External reference control
- Compatible functions for 100 series data sets and 1001 A/B data couplers
- Full or half duplex operation

- Originate and answer mode
- Auto answer and disconnect
- Modem self test




FIGURE 14. FUNCTIONAL BLOCK DIAGRAM


# TYPICAL S6800 MICROCOMPUTER CONFIGURATION

The S6800 microcomputer functional IC components may be assembled in a modular building block manner into a very simple microcomputer system, or into any of progressively more complex systems, which can be used in many general or special purpose applications. The important feature of the S6800 family is that all microcomputer system components are directly compatible in signal functions, circuit performance characteristics, and logic levels. All operate on a single +5 Volt power supply.

A basic microcomputer system built with the S6800 functional components is shown in Figure 15. This basic microcomputer configuration includes a S6800 Microprocessor (MPU), IK bytes of ROM program storage, 128 bytes of RAM working storage and a two part input/output peripheral interface circuit.

**Two-Phase Clock Circuitry and Timing** — The MPU requires a two-phase non-overlapping clock which has a frequency range as high as 1 MHz. In addition to the two phases, this circuit should also generate an enable signal E, and its complement E, to enable ROMs, RAMs, PIAs and ACIAs. This Enable signal and its complement is obtained by ANDing Ø2 and VMA (Valid Memory Address).

48 INTERFACE AGE





**Chip Selection and Addressing** — The minimum system configuration permits direct selection of the ROM, RAM, ACIA and PIA without the use of special TTL select logic. This is accomplished by simply wiring the address lines A13 and A14 to the Enable or chip select lines on the memories and PIA. This permits the devices to be addressed as follows:

DEVICE	A14	A13	HEX ADDRESSES
RAM	0	0	0000-007F
PIA	0	1	2004—2007 (Registers)
ROM	1	1	6000-63FF

Other addressing schemes can be utilized which use any combination of two of the lines A10 through A14 for chip selection.

**Peripheral Control** — All control and timing for the peripherals that are connected to the PIA is accomplished by software routines under the control of the MPU.

**Restart and Non-Maskable Interrupt** — Since this basic system does not have a nonvolatile RAM, special circuitry to handle loss of power using NMI is not required. Circuitry is, however, required to insure proper initialization of the MPU when power is turned on. This circuit should insure that the Restart signal is held low for eight Ø1 clock cycles after the Vcc power supply reaches a voltage of approximately 4.75 volts DC. Also, in order to insure that a PIA or ACIA is not inadvertently selected during the power-on sequence, Three-State Control (TSC) should be held high until the positive transition of Restart.

HALT — The Halt line is tied to VCC and will automatically place the MPU in the run state when power is turned on. This signal may be used to halt the MPU if a switch is used to tie the line to ground for HALT and to VCC for RUN.

The basic microcomputer system can be altered or expanded on in many different ways. For example, the S6850 Asynchronous Communication Interface Adapter (ACIA) can be substituted for a PIA, to enable the microcomputer to interface with a telecommunications modem. Or, additional memory can be added -either RAM or ROM --- to expand the processing capability of the MPU. In general, the system can be expanded in a modular manner, by adding onto the bus as many as ten devices out of the S6800 family of modules. These additional modules can be any combination of memory or I/O IC circuits. In this manner a system of nearly any complexity and configuration can be assembled. Microcomputer system configurations requiring more than ten devices on the MPU bus require the addition of address and data bus buffers to operate at full speed.

By building your microcomputer from the S6800 family of devices, you take full advantage of the compatibility of the devices. They all conform to the MPU bus discipline, all are compatible in load levels, and the entire system runs on a common system clock. In effect you eliminate most all circuit design, save for the simple clock and power-up restart circuits. Because you are dealing with only a small number of integrated circuits, PCB circuit layout is simple and the entire microcomputer can be located on a single small circuit card.

### ARTICLE BACKGROUND MATERIAL


The majority of the material for this article was gleaned from AMI's excellent documentation with the intent of not redoing good work just for the sake of it. Hopefully I have organized this material and clarified it to the extent of making it clearer and easier to understand which was the intent.

Next month I will cover the hardware mechanization of the AMI, EVK Microcomputer Prototyping boards.

Want more information on AMI's microcomputer chip set? Write or call:

American Microsystems, Inc. 3800 Homestead Road Santa Clara, Calif. 95051 Phone (408) 246-0330

# AMI's EVK Series Microcomputer Prototyping Boards



By Robert A. Stevens

## INTRODUCTION


This article is part #2 of a series of articles on the EVK Microcomputer hardware, firmware and supporting software. This month's article covers the EVK Microcomputer board architecture while last month's article described the functional architecture and characteristics of AMI's Microcomputer IC chip set.

**EVK CONFIGURATIONS** — The AMI EVK Microcomputer is a single board microcomputer mechanized with a standard S6800 MPU. The EVK Microcomputer comes in four basic configurations; EVK99, EVK100, EVK200, & EVK300, all of which use the same  $10\frac{1}{2}'' \times 12''$  printed circuit board. EVK99 is a kit that includes the PCB and Microcomputer ICs consisting of one 6800 MPU, four 6810 RAM's, one 6820 PIA, two 6830 ROM, and one 6850 ACIA. EVK100 & EVK200 are kit configurations that include PCB, Microcomputer & T<sup>2</sup>L IC's and differ frome each other by the amount of hardware, memory and firmware (software in ROM) included with each configuration. EVK300 is the EVK200 kit with more EPROM memory and is factory assembled and tested. A Tiny BASIC Interpreter program is also available at no charge for the EVK300 Microcomputer board. Table 1, EVK Microcomputer Configuration Summary, shows the comparison between the different EVK configurations.


EVK BOARD CHARACTERISTICS	EVK 99	EVK 100	EVK200	EVK300
CPU	\$6800	S6800	\$6800	S6800
WORD SIZE	8 BITS	8 BITS	8 BITS	8 BITS
ADDRESS BUS	16 BITS (64K)	16 BITS (64K)	16 BITS (64K)	16 BITS (64K)
ROM	2K BYTES S6831 ROM	2K BYTES S6831 ROM	2K BYTES S6831 ROM	2K BYTES S6831 ROM
EPROM – VIRGIN			512 BYTES S6834 EPROM	2K BYTES S6834 EPROM
STATIC RAM	512 BYTES \$6810 RAM	512 BYTES S6810 RAM	1K BYTES S6810 RAM	1K BYTES S6810 RAM
EPROM PROGRAMMING	······		PROGRAMS S6834 EPROM's	PROGRAMS S6834 EPROM's
I/O PORTS	1 PIA≖2 PORTS – 8 BITS/PORT		3 PIA's=6 PORTS 8 BITS/PORT	3 PIA's=6 PORTS 8 BITS/PORT
ASR 33/35 TTY SERIAL INTERFACE	ACIA S6850	ACIA S6850 WITH 20ma CURRENT LOOP	ACIA S6850 WITH 20ma CURRNET LOOP	ACIA S6850 WITH 20 ma CURRENT LOOP
RS232C EIA SERIAL INTERFACE	ACIA S6850	ACIA S6800	ACIA S6850 WITH EIA RS232C	ACIA S6850 WITH EIA RS232C
INTERVAL TIMER (CRYSTAL)			1 ms & 100 µs TIME INTERVALS	1 ms & 100 µs TIME INTERVALS
MPU CRYSTAL CLOCK		· ·	INCLUDED	INCLUDED
CLOCK OUTPUTS (CRYSTAL)		16X BAUD RATE	2.4576 MHz, 1 MHz & 16X BAUD RATE	2.4576 MHz, 1 MHz & ' 16X BAUD RATE
DMA MODES			HALT MPU MODE, CYCLE STEAL MODE & MUX MODE	HALT MPU MODE, CYCLE STEAL MODE & MUX MODE
RESTART ADDRESS SELECTION		TWO 8 BIT DIP TOGGLE SWITCHES	TWO 8 BIT DIP TOGGLE SWITCHES	TWO 8 BIT DIP TOGGLE SWITCHES
TTY MONITOR SOFTWARE	PROTO ROM RESIDENT	PROTO ROM RESIDENT	PROTO ROM RESIDENT	PROTO ROM RESIDENT
SUBROUTINE PROGRAM LIBRARY SOFTWARE	RS <sup>3</sup> ROM RESIDENT	RS <sup>3</sup> ROM RESIDENT	RS <sup>3</sup> ROM RESIDENT	RS <sup>3</sup> ROM RESIDENT
ROM RESIDENT ASSEMBLER	\$3500 OPTION	\$3500 OPTION	\$3500 OPTION	\$3500 OPTION
OEM SINGLE QUANTITY PRICE	\$133.00	\$295.00	\$495.00	\$765.00

### TABLE 1 EVK MICROCOMPUTER CONFIGURATION SUMMARY

34 INTERFACE AGE



JANUARY 1977



### MAJOR EVK MICROCOMPUTER FEATURES

The common denominator EVK Microcomputer PCB provides the following on board major features when fully populated with hardware and software including options;

- 4K Bytes S6831 ROM memory (2K using S6831 ROM's)
- 2K Bytes S6834 EPROM memory
- 1 K Bytes S6810 Static RAM memory
- On board S6834 EPROM programming
- Six 8 bit PTA I/O ports
- 20 ma serial TTY current loop port interface
- RS232C EIA serial I/O port
- Switch selected baud rates to 19,200 bauds
- 1 MHz crystal or variable one shot MPU clock
- 5 crystal controlled timing signals available at PCB interface


(2.4756 MHz 1MHz 16x baud rate, 100  $\mu$ s & 1 ms) ms)

- Interrupt internal timing (100µs & 1 ms)
- Switch selectable MPU restart address
- 200 ms Power On Reset delay
- 3 DMA modes (HALT MPU, CYCLE STEAL & MUX)
- TTY PROTO Monitor System resident in ROM
- RS<sup>3</sup> ROM Subroutine Library resident in ROM
- ROM Resident Assembler option
- Up to 40 ma @ 0.4V external bus loading
- 8T97 three state MPU bus drivers
- All MPU signal lines isolated & buffered
- System expansion via two 86 pin connectors

### TYPICAL EVK MICROCOMPUTER APPLICATIONS

The EVK Microcomputer board allows the hardware development engineer, the logic designer, the programmer, the systems engineer, the mathematician, the scientist, the chemist or the hobbyist to have a complete working Microcomputer system, including development software by adding a low cost power supply and an ASR 33 TTY to the EVK Microcomputer board. The EVK series of Microcomputers boards allows the owner/user to use one of these boards to:

- Evaluate the complete set of AMI's family of Microcomputer IC's at a low investment of time & money — no design time is required.
- Serve as a general purpose Microcomputer for low volume systems to which the systems engineer can easily add additional I/O ports and memory.
- Serve as a low cost quick turn around prototype system to evaluate total system mechanization concept (hardware & software) and market acceptance prior to committing to a custom design system for large volume production.
- Serve as a low cost minimal 6800 Microcomputer application software development system.
- Serve as a low cost general purpose Microcomputer to run numerous application software programs.




36 INTERFACE AGE


> 2 AMI S6800 **Prototyping Board Schematic Diagram**

JANUARY 1977





INTERFACE AGE 37




38 INTERFACE AGE

Figure 4. AMI S6800 Prototyping Board Schematic Diagram

JANUARY 1977

Figure gu AMI Prototyping Board Schematic Diagram



JANUARY 1977

# EVK MICROCOMPUTER FUNCTIONAL DESCRIPTION

## FUNCTIONAL CONFIGURATION

The following functional description is directed towards the fully populated EVK 300 Microcomputer board and is functionally applicable to the complete series of EVK boards limited only by the degree of board hardware-software population.

No attempt will be made to functionally describe the characteristics of AMI's Microcomputer IC chip set as this was undertaken in the first article entitled AMI 6800 Microcomputer Chip Set published last month in INTERFACE AGE. Instead, we will describe the general architecture of the EVK Microcomputer board and its general characteristics in order to provide an insight into EVK board utilization.

### **GENERAL ORGANIZATION**

The EVK Microcomputer functional configuration is composed of the following major functional sections: MPU, clock, internal timer, memory, EPROM programmer, internal bus, expansion bus, I/O bus, I/O, and control logic sections. This functional interrelationship is shown in Fig. 1, EVK Microcomputer Functional Block Diagram while the detailed logic and circuit information is shown in Fig. 2, 3, 4, & 5, EVK Microcomputer Logic Diagrams.

**MPU** — The MPU is mechanized with AMI's S6800 Microprocessor chip. All MPU data address and control lines are buffered, and in addition are available at the board edge connector.

MPU TWO-PHASE CLOCK --- The basic MPU two phase clock is derived from a 96S02 dual one-shot (IC12) connected either in a regenerative feedback loop or driven by a 1 MHz crystal controlled oscillator circuit (IC14). Switch #SW 2 is used to select either the one-shot regenerative feedback or the crystal oscillator mode of operation. Phase one and two timing is controlled by potentiometers connected to the oneshot RC timing networks and controls the phase pulse widths. These two phase additive pulse widths determine the MPU clock rate when the one-shot regenerative feedback configuration mode is connected. In this regenerative feedback mode, MPU clock frequency may be adjusted from 300 KHz up to 1 MHz. The phase timing outputs of the one-shots in both modes of operation drive 2N5771-2N5772 transistor amplifier circuits which in turn drive the two phase clocks of the MPU. In addition, both clock phases are buffered and available at the board edge connector. The fixed frequency 1 MHz crystal oscillator circuit output is also buffered and available at the board edge connector.

The two phase clock can be halted in either phase 1 or phase 2 for cycle-steal, DMA or slow memory applications. Phase 1 is halted (held HIGH) by driving the CYCLE STEAL control line LOW. Phase 2 is halted (held HIGH) by driving the MEMORY READY line low. Because the S6800 internal registers are dynamic and must be refreshed periodically CYCLE STEAL and MEMORY READY line outputs to the one-shots cannot be held LOW for more than 5  $\mu$ s. This time limit protection, regardless of control input conditions, is provided by open collector 7407 (IC65) Hex non-inverting drivers, disconnect diodes and one-shot RC pull-up timing networks.

**INTERNAL TIMER** — A crystal controlled interval timer provides  $100\mu$ s and 1 ms time periods for interrupting the MPU for real time clock applications. The 1 MHz crystal clock output drives a three decade divideby-ten 74160 counters (IC50, 51, & 52) which in turn provide the  $100\mu$ s and 1 ms time intervals. The  $100\mu$ s time interval pulse sets bit 7 of I/O address FBC7 via the S6820 PIA (IC47) while the 1 ms time interval pulse sets bit 7 of I/O address FBC5 via the S6820 PSA. These two time interval signals are used for timing EPROM programming.

MICROCOMPUTER BUS ARCHITECTURE --- The EVK Microcomputer in essence has three sets of busses, namely the MPU bus, the Microcomputer bus and the on board memory-I/O bus. Each bus set consists of an 8-bit bidirectional data bus, a 16-bit unidirectional address bus and a control bus. The MPU bus is isolated from the Microcomputer bus in order to keep MPU signal loading to a minimum. The on board memory-I/O bus is isolated from the Microcomputer bus in order to assure that the on board memory and I/O devices do not load down the Microcomputer bus. As a result of this load isolation 40 ma drive current is available to drive external expansion hardware. The bus isolation buffers are non-inverting 3-state hex buffers (8T97). All of the controls to and from the S6800 are available at the board edge connector. This allows the user-complete access and control of the MPU. Bus logic polarity is the same on all three busses (logic true = voltage high = "1"). The enable control signals to the MPU are always active. Control signals for the address bus are gated by the DMA GRANT line. The data bus is controlled by the DMA and R/W Lines.


**MEMORY** — The on board memory includes 1K bytes static RAM, 4K bytes ROM and 2K bytes EPROM.

**MEMORY ADDRESS ASSIGNMENTS** — Address assignments have been made such that all components on the card can run in the upper 8K bytes of memory. An address assignment map is shown in Figure 6.

Address decoding is made by use of three 74S138 one-of-eight decoders (IC 44, 45, 54). The first decoder (IC 54) selects one 1K-byte block of the upper eight 8K-bytes of memory. The output of this decoder is for RAM, I/O, ROM, or PROM enable lines. The second decoder (IC 44) selects one of eight RAM memory chips. The third (IC 45) selects I/O devices on the board.

A MEMORY DISABLE line is available at the Bus edge connector. This line, when LOW, deselects the first address decoder disabling all I/O and memory devices on the board. An I/O ENABLE line is derived from the first adress decoder and is available at the Bus edge connector. It must be noted that I/O ENABLE on the backplane is not valid when MEMORY DISABLE is LOW.

**READ ONLY MEMORY** — The Prototyping Board has assigned locations for two 1K byte S6830 ROMs and for four 512 x 8 S6834 EPROMs. The ROM circuits are designed such that the locations will also accept two 2K byte 16K ROMs (S6831). Thus, maximum memory allocation for ROM and EPROM is 6K bytes. The prototyping operating system program (PROTO) is assigned to the ROM with a starting address of FOOO.



### FIGURE 6. MEMORY ASSIGNMENT MAP FOR THE AMI PROTOTYPING BOARD

The four EPROM locations may contain any user program. Execution can start from beginning EPROM location either by selecting EPROM starting address of EOOO in the restart switches or by branching to that address using the "G" command in the PROTO program.

**RANDOM ACCESS MEMORY** — The RAM is divided into two parts, 512 bytes fixed in the highest memory locations and 512 bytes of moveable memory.

Since the highest memory locations (FFFE, FFFF) are used for restart address, the address circuits disable the RAM using a memory disable line and force the 16 bit switch address on the data bus whenever a Reset occurs. This allows the user to vector to any address as his restart address.

The PROTO program assigns restart vectors for IRQ, NMI, and SWI whenever it is started (usually via Reset). It is therefore important to note that the user program must do the same thing if he does not use PROTO and restarts from a power down mode.

The stack pointer is assigned to address FF8F in **PROTO**. This allows the remaining RAM to be used as stack if so desired.

A switch option allows 512 bytes of RAM to be relocatable. When in the upper portion of memory, the RAM is assigned to addresses FCO0 to FDFF making all 1K-bytes of RAM on the board contiguous (FCO0 to FFFF). When in the lower portion of memory, the 512 bytes are addressed whenever A9 and A15 are not true (0000 — 01FF for example). It is thus recommended that RAM be assigned to the low address only if the user does not add other RAM to his development system.

I/0 — On board I/O includes parallel PIA I/O ports and serial ACIA TTY and RS232C I/O ports.

**PARALLEL I/0**— Three S6820 PIA's give the user a wide range of I/O flexibility. The PIA's are assigned addresses as shown in Table 2. Interface pins of these devices are directly connected to the I/O edge connector. The CA2 pin for the PIA at addresses FBC4 is also connected to the VPROG input (pin 11) to the EPROM socket (IC 46) through a +5V to -50V driver. The user is cautioned to use this line such that it will not interfere with his I/O function if programming an EPROM. For example, if the CA2 line is connected to an external control function, this function may be erroneously activated while programming an EPROM.

TABLE	2.	1/0	ADDRESS	ASSIGNMENT
-------	----	-----	---------	------------

I/O PORT	ADDRESS	ASSIGNMENT
S6850 ACIA		Serial I/O – TTY
	FBCE	Status/Read
	FBCF	Control/Write
S6820 PIA 1		Unassigned
	FBC8	Peripheral Register A
	FBC9	Control Register A
	FBCA	Peripheral Register B
	FBCB	Control Register B
S6820 PIA 2		Keyboard/Unassigned
	FBC0	Peripheral Register A
	FBC1	Control Register A
	FBC2	Peripheral Register B
	FBC3	Control Register B
S6830 PIA 3		PROM Burner
	FBC4	Peripheral Register A
	FBC5	Control Register A
	FBC6	Peripheral Register B
	FBC7	Control Register B

**SERIAL I/0** — One S6850 ACIA allows the system to communicate bi-directionally with serial data I/O peripherals such as a TTY. A baud rate generator generates all standard communication frequencies by switch selection. This frequency operates independently of the system clock so the MPU frequency can be changed without altering the I/O clock rate. See Table 3 for switch setting and associated frequencies. A 20 mA current loop interface and an RS-232 interface are both available at the I/O edge connector.

Address assignments for the ACIA are given in Table 3, "Bit Rate Generator Switch Settings."

**EPROM PROGRAMMER** — A unique feature of the Prototyping Board is its ability to program AMI S6834 EPROMs. A third PIA latches the address and data information for programming the EPROM. The EPROM socket programs only the S6834 EPROM, however, an adapter plug is available to also program the AMI S5204A EPROM. Except for the VPROG input, all address, chip select, R/W and data I/O pins on both EPROMs are completely TTL compatible and are driven directly from the PIA outputs. The outputs are also available on the I/O edge connector for convenience in using another EPROM programming socket.

JANUARY 1977

# TABLE 3. BIT RATE GENERATOR SWITCH SETTINGS,

0 = CLOSED, 1 = OPEN

SW	POSI	ΓΙΟΝ		BIT RATE
4	3	2	1	
0 0 0 0 0 0 0 0 1 1 1 1	0 0 0 1 1 1 1 0 0 0	0 0 1 1 0 0 1 1 0 0 1 1 1	0 1 0 1 0 1 0 1 0 1 0 1	19,200 baud 0 baud 50 baud 75 baud 134.5 baud 200 baud 600 baud 2,400 baud 9,600 baud 4,800 baud 1,800 baud 1,200 baud
1	1 1	0 0	0 1	2,400 baud 300 baud
1	1	1 1	0 1	150 baud 110 baud

Programming is achieved by pulsing the VPROG pin with -50 volts through the CA2 line of the PIA at address FBC4. This line drives the transistor that gates the -50 volt source to the VPROG pin. The -50 volt source is switched ON or OFF via the VPROG switch.

**CONTROL** — The Microcomputer control section includes system reset logic, addressable reset logic and DMA control logic. In addition, an external logic circuit may be added to provide selection between RUN and single step modes.

**RESET** — The Reset circuit provides a timed reset for Power On Reset timing and for the Reset switch. The circuit is a timed oscillator which provides a 200 ms reset pulse.

**RESTART** — The starting address of an S6800 is FFFE/FFFF. The contents of these memory locations are put into the Program Counter register each time the MPU is reset. The Evaluation Board traps the FFE/FFFF addresses and puts the contents of the two 8-bit switch sets (IC 32, 43) on the data bus for each address and disabling memory, then gating the first set of switches to the Data Bus during FFFE time and the second set during FFFF time. The user is thus allowed to select any restart address by simply selecting a two byte address on the 16 bits of switch settings. The two DIP switches mounted on a front panel and interconnected via a flat ribbon cable and DIP plug connectors providing front panel Hex restart control.

**DMA** — Three types of DAM implementation are possible on the Prototyping Board, a halt processor mode, a cycle steal mode and a multiplex mode. A switch selects these DMA modes. The switch must be in the DMA position for the multiplex DMA mode. A delayed clock gives the DMA GRANT line to the bus after the "Data Hold" time has passed for a multiplexed type of DMA operation. The control lines for the halt processor and cycle steal modes are available at the Bus edge connector.

**RUN/HALT & SINGLE STEP EMBELLISHMENTS** — A simple low cost three IC RUN/HALT-Single Step Instruction logic may be added external to the EVK

board to provide these capabilities if required. Figure 7, RUN/HALT & Single Cycle Instruction Logic Diagram and Figure 8, Single Step Timing Diagram depicts this added logic mode.

## **POWER REQUIREMENTS**

The EVK board is mechanized so that nominally only a +5 volt @ 3.5 amp power supply is required. A -12 volt supply is required when using S6834 EPROM ICs. In addition, a -50 supply is required when programming these EPROMs. The RS232C Interface requires both the +12V and -12V supplies for proper operation. The following is the total power and voltage level requirement for a complete operational EVK 300 Microcomputer board;

+5V @	4 Amps				
-12V @	150 ma				
+12V @	50 ma				
-50V @	50 ma				

# SOFTWARE

The EVK 300 Prototyping Board Software is comprised of a TTY Operating Program (PROTO) and is supported by a ROM Subroutine Library (RS)<sup>3</sup>.

**PROTO**— The EVK 300 is supplied with a prototyping operating system program (PROTO). The program resides in ROM with a starting address of F000. The various routines within PROTO are called by entering via the TTY keyboard one of the commands. A command consists of one character command identifier followed by additional parameters, if needed, separated by blanks or commas. All commands end with a carriage return. Since no action is taken before the carriage return, an input line may be deleted by the use of the TTY ESCAPE key. The PROTO program operates on the following commands:

- L Load Memory from TTY paper tape (HEX Format)
- P Punch a Memory location to TTY paper tape (HEX Format)
- S Set (write) Memory to a given value
- D Display the contents of a memory location in HEX
- G Go to user program at specific address and begin program execution
- R Print contents of MPU C, B, A, X, P & S register on the TTY
- B Burn (program) an EPROM from Memory location indicated
- V Verify the contents of an EPROM with a specified memory location
- I Input (copies) contents of EPROM in the programming socket into memory.
- M Move a specific block of memory to a designated location
- E End of transmission (EOT) character terminates the record and punches EOT on paper tape.

The commands will operate on a single character op code plus address parameters from the TTY keyboard.




Figure 7. Run/Halt and Single Cycle Instruction Logic Diagram




Figure 8. Single Step Timing Diagram

(RS)<sup>3</sup> SUBROUTINES — The 2K X 8 ROM provided with the PROTO prototyping system includes a set of (RS)<sup>3</sup> subroutines with a slightly different linkage from the standard (RS)<sup>3</sup> form, although the calling sequence is the same. In particular, the provision for additional subroutines in the of other (RS)<sup>3</sup> ROMs is limited to a total of 127 subroutines. The first additional (RS)<sup>3</sup> ROM address must be placed in RAM location FFF4 (which can be set via the Set Memory command or modified by an initialization code in a user program). Also, since it is incorporated into a larger program, the whole of which very nearly fills the 2K bytes of its ROM, the (RS)<sup>3</sup> part of the ROM does not start on an even page boundary, making it awkward for isolated use. However, the 24 subroutines included in this ROM are available to user program calls with the SWI calling sequence, as described.

The ROM Subroutine Library (RS)<sup>3</sup> operates on a single SWI (3F) command and a second byte of offset giving the S6800 an additional set of two-byte instructions. Specific subroutines (offsets) are as follows.

SUBROUTINE INDEX

MNEMONIC

### FUNCTION

0	PUSHALL	All registers are pushed on to user stack.
1	POPALL	All registers on user stack are loaded into MPU.
2	ТХАВ	Contents of Index Register are transferred to A & B Accumulators.
3	ТАВХ	Contents of A & B Accumulators are transferred to Index Register.
4	XABX	Contents of A & B Accumulators are exchanged with, contents of Index Register.
5	PUSX	Contents of Index Register are pushed onto user stack.
6	PULX	Index Register is loaded with contents of user stack.
7	ADDXAB	Contents of Index Register are added to contents of A & B Accumulators. Sum is in A & B Accumulators.
8	ADDABX	Contents of A & B Accumulators are added to con- tents of Index Register. Sum is in Index Register.
9 <sup>.</sup>	ADDAX	Contents of Accumulator A are added to contents of Index Register. Sum is in Index Register.
10	ADDBX	Contents of Accumulator A are added to contents of Index Register. Sum is in Index Register.
11	SUBXAB	Contents of Index Register are subtracted from con- tents of A & B Accumulators. Remainder is in Ac- cumulators A & B.
12	SUBABX	Contents of Accumulators are subtracted from con- tents of Index Register. Remainder is in Index Register.
13	SUBAX	Contents of Accumulator A are subtracted from con- tents of Index Register. Remainder is in Index Register.
14	SUBBX	Contents of Accumulator B are subtracted from con- tents of Index Register. Remainder is in Index REgister.
15	P2HEX	Two Hexidecimal Characters (one MPU byte) are printed on the TTY.
16	P4HEX	Four Hexidecimal Characters (two MPU bytes) are printed on the TTY.
17	PRINTA	ASCII Character designated is printed on TTY.
18	PMESS	Message designated is printed on TTY.
19	VALAN	Character (byte) is checked to see if it is a valid alpha/numeric character.
20	INPUTA	ASCII Character at TTY is input to MPU.
21	CONHB	ASCII Character string is scanned looking for a valid Hexidecimal number.
		Binary equivalent is returned in Accumulators A & B.
22	INDEX	Contents of Accumulator A are multiplied with the contents of Accumulator B and the product is added to the contents of the Index Register.
23	MUL8	Contents of Accumulator A are multiplied with the contents of Accumulator B. Product remains in both Accumulators.
	S6800 MICR(	) ASSEMBLER/DISASSEMBLER (MA/D)
An	optional	ROM resident Micro Assem-

An optional ROM resident Micro Assembler/Disassembler is available for the EVK Microcomputer board at an additional cost of \$30.00. Where this option is provided for those applications it may be desirable to debug programs using the

mnemonic instruction codes instead of hexadecimal values. MA/D is designed to accomplish this by interfacing with a user via a keyboard and display (TTY or equivalent). The required 6800 environment must include:

Character in routine at location	0	
Character out routine at location	3	
No. nulls after carriage return at location	6	
RAM at locations	7 -	78 10

The I/O routines must transfer the characters in Register A and return with a RTS. It is expected that location 0 will just include a JMP to the actual character in routine, or, in the case of AMI's proto board:

- 00 SWI
- 01 FCB 20
- 02 RTS

The stack pointer must also be initialized before MA/D is entered. MA/D itself can execute from ROM, located anywhere in the system. MA/D may be started at its beginning address +2, in which case it will set up its environment for the AMI proto board.

After entering MA/D, the line length may be changed. The line length is in location 7 and is initially set to  $(20)_{10}=14$  hex. The line buffer itself begins in location  $(58)_{10}=3A$  hex.

After displaying a header message MA/D prompts the user for a command by displaying MA/D's current location counter followed by a colon (:). The commands available to the user allow for disassembly of instructions in memory and assembly (mnemonic translation and operand insertion with relative offset computation) of instructions directly into memory.

MA/D is also very useful for writing short test programs. The instruction format for assembly is identical to the S6800 Assembler except:

- 1) operands must be in hexadecimal without the \$, and no more than four digits long
- 2) no symbols can be defined or referenced
- 3) relative addresses are specified as absolute addresses, the offset is computed
- 4) in those instructions having both direct and extended addressing modes, extended addresses must have at least three digits. Thus, LDA A 10 assemblies as 96 10 LDA A 010 assemblies as 86 00 10
- 5) in those instructions not having a direct addressing mode, the operand may be two or more digits. Thus,

INC 10 assembles as 7C 00 10

 an operand may be a single hex digit only if the op code indicates an A or B register, or immediate mode addressing. Thus,

INC	01		INC	1
LDA	A	1	LDX	1
LDX	#1			

-are legal -are not-

(This makes it easier to distinguish between, for instance, INC A and INC 0A.)

 Anywhere a number is used, the construction 'character may be used instead, and is equivalent to the ASCII code for the character.

@newloc @ newloc	The @ sign followed (immediately or with blank separator) by a hex- adecimal address initializes the current location counter to the new address. MA/D automatically up- dates the location counter as in- structions are assembled or dis- assembled.	(BACKSPACE) key can be used to delete the last character input. If errors are detected on user input the line is ignored, ???? is displayed, and another prompt is issued. The default command is "assemble" and MA/D, if not recognizing the input as one of the following com- mands, generates the machine code for the instruction mnemonic. Next month we will publish the complete PROTO Assembly Listing for the EVK Microcomputer board.
\$count · \$ count	The \$ sign followed by a one or two	
	digit (hexadecimal) count results in the disassembly of "count" instruc- tions. Zero = infinity.	
!address		>
l address	The exclamation mark followed by	>G E002
	an address causes MA/D to call a subroutine at the given address. If the subroutine returns with the	A.M.I. 6800 MICRO ASSEMBLER/DISASSEMBLER — 1.0 (C) 1976, A.M.I. 002A:@80
	carry flag set, MA/D will print "????".	0080:"THIS IS LOOP NO. 0090:"0000 0094:04
1	Exclamation mark with no address	0095:LDA A 93
ļ	given causes MA/D to call the sub-	0097:INC A
	routine starting at the current	0098:STA A 93 009A:CMP A #3A
· · · · · ·	location.	009C:BNE 110
11 - A		009E:LDA A '0
"string	Assembles the ASCII characters	00A0:@9E 009E:
	following the double quote mark	009E-> 96 LDA A 30
	into successive bytes of memory starting at the current location. The	00A0:@9E
	current location is updated.	009E:LDA A #'0 00A0:STA A 93
	denom location is updated.	00A2:LDA A 92
xx		OOA4:INC A
X	<b>A</b> . <b>1 1 1 1 1</b>	00A5:STA A 92 00A7:BRA 110
'character	A one or two digit hexadecimal	00A9:@110
	number is placed into the current	0110:LDX #0080
	location, and the current location is	0113:LDA A 00,X
	incremented by one. A single quote mark followed by a single character	0115:CMP A #04 0117:BEQ 120
	causes the ASCII code for that	0119:JSR E003
<i>i</i> *	character to be placed in the	011C:@119
	current location.	0119:JSR 0003 011C:INX
	<b>T</b> 1 <sup>2</sup>	011D:BRA 113
	This command may appear several	011F:NOP
	times on the same line, the numbers or quoted characters	0120:LDA A #0D 0122:JSR 0003
k.	separated by spaces or commas.	0125:LDA A \$0A????
	separated by spaces of commas.	0125:LDA A #0A
&address,count		0127:JSR 0003 012A:JMP 095
& address,count		012D:@95
&address count & address count	Ampercand followed by a bay	0095:\$3
a autress count	Ampersand followed by a hex- adecimal address and count (from 1	0095-> 96 LDA A 93 0097-> 4C INC A
	to 4 digits each) causes "count"	0098-> 97 STA A 93
	bytes to be moved <u>from</u> "address"	009A:195THIS IS LOOP NO.0001
	to the current location. On com-	THIS IS LOOP NO.0002 THIS IS LOOP NO.0003
	pletion, the current location is	THIS IS LOOP NO.0004
	incremented by "count".	THIS IS LOOP NO.0005
<return></return>	Carriage return is equivalent to	THIS IS LOOP NO.0006 THIS IS LOOP NO.000
	\$01, disassemble a single instruc-	>
	tion.	>

The commands to MA/D are buffered and not processed until the (RETURN) key is depressed. The

# AMI'S EVK SERIES MICROCOMPUTER PROTOTYPING BOARDS

By Robert A. Stevens

### INTRODUCTION

This article is Part Three of a series on the EVK Microcomputer hardware, firmware and supporting software. This month's subject covers the ROM resident Prototyping TTY MONITOR Operating System, PROTO.

### PROTO SOFTWARE


The resident PROTO software program includes the following commands:

- L LOAD HEX paper tape program into RAM memory
- P PUNCH HEX paper tape from memory
- S SET (write) specified data string characters into consecutive memory locations
- D DISPLAY (prints) in HEX to TTY contents of specified memory locations
- G GO TO user program at specified address and execute
- R PRINTS contents of MPU register (C, B, A, X, P & S) on TTY at time the user's program was last interrupted
- **B BURN** (copies) the contents of specified memory into the EPROM in the programming socket
- V VERIFY (compares) contents of specified memory with EPROM or ROM in the programming socket
- I INPUT (copies) contents of the EPROM or ROM in the programming socket into specified RAM memory locations
- M MOVE (copies) contents of memory block from specified location to designated RAM memory location
- E END of transmission (EOT) character terminates the end of punch paper tape record and punches EOT on paper tape.

The commands will operate on a single character OP CODE plus address parameters from the TTY keyboard.

### **PROTO COMMAND DESCRIPTIONS**

The EVK 300 board will be supplied with a prototyping operating system program (PROTO). The program resides in ROM with a starting address of F000. The various routines within PROTO are called by entering via the TTY keyboard one of the commands described in the following paragraphs. A command consists of one character command identifier followed by additional parameters, if needed, separated by blanks or commas. All commands end with a carriage



return. Since no action is taken before the carriage return, an input line may be deleted by the use of the TTY ESCAPE key.

### L, ADDL, ADDH, OFFSET

The Load tape command loads data from a hex formatted tape (see paragraph on 6800 HEX tape format at end of article) into the user's memory between ADDL and ADDH, inclusive. The OFFSET is added to the memory address specified on the tape to form the actual memory starting address for the data stored. If a byte to be stored into memory has an address outside of the range ADDL, ADDH, it is not entered into memory, but a Delete character (H'FF) is transmitted to the terminal.

### Example: L 0100 02FF FFFA

The address range in the L command is optional, and if omitted is assumed to be the full range of memory (0000-FFFF). The offset parameter is also optional, and if omitted is assumed to be zero (0000). Thus the L command with no parameters loads the tape into the memory locations specified on the tape with no offset. The offset value in the L command is a two's complement signed number, entered in unsigned hexadecimal. For example, an offset of -6 is entered as FFFA.

If an attempt is made to load non-existent memory, or ROM, the loading operation will terminate, typing out the address and the message "BAD ADR."

In operating the Load command, PROTO turns on the tape reader and scans the tape for the first ASCII "S," which indicates start of record. It is not necessary to position the tape at the first record of a tape file since each record contains its own starting address.

PROTO will load data records until it encounters an end of file (EOF) record or a tape error (Check Sum or illegal character). When PROTO reads a header record (start of record and address), it translates the header into ASCII characters and prints the result. The Check Sum is the binary sum of all characters in the block.

**PROTO** does not list the tape contents as the tape is being read.

When PROTO encounters an end of file record or a tape error, it turns off the reader and prints "EOF" or "CKSM ERR" respectively.

### P, ADDL, ADDH, OFFSET

The Punch hex format command causes PROTO to punch on the TTY paper tape the contents of memory between ADDL and ADDH, inclusive. Each record is

# Good Software and Support are to a computer as the driver is to\_his car. One without the other and you have a magnificent paperweight.

punched with a four-digit hex address of the starting byte of the record. This address is derived from the memory address of the byte being punched, plus the offset value, OFFSET. The offset is optional, and if omitted is assumed to be zero.

All data records are punched in hex format. Records using this command (except the last record) contain 16 bytes of data plus the start code, byte count, address, and the checksum.

The P command does not cause an EOF record to be punched so that several disjoint blocks of memory can be combined on one tape file.

### Example: P F000 F07F 0F00

### S, ADDR, BYTE1, BYTE2, ------, BYTEN

The Set memory command writes the 8-bit data words specified by BYTE1 to BYTEN into consecutive memory locations starting at ADD.

If ADD has more than 4 (hexadecimal) characters or if any of the data bytes have more than 2 characters each, only the last 4 or 2 characters are used respectively.

### Example: S 0000 86 05 97 28

Memory locations at 0000 through 0003 are loaded as shown.

### D, ADDL, ADDH

The Display memory command prints the contents of memory between ADDL and ADDH, inclusive, in hex format. Up to sixteen bytes per line are printed, preceded by the hexadecimal address of the first byte of the line. A carriage return is forced after a byte having a low order digit of F in its memory address is printed.

#### Example: D FC00 FCIF

Two lines of memory contents are printed as follows:

FC00 00 01 02 03 04 . . . 0E0F FC10 10 11 12 13 14 . . . 1E1F

### G, ADDR

The Go command starts execution of the user program at the address specified by the input parameter. To insure that all registers contain the same information they held before the user program was interrupted, PROTO pushes into the stack the copy of the user registers that it keeps at locations FFEB— FFF3 (CC, B, A, X, P, S) then executes an RTI instruction. The user can change the initial values of the registers by changing the contents of these locations.

### Example: G 300

Program will branch to address 0300 and start execution from that point.

The Registers command prints the contents of memory locations FFEF—FFF3 which contain the values that were in the user's C, B, A, X, P, and S registers (in that order) when the user's program was last interrupted.

### B, ADDL, ADDH, ROMAD

The Burn command copies the contents of user memory into the EPROM in the programming socket, beginning with memory location ADDL through ADDH, inclusive, to EPROM locations beginning with address ROMAD. Each byte is burned in with 20 3-ms pulses of -50V on the VPROG pin (pin 11) of the EPROM. Before attempting to write into the EPROM, the contents of the EPROM are compared with the user memory data byte to verify that the EPROM will take the byte (PROTO will not attempt to program a EPROM location to logic LOW which already contains logic HIGH). After the 20 pulses, the new contents of the EPROM are verified against the memory byte to be sure the data was indeed written. If the byte did not program, a NAK code is typed out on the terminal, and another try is made, up to a maximum of three tries.

If the preverify encounters a EPROM location containing HIGHs where the memory byte has zeros, PROTO will type out the memory address, the memory byte in binary, the EPROM byte in binary, and the EPROM address (if different from the memory address), then stop. If after attempting to write data into the EPROM, the data does not program, or erroneous bits show up, a similar display occurs for the failing location, with the additional message "BAD ADR" typed on the same line.

The EPROM address ROMAD is optional, and if omitted, ADDL is used, with only the least significant nine bits of the address being used. If the address range ADDL, ADDH is omitted, the 512 bytes beginning at FCOO are used, and the EPROM is checked to insure it contains all LOWs before any locations are written. If not, four question marks are typed and the B command is aborted.

### V, ADDL, ADDH, ROMAD

The Verify command compares user memory between ADDL and ADDH, inclusive, with the corresponding locations in the EPROM in the prgramming socket, beginning with EPROM address ROMAD. Each location that does not match is typed out in the following format:

aaaa mmmmmmmm pppppppp rrrr

where "aaaa" represents the user memory address, "mmmmmmm" represents the memory byte, in binary, and "rrrr" represents the EPROM address, if different from the memory address (in the low nine bits). Nothing is typed for matching locations. The typeout may be aborted by typing an ESC key during the typeout.

If the ROMAD parameter is omitted, ADDL is assumed. If no parameters are supplied in the command, the whole EPROM is compared to the contents of FC00 — FDFF.

### I, ADDL, ADDH, ROMAD

The Input command copies the contents of an EPROM in the programming socket into memory beginning at the address ADDL through ADDH, inclusive, from the EPROM address ROMAD. If ROMAD is omitted, ADDL is assumed. If no parameters are supplied, the entire EPROM is copied into the RAM area, FCO0 — FDFF. An attempt to copy an EPROM into non-existent memory will abort the command with the message "BAD ADR."

### M, ADDL, ADDH, DEST

The Move command copies memory from the range ADDL — ADDH, inclusive, to the RAM locations starting at DEST. This copy begins at the lower address, so if DEST lies within the range ADDL — ADDH, some of the original data will be lost, and other parts will be duplicated.

### Ε

The End of Transmission command is used to cause an EOT character to be punched on the paper tape. After a field has been punched, an EOT will terminate the record and punch a trailer tape. When reading a record, the reader will stop at the EOT character. If no EOT character is present, the reader must be manually turned off and the Reset switch must be pressed to enter the operating system program.

### THE SUBROUTINE ROM

Many of the monitor's functions are accomplished with the help of the Re-Entrant Self-Relative Subroutine ROMs  $(RS)^3$ . This standard ROM, which can be considered a software extension to the 6800 instruction set, is also available to be used by the user both on the prototype board and in his final production system. The user can call one of the 25  $(RS)^3$  subroutines with an SWI instruction followed by the number of the desired subroutine.

The user should be aware of the fact that the (RS)<sup>3</sup> pushes from 7 to 10 bytes of data onto the stack, depending upon which subroutines are called. This means that if the user calls (RS)<sup>3</sup> routines, he must make sure that the necessary memory space is available for stack expansion.

Since PROTO assigns its own stack area, the user need not be concerned about how (RS)<sup>3</sup> is used.

### **INTERRUPTS**

Of the four available interrupt vectors, IRQ, RESET and SWI are used by PROTO while NMI is left for the user. The vectors are in RAM (except for RESET which is switch controlled) so the user writing his own program can completely control the system.

The upper memory locations are RAM. If the user

R

### MICROCOMPUTER DEVELOPMENT SOFTWARE

expects either NMI or IRQ interrupts to occur, he must initialize the vector addresses to the starting address of the IRQ and NMI handler routines.

PROTO must have control of the RESET vector so that the RESET switch on the Prototyping Board can return program control to PROTO at any time.

The reset routine copies the contents of the B, A, X, CC, and S registers into a fixed area of memory. This means that the program can be aborted at any time by using the reset switch while still saving all the registers except the program counter. Unfortunately, the contents of the program counter are lost.

It is possible for the user to use the NMI interrupt to abort a program execution without losing the contents of the P and C registers. This condition is automatically set in the NMI handling routine when PROTO is called. This interrupt vector will cause the contents of the user's registers to be printed when the NMI line goes low.

Since the SWI instruction is used to call subroutines between 00 and H'18 from  $(RS)^3$  the user is somewhat limited in the ways he can use SWI instructions. However, he can access an SWI handler routine in his own program by an SWI instruction followed by a byte containing the decimal number less than H'80 but greater than H'19 < n < H'80 sequence, PROTO passes control at address FFF4. If the user expects to access his own SWI routine and use PROTO, he must use the Set Memory command to store the address of this routine at locations FFF4 and FFF5.

**PROTO** makes sure that the user's SWI routine is entered from the stack with all registers containing the same information that they would hold if the routine were entered directly through the SWI vector.

### BREAKPOINTS

Breakpoints allow the user to halt his program and examine the contents of the internal registers. PROTO provides two types of breakpoints. In this system, breakpoints are actually debugging routines that can be called from the user's program just like (RS)<sup>3</sup> routines.

Each breakpoint requires a two byte calling sequence: and SWI instruction followed by a number.

Breakpoints may be inserted either by reassembling the program with the extra SWI instructions added or the Set Memory command may be used to replace parts of the code with SWI instructions. Note that the second method is not satisfactory for the snapshot option (described below) since the replaced code must be restored before execution can be continued. When using the second method, the user must make sure that he replaces the first two bytes of an instruction. If the SWI replaces the second or third byte of an instruction, it may be interpreted as an address rather than an opcode.

The different types of breakpoints are:

1. Print registers (SWI, H'80)

2. Snapshot (SWI, H'81)

The sequence SWI, H'80 saves the user's registers at the vector stored in FFF4 — FFF5, prints their contents (in the order CC BB AA XXXX PPPP SSSS), then returns control to PROTO.

The sequence SWI, H'81 prints out the contents of

the user's registers then continues executing the user's program starting at the address following the byte containing the number H'81. Note that if this address does not contain a valid opcode, unpredictable results will occur.

### 6800 PAPER TAPE HEX FORMAT

The AMI 6800 Hex Tape format provides a compact representation of binary data patterns for transmission using ASCII communication terminals.

The Hex tape is organized into data records with each record containing information in the same format. The record information consists of type, length, address, data and checksum. All records begin with an 'S' character for start of record identification. All information on the tape which is not between a start of record and the checksum is ignored.

### TAPE FORMAT

. . . . .

ASCII	
Character	Description
1	Start of record (S)
2	Type of record
	0 — Header record
	1 — Data record
	9 — End of file record
3—4	Byte Count
	Since each data byte is repre-
	sented as two hex characters,
	the byte count must be multi-
	plied by two to get the number

**.**• :

### MICROCOMPUTER DEVELOPMENT SOFTWARE

Tape 53

31

30

37

41

30

30

30

31

30

31 41

32

30

32

41

38

34

End-of-File

Data byte 3

Data byte 4

Checksum

13

14

15

16

17

18

S

1

0

7

Α

0

0

0

1

0

1

Α

2

0

2

А

8

4

Checksum

Byte Count \*2

	of characters to the end of the	Dat	a Record Contents
	record. (This includes checksum and address data.)	Character	
5, 6, 7, 8	Address Value	1	Start of record
	The memory location where this record is to be stored.	2	Type of record
9N	Data	3	Byte count
0,,1	Each data byte is represented by	4	
	two hex characters.	5	
N+1, N+2	Checksum	6	
	The one's complement of the additive summation (without	7	Address
	carry) of the data bytes, the	8	
	address, and the byte count.	9	Data byte 1
		10	
	Example Data Record	11	Data byte 2
		12	

### **Memory Contents** Address Data A000 10

1A

20

2A

Header

A001

A002

A003

## Becord Record

The format for all hex tape records is diagrammed below.

Data

Character		Record	ł	Record	i F	Record	
1	Start of Record	53	S	53	S	53	S
2	Type of Record	30	0	31	1	39	9
3	Dute Count	31	12	31	16	30	02
4	Byte Count	32		36	10	33	03
5		30		31		30	
6	Address	30	0000	31	1100	30	0000
7	(if any)	30		30		30	
8		30		30		30	
9	Data	34		39	98	46	FC
10		38		38	90	43	(Checksum)
٠		34		30	02		•
•		34		32	02		
٠		35					
٠		32					
•				41			
•				48	A8 (Checksum)		
N	Checksum	39	ЭЕ				
**		45	96				

## MICROCOMPUTER DEVELOPMENT SOFTWARE

### SEE MICROCOMPUTER SOFTWARE DEPOSITORY PROGRAM INDEX FOR COPIES OF THIS PROGRAM.

1 PRUTU 01/09/	76 9122 PRUTU	PROT	O PROGRAN	N		5
LOC OBJECT M	SUURCE STATEMENT fitle pr	OTCH	STMT LOC	D 86 FUCF A	SUURCE STATEMENT	DUMP TTY INPUT DATA
	UPT L	54P	147 905 148 905 149	5 PD 0500 I 0 80 3F	LDA A #'> JSH DUTCH	PRUMPT USER
	•	NONITOR PROGRAM	150 151		<ul> <li>READ TTY LINE (BUFPTH)</li> <li>STOKE TTY INPUT IN BUF I</li> </ul>	NATIL CR IS HIT
	* VERSION 2.0 01.	/05/76 By American Microsystems inc.		5 CE FFQU A 8 FF FFLO A	LUX WEJF SIX BUFPTR	INITIALIZE BUFPTR
	*	-	155 005	6 00 C 79 FFL9 A	SEC Rúl EC⊣D	SET ECHO FLAG
	* UEFINITIONS	******************************	158 005 159 005	5 50 05	BNE RT20	TEST FOR BUF OVERFLOW NU OVERFLOW
FUCE A	ACIAC EQU SI	FUCE ACIA CONTRUL REG	160 006 161 006 162 006	6 80 0400 I	BRA ABORT R120 JSK MAITTY	READ NEXT CHAR
FBCF A FBCE A UU2J A	ACIAS EQU SI	FBCF ACIA DATA REG FBCE ACIA STATUS REG 20 Blank CMAR	163 006	8 08	RT30 STA A O,X INX * MMILE CONDITION :	INSERT CHAR INTO BUF Inc Bufptr
0000 A 0018 A	CH EQU SI ESC EQU S	DD CARRIAGE RET CHAR 10 Aburt Char		C 81 00 E 26 EF	NT90 CMP A #CR BNE RT10	CARRIAGE RETURN ? ND, CONTINUE LOOP
0004 A FFFF A 0004 A	LAST EQU SI	04 END OF MSG TO BE PRINTED FFFF HIGHEST ROM ADDRESS DA LINE FEED	168		#ENU OF LUOP # # Decode 1 char command	
067F A	RUBUUT EQU S	TF	170 171 172		<ul> <li>CUMPARE CHAR WITH TABLE</li> <li>ADURESSES OF APPROPRIAT</li> </ul>	OF VALID CHARS FOLLOWED BY TE ROUTINES.
	DEF M	DVENT, GETRNG, NXTADR, PXISTS, RNGERR, PBADR	173 007 174 007	0 80 0385 I 5 08	JSR PXISTS INX	GET IST CHAR INC BUFPTR
	DEF P	CRLF,OUTCH,PSPACE,SETWEM,ABURT 3940,adr,addl,aduh,Count,Monitr 354,burn,Move,Read,vft,pinit		4 FF FFEU A 7 CE UUBC 1	STX BUFPTR LDA #CTABLE = DEGIN LUOP	START OF TABLE
	+ RSRSH HUUTINE DEI		178 007	A A1 UU C 26 U4	DLUUP CMP A 0,x BNE DL10	CUMPARE
0005 A	A SUBXAN EQU 1 ADDABX EQU 8	SUBTRACT X FROM A,B ADU A,B TO X	180 181 007 182 008	E EE U1 0 6E UU	* FOUND CMAR. GET ADDRESS LDX 1.X JMP 0.X	IMMEDIATELY FULLOWING CHAR. GO TO PROPER ROUTINE
0012 A 800f A	PHSG EQU 11 PZHEX EQU 11	B PRINT MSG 5 PRINT BYTE AS 2 HEX CHANS	183		* NU CUMPARE. MOVE TO NEX DL10 INX	I CHAR.
0010 A 0015 A 0011 A	PAHEX EQU 1 CONHB EQU 2 PUTA EQU 1	CONVERT HEX TO BINARY		3 U8 4 08 5 8C VOAD I	INX INX CPX ⊯CTEND	END OF TABLE?
0014 A 0013 A	GETA EQU 21	INPUT FROM TTY	168 008 189	8 26 Fû	BNE DLOOP * END LUUP.	ND. REPEAT
6009 A	PRIXE EQU 9	CONV. X TO DEC. & PRINT To Call RSRSR Houtines	190 008 191 192	A 20 21 0047 1	BRA ABORT * Monend équ monitr	NUT IN TABLE.
	SUBR MACRO P		193 194 195	•	;	
	SHI BYTE PARAN MEND	•	195 196 197		<ul> <li>CTABLE: TABLE OF VALID</li> <li>EACH ENTRY CONSISTS</li> <li>CUNTAINS THE ASCII CH.</li> </ul>	OF & BYTES. BYTE 1 IR. BYTES 2.3 CONTAIN THE
	*	*******	198 199 200	0086 1	ADDRESS OF THE APPROP	ATE ROUTINE.
	. MUNITOR RAM	· .	201 008	IC 4C	BYTE 'L HORD LOAD	
F90	BASE EUU +	FFFE-110 ***CHANGE IF RAM USAGE CHANGES dase adr used with index ups	203 008 204 009	F 47	BYTE 'G WORD GD	
FF8F A F90 0048	805 EQU ** * 80F R#8 7;		205 009 206 009 207 009	3 0308 1	BYTE 'P WCRD PUNCH UTTE 'B	
FFD8 A	PRUMAD EUU .	ADDRESS IN PHOM	208 009	6 0001 H	MORU BURN Byte 'm -	
FD8 0002 FD4 0002 FDC 0002	OFFSET NHB 2 ADR HHB 2 ADDL RHB 2	OFFSET FOR LOADER/PUNCH Param, Entered by User	210 009 211 009 212 009	8 50	AURD MOVE Byte 'v Murd vfy	
FDE 0002 FE0 0002	ADUH 846 2 BUFPTR 846 2	POINTER TO LAST CHAR SCANNED	213 009 214 009	F 0003 R	BYTE 'I WURD READ	
FE2 0001 FE3 0001 FE4 0001	RECTYP RMB 1 Cuuni RMB 1 CKSM PMB 1	TAPE RECORD TYPE Count field from tape Calculated Cksm	215 004 216 004 217 004	2 U3E3 1	BYTE 'S NORU SM Byte 'd	
FES 0002 FE7 0002	SAVESP AND 2 SAVEX AND 2	TEMP STORAGE FOR S REG TEMP STORAGE FOR x REG	218 00A 219 00A	7 52	NORD DM Byte 'R	
FE9 0001 FEA 0001	ECHO RMB 1 TEUUNT RMB 1 * USER REGISIERS	17ECHQ TIY, 0=NO ECHQ Temp Luc for count	ADD USS ADD 155 ADD 255	A 45	NOKO PREGS Byte 'e Nurd Eof	
FEB 0001 FEC 0001	CREG HMB 1 BREG HMB 1		223 224 225	0040 1	CTEND EQU * * ********	
FFED 0001 FFEL 0002 FFF0 0002	AREG RMB 1 XHEG RMB 2 PREG RMB 2		226 227		* * ABURT	*********************
FF2 0002 FF4 0002	SHEG RMB 2 * USNI HMB 2	USER SHI VECTUR (MAY NOT BE IMPLEM	228 229 		* *************************************	***************
FFF8 0002 FFF8 0002	ACIAI RMB 2 IRQVEC RMB 2	INDIRECT PUINTER TO ACIA FOR RSRSR Interrupt reguest vector	231	00AD 1 00AD 1	ABURT EQU * BADINP EQU *	· · · · · · · · · · · · · · · · · · ·
FFC 0002	SHIVEC RMB 2 NMIVEC RMB 2	SOFTMARE INTERRUPT VECTOR NUN-MASKADLE INTERRUPT VECTOR	233 00A 234 235	D CE 0273 I	LUX #MQUES * * PRINT MSG AND RETURN TO !	PRINT ????
•	* *** MUNITUR EN		236 237 238	0080 I 0080 I	* MSGMON EQU *	
	* RESTART INTERRU * INTERRUPT BREAK		259 008 240 008	0 BE FF8F A 3	LDS #BOS Subr P4SG	S:=BUTTUM OF STACK
000	•		241 008 242 244	5 20 8A	BRA MONEN1	
0000 20 0001	START EQU *	HESET INTERRUPT HANDLER	245		* * SAI HANDLEN:	
0002 1 0002 7E 0087 I 1005 FBCE A	BREAK EQU + JMP Bi ACIAA HURD AI	BREAK ON INTERRUPT ROUTINE REAK1 CIAC POINTER TO ACIA	247 248 249		<ul> <li>DETERMINE METHER SMI</li> <li>ON USER SKI (NOT IMPL)</li> </ul>	IS MONITOR CALL, RSRSR CALL, Emented).
0007 1	* STARTI EUU *		250		•	
0007 35 0008 07 0004 87 FFEB A	PSH A TPA Sta a ci	SAVE A REG IF STACK EXISTS SAVE CUNDITION CODES		00571 7 50 0005 M 4 55 50	BHEAR1 EQU + JSR PINIT LUA A #128	BREAKPOINT ENTRY Clear prom Burner Pretend to be swi 128
000C 32	PUL A STA A A	REG SAVE CURRENT VALUE OF REGS	255 000	C 20 1A	BRA SWI40	SAVE REGS
0010 F7 FFEC A 0013 FF FFEE A 0016 BF FFF2 A		REG SAVE X REG SAVE X REG SAVE SP	257 258 259 008	905E 1 E 10	SWIHAN EQU * * FINU INDEX BYTE (BYTE AF TSA	TER SWI THAT GUT US MERE)
0019 8E FF8F A 0010 CE UUU2 1	LDS #	BOS INIT. SREG TO MON. STPCK BREAK BREAKPOINT ROUTINE	260 008 261 00C	F EE 05	LUX SAX	XITRET. ADR. ATTINDEX BYTE
001F FF FFFC A 0022 FF FFF8 A 0025 CE 0001 I	37.4 1	MIVEC STORE IN INTERRUPT VECTORS HJVEC Sat30	203	3 28 0C 5 80 18	UMI SWISO * 14 USER HAS AUDITIONAL ( Sub A #24	UREAKPOINT? RS)**5 ADDR UF FIRST+2 MUST BE IN FF RSRSR CALL?
0028 FF FFF4 A 0028 CE 0086 1	STX U	SA1 SAIHAN SUFTWARE INTERRUPT MANDLER	265 UOL 266 00L	7 24 05 9 7E 0000 H	BPL SH120 JMP ASRSR	NU
002E FF FFFA A 0031 CE 0005 1 0034 FF FFF6 A	LDX .	NIVEC Aciaa Set up Acia Ptr Ciai	207 268 269		* USER SHI	
0037 86 03 0039 87 FBCE A	LDA A S STA A A	3 RESET ACIA	270 UOC 271 UOC	C FE FFF4 A F 6E VU	SW120 LOX USAL JMP U,X	60 00 IT
003C 80 01 003E 87 FBCE A	N LUA A B STA A A		272 273 274		* MUNITUR CALL. COPY REGS	
	* PHINE CHALFS &	RUILNON UT NONLIGH	275 00D 276 000	1 50 2 6C 06	Salšu TSX INC DAX	INCREMENT RET. ADDR.
0041 BD 0002 B 0041 1 0041 1	MUNENT EQU + MUNENT EQU + JSR P	1 11 1	277 000 278 000 279 000	6 6C US	UNE SHI40 INC 5,x Shi40 LDX #CREG	DEST. FUR 1ST REG
0044 BD 0304 1	JSH PI	CALF	280 281 000	8 35	* BEGIN LUOP Saiso Pul B	GET REG
•	:		263 000 284 000	C E7 00 E 08 F 8C FFF2 A	STABO,X 1NX CPX #CREG+7	CUPY Move IV Next Reg End UF Loup?
	* MONITUR ENINY P	DINT	285 00E 285 287	2 26 F7	BINE SWISO	
0447 I 047 85 FF6F A	MUNITE EUU	BUS INIT MON. STACK	288 289		* S NUM CUNTAINS ITS VALUE * WAS EXECUTED. SAVE IT.	BEFORE SWI
0044 BD 0346 I	JSR R	DRUFF TURN OFF READER	290			

FEBRUARY 1977

MUNITR EQU \* LOS #BJS JSR KDROFF

### SOFTWARE EDITORIAL

GET PARAM NU PARAM. CONTINUE EXECUTION ADREPARAN FROM NETADR

00E6 00E8 00EA 00EC			STS	0,x	n Maranda da ang kanang ka	445	018/	40 45 10 47		LDA A	4004-845E, x 4004+1-845E, x	MSHYTE
0 V E A	61 61	•	CMP A	INS SAI INDEX.	and the second	448 448 447	0188 0180 016F	10 40 42 40 24 06		506 8 58C 4 8CC	ADJL+1-dASE,K AUDL-BASE,X GETRG4	ADDH.GE.ADDL
	20 04		85R	PREGS PR1 RESTAK	NOT 129: BREAK 129: SNAPSHOT AND RETURN TO USER PROGRAM	450 451 452	0191	CE 0265 76 0060		JMP	#MRNGER *SGABT	RANGE ERR MSG Print MSG & Aburt
		•			***********	453	0197 0194	FE FFUE 06		LUX	ADDH	INC ADDM
		PREGSI	PRINT	USER REGISTER	\$	455 450 457	0198	FF FFUE 39	•	STX RJS	ADDH	
		*			*****************	458 459			:		***********	*********
E 8	00EE 1 D 03 E 0047 I	PREUS	EQU BSR JMP	PR1 MONEND		460			• • • • • •	MMAND		
	OOF3 I CE FFEB A	PRI	EQU	* #CREG	SUBROUTINE TO PRINT REGS X POINTS TO 1ST BYTE OF AREA	402 403 404			•			*****************
6 6	03	* PRINT 1	LDA B	#3	SET UP COUNT	465 466 467	019F 0142	51 00 90 0588	1 60	J SR BE U	NXTADR G10	GET PARAM NU PARAM. CONTINUE EXECU
	0 0380 1	PR10	SUBR JSR	P2HEX PSPACE		468 469	01A4 01A7	FE FFUA FF FFFO	:	LUX STX	ADR PREG	ADREPARAN FROM NETADR
5 2	54 26 F8	•	DEC B BGT	PR10		470 471 472	0144	7E 0100	1 G10	JMP	RESTAK	(IN INTERRUPT HANDLER)
0	C6 03	+ PRINT :	LDA 8	E REGS #3	SET UP COUNT	473 474 475					*****	
2	BD 037C 1 54	PRZO	JSR DEC B	PHHEXS		475 476 477			* LUAD *	CUMMAND		
	2E FA 8D 0304 1	٠	BGT JSR	PR20 PCRLF	PRINT CRLF	478 479 480		0140	•	******* EQU	************	******************
8	39	•	RTS		RETURN	481 482	0160	CE 0000 FF FFU	A	LDX	#0 DFFSET	INITIALIZE RANGE & OFFSE TO 0000-FFFF,0000
					**************************************	483 484 485	0183 0186 0167	FF FFUC 09 FF FFDL	LUUFST	STX DEX STX	ADDL ADDH	
		*			*****	486 487	018A 018D	80 0268 27 1t	1	JSR BEQ	NXTADR LHF2	ANY UPERANDS? ND, USE DEFAULT.
		HE STURE	USER'S	S STATUS		488 489 490	018F 01C2 01C5	FE FFDA FF FFD8 BD 0268	A	LDX STX JSR	ADR DFFSET NXTADR	YES. IF UNE, IT'S OFFSET ANOTHER?
; ;	DE FFF2 A CE FFF1 A		LDS	SREG #Creg+6	TUP OF USEN STACK USER REGS.	491 492	01C8	27 13 FE FFU8	•	BE0 LOX	LHF2 OFFSET	NU. YES. FIRST THU ARE HANG
ŧ.,	60 OU		LDA A PSH A	0, x	GET USER REG Push Into USER STACK	493 494 495	01CD 01D0 01D3	FF FFUC CE 0000 FF FFD8	A	STX LDX STX	ADDL #0 DFFSET	
5	UP BC-FFLA A 20 F7		UEX LPX DNE	#C-4EG-1	MUVE TO NEXT REG LAST REG ?	496	0106	BD AD FE FFUE		U SH	GETRG1 ADDH	
, <i>e</i> , ,		*END OF L	.uu₽ ≓11≍	RUS10	NO. CONTINUE LOOP Return to user prog	498 499 500	0108 0100	20 UN 80 0345	* BEGIN 1 LHF2	JSR	LOOFST LUOP RDRON	GO TRY AGAIN FOR UFFSET Turn un reader
		•		******	*****	501 502	01E0	80 70	* SHORT ROPRE		U SKIP HDR RECO FINDS	FIND START OF RECORD
		•		SUBROUTINES:	*****	503 504 505	01E2 01E5	80 0400 81 30	1	JSR CMP A	SETS / WAITTY #'0	(ECHD): #0 ON ENTRY RETURNS (A):#ITY I/P IGNORE HDR RECORDS
				*****	******	506 507	01E7	27 F7	. END S	BEU Hurt Lu	RDPRE	
		· CHERSHI	CKSM)	M		508 509 510	01E9 01EC 01EF	87 F+L2 7F FFE4 80 029E	A	STA A CLR JSR	RECTYP CKSM NEXT2D	SAVE RECORD TYPE READ BYTE COUNT FROM TAP
	0110 1	*	*****		* * * * * * * * * * * * * * * * * * * *	511 512	01F2 01F3	44 44 44		DEC A		DEDUCT ADR & CKSM
	BO FFL4 A		LUA A PSH A		SAVE CALC. CKSM	513 514 515	01F4 01F5 01F8	87 FFE3 80 029E	A 1	UEC A STA A JSR		SAVE BYTE COUNT Read adr field from tape
	10 UZ4E 1		JSR PUL B Cum B	NEXTED	AIX NEXT BYTE FROM TAPE BIXCALC, CKSM	516	01F8 01FE	87 FFDA 80 029E	A 1	STA A	NEXT2D	1ST BYTE
5	11 26 01		CBA	C 3 1	BETAPE CKSM?	518 519 520	0201 0204 0207	88 FFD9 87 FFD8 86 FFD4	A	ADD A Sta a Lda a	ADR+1	2ND BYTE Carry to first byte
5 54 1 30		CS1	#15 15x		XITADR UFCALC. CKSM	521 522 523	020A 020D 0150	89 FFD8 87 FFDA 86 FFE2	*	ADC A STA A	OFFSET	GET RECORD TYPE (0,1,9)
1	09		DE X SUBH	PZHEX	PRINT CALC. CKSM	524 525	0213	81 31 26 14	LHF3	CMP A BNE		DATA RECORD ?
	80 0380 1 CE 0278 1 7E 0080 1		JSH LDI JMP	PSPACE #MCSER MSGABT	PRINT "CKSM ERR"	526 527 528			LUAD	DATA RE	CORD	
		*				529 530	0217	BD 029E	*BEGIN 1 LOR10	UNTIL L JSR	NEXT20	READ 2 HEX DIGITS FROM
		* UM AUU	L, ADDH	COMMAND		531 532 533	021A 021D	FE FFDA BD 03AF	* 1	LDX JSR	TAPE. ADR SETOFF	RETURNS IN A STORE IN MEM(X), VERIFY
80		DM	EQU	•		534 535	0220 0221	08 FF FFDA		INX STX DEC	ADR	
		* *bEwln Uu	TER LUL	υP	GET ADD RANGE FROM BUF S Addl, Adda+1	536 537 538		7A FFE3 2E EE	*END UN	BGT TIL LUU	LDR10	DOES COUNTEO? No, Continue Loop
	CE FFUC A 80 0370 1		JSR	#ADDL PAHEXS UDP	PRINT ADDL. SPACE	539 540 541	4258	20 04 81 39 26 13	LHF4	BRA CMP A BNE	LHF9	EOF RECURD 7 Illegal Record type
	FE FFOL A	DHŻU	LDX SUBR	ADDL P24EX	PRINT MEN(X), SPACE, INC X	542 543	922F	8D 0110	A I LHF9	JSR	CHEKSM	CHECK CKSM
	FF FFDC A BC FFDE A		ST X CP X	PSPACE ADDL ADDH	IF AUDL=ADDH+1, END UF HANGE	544 545 546	0235	86 FFE2 81 39 26 44	•	LDA A CMP A BNE	RECTYP #19 LHF2	GET RECORD TYPE EUF RECORD 7 NO. CONTINUE LOOP
	27 OC 86 FFUD A 84 OF		BEQ	D450 400L+1	EXIT OUTER LOUP IF LSB'S OF ADOLEO, END OF LINE	547 548			*END UF			
	20 69	* END OF	UNE INNER L	0420	NOT END OF LINE. CONTINUE	549 550 551	0230	80 0398 CE 026F	I	JSR LDX	RDROFF	PRINT "EOF"
	50 DF 80 0304 1		URA	PCRLF DM10	PRINT CH.LF Exit inwer Loop	552 553	023F	7E 0080	· •	JMP	MSGMON	AND RETURN TO MONITE LOO
	7E JU41 I	UM50	JMP	NO VENI	CRUEFU BACK TO MONITUR	554 555 556	0245	8D 0398 CE 0281	I BADTAP # I	JSR Lox	RDROFF	PRINT "TAPE ERR"
		*		FILE AND OU N	**************************************	557 558 559	0248		•	508H	PHSG	SER PRESSES ESC
		*******		************	*****	560	024A	7C FFE9		INC	ECHO	SET ECHO
	CE 0284 1		508H	PMSG	PUNCH LOF RECORD	562 563 564	0240	80 0400 20 FB	1 BT1	JSR BRA	WAITTY BT1	ESC CAUSES ABORT
					*****	565						*****************
					******	567 568 577	0258	61 53	* * F1ND	S CMP A	#13	CHAR = S
	CE 0284 1	EUF	LD1 SUBH	#MPEOF PMSG	PUNCH EUF RECURD	578 579	025A	26 F9	+END LU	BNE	F 510	NO .
		* PUNCH 6				580 581 582	0250	34	* * MESSA	RTS		
	50 :		LDA B Clh A	BEGIN LO	LDAD COUNTER Op Load Hull	583	0250	4241	MBADR		/SAD ADR/	
	80 0200 I		JSH DEC B	OUTCH	PRINT ONE NULL Decrement counter		025F U261 0263	4420 4144 52				
4 6 5	6 F9	•	BNE	NULLI END OF LI	DONE?	585 586	0264 0265	04 5241	MRNGER	BYTE Char	4 /RANGE ERR/	
5	20 50	*******	******	*****	***************		0267 0269 0268	4E47 4520 4552				
5	20 ED	* GETRANG	E (AUDL DORESS 1F INN	L, ADDH, BUFPTR) RANGE FRUM BUI VALID	¢	587	026D 026E	52		BYTE	•	
	20 ED	<ul> <li>ARIE</li> </ul>		ADDH+1 TO SIMP	LIFY COMPARISONS	588 589	026F 0271 0272	454F 46 04	MEOF	CHAR BYTE	/EDF/	
5	20 ED	<ul> <li>Abuk1</li> <li>SE1</li> </ul>	NS AUDL	L & AUDH+1		590	0273 0275 0277	3F 3F 3F 3F	MUULS	CHAR	71111/	
		ABUHT SET RETUR ALTER	IS AUK, J	L & ADDH+1 X,A,B	********		ve11			4		
	0160 <b>5</b> 80 0268 1	ABUHT SET RETUH ALTER GETRNG	INS AUDU IS AUK,J EQU JSR	**************************************	GET ADDL	592	0278 0274	04 4348 5340	MCSER	BYTE Char	A /CKSM ERR/	
	0160 P BU 0268 I FE FFUA A FF FFUC A	ABUHT SET RETUM ALTEN ALTEN AUETHNG	INS AUDE IS AUR.J EQU JSH LUX STA	* * NXTADR ADR ADDL	GET ADDL	592	0278 0274 027C 027E	4348 5340 2045 5252	MCSER	CHAR	* /C*S4 ERR/	
	0160 T BU 0208 I FE FFUC A FF FFUC A FF FFUC A BU 0248 I	ABUNT SET RETUN ALTEN ALTEN ALTEN ALTEN ALTEN	INS AUDU IS AUR, J EQU JSR LUX STX STX	************* * NXTADR ADR	GET ADDL	341 592 593 594	0278 027A 027C 027E 0280 0281 0283	4348 5340 2045 5252 04 5441 5045	MCSER MTAPER		A /CKSM ERR/ A /TAPE ERR/	
	0100 T 80 0200 I FE FFUA A FF FFUE A 80 0200 I 27 U6 FE FFUA A	ABUHT SET RETUN ALTEN A AUTENNG A AUTING	INS AUDU S AUK, J EQU JSH LUA STA JSR BLW LDA STA	* NXTADH ADD ADDL ADDM NXTADR GEIRG3 ADR ADDM	GET AUDL STOME ADDL Mar He UNLY I Panam UNLY I Param Save Audm	592 593 594	0278 027A 027C 027E 0280 0281 0283 0285 0285	4348 5340 2045 5252 04 5441 5045 2045 5252		CHAR BYTE CHAR	•	
64 165 168 168 168 168 168 173 176 171 181	0160 T 80 0268 I FE Frua A FF FFUC A	ABUHT SET RETUM ALTER GETHNG GETHNG HETHGJ THE NEJ	INS AUDU S AUK, J EQU JSH LUX STX JSR UEU LDX STX LDX STX LDX STX LT S INS	* * * * * * * * * * * * * * * * * * * *	GET AUDL STOME ADDL Mar He UNLY I Panam UNLY I Param Save Audm	592	0278 027A 027C 027E 0280 0281 0283 0285	4348 5340 2045 5252 04 5441 5045 2045		CHAR BYTE	•	

116 INTERFACE AGE

## MICROCOMPUTER DEVELOPMENT SOFTWARE

597 598	028E 0290 0292 0294 0295 0297 0299 0298 0290		3030 3030 4643 0004 0000 0000 5331 04		MCRLFS	BYTE BYTE	4 CR,LF,0,0,0,0	,*3,*1,4
599					*			*********
600 601								
605					+ NEXT 2	UIGITS		TAPE AND CONVERT
603 604					* TU H	EX NUMB	LR IN A REG.	UPDATE EKSM.
605					* RETU	RN UPDA	TED CKSM IN 8	REG.
606 607					*			********
607			029E	ŕ	NEXT2D	EUU	*	
609	029E		0400			JSR	WAITTY	GET CHAR
610	1450 2450	16	0400	,		TAB JSH		SAVE CHAR IN A
611 612		50		•		3 3 K	#A1111	
613					* SET UP	PARAMS	FOR CONVERSIO	N ROUTINE.
614 615					* PUSH A	SCII CH	ARS INTO STACK	. POINT X AT STACK. D B=# OF CHARS TO CONVERT.
616					*		CONVERSION NA	D BEE OF CHARS TO CONVERT.
617	0245	30				PSH A		
618 619	02A6 02A7	37				PSH B TSX		
620	8450		02			LDA B	#2	
621	4450	•	94			SUBR	CONHB	CONVERT FROM ASCII TO BINARY
623	0240	24				RCC	BADTAP	IF NON-HEX CHAR, ABORT
624	024E	17				TBA		UPDATE CKSM
625 626	0282 0282	F8 F7	FFE4 FFE4	•		ADD B STA B	CKSM CKSM	
627	0285	31		•		INS	CK34	RESTORE STACK PTR
628	0286	31				INS		
629 630	0287	39				HTS		
631					*******	******	*************	
632								
633 634					* NEXT A	DRIBUFP	IN, ADNJ	
635							OR NEXT NUMBER	STRING STARTING
636 637						BUFPTR		MITER, OR FIRST
638					* CHAI	R DETRE	EN G = Z .	
639					* LEA	VES (A)	LAST CHAR SC	ANNED.
640 641					A LEA	VES (B)	ELS BYTE OF A	DR
642			••		. HET	URNSI	CC= Z FOR NO	PARAMETER
643					•		ABORTS IF NON-	HEX PARAMETER
644					-			
646					*******		*************	**********
647 648	0288	76	0288 FFDA	1	NXTADR	EQU	ADR	ADRIS 0
649	0288	11				CLR	ADR+1	ADRIE 0
650	02BE	80	0385	1		JSR	PXISTS	IS THERE A PARAMETER?
651 652	0201	26	01			HNE	NA1	YES Return #/ND Param cc=z
653	VELS	37				R13		RETURN WIND PARAM CC-2
654					* * SET UP			
655 656					* SET UP	PARAMS	FOR ASCII TO	HEX CONVERSION
657 ·	0204	Co	47		NAL	LDA B	#71	MAX. CHARS TO SCAN
658	0206					SUBH	CONHB	
659 660	02C8 02C8	87	FFEU	Â		STA A	BUFPTR ADR	SAVE RESULT
661	02CE	F 7	FFOB			STA B	ADR+1	
662	1050	80	00			LDA A	0 . X	CHECK TERMINATOR
663	0203	25	01			SUBH BCS	ALPNUM NA3	IS CHAR ALPHA? Yes
665	0207	39				RTS		
666			OUAD		* NA3	JMP	44097	NO
667 688	0208	16	0040	+	4	V PP	ABORT	<b>TU</b>
669					•			

MIC	RO	C	ON	1 F	UTE	RD	EVELO	PMENT	SOFTW	Ą
670 671										
672 673 674					+ OUTCH + + OUTCHX + IF CH	= PRINT = PRINT HAR = "	CHAR IN A T CHAR AT MEM GR', Follow W	(X) ITH LF & 4 NUL	.L3	
675 676								**********	•	
677 678 679	0208	A 6	00		OUTCHX	LDA A	0,x	ENTRY 1		
680 681			0200	I	OUTCH + FIRST (	EQU CHECK FI	DR ESC			
682 683	020E		FBCE			PSN B	ACIAS	ACIA INPUT S	TATUS	
684 685 686	02E1 02E2 02E4	57 24 F6				ASR B BCC LDA B	OC10 ACIAD	CI=RDRF NO INPUT READ ACIA		
687 688	02E7 02E9	C1 26	18	•		CMP B BNE	#ESC 0C10	NOT ESC		
689 690	0268	7E	0040	1	•	JMP	ABORT			
691 692 693	02EE 02F0 02F2	81 26	0 D 4 E		0610	SUBR CMP A BNE	PUTA #CR DC20	PRINT CHAR		
694 695	02F4	20 86			•	LDA A	0C20 #LF	NOT CR. RETU Print LF	14C M	
696 697	02F6 02F8	4F				SUBR Clr A	PUTA	PRINT 4 NULL	.8	
698 699 700	02F9	66	04		+ BEGIN ( OCLOOP	LDA B LOOP SUBR	#4			
701	02FD 02FE	5A 26	FÐ		UCLOUP	DEC 8	PUTA			
703 704	0300	80			* END LO	LDA A	#CR	RESTORE A		
705 706 707	0302	33 39			0020	PUL B RIS				
708 709		2.			•		***********		*******	
710						CROLFON	ULL			
712 713 714	0304	86	<b>UD</b>		* PCRLF	LDA A		***********		
715	0306		D5			BRA	DUTCH	OUTCH PRINTS	S LF AFTER CR	
717					*		***********		*******	
719 720 721					* PUNCH	ADDL,A	UDH Ny Contents 6		400+	
722					• 1N	HEX FUR	MAT	SETHEEN ADDL &		
724 725 726	0308 0308		0160		PUNCH	JSR	GETRNG	READ ADOL S		
727	030E 0311	CE FF 80	FFD8			LDX STA MSR	#0 DFFSET NXTADR	ANY OFFSET?		
729 730	0313 0315	27 FE	06 FFDA			BEG LDX	PHF15 ADR	NO. TES.		
731 732 733	0318	FF	FFD8	۸		STA	OFFSET			
734			0318	1	PHF15	Egu	CORDS UNTIL A	DOL I ADON		
736 757				Ī	* BEGIN	LUOP				
738 739 740	031E		FFDF		* CALCUL * PHF20	LDA B	A LENGTH = NI ADDH+1	N(30, ADDH+1-A		
741	031E 0321	FO	FFDD		FHFEV	SUB B	ADDL+1 ADDH	BI TADUM-AUDL	•	
743 744	0324 0327	5P 85	FFDC 04	۸		SBC A BNE	ADDL PUND10	D1FF .GT. 25	56	
745 746 747	0329 8560	C1 23	42 1E			CMP B ULS	#30 Pund20	LS BYTE .GT.	, 307	
748 749	0320	60	16		PUNDIO	LDA B	*30	DIFF .GT.30		
750 751	032F 0330	5C 5C 5C			PUND20	INC B		COUNT:=COUNT INCLUDES	ADDR & CKSH	
752 753 754	0331 0332 0335	F7	FFE3 0295	Ą		INC B STA B LDX	COUNT #MCRLFS			
755 756	0338 0334	5F				SUBR CLR B	PH36	8 HOLDS CKSM	•	
757 758 759	0338 033E 0340	80	FF£3 34	•		LDX BSR PSH B	#COUNT PUNBYT	PUNCH COUNT		
760 761	0341 0344	86	FFDC FFD8	Α.		LDX LDA A	ADDL	COMPUTE OFFS	ET ADDRESS	
762	0347 0348		FFD9			LDA B Subr	DFFSET+1 ADDABX			
764 765 766	034C 034F 0352	FF CE- 33	FFDA FFDA	•		STX LDX PUL B	ADR #ADR	PUNCH FROM A	DR -	
767 768	0353	80	1 F		•	85R	PUNBYT	(INCREMENTS	x)	
769	0355	8D Fe	10 FFDC	A		85R LDX	PUNBYT ADDL	RESTORE &		
771 772 775						BYTES F	RDM MEMORY UN	TIL COUNT IS E	XHAUSTED	
774	035A	80 35	18		* BEGIN I Phecio	BSR	PUNBIT	(CC=0 IF COU	JNT=0]	
776 777 778	035C 035E		FC FFDC		. END LO	BGT OP STX	PREC10			
779	0361	CE 53	FF14	2		LDX COM B	#CKSM	SAVE X Punch Cksm		
781 782	0365	E7 80	06			STA B BSR	0,X PUNBYT	CKSMI=B		
783 784 785	0369 036C 036F	8C 26	FFUC	Â		LDX CPX BNE	ADDL ADDH Phf20			
786 787	0371		0041	1	. END LO	OP JMP	MONENI			
788 789					*		**********			
790 791 792					* PUNBYT	(MEN(X	-COUNT,CKSM)	D ADJUST COUNT		
793 794					• C(=	Z 1F CO	UNT = 0		-10 283-1	
795 796	0374	E8	00		PUNBYT	ADD B Subr	**************************************	CKSM1=CKSN+M	EH(X)	
797 798 799	0376 0378 0378	7A 39	FFE3			DEC	COUNT	PRINT MEM(X)	AS 2 CHAR	
800 801	\$378	,,			*******		*******	•••••	*******	
802 803								X AS 4 HEX CHA		
804 805 806	0376*				********* * P4HEXS	SUBH	************	************	******	
807	037E	80	00		*	65K	PSPACE			
809 810					•				******	
811 812 813					*		T 1 BLANK			
814 815	0382	86	50				BLANK PUTA			
816 817	0384	39				RTS				
518 819 820					•	******	***********	**************************************	*******	
820 821 822					+ PARAM	EXISTS(	BUEPTR) (#	BUFPTR) = BUFP	TR	
823 824	•				. INC BU	FPTR UN	TIL CHAR = AL (BUFPTR)	(X) = BUFPTR Pha or Cr		
825 826 827					* SET Z	IF NO P	ARAMETER EXIS	13		
828			0385	ı	PXISTS	E@U	***********		BUFPTR)=BUFPTR	

118 INTERFACE AGE

.

	<u> </u>								
829 830	0385	FE	FFE0 0388	A 1	PXISTX	LDX EQU	BUFPTR		ENTRY FOR (X) = BUFPTR
831	0368	A 6		•	+BEGIN L	LOA A	0,x		IS CHAR ALPHANUM T
833 834	038A 038C		97			508×	ALPNUM Px2		YES, EXIT LOOP
835	038E 0390	81	00			CMP A BEQ	#CR Px2		IS CHAR CR 7 TES, EXIT LOOP
837	0392	08	F3			INX BRA	PX1		MOVE TO NEXT CHAR
839	0395		FFLO		PX2	P STX	BUFPTR		
841	0398 0398	81	90			CHP A	#CR		SET Z IF NO PARAMETER
843	•••				*******		*******		*********
845					+ RDR OF	F NS TAPE			
847						AC14	RDR DFF RTS J/P Char 3	H1GH	<b>L</b> )
849									
851 852	039B	80	0398 01	1	RDKUFF		*		815 HIGH
853	039D 03A0	67	FBCE	۸	#UF90	STA A			RIS HIGH SET ACIA CONT REG SEND TTY RDR CONT CHAR
855 854	03A2 03A4	39				SUBR	PUTA		
857 858					*******	******	******	******	*********
859 860					. RDR DN	S TAPE	READER O	N	
861 862					:	ACIA ACIA	READER D RTS D/P Char S1	LOR 1 (DC1)	)
863 864							*******		******
865 866	0345	86	03A5 41		RDRON	EQU LDA A	* #\$41		RTS LON SET ACIA CUNT REG
867 868	03A7 03AA		FBCE	•	RUN90	STA A LDA A	* #\$41 ACIAC *#\$11		SET ACIA CUNT REG Send TTY ROR CONT CHAR
869	0 3 A C 9 3 A E	39				SUBR	PUTA		
871 872							*******		*********
873 874 875					SETHEN				
876 877					•		A AND VE		
878			USAF		SETUFF	EQU		******	**********
880 861	03AF 0380	30	FFUC		361077	PSH A	ADDL		FINST CHECK RANGE: Lun Limit
882 883	0385	Fo	FFDD	Ā		LDA B	ADDL+1 SUBXAB		16-BIT SUBTRACT
864 885	0388 0388	60	OA FFDE			UHI LDA A	SE TOUT		TUO LOW HIGH LIMIT
886	0360 0300	Fo	FFDF	۸		LDA B Subr	ADDH+1 SUBXAB		
888	03C2 03C4	32			SETUUT	BCC PUL A LDA A	SETPUL		DK Dutside Range Limits
890 891 892	03C5 03C7 03C9	80	17			SUBR	#255 PUTA		TYPE DELETE (RUBDUT) TO SIGNAL FACT TO USER DTHERWISE IGNORE STORE REQUEST
893	03CB	32	0 300		SETPUL SETMEM	BRA Pul A Equ	SETHI		DTHERNISE IGNORE STORE REQUEST
895	03CC 03CE	A7	00 00		301404	STA A	0,x 0.x		VERIFY
897 898	0300	21	10		• VERIFY	BEG	SETH1 PRINT	ADR	EHROR 7
899	0302 0305	FF	FFDA FFDA	A A		STA	ADR #ADR		SET PARAM FOR PAHEX
901 902	0308 0308	60	C1 40 0250			6 S R 6 S R	PDHOFF P4HEXS		
903 904 905	0 30C 0 30F	CE 7E	0250 0084	1	PBADH	LDX JMP	#MBADR MSGABT		PRINT 'BAD ADR' PRINT MSG & ABORT
906	03E2	\$9			SE TH1	HT5	•••••		*****
908							,8YTE2,.		
910					*				
912 915	0 3E 3	6D	6360 8850	1	sr	EQU JSR	* NX1ADR		ADRIS NEXT PARAM
914 915	0510	FŁ	FFDA		* 5#5	LDX	ADR		SAVE ADR IN ADDL
916 917 918	0369	**	FFDC	•	• BEGIN ·	STX	ADDL		
919	03EF	80 27	0288 01	ı	SMIU	JSR JSR	NXTADR SM30		ADRIE NEXT PARAM END OF LINE. EXIT LUOP. XIE ADD TO HE SET
156	03F1	FE 17	FFDC	۸		LDX	ADDL		ALT ADD TO BE SET
923	03F5 03F7	80 08				BSR Inx	SETHEM		MEM(X):=A, VERIFY MOVE TO NEXT ADD
925 926	03F8 03F8	FF 20	FFDC EF	٨		STA	ADDL Sm10		
927 928					* END UF	LUUP			
929	Q SF D	7E	0047	I		146 146	MONEND		*****
931 932					A NAIT F	-	CHAR, ECH	0) (#E	CHO)≭ECHU A
933 934 935					1F	(#EChu	O TON C	, ECHO	CHAR
936 937	·				##111¥	EQU			*****
938 939	0400			•	+LOUP UN	TIL INP SUBR	UT .NE. GETA #ESC #20	808001	READ TTY
940	0402	81 26	18			CMP A BNE	#ESC #20		ESCAPE ? NO
942	0406	7E 81	00AD 7F F 3	1	#2U	CHP A	ABORT #RUBOUT		YES, ABORT Rubout ?
944 945 946	040B		FS FFE4		*END UNT	BEQ	#10 ECHD		YES CONTINUE LOOP
947	0410	27	03			BEG	#30 DUTCH		NU ECHO Echu A
949 950	0415	39		·	<b>#30</b>	RTS			
STHE	DL TAB	LES							5465 A
ABORT	FFF6	Ĩ	ACIAS	A 5	0005 1 FBCE A	ACIAC	FBCE A 0008 A 0013 A	ACIAD	FBCF A FFDE A
BADINP	0040	Î.	BADT	P	0242 1	BASE	0013 A FF90 A 0087 I FFE0 A 0129 I 0013 A 015A I 0013 A 0014 A 0014 A	BREG	0020 A FFEC A
811	0240	ĩ	BUF	`	FF90 A	BUFPTR	FFED A	BURN	0001 R FFE3 A
CR	0000	÷	CREG		FFEB A	CS1	0129 1	CTABLE	E 008C 1 0136 I
DHIG	0138	i	DHSO		013E I	U450	015A I	FCHO	FFF9 A
F310	0255	į	610 6F TR		01AA I	GETA	0014 A	GETRG	0252 I 1 017E I 019F I
IROVEC	FFF8	Ă	LAST		FFFF A+	LDR10	0217 I 0228 I	LF LHF9	000A A 022F I
LOAD	01AD	i	LUUF	5 T	0180 1	MUNENS	0228 I 0250 I 0041 I	MUNEN	S 0295 I D 0047 1
MONENT	0041	ĩ	MON1 MRND	TR Er	0047 I 0265 I	HUVE	0002 R 0080 1	MPEOF	I 4850 I 0600 M
MTAPER	0281 FFFC	1 A	NA1 NULL	1	02C4 1 0164 1	NAS NULLS	0208 I 0162 I*	NEXT2	0 029E I R 0288 I
OC 10 OUTCH	3350 0200	1	0020	нx	0302 1 1 8050	UCLOUP P2HEX	02F8 I 000F A	OFFSE P4HEX	T FFD8 A 0010 A
PHHEIS PHF20	037C 0318	1	PBADI PIN1	T	03DC 1 0005 R	PCRLF PMSG	0304 1 0012 A	PHF15 PH1	0318 I 00F3 I
PREGS	00F8 00EE	1.	PRUM	AD.	0005 1 FFDA A 0242 1 0002 1 FFPA A 0742 1 0002 1 FFE4 A FFE4 A FFE4 A FFE4 A 0082 1 0134 1 0104 1 0140 1 0247 1 0247 1 0144 1 0244 1 0144 1 0244 1 0144 1 0144 1 0144 1 0142 1 0145 1 0146 1 0145 1 0146 1 0047 1 0146 1 0047 1 0047 1 0047 1 0047 1 0047 1 0047 1 0047 1 0047 1 0047 1 0046 1 0047 1 0047 1 0046 1 0047 1 0047 1 0046 1 0046 1 0047 1 0046 1 0047 1 0046 1 0047 1 0045 1 0047 1 0000 1 0000 1 0000 1 0000 1 0000 1 0000 1 0000 1000000	PRTXD	0009 A*	PSPACE	FFF0 A E 0380 I 0 032F I
PUTA	0011		PX1 RDPP	E -	0242 I 0502 I 0502 I 05790 A FFEH A 0502 I 0502	PX2 RORDFF	025D I 0001 I 0002 R 0002 R 0208 I 0162 I* 0278 I 00162 I* 0304 I 0017 A 0304 I 0009 A* 0320 I 0398 I 0398 I 0100 I	PXIST	0 032F 1 8 0385 1 0385 1
READ	0003	R	RECT	۲P	FFE2 Å	RESTAK	010C I	RNGER	R 0191 I

### N

					and the first of the			and a sum of a subset of the	
МІС	RO	C	ON	AF	PUTE	RD	EVELO	PMENT	SOFTWARE
VFY	03E3 FFF2 00CC 00BE 0004	1 1 1 1 1 1 1 1 8	R049 R130 SAVE SETO SM10 STAR S#13 S#14 #10	SP FF T EC	03A7 1 0009-1 FFE5 An USAF 1 U3EC 1 0000 1 FFFA A 0400 1	RSRSR RT90 SAVEX SETDUT SM30 START1 SW140 TCUUNT W20	FET AN SETN 03C4 1 SETF 03FD 1 SMS	0075 A 10 0362 I 201 0368 I 0366 I 488 0008 A 50 0008 I	·
	0400	-	AREG		FFEE A				1
	KSUM I				U (VOCO D46 (0416	)			
LEN	, in Ur	136					INGS, THIS ASS	EMBLY	
PAGE	1 PRC	м	01/	04/	76 9126	PRUM	BURNER ADDITIO	N TO PROTU	
574T 1	LOC	08	JECT	۳	SOURCE				*****
2 3						TITLE		ADDITION TJ PR	
5					* PROM I		¥1/08/76		•
9. 10								MICRUSYSTEMS	1NC.
11 12 13								*********	*******
14 15 10			0001		+ ASSEA	EQU	110NS	O# MOVE ROUT	INE EXCLUDED
17 18 19			00UA	•	DELAY	EQU Opt 13el	10 LSKP,LMAC	POST PROGRAM	DELAY, BEFORE VFY (MS)
20 21 22	0416					URG NEF HEF	PCRLF, PSPACE	G,NXTADR,PXIST ,SETMEM,ABORT,	S, RNGERR, PUADR MUNITR
23 24 25					•	REF DEF	BURN, MUYE, RE	DDL, ADDH, COUNT AD, VFY, PINIT	
26 27 28			FOCU		* P14	EQU	H'F8C0		
29 30 31 32			0001 0004	î	V50 PRUM	E90 E90	H'FBC1-PIA H'FBC4-PIA M BUFFER (DEFA		
33 34 35			FCOO		RAM	EQU	H'FCOO		
36 37 38					+ CHAR	MACTER T	YPING MACRO		
39 40 41						IF CHAN LUAA #0 IEND	K Ö Char		
42 43 44					•	MEND			
45 46 47					* RSRSF * Call	ACRU			
48 49 50 51						SWI BYTE II MEND	TEM.		
52 53 54			0011		A KSKSK PRINTA	R CALL I	LUCATIONS		
55 50 57			0010		PAHEX	EQU	16 PROM BURNER PI	A'S	
58 59 60	0416 0419	86	F 16 C u 38		PINIT	LDX LDAA	#PIA #8'00111000	TURN UFF 50V	
61 62 63	041B 041D 041F	A7	01 01 3A 05			URAA STAA LDAA	V50,X V50,X #B'00111010		
64 65 66 67	0421 0423 0425 0427	47 6F	05 07 06 04			STAA Staa Clr Clr	PRD4+1,X PRD4+3,X PRO4+2,X	R/A TO READ (HOPE NO DUU PRUM DATA SE	BLE-DRIVE HERE) T to inputs
65 69 70	0429 0428 0420	63	04 3E 05			CUM LDAA STAA	PRJM,X PRJM,X #8'00111110 PRJM+1,X		SS AS DUTPUTS RESS DUTPUT REG.
71 72 73	042F	39	•••		* * TYPE	KT S	INARY, ENCLOSE		
74 75 76	0430 0431	37 30			* P851N	PSH8 PSHA		SAVE 8	
77 78 79	0432 0434 0435	80 32	0F 08			BSR PULA LDAB	PSP #B	PRINT LEADIN	
80 81 82	0437 0438 0439		18		18	ROLA PSHA LUAA	#24	(=1/2 ASCII	•0•)
83 84	0438 043C	49	•		•	ROLA TYPE IF	0		
	043C 043C	SF			•	LDAA # IEND CALL	PRINTA		
85 86	0430 043E 043F	37 52 54	11		•	S#I BYTE PULA DECS	PRINTA		
87 88 89	0440 0442 0443	26 33	F5 0007	ĸ	454	BNE PULB JMP	18 PSPACE	PRINT ONE MO	RE SPACE
90 91 92					*		DRESS SETUP &		
93 94 95	0446 0449 044C	FF	FC00 000D FE00	A R A	RASV	LDX STX LDX	#RAM ADDL #RAM+512	INTITALIZE P	UINTERS TO DEFAULT RAM
96 97 98	044F 0452 0455	FF 7F	000E 000F 0003	R R R		STX CLR JSR	ADDH COUNT PXISTS	SET FULL PRU	M FLAG RESS.
99 100 101	0458 045A 045D	80 70	06 0001 000F	ĸ		BEQ JSR INC	: A 1 GE TRNG COUNT		
102 103 104	0460 0463 0465	F F BD	0002	R	:#1	LDX STX JSR	ADDL PROMAD NXTADR	DEFAULT PROM IS SAME AS S TRY FOR PROM	ADDRESS TART ADDRESS
105	0469 0468 046E	FE		R		BEQ LDX STX	143 ADR Promad	NJ. YES.	
108 109 110	0471 0474 0475	0D E6	07	R	:43	LDX SEC LDAB	#PRUMAD 7,x	VERIFY THAT (Force Borro #ADDH+1	RANGE <= 512 #)
111 112 113	0477 0479 0478	23 40 42	05 06 04			SUCU LDAA SUCA	5,X 6,X 4,X	=ADDL+1	
114 115 116	047D 047F 0481	81 2C EB	0B 01			CMPA BGE ADDB	#2 :A4 1,x	SHOULD BE 1 Too Big. Also Should	OR 0 NUT OVERSTEP PROM
117	0483 0485 0487	84 84	00 00 FE			ADCA EURA ANDA	0,X 0,X #H'FE		
120 121 122 123	0489 0488 048C	26 39 7E	01 0004	R	144	BNE RTS JMP	IA4 RNGERR	IT DOES. Address Rang	EERROR
124					1 198	RAM 6	ROM ADDRESS &	DATA	

## SET FULL PRUM FLAG

### MICROCOMPUTER DEVELOPMENT SOFTWARE

125	048F		0000		* VENH		*400L	TYPE RAM ADDRESS
127	0492		0000	×.	VERM	LUX Call	PAHEX	TTPE NAM ADDRESS
	0492	3F			•	S#1		
	0493		10		•	BYTE	PAHEX	
120	0494	FE	0000	R		LUX	ADDL	NUM THE BYTE THERE
129	0497	A6	00			LUAA	0,x	ADD THE OTTE THERE
130	0499	8D	95			BSH	PBJIN	
151	0498	ВÞ		A		LUAA	PROM+2+PIA	THEN PROM DATA
132	049E	8D	90			BSR	PBBIN	
1 5 3	0440	CE	0005	ĸ		LDX	*PRJMAD	NOW IF ADDRESS (LOW 8) DOES NOT MATCH RAM ADDRESS,
134	0443	Ab	01			LDAA	1.x	DUES NOT MATCH RAM ADDRESS.
135	0445 0447	27	05			LMPA HEW	5.4	= ADDL
137	0449	<i>c</i> '	ve			CALL	PAHEX	PRINT PROM ADDRESS
	0449	SF			•	Swl	FAREA	FRINT FRUM ADDRESS
	0444		10		+	BYTE	PANEX	
138	0448	80	0000	H	:1	JSR	PURLE	
139	OWAE	66	44			LUAA	*64	
140	0480	48				ASLA		Ex11 C=0, Z=0, y=1
141	0481	39				RIS		
143					* FROM		SETUP & DATA	
144						ADDRESS	SETUP & DATA	REAU
145	0482	CF	0008		AUDHS	LDX	#PROMAD	
146	0485	Ab	01			LDAA	1.8	LO# 8 8175
147	0485	A6 87	FBC4	۸		STAA	1,X PRJM+PIA	
148	048A	Ab	00			LDAA	0.*	HIGH BIT
149	048C	CE	FBCO	۸		LUX	#PIA	
150	048F	48				ASLA		POSITION IT
151	04C0 04C1	4C 46				INCA		AITH DATA REGISTER SELECT
152	0401	48				ASLA ASLA		
153	0462	48 A8	07			EURA	PR34+3,X	INSERT INTO CONTROL
155	0405	84	OC.			ANUA	#12	THISCHT THID CONTROL
	0407		07.			EURA	PP7M+3.x	
156	9469	A7	07			STAA	PROM+3.X	
158	0468	Ab	0.6			LDAA	PR04+2, x	READ DATA
159	0400	39				RTS		
100								
101					* PRUM	VENIFY		
102			4.4.5		*			
163	04CE	80		1	VFY	JSH	RASV	GU SETUP ADURESSES
164	0401 0405	80 24	50		1 V	BSR	VFY1	VERIFY ONE LOCATION
165	0405	80	50 34			BLL	IN JVER	VERIFY UNE LUCATION NO ERROR, UN PRINTED. PRINT FIXABLE ERROR.
167	0407	80	ii i		1 N	BSH	INCAD	INCREMENT ADDRESSES
108	0409	20	Fo			SRA	1	INCREMENT RODRESSES
169		•••						
169					* PRUM	READ		
171								
172	0408	BD	0440	1	READ	JSH	RASV	SET UP PDINTERS READ DNE BYTE
175	04DE	.80	50		:*	BSR	ADDRS	READ ONE BYTE
174	04E0 04E3	FE BD				LDX	ADDL SETMEM	
170	0465	80	0208	ĸ		JSR BSR	INCAD	STUPE IN RAM Nexti
177	0418	20	F4			BRA	INLAU IR	NEXII
178							••	
178					INCR 1	EMENT HA	M/PROM ADDRESS	POINTERS
180					*			
181	04EA	FE	0000	ĸ	INCAD	LDX	PROMAD	
182	04ED	08 FF				INX STR		
183	041E	FF	0005	R	INK	STA	PROMAD	
184	04F1				INK	LDX	ADDL	
185		**	0000					
	0465	08				INX	40.01	
167	04F5	08 FF	0000	R		STX	ADDL	
167	0418 04FB	08 FF 80 26	0000 000E 85	R		STX CPx	ADDH	
188	04+8	08 FF	0000	R	Ex11	STX	ADDH	EXIT TO MONITOR
188 189 190	0418 04FB	08 FF 80 26	0000 000E 85	*		STX CPX BNE JMP	ADDH ADDRS MONITR	
188 189 190	0418 04FB	08 FF 80 26	0000 000E 85	*		STX CPX BNE JMP	ADDH	
188 189 190 191 192	04+8 04FB 04FD	08 FF 8C 26 7E	0000 0001 85 0004	*	* PROM	STX CPX BNE JMP DATA VE	ADDH ADDHS MGNITR RIFY, DNE BYTE	
188 189 190 191 192 193	04+8 04FB 04FD 0500	08 FF 8C 26 7E 8D	0000 0001 85 0004			STX CPX BNE JMP DATA VE USR	ADDH ADDRS Monitr Rify, one byte Addrs	
188 189 190 191 192 193 194	04+8 04FB 04FD 0500 0502	08 FF 8C 26 7E 8D FE	0000 000E 85 000A 80		* PROM	STX CPX BNE JMP DATA VE USR LDX	ADDH ADDRS Mgnitr Rify, One Byte Addrs Addl	
188 189 190 191 192 193 194 195	04f8 04f8 04f0 0500 0502 0505	08 FF 8C 26 7E 8D FE	0000 000E 85 000A 80 000D		* PROM	STX CPX BNE JMP DATA VE USR LDX CMPA	ADDH ADDHS MONITR RIFY, ONE BYTE ADDRS ADDL 0, 4	SET UP & READ A BYTE Compare to Ram
188 189 190 191 192 193 194 195	04f8 04f8 04fy 0500 0502 0505	08 FF 8C 26 7E 8D FE 41 27	0000 000E 85 000A 80		* PROM	STX CPX BNE JMP DATA VE USR LDX CMPA BEQ	ADDH ADDRS Mgnitr Rify, One Byte Addrs Addl	SET UP & READ A BYTE Compare to Ram
188 189 190 191 192 193 194 195 196 197	0468 0468 0460 0500 0502 0505 0507 0509	08 FF 8C 26 7E 8D FE 43	0000 000E 85 000A 80 000D		* PROM	STX CPX BNE JMP DATA VE USR LDX CMPA BEQ COMA	ADDM ADDMS MGNITR RIFY, ONE BYTE ADDRS ADDL 0, X 3,X	SET UP & READ A BYTE COMPARE TO RAM OKI (200, Zal, Ya0 Mu, IS IT Flagify
188 189 190 191 192 193 194 195 196 196 198	0418 04FB 04FD 0502 0502 0505 0507 0507 0507 0504	08 FFC 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7	0000 0004 0004 0004 0000 00 00		* PROM	STX CPX BNE JMP DATA VE USR LDX CMPA BEQ CUMA ORAA COMA	ADDA ADDAS Monitr Rify, One Byte Addrs Addl 0, x 1x 0, x	SET UP & READ A BYTE Compare to Ram Oki (20, 21, 40 No, 15 it flager 1.2. Nu Ramed, Promeit
168 189 190 191 192 193 194 195 196 197 196 200	0418 04FB 04FD 0500 0502 0502 0505 0507 0509 0504 0500	08 FFC 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7	0000 0001 85 0004 80 0000 00 00 00 00		* PROM	STX CPX BNE JMP DATA VE USR LDX CMPA BEQ CUMA ORAA CIMA HNF	ADDM ADDMS MGNITR RIFY, ONE BYTE ADDRS ADDL 0, X 3,X	SET UP & READ A BYTE COMPARE TO RAM OKI (200, Zal, Ya0 Mu, IS IT Flagify
168 189 190 191 192 193 194 195 196 197 196 199 200 201	0418 04FB 04FD 0500 0502 0502 0502 0507 0507 0504 050C 050F	08 FB27E 8 F17 8 F17 4 A 3 6 4 2 4 4 2 4 4 2 4 5 4 5 4 5 4 5 4 5 5 5 5	0000 0004 0004 0004 0000 00 00		* PROM * VFY1	STX CPX BNE JMP DATA VE USR LDX CMPA BEQ CUMA URAA CUMA UNA HNE INCA	ADDA ADDAS Monitr Rify, One Byte Addrs Addl 0, x 1x 0, x	SET UP & READ A BYTE Compare to Ram Oki (20, 21, 40 No, 15 it flager 1.2. Nu Ramed, Promeit
168 189 190 191 192 193 194 195 196 196 200 200 202	0468 0460 0500 0502 0505 0507 0507 0507 0507 050	08 FBC 7 8 DE 17 8 FE1 24 4 4 39	0000 85 000A 80 0000 00 07 07 00 02	R R R	* PROM VFY1	STX CPX BNE JMP DATA VE USR LDX CMA BEQ CUMA BEQ CUMA UNA CUMA UNE INCA RTS	ADDA Addas Monitr Minitr Rify, one byte Addrs Addl 0,x ix 0,x jver	SET UP E READ A BYTE COMPARE TO RAM OK: CEO, Zel, YHO NO. IS IT FIXABLE? I.C. NU RAMBO, PROMEIT I.C. NU RAMBO, PROMEIT YES. CEI, ZEO, YEO
188 189 190 191 192 193 194 195 196 197 198 200 201 201 202	0418 04FB 04FD 0500 0502 0502 0502 0507 0507 0504 050C 050F	08 FB27E 8 F17 8 F17 4 A 3 6 4 2 4 4 2 4 4 2 4 5 4 5 4 5 4 5 4 5 5 5 5	0000 85 000A 80 0000 00 07 07 00 02		* PROM * VFY1 1X JVER	STX CPX BNE JMP DATA VE USR LDX CMPA BEQ CUMA URAA CUMA UNA HNE INCA	ADDA ADDAS Monitr Rify, One Byte Addrs Addl 0, x 1x 0, x	SET UP & READ A BYTE Compare to Ram Oki (20, 21, 40 No, 15 it flager 1.2. Nu Ramed, Promeit
188 189 190 191 192 193 194 195 196 197 198 200 201 202 203 204	0468 0460 0500 0502 0505 0507 0507 0507 0507 050	08 FBC 7 8 DE 17 8 FE1 24 4 4 39	0000 85 000A 80 0000 00 07 07 00 02	R R R	* PROM * VFY1 JVER *	STX CPX BNE JMP DATA VE USA CMPA BEQ CUMA BEQ CUMA URAA UNE INCA RTS JMP	ADDĂ ADDAS MONITR RIFY, DNE BYTE ADDRS ADDL 0,X 1X 0,X JVER VERH	SET UP E READ A BYTE COMPARE TO RAM OK: CEO, Zel, YHO NO. IS IT FIXABLE? I.C. NU RAMBO, PROMEIT I.C. NU RAMBO, PROMEIT YES. CEI, ZEO, YEO
188 189 191 192 193 194 195 196 196 196 200 200 200 200 200 200 200 200 200 20	0468 0460 0500 0502 0505 0507 0507 0507 0507 050	08 FBC 7 8 DE 17 8 FE1 24 4 4 39	0000 85 000A 80 0000 00 07 07 00 02	R R R	* PROM * VFY1 JVER *	STX CPX BNE JMP DATA VE USR LDX CMA BEQ CUMA BEQ CUMA UNA CUMA UNE INCA RTS	ADDĂ ADDAS MONITR RIFY, DNE BYTE ADDRS ADDL 0,X 1X 0,X JVER VERH	SET UP E READ A BYTE COMPARE TO RAM OK: CEO, Zel, YHO NO. IS IT FIXABLE? I.C. NU RAMBO, PROMEIT I.C. NU RAMBO, PROMEIT YES. CEI, ZEO, YEO
188 189 190 191 192 193 194 195 196 197 198 200 201 202 203 204	0448 04FB 04FD 0500 0502 0505 0507 0509 0507 0509 0500 0507 0509 0510 0511	08 FBC 7 8 DE 17 8 FE1 24 4 4 39	0000 000E 85 000A 0000 00 07 00 02 048F	н н н 1	* PROM * VFY1 JVER *	STX CPX BNE JMP DATA VE USR LDX CMPA BEQ CUMA DRAA CUMA INCA RTS JMP BURNEN	ADD ADDA ADDAS ADDAS ADDAS ADDL O,X JVER VERN KOUTINE RASV	SET UP & READ A BYTE COMPARE TO RAM OKI CEO, ZEI, VHO NO. IS IT FIXABLE? I.C. NU RAMED, PROMEI? TES. CEI, ZEO, VEO NO, TYPE ERHOR
188 189 191 192 194 195 195 196 201 201 201 203 204 205 205 205 205 205	0448 04FB 04FD 0500 0502 0505 0507 0509 0507 0509 0500 0507 0509 0510 0511	08 FFC6 8 8 5 7 8 8 5 8 5 8 5 8 7 8 8 8 8 8 8 8	0000 85 000A 80 0000 00 07 07 00 02	R R R	* PROM * VFY1 JVER * PROM	STX CPX BNE JMP DATA VE USR LDX CMPA BEQ CUMA COMA COMA URAA UNA SINCA RTS JMP BURNEN JSR	ADD ADD ADD MONITR Riffy, ONE BYTE ADDRS ADDL O,X JVER VERH HOUTINE RASY	SET UP E READ A BYTE COMPARE TO RAW NO, IS IT FIAGE? I.E. NU RAMEO, PROMEIT YES. CEI, ZEO, YEO NO, TYPE ERMOR SET UP PARAMETERS
188 189 191 192 193 194 195 195 198 201 201 205 204 205 204 205 205 205 205 205 205 205 205	0448 04FB 04FD 0500 0502 0505 0507 0509 0507 0509 0500 0500 0510 0511	08 FFC 26 7 8 DFE1 2 7 4 4 3 9 7 8 0 0 26 8 0 7 6 0 0 26 8 7 8 0 7 8 0 7 6 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7	0000 000E 85 000A 0000 07 00 02 048F 048F	R R I IR	* PROM * VFY1 JVER * PROM	STX CPX BNE JMP DATA VE BSR LDX CMPA BCR CUMA URAA CUMA URAA CUMA INCA RTS JMP BURNEN JSR TST BNE	ADDY ADDYS MONITR RIFY, DNE BYTE ADDRS O,4 IX O,X JVER VERR VERR KOUTINE RASY COUNT	SET UP E READ A BYTE COMPARE TO RAM NO. IS IT FIAGEF I.E. NU RAMMO, PROMIT YES. Cal. 200, 900 NO. Type Erhor Set up Paraméters IF Full, unparameterized,
188 189 191 195 194 195 194 195 200 200 200 200 200 200 200 200 200 20	0448 04FB 04FD 0500 0502 0505 0507 0504 0506 0506 0506 0507 0506 0507	08 FFC 26 F 8 F 8 F 8 F 8 F 8 F 8 F 8 F 8 F 8 F	0000 000E 85 000A 0000 00 00 00 00 02 048F 000F 1E 000F		* PROM VFY1 JVER * PROM BUHN	STX CPX DNE JMP UATA VE USH LDX CMPA BEC CUMA CUMA CUMA CUMA URAA CUMA SHE INCA STST STST SLR	ADDY ADDY MONITR RIFY, ONE BYTE ADDRS ADDL 0,4 1X 0,4 JVER VERH KOUTINE RASY EQUIT 18 PROMAD	SET UP E READ A BYTE COMPARE TO RAW NO, IS IT FIAGE? I.E. NU RAMEO, PROMEIT YES. CEI, ZEO, YEO NO, TYPE ERHOR SET UP PARAMETERS
188 1890 191 192 193 194 1967 1967 1967 200 200 200 200 200 200 200 200 200 20	0448 04FB 04FD 0500 0502 0505 0507 0504 0506 0506 0510 0511 0511 0514 0517 0514 0515 0514 0515	08 FFC6 27 8 FE17 3 AA36 29 F 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8	0000 000E 85 000A 80 0000 07 02 048F 048F 18 0406 18 0406 18 0408 91	R R I IR	* PROM * VFY1 JVER * PROM	STX CPX DNE JMP DATA VE UDATA VE UDATA VE UDA CMPA UDA UDA UDA UDA UDA UDA UDA UDA UDA UD	ADD ADDA MONITA RIFY, DNE BYTE ADDAS ADDOS 0,4 1X 0,5 1X 0 1X 0,5 1X 0 1X 0 1X 0 1X 0 1X 0 1X 0 1X 0 1X	SET UP E GEAD A BYTE COMPARE TO RAM OKI CEO, ZAL, YMB NO, IS IT FIXABLEP I.C. NU RAMMO, PROMEIT YES. CEI, ZEO, YEO NO, TYPE ERMOR SET UP PARAMETERS IF FULL, UNPARAMETERIZED, DO BLANK CHECK
188 1890 1912 1933 1944 1957 1994 2001 2023 2034 2035 2034 2056 2056 2056 2056 2056 2056 2056 2056	0448 0447 0500 0502 0502 0505 0507 0507 0507 050	08 FBC6 E BC7 BC6 E BC7 BC7 BC7 BC7 BC7 BC7 BC7 BC7	0000 000E 85 000A 80 0000 00 00 00 00 00 00 00 00 00 00 0	R R R I IR R	* PROM VFY1 JVER * PROM BUHN	STX CPX DNE JMP UATA VE UDX LDX LDX CMPA BEQ CUMA UDRA UDRA UDRA BURNEN JSR TST UDRNEN JSR TST UDRNEN USR USR USR USR USR USR USR USR USR USR	ADDY ADDY ADDYS ADDYS ADDRS ADDL 0,4 1X 0,4 JVER VERH KOUTINE PADYS ADDYS ADDYS ADDYS ADDYS	SET UP E READ A BYTE COMPARE TO RAM NO, IS IT FILAGER I.E. NU RAMEO, PROMEIT TES. CEI, 200, 90 NO, TYPE ERHOR SET UP PARAMETERS IF FULL UNPARAMETERIZED, DO BLLAME CMECK AMA IT ISN'T
188 1890 1911 1922 1933 1945 1945 1967 1967 2012 2034 2005 2005 2005 2005 2005 2005 2005 200	0448 04FB 04FD 0500 0502 0505 0507 0509 0505 0507 0507 0510 0511 0514 0517 0514 0517 0514 0517 0514	08 FF 82 6 E E E E E E E E E E E E E E E E E E	0000 0002 85 0000A 0000 00 00 00 00 00 00 00 00 00 0	R R R I IR R	* PROM VFY1 JVER * PROM BUHN	STX CPX DATA VE UDATA VE UDX LDX LDX LDX LDX LDX LDX LDX LDX LDX L	ADDW           ADDWS           MONITR           RIFY, OME BYTE           ADDRS           O.4           O.4           O.4           JVER           VERH           MOUTINE           RADY           COUNT           HOPSAD           MORDAD           MORDAD	SET UP E GEAD A BYTE COMPARE TO RAM OKI CEO, ZAL, YMB NO, IS IT FIXABLEP I.C. NU RAMMO, PROMEIT YES. CEI, ZEO, YEO NO, TYPE ERMOR SET UP PARAMETERS IF FULL, UNPARAMETERIZED, DO BLANK CHECK
188 189 190 191 192 193 195 196 196 201 196 201 200 200 200 200 200 200 200 200 200	0448 04FB 04FD 0502 0502 0505 0507 0509 0500 0500 0500 0500 0511 0517 0517 0517	08 FBC6 E DE173AA30C9 B72782C6 B72782C6	0000 0002 85 000A 80 000 00 000 000 000 18 0000 18 0000 18 0000 18 0000 18 0000 0000 18 0000 0000 18 00000000	R R R I IR R	* PROM VFY1 JVER * PROM BUHN	STX CPX DATA VE BSR LDX LDX LDX CMPA BEGA CUMAA URAA CUMA LDX RTS JMP BURNEN JSR BURNEN JSR BURNEN LDX LDX LDX LDX	ADDW           ADDWS           MONITR           RIFY, OME BYTE           ADDRS           O.4           O.4           O.4           JVER           VERH           MOUTINE           RADY           COUNT           HOPSAD           MORDAD           MORDAD	SET UP E READ A BYTE COMPARE TO RAM NO, IS IT FILAGER I.E. NU RAMEO, PROMEIT TES. CEI, 200, 90 NO, TYPE ERHOR SET UP PARAMETERS IF FULL UNPARAMETERIZED, DO BLLAME CMECK AMA IT ISN'T
188 189 190 191 193 195 195 195 196 200 200 200 200 200 200 200 200 200 20	04+8 04FB 04FD 0500 0502 0507 0507 0507 0507 0507 0507	08 FBC6 E B E 17 34 43 44 24 57 B 72 7 B 7 C 6 C C C C C C C C C C C C C	0000 0002 85 0000A 0000 00 00 00 00 00 00 00 00 00 0	R R R I IR R	* PROM VFY1 JVER * PROM BUHN	STX CPX DATA VE UDATA VE UDX LOX LOX LOX LOX LOX LOX LOX LOX LOX LO	ADDM ADDMA MONITR RIFY, OME BYTE ADDRS ADDL 0,4 0,4 JVER VERN KOUTINE RASY COUNT 18 HOUTINE RASY COUNT 19 HOMAD ADDRS HOMAD ADDRS HOMAD ADDRS HOMAD ADDRS HOMAD ADDRS HOMAD ADDRS HOMAD HOMAD HOMAD HOMAD HOMAD HOMAD HOMAD HOMAD HOMAD HOMAD HOMAD HOMAD HOMAD HOMA HOMA HOMA HOMA HOMA HOMA HOMA HOMA	SET UP E READ A BYTE COMPARE TO RAM NO, IS IT FILAGER I.E. NU RAMEO, PROMEIT TES. CEI, 200, 90 NO, TYPE ERHOR SET UP PARAMETERS IF FULL UNPARAMETERIZED, DO BLLAME CMECK AMA IT ISN'T
188 189 190 191 193 195 195 195 196 200 200 200 200 200 200 200 200 200 20	04+8 04FB 04FD 0500 0502 0507 0507 0507 0507 0507 0507	08FC6E BE173AA36C9E B72782C626A	00000 0000 85 0000A 0000 00 00 00 00 00 00 00 00 00 0	R R R I IR R	* PROM VFY1 JVER * PROM BUHN	STX CPX DATA VE BSR LDX LDX LDX CMPA BEGA CUMAA URAA CUMA LDX RTS JMP BURNEN JSR BURNEN JSR BURNEN LDX LDX LDX LDX	ADDM           ADDMS           MONITA           RIF*, OWE BYTE           ADDAS           ADDAS           ADDAS           JUNE           JVER           VERH           VUTINE           RASY           COUNT           IB           PRDMAD           IC           OX	SET UP E READ A BYTE COMPARE TO RAM NO, IS IT FILAGER I.E. NU RAMEO, PROMEIT TES. CEI, 200, 90 NO, TYPE ERHOR SET UP PARAMETERS IF FULL UNPARAMETERIZED, DO BLLAME CMECK AMA IT ISN'T
1889 1991 1992 1993 1995 1995 1995 1997 2001 2005 2005 2005 2005 2005 2005 2005	04+8 04+8 04FD 0500 0502 0507 0504 0507 0504 0507 0504 0507 0507	08FC6EE 0DE173AA30C9E 0006F006EC0C666	0000 000 85 000A 80 0000 000 0000 18 0000 18 0000 18 50 000 15 50 00 50	R R R I IR R	* PROM VFY1 JVER * PROM BUHN	STX CPX DNE JMP DATA VE USH LOPA BUR CUMA BEG CUMA BUR NEA JMP JST UNC ST SUR SUR UNC LOAA ANDA	ADDM           ADDMS           MONITA           RIF*, DNK BYTE           ADDAS           ADDAS           ADDAS           JVER           VERR           VER           COUNT           P           PADPAS           NCGDDS           NCGDDS           NCGDDS           I,           I,           I,           I,           I,           SPADMAD           I,           NCGDOS           SA           O,X	SET UP E READ A BYTE COMPARE TO RAM NO, IS IT FILAGER I.E. NU RAMEO, PROMEIT TES. CEI, 200, 90 NO, TYPE ERHOR SET UP PARAMETERS IF FULL UNPARAMETERIZED, DO BLLAME CMECK AMA IT ISN'T
1889 1992 1993 1995 1995 1995 1995 2001 2003 2004 2006 2006 2006 2006 2006 2006 2006	04+8 04FD 04FD 0500 0502 0502 0502 0502 0502 0502 050	08FC6EE 0DE173AA30C9E 0006F006EC0C666	0000 000E 85 000A 80 000 00 00 00 00 00 00 00 00 00 00 00	R R R I IR R	IX JVER PROM VFYS PROM BUHN IC	STX CPX DATA VE BNE JMP DATA VE BSR UDA COMA COMA COMA COMA COMA COMA STS JMP BURNEN JSR TST SNE CLR BURNEN DSR TST SNE CLR UDX UDX UDX UDX UDX UDX UDX UDX UDX UDX	ADDM ADDMA MONITR RIFF, ONE BYTE ADDRS ADDL 0,4 IX 0,X JVER VERH KOUTINE RASY COUNT PBOAD PDOSS MCCOOD PPGOAD I,4 IC 0,4 IX COUNT I,5 I,5 C	SET UP E READ A BYTE COMPARE TO RAM NO, IS IT FILAGER I.E. NU RAMEO, PROMEIT TES. CEI, 200, 90 NO, TYPE ERHOR SET UP PARAMETERS IF FULL UNPARAMETERIZED, DO BLLAME CMECK AMA IT ISN'T
1889 1992 1993 1993 1995 1997 1996 1997 1996 1997 1996 1997 2001 2004 2005 2004 2005 2005 2005 2005 2005	04+8 04FD 0500 0502 0502 0502 0502 0502 0502 050	08FC6E 0EE173A36C9E 0006FD6EC6C665F	0000 000E 80 000A 80 000 00 00 00 00 00 00 00 00 00 00 00	R R R I IR R	IX JVER PROM VFYS PROM BUHN IC	STX CPX DATA VE BNE JMP DATA VE BSR UDA COMA COMA COMA COMA COMA COMA STS JMP BURNEN JSR TST SNE CLR BURNEN DSR TST SNE CLR UDX UDX UDX UDX UDX UDX UDX UDX UDX UDX	ADDM ADDMS MONITR RIFY, OME BYTE ADDRS ADDRS ADDRS ADDRS ADDRS ADDRS ADDRS ADDRS VERN VERN KOUIINE RASY COUNT IB MORAD ADDRS NCGOOD I,K IC 0,K 0,K	SET UP E READ A BYTE COMPARE TO RAM NO, IS IT FILAGER I.E. NU RAMEO, PROMEIT TES. CEI, 200, 90 NO, TYPE ERHOR SET UP PARAMETERS IF FULL UNPARAMETERIZED, DO BLLAME CMECK AMA IT ISN'T
1889 1991 1923 1992 1995 1996 1996 1996 2012 2005 2005 2005 2005 2005 2005 2005	04+8 04FD 0500 0502 0502 0502 0502 0502 0502 050	08F8267 8F81734442437 872782C02644367	0000 0004 00004 00004 0000 000 000 0000 12 0000 12 0000 12 0000 12 0000 50 5	R R R I IR R	PROM VFY1 JVER PROM BUHN IC	STX           STX           SPX	ADDM           ADDMS           MONITA           RIP*, OWE BYTE           ADDAS           ADDAS           ADDAS           ADDAS           JUNE           JVER           VERH           KOUTINE           RASY           COUNT           18           PROMAD           ADDRS           VERH           VERH           VONT           B           PROMAD           ADDRS           O,X           O,X           O,X           O,X           O,X           O,X           O,X	SET UP E READ A BYTE COMPARE TO RAW NO, IS IT FIAGE? I.C. NU RAMMO, PROMIT YES. C31, 200, 400 NO, TYPE ERMOR SET UP PARAMETERS IF FULL, UNPARAMETERIZED, DD BLANK CHECK ANA IT ISN'T INCHEMENT PNOM ADDRESS
188901 199234 199234 1996789001234 2220000 211234 22222222222222222222222222222222	0448 04460 0500 0500 0500 0500 0500 0500 050	08FC6E 0E173AA36C9E 006FD6EC626A426280	0000 000 000 000 000 00 00 00 00 00 00	R R R I IR R	IX JVER PROM VFY1 IX JVER PROM BUHN IC	STX CPX DATA VE BMP DATA VE BSDATA VE BSDATA VE BSDATA VE CORMA INTE STR CORMA INTE STR STR STR STR STR STR STR STR STR STR	ADDW           ADDWS           MONITR           RIFY, OME BYTE           ADDRS           ADDR           O.X           JVER           VERH           KOUTINE           RASY           COUNT           B           ADDRS           ACCODO           YER           JORAD           ACCODA           INCAD	SET UP E READ A BYTE COMPARE TO RAW NO, IS IT FIAGE? I.C. NU RAMMO, PROMIT YES. C31, 200, 400 NO, TYPE ERMOR SET UP PARAMETERS IF FULL, UNPARAMETERIZED, DD BLANK CHECK ANA IT ISN'T INCHEMENT PNOM ADDRESS
188 1990 1991 192 193 195 197 197 197 197 201 202 203 202 204 205 207 208 207 208 208 208 208 208 208 208 208 208 208	0448 04470 04500 05000 0502 0502 0502 0502 0502 0	08F6282 8F424437 87278206264426280	0000 0004 00004 00004 0000 000 000 0000 0000 0000 0000 0000 0000	R R R I IR R	PROM VFY1 JVER PROM BUHN IC	STX CPX SPNE DATA VE BUMPA BEGUMAA BEGUMAA BEGUMAA BEGUMAA BEGUMAA BEGUMAA BEGUMAA BEGUMAA BEGUMAA BEGUMAA BUNCA ST BU JST BU ST ST ST ST ST ST ST ST ST ST ST ST ST	ADDM           ADDMS           MONITA           RIF*, OME BYTE           ADDAS           ADDAS           ADDAS           JUER           VERH           KOUTINE           RAJY           COUNT           IB           PROMAD           ADDPS           O.X           O.X           JVER           VERH           KOUTINE           RAJY           COUNT           IB           PROMAD           O.X           O.X           O.X           O.X           SA           CLAR           RAJY	SET UP E READ A BYTE COMPARE TO RAW NO, IS IT FIAGE? I.C. NU RAMMO, PROMIT YES. C31, 200, 400 NO, TYPE ERMOR SET UP PARAMETERS IF FULL, UNPARAMETERIZED, DD BLANK CHECK ANA IT ISN'T INCHEMENT PNOM ADDRESS
188 199 199 191 192 193 194 195 197 201 201 201 201 202 203 202 203 204 205 207 207 207 207 207 207 207 207 207 207	0446 8 0467 9 0500 0502 0502 0502 0502 0502 0502 0502	08FC6E 0E173AA36C9E 006FD6EC6C6665FU060 072782C626A42628C8	0000 0004 00004 00004 0000 000 000 0000 0000 0000 0000 0000 0000	R R R I IR R	IX JVER PROM VFY1 IX JVER PROM BUHN IC	STX CPX DATA VE BMP DATA VE BSX LLDPA BCURAA UCURA INCA TSTE CURAA INCA TSTE CLR BUNX STE CLR BUNX INCE LDAS BUNK STE LDAS BUNK STE CLR BUNK STE CLR BUNK STE CLR BUNK STE CLR BUNK STE CLR BUNK STE STE STE STE STE STE STE STE STE STE	ADDM           ADDMS           MONITR           RIFY, OME BYTE           ADDRS           ADDL           0.4           0.4           JVER           VERN           KOUTINE           RASY           COUNT           10           10           0.4           JVER           VERN           KOUTINE           RASY           COUNT           10           0.4           10	SET UP E READ A BYTE COMPARE TO RAW NO, IS IT FIAGE? I.C. NU RAMMO, PROMIT YES. C31, 200, 400 NO, TYPE ERMOR SET UP PARAMETERS IF FULL, UNPARAMETERIZED, DD BLANK CHECK ANA IT ISN'T INCHEMENT PNOM ADDRESS
188 1990 1991 192 193 195 197 197 197 197 201 202 203 202 204 205 207 208 207 208 208 208 208 208 208 208 208 208 208	0448 04470 04500 05000 0502 0502 0502 0502 0502 0	08F6282 8F424437 87278206264426280	0 4 4 4 6 6 7 7 5 15 0 0 4 4 4 6 6 7 7 5 15 0 0 0 4 8 F 6 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	R R R I IR R R	IX JVER PROM VFY1 IX JVER PROM BUHN IC	STX CPX SPNE DATA VE BUMPA BEGUMAA BEGUMAA BEGUMAA BEGUMAA BEGUMAA BEGUMAA BEGUMAA BEGUMAA BEGUMAA BEGUMAA BUNCA ST BU JST BU ST ST ST ST ST ST ST ST ST ST ST ST ST	ADDM           ADDMS           MONITA           RIF*, OME BYTE           ADDAS           ADDAS           ADDAS           JUER           VERH           KOUTINE           RAJY           COUNT           IB           PROMAD           ADDPS           O.X           O.X           JVER           VERH           KOUTINE           RAJY           COUNT           IB           PROMAD           O.X           O.X           O.X           O.X           SA           CLAR           RAJY	SET UP E READ A BYTE COMPARE TO RAM NO, IS IT FILAGER I.E. NU RAMEO, PROMEIT TES. CEI, 200, 90 NO, TYPE ERHOR SET UP PARAMETERS IF FULL UNPARAMETERIZED, DO BLLAME CMECK AMA IT ISN'T

227	0540	A6	00 F860 A		LDAA	0, x		
559	0542	A7	00		LDX STAA	PROM+2,	*	
230	0547		05		LDAA	PR34+1, #8'1111	x	
231	0549	84	F7		ANDA	*8'1111	0111	SET R/H TO H
232	0548 0540	27 86	05		STAA LDAA	PROM+1, PROM+3,	x	TURN IT AROUND
234	054F	84	FB		ANDA	#8'1111	1011	(TO OUTPUTS)
235	0551	47	v7		STAA	PR34+3,	x	
230 237	0555	6F 03	0.6		CLR CUM	PH34+2,	x	
238	\$557	37	••		PSHB	FR34727	•	
239	0558		14		<b>ĽDA</b> B	#20		
240 241	055A 055C	80 80	3F 3L	:P	85R 85R	MSEC MSEC		CLEAR TIMER
242	035E	Ab	01	••	LUAA	v50.x		WAIT 1 MS BETWEEN PULSES
243	0500	84	F7		ANDA	#8'1111	0111	SET HIGH VOLTAGE
244 245	0562 0564	A7	01 55		STAA HSR	V50.x		
240	0500	80	55		854	MSEC		S MS PULSE DURATION
247	0508		51		d SR	MSEC		
248 249	056A 056C	6A A7	50 01		URAA	#8'0011	1000	TURN OFF HIGH VOLTAGE
250	USOL	54	01		DELH	v50.x		
251	USOF	26	£в		BNE	2 P		20 TIMES.
252	0571	٥F	0.6		CLR	PR34+2,	x	CONVERT OUTPUTS TO INPUTS TURN OFF WRITE
253 254	0573	A 6	05 38		UHAA	PR34+1, #8'0011	×	TURN OFF WRITE
255	0577	A7	45		STAA	PR3M+1.	x	
250			10		1+	DELAY		UMIT IF NO PUST PRUGRAM DELAY
257 258	0579 0578		0 A 1 E	:*	LDAU USR	#DELAY #SEC		DELAT (B) MS
259	0570	54		••	DECH	-366		VEL-1 (0) -3
200	057E	50	F 8		dNE	:.		
505 505	<b>U5</b> 50	33			PULD			
205	0581		0500 I		JSK	VFV1		CHECK IT:
204	0564	- 29	UF		HVS	: J		SAD BIT SHOWED UP
502	0500	51	ΑU		dŁ w	: 1		GUUD
500	0588		21	•	TYPE 1F	21		NG, TYPE A NAK
	0588	80	15	:	LDAA	#21		•
				+	IEND			
	058A 058A	3F		:	CALL SHI	PRINTA		
	0588	-	11	:	BYTE	PRINTA		
207	0580	CE	FBC0 A		LDX	#PIA		
268	058F 0590	5A 26	AB		DECH			AND TRY AGAIN
269 270	0592	BD.	046F [		JSR	IL VERR		
271			0595 I	: J	EQU			GIVE UP PRINT "BAD ADDRESS" AND QUIT
272	0595 0598	7E	0005 R	JBAD	ЈМР Јмр	PBADR		PRINT "BAD ADDRESS" AND QUIT
274	0340	. 16	0007 #	*	J MP	ABURI		
275				* UNE	MILLISE	COND DELA	Y	
276 277	0598		05	MSEC	TST	PROM+1,		WALT FOR CAL TO FLOP
278	0590	24	FL	HOLL	BPL	MSEC	^	HAIT FOR CAI TO FLOP
279	059F	A1	04		CMPA	PROM, X		CLEAR IT (WITH & DATA READI)
280	0541	39			*15			
282								
283								
284	0542		0001 R	MUVE	1F JSB	MOVER GETRNG		
286	USAS	80	0002 H	MOVE	JSR	NXTADR		GET SOURCE ADDRESS NANGE GET DESTINATION STARTING ADDRE ERHOR IF NONE
287	0548	21	£8		BEQ	JBAD		ERHOR IF NONE
288 289	054A 054D	1 E 8 6	0000 R	1 M	LUX LDAA	ADDL		GET BYTE
290	USAD	FE	000C R		LDAA	0.X ADR		STORE IT WITH VERIFY
291	0582	BD	0008 R		JSH	SETHEN		
292	0585 0586	08 FF	000C R		INX STX	ADR		INCREMENT POINTERS
294	0589	BD	0461 I		JSH	ADR INK		COMPARE TU END
295	058C	20	EC		BRA	1 M		MONE
296 297					ELSE			
298				MOVE	EUU HA IEND	• :		
299				•				
300 301				* END	UF MODU	LE		
302				-	END			
	DL TA							
ABORT	0009		ADUH	OUUE H	ADDL	UOUD R	ADDRS	0482 I
ADR Exit	000C U4FD	R 1	BURN GETHNG	0514 I 0001 P	LUUNT	900F R 94FA 1	DELAY	000A A 04F1 I
JBAD	0595	î.	JVER	v511 I	MUNENT	0000 R.	NUNITR	N AUUA N
HOVE	0542	1	MOVER	6001 A	MSEC	059B I	NUGUOD	0598 1
NXTAUR PERLF		R	P4HEX P1A	0010 A F860 A	P881a PINIT	0430 I 0416 I	PRINTA	0005 R
PROM	0006	Ä		DOOR R	PINII	0415 I 0443 I	PSPACE	
PAISTS	0005		KAN	FCUU A	HASV	0446 1	READ	0408 I
RNGERR	0004	H	at int m	0000 *	450	U001 A	VERH	048F 1
vFv	U4Ct	1	VF 11	0500 1				
CHEC+								

LENGTH OF DSELT = 0 (0000) LENGTH OF ISECT = 424 (01A6) NU EKKURS, NU JAHNINGS, THIS ASSEMBLT

•

# AMI's Re-entrant self-relative = Subroutine ROM: (RSRSRS) = (RS)<sup>3</sup>

Edited by Robert A. Stevens

### FOREWORD

This software article is the <u>last of a four-</u> part series on the EVK 6800 microcomputer hardware, firmware and supporting software. This month's article covers the EVK re-entrant selfrelative subroutine program library software resident in ROM.

### INTRODUCTION

The cost of microprocessor software development involves many small items: the cost of assembly time, storage time, transmission time, loading time, design, development, documentation and debug. The cost of many of these items continues to accumulate even though a subroutine library exists for common functions, in particular the time and cost of transmission, loading and ROM pattern generation.

The purpose of Re-entrant Self-Relative Subroutine ROMs (RS)<sup>3</sup> is to give the user a hardware subroutine package which exists in the breadboard design from the beginning. The programs are documented, debugged and constitute some of the most commonly performed subroutines that assembly language programmers generate.

### CONCEPTS

The (RS)<sup>3</sup> uses a number of concepts to allow flexibility in the user environment. The first concept is self-relative programming. This simply means that the program will function correctly regardless of where it is located in memory. The user will need to know where it is located so he can reference it. However, this actual location will only have to be recorded once. The selfrelative program uses relative address instructions for program control and the index and stack pointer instructions for data manipulation.

The stack is used for temporary storage of data to prevent (RS)<sup>3</sup> from being tied to fixed addresses. This allows the program to be re-entrant; i.e. the program can be called at different times without completing the previous call. This means that the same routine can be called by the interrupt processor as well as by the program which was interrupted. The concept of re-entrant code is not to be confused with recursive code; even through recursive coding could have been used in the subroutine package, it is not.

The subroutine calling mechanism uses the SWI instruction followed by a single byte index for the particular subroutine invoked. This was chosen because the SWI from an internal programming viewpoint is the most convenient and the safest. It is safe because an error in a ROM can be corrected by replacing the subroutine ROM without altering any other user ROM. If direct addresses to subroutine code exist in the user's domain, his ROMs would change if the location of the routine in the (RS)<sup>3</sup> changed.

### IMPLEMENTATION

The user places the base address of the (RS)<sup>3</sup> into the SWI vector address. Each SWI instruction requires an index byte to follow the SWI instruction where the index indicates the function to be executed. After the function is performed, the user program will continue with the instruction following the index byte. In essence, a whole new set of instructions have been created for the user which are two bytes long.

To make the entry easier, a macro call can be provided which will assemble the correct index byte when the function name is used. A set of EQU assembler commands associates the name and the index byte value.

Example:		•	
	MUL8 MUL16 DIV8 DIV16	EQU	10 11 12 13
		•	
	FUN	MACRO	INDEX
		SWI BYTE MEND	INDEX
	· .	*** •	
		FUN	MUL8
		INTERFAC	CE AGE 125

Each (RS)<sup>3</sup> ROM will have the ability to interrogate the index byte and vector to the appropriate subroutine if it is included in the ROM. If the index extends the number of subroutines included on the ROM, the number is subtracted from the temporary index value and the next (RS)<sup>3</sup> ROM is automatically branched to. This allows the user to select any of several subroutine sets, where each set of subroutines is represented by a separate ROM. The selected ROMs are concatenated together into a contiguous region of the user's memory space, and are automatically linked together by the index value. Thus the actual value of the index byte for any particular subroutine is the sum of the total number of subroutines in the physically previous (RS)<sup>3</sup> ROMs plus the offset in its own ROM. It must be noted that address assignments for (RS)<sup>3</sup> ROMs must be made beginning at 1K boundary addresses.

The 2K X 8 ROM provided with the PROTO prototyping system includes a set of (RS)<sup>3</sup> subroutines with a slightly different linkage from the standard (RS)<sup>3</sup> form, although the calling sequence is the same. In particular, the provision for additional subroutines in the form of other (RS)<sup>3</sup> ROMs is limited to a total of 127 subroutines. The first additional (RS)<sup>3</sup> ROM address must be placed in RAM location FFF4 (which can be set via the Set Memory command or modified by an initialization code in a user program). Also, since it is incorporated into a larger program, the whole of which nearly fills the 2K bytes of the ROM, the (RS)<sup>3</sup> part of the ROM does not start on an even page boundary, making it awkward for isolated use. However, the 24 subroutines included in this ROM are available to user program calls with the SWI calling sequence, as described.

### (RS)<sup>3</sup> SUBROUTINES

The ROM Subroutine Library (RS)<sup>3</sup> operates on a single SWI (3F) command and a second byte of offset giving the S6800 an additional set of two-byte instructions.

Each of the subroutines in the ROM are described, giving the index for the call, a mnemonic subroutine name, and a descriptive title. A brief description of the subroutine operation is also given.

	ROUTINE EX NUMBER	
	MNEN NAME	
	=	FUNCTIONAL TITLE AND DESCRIPTION
00	PUSHALL	Push All Registers
		Five bytes are pushed onto the stack, containing, respectively, the Condition

126 INTERFACE AGE

Codes, the B and A accumulators, and the Index Register. No registers are altered (except the Stack Pointer, which is decremented by 5).

### which is decremented by 5). 01 POPALL Pop (= Pull) All Registers Five bytes are pulled from the stack into the Condition Codes, the B and A accumulators, and the Index Register, respectively. The Stack Pointer is incremented by 5. 02 TXAB Transfer Index Register to A and B The most significant eight bits of the Index Register are copied to the A accumulator, and the least significant eight bits are copied to the B accumulator. TABX 03 Transfer A and B to Index Accumulator A is copied to the most significant byte position of the Index Register, and accumulator B is copied to the least significant byte position of the Index Register. 04 XABX Exchange A and B with Index The contents of the Index Register and the two accumulators are exchanged, A with the most significant byte of X, B with the least significant byte. 05 PUSHX Push Index Register The contents of the Index Register is pushed onto the stack. The Stack Pointer is decremented by two. 06 PULLX Pop (= Pull) Index Register from stack Two bytes are pulled from the stack into the Index Register, and the Stack Pointer is incremented by two. 07 ADDXAB Add Index to A and B Add the contents of the Index Register to the two accumulators, as a 16bit sum, leaving the result in the two accumulators. The most significant byte is assumed to be in accumulator A. The condition codes are set according to the result. Condition Codes:

es: H = carry from bit 11 tobit 12 of sum N = bit 15 of sumZ = 1 if sum is zero;else = 0

### MICROCOMPUTER DEVELOPMENT SOFTWARE

SUFIW	ARE SEUI		MICAC	JCOMPOTE	R DEVELOPMENT SOFTWARE
08	ADDABX	$V = 1 \text{ if two's comple-} \\ ment overflow \\ C = carry out of bit 15 \\ of sum \\ Add A and B to Index Register \\ Add the contents of the two accum- \\ ulators to the Index Register, leaving the 16-bit sum in the Index Register. Accumulator A is assumed to be more significant than accumulator B. The condition codes are set according to the result. \\ Condition H = carry from bit 11 to Codes: bit 12 of sum \\ N = bit 15 of sum \\ Z = 1 if sum is zero, = 0 \\ otherwise \\ V = 1 if two's complement overflow \\ C = carry out of bit 15 \\ of sum \\ Constant Set (Set (Set (Set (Set (Set (Set (Set$	0E 0F	SUBBX	Subtract B from Index Register Subtract the contents of the B ac- cumulator from the Index Register, leaving the difference in the Index Register. The Condition Codes are set according to the result. Condition Codes: (Same as SUBXAB) Print Byte in Hex The byte pointed to be the address in the Index Register is converted to hexadecimal notation in ASCII, and output to the ACIA located as follows: Memory locations FFF6—FFF7 contain an address of a pair of bytes (in- direct pointer) which in turn contain the address of the ACIA Status register. FFF7 IL FFF6 IH
<b>09</b>	ADDAX	Add A to Index Register Add the A accumulator to the con- tents of the Index Register, and return the sum to the Index Register. The Condition Codes are set according to the result. Condition Codes: (Same as ADDABX)			i+1 aL i aH a+1 ACIA Data a ACIA Status Each byte of the output is stored into the ACIA Data Register after bit 1 of the Status Register is true. The Control Register of the ACIA is
0A	ADDBX	Add B to Index Register Add the contents of the B accumu- lator to the Index Register, and leave the sum in the Index Register. The Condition Codes are set according to the result. Condition Codes: (Same as ADDABX)	10	P4HĖX	not altered, and the Data Register is not read by this routine. The Index Register is incremented past the byte which is output. Print Address in Hex The two bytes in memory pointed to by the Index Register are converted to four ASCII digits and output to the ACIA located at the address pointed
OB	SUBXAB	Subtract Index from A, B Subtract the contents of the Index Register from accumulators A and B as a 16-bit difference. The Condition Codes are set according to the result. Condition Codes: $H = undefined$ N = bit 14 of difference Z = 1 if result is zero, = 0 otherwise V = 1 if two's comple- ment overflow	11 12	PRINTA PMSG	to by the pointer pointed to by the byte pair at FFF6—FFF7 (see P2HEX). The Index Register is incremented by two. Print the Byte in Å The byte in accumulator A is output to the ACIA, the address of whose address is the locations FFF6—FFF7. No registers are altered except the ACIA Data Register. Print Message String
0C	SUBABX	C = borrow into bit 15 of difference Subtract A and B from Index Register Subtract the contents of the A and B accumulators from the Index Register, leaving the difference in the Index.	13	VALAN	A message string, the first byte of which is pointed to by the Index Register, is output to the ACIA, the address of whose address is in lo- cations FFF6—FFF7. The string is terminated by an ASCII EXT (= hex 04), and the Index Register is left pointing to that byte on return. Validate AlphaNumeric
0D	SUBAX	The Condition Codes are set according to the result. Condition Codes: (Same as SUBXAB) Subtract A from Index Register Subtract the contents of the A ac- cumulator from the contents of the Index Register and return the differ- ence to the Index Register. The Condi-	15	VALAIN	The character pointed to by the Index Register is analyzed, and the Carry flag is set if it is a letter or digit; if it is not a hexadecimal digit, the Overflow flag is set. Other than the condition codes, no registers are altered. Exit:Condition
		tion Codes are set according to the result. Condition Codes: (Same as SUBXAB)		- ,	Codes: H = undefined N = undefined Z = 0 V = 0 if character in range 0-9, AF; else = 1

**MARCH 1977** 

C = 1 if character in range 0-9, A-Z; else = 0

14 INPUTA Inp

Input ACIA byte to A One byte is input from the ACIA, the address of whose address is at location FFF6—FFF7, and this byte is returned to accumulator A. The ACIA is not written to, and except for the A accumulator, no registers are changed. (RS)<sup>3</sup> samples bit 0 of the status register of the ACIA, and when it goes to one, reads the Data Register. The input byte has bit 7 removed (set to zero).

15

CONHB Convert Hex String to Binary

A string of characters in memory beginning at the address in the Index Register is scanned for valid Hexadecimal digits; when one is found, it and all immediately following hex digits are converted to a binary number. which is left in the A and B accumulators (A is more significant). When this routine is called, the maximum length of the string is in the B accumulator. On exit, the Carry flag is set to one if the conversion resulted in a valid binary number, and the Index Register is left pointing to the next character in the string, or if the string is exhausted before finding any hex digits, to the last character of the string. Max string length in B is ( < 128).

> Condition Codes:

H = undefined N = undefined Z = undefined V = undefined C = 1 if valid number; = 0 if not

 $= 0 \Pi \Pi \Omega I$ 

Multiply A X B and Add to Index The contents of the A accumulator is multiplied by the contents of the B accumulator, and the product is added to the Index Register. The Condition Codes are set according to the Result.

Condition

**INDEX** 

MUL8

16

17

Codes: (Same as ADDABX)

### Multiply A Times B

Multiply the contents of the A accumulator times the content of the B accumulator, and leave the product in both accumulators as a 16-bit number, with the most significant part in A. This is an unsigned multiply, and if either or both of the factors is negative (two's complement signed) the product will not be a true signed product of the signed factors, as may be seen in this formula:

(-n)X(m) = (256-n)Xm = 256m + (-nm)The condition codes are nonetheless set according to the result.

Condition

Codes: H = undefined N = bit 15 of product V = 0 Z = 1 if product is zero; otherwise = D

C = 0

### **RS<sup>3</sup> ASSEMBLY PROGRAM LISTING**

PAUL I HSWSH UI/VQ//O 9:28 NSHSH - REENIHANI SELF HELATIVE SUBHUUTIHE RUM STAT LOC UBJELT M SUUMLE STATEMENT

2															
				••••		TLE	RS858			SELP H			**	E ROM	
4				• (H)	5)**3 3	UBRU	UTINE HOM	FOR US	E +:	-	10				
5 7				:	151U-1 2		01/08/76								
ø					PTH1671	197	. HY AMERI		CRU	SYSTEMS	INC.				
4 10				· · · ·			••••••						•••		
11			1018 A	n1161 *	S tu	U	24	•	10481	EN OF N	DOLLAF	5			
15				:	LALLIN	6	SEQUENCE	LUC		541					
15				:				x • x •		INDEX	NSTRUC	11.0N			
17	0000			٠		EL		-	-						
19	059E				14		\$58E								
20 21 22					UE		RSASH								
25				-	ENIRY	15 V	IA LON UN	OER AC	DUNE	SS OF	HUH				
24				:			SS 15 PLAC	.20 14	241	VECTOR	AUDRE	35			
26			058E I	• 5+ 5			•								
29				:	UJUE	it In Lt I	DEX VALUE T FOR VECT	UN ADO	RES	S INDEX					
50 51	undE	50		•	15	x		s	6P 1	NTO A					
52 53				. *	ESTURE	STAT	E OF INTER	RAUPT	1 1	IME OF	CALL				
54	JSHF	EE	05	•	L	x	5, x			S INDEX					
56 57	0501	4F		•				-							
58	u5C2	£0	00				0,1	ļ	NDŁ	X INTO	8				
59 40	ひろにゅ ひろにろ	49			R.	LA			0008						
41 42				:	A.8 P	AS	TAO 1146	S 1ND6	i x						
4 S 4 4				:	VECTO	IR UF	SUMPJUII	NE ADO	RES	SES 15		12 +	-	ASE	
45 40				:	FRUM .	IL RE	TO VECTUR	IS S	512	- AHERE	NE AN	E			
47	0566	80	<u>u</u> u		65	R	LOCAA								
49			<b>1518</b>	LUCY	v EG	IJ			STAC	K HAS #	-	E ARE			
51	0568	50	• • •	•	A-11 -	1 L L	HAVE 1.			-					
53	05C9 05C8	E B 49	01 04		AC	D B	1.x 0.x								
55	0,00			•	ADD	ECTU	OFFSET							1	
56 57 58	0560	6 8 9	24	•	40	ю ы	#(LUCVEH #(LOCV/H	OUFF)	LON	ORDER	EIGHI	8118			
59	OSCF	89	31												
60 61				:			AS ADDRES								
62 63	0501 0503	A7 E7 EE	01		S	A A A 5	0,x 1,X		SAVE SAVE	VEC	TUR AU	DHESS	LON		
64 65	0505	E B	00		L (	)х Ю в	0, X 1, X		LOAD	VEC	TOH AL	URESS	INTO	x	
66	0509	<b>Å</b> 9	00		A00 1	È A	0, 2	TAINED	1.	VECTOR	TAULE				
68	0508 050C	30 47	86		1:	A A	0,x		•						
69 70	050E 05E0	E7 A6	01		S		1.x 2.x								
12	05E2	06 EE			1	IP		3	STUR	E OLD S	STATE 1	NTO CO	5		
71 72 73 74 75				•			0,X								
16	05E5 05E6	51 51			1	15	SUBROUTI: 0, x	· ·	соян	ECT :	SP				
78	05E7	AD	00	•	JUMP J:	10 5H	SUBROUTI:	NE							
79 80				:	-	. t×1	T FROM : Ment Ret	SUBROU	T I NE						
81 82	05E9	50		•	T	INCHE Sa	MENT RET	URN A	DURE	55					
83	05EA 05EC	6C 26	06		I:	40	6,X								
85 86	05EE	90	95		EXIT	۰Ĉ	5,x								
87	05F0	30			N. N.	1									
89															
90				:	STACK	ELEM	LNTS ARE	STAC	K PU	INTER 4	SINC	E JS			
92			A 5000	ůc	STACK E		ENTS ARE		c	RELATIN	E TO	SP			
91 92 93 94			0002 A 0003 A 0004 A	0C 06 0A	10 E1 E1			0	C C 8	RELATIN	VE TO VE TO VE TO	SP SP SP	4		
91 92 93 94 95			0003 A 0004 A	4 UC UB UA	20 50 50		2 3 4 5	0	СС 8 А К н	RELATIN RELATIN RELATIN RELATIN	E TO E TO E TO E TO	SP SP SP SP	ł		
92 93 94 95 95			0003 A 0004 A 0005 A 0006 A 0006 A	4 UC UA UXH UXH UXL URH	10 10 10 10 10 10 10		2345		5 6 8 8 8 8 8 8 8 8 8	RELATIN RELATIN RELATIN RELATIN RELATIN RELATIN	VE TO VE TO VE TO VE TO VE TO	SP SP SP SP SP SP	4		
91 92 94 95 98 97 98 99			0003 A 0004 A	UC US UXH UXH URL URL	E( E( E( E(		2 3 4 5 6 7 8		50 84 84 84 84 84 84 84 84 84 84 84 84 84	RELATIN RELATIN RELATIN RELATIN RELATIN RELATIN	VE TO VE TO VE TO VE TO VE TO VE TO VE TO	SP SP SP SP SP SP SP			
91 92 94 95 96 97 98 97 98 90 100			0003 A 0004 A 0005 A 0005 A 0006 A 0006 A 0008 A	UC US UA UXH UXL URH URL	EC EC EC EC EC PUSH /		2 4 5 6 7 8 UNTO STAG	CK	CC 8 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	RELATIN RELATIN RELATIN RELATIN RELATIN RELATIN RELATIN GISTERS	VE TO VE TO VE TO VE TO VE TO VE TO VE TO	SP SP SP SP SP SP SP SP	DN EX		
91 92 94 95 97 99 101 102 103			0003 A 0004 A 0005 A 0006 A 0006 A	± UC UXH UXH URL URH URL ± \$ SRH SRL	E( E( E( E(		2 3 4 5 6 7 8	CK	50 84 84 84 84 84 84 84 84 84 84 84 84 84	RELATIN RELATIN RELATIN RELATIN RELATIN RELATIN RELATIN GISTERS	VE TO VE TO VE TO VE TO VE TO VE TO VE TO	SP SP SP SP SP SP RECT RELAT	DN EX	11 10 SP 10 SP	
91 92 94 95 95 96 97 98 99 100 101 102 105			0003 A 0004 A 0005 A 0005 A 0006 A 0006 A 0008 A	* UC U& UXH UXH URL * * SRH SRL •	EC EC EC EC EC EC EC EC EC EC EC EC EC E		2 4 5 6 7 8 UNTO STAG	ск	CC 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	RELATIN RELATIN RELATIN RELATIN RELATIN RELATIN RELATIN GISTERS EM RE	VE TO VE TO	SP SP SP SP SP SP RECT RELAT	DN EX TIVE TIVE	TO SP TO SP	
91 92 94 95 96 96 90 101 102 102 105 107 106			0003 A 0004 A 0005 A 0005 A 0006 A 0006 A 0008 A	* UC UA UXH URH URL * * SRL *	EC EC EC EC EC EC EC		2 3 6 7 8 UNTG STAG 0 1	CK	CC AA KL KL KL KL KL KL KL KL KL KL KL KL KL	RELATIN RELATIN RELATIN RELATIN RELATIN RELATIN RELATIN GISTER EM RE EM RE TACK	VE TO VE TO VE TO VE TO VE TO VE TO VE TO S CORF ETURN C ETURN C REGISTE	SP SP SP SP SP SP RECT RELAT RELAT	DN EX TIVE TIVE VMGDIF +7	TO SP TO SP ILD +8	+9
91 92 94 95 99 99 99 90 1001 105 106 106 100 100 110			0003 A 0004 A 0005 A 0005 A 0006 A 0006 A 0008 A	* UC UA UXH UXH URH URL * * SRL * *	PUSH A EC PUSH A EC PUSH CUKKEP RESUL		2 3 6 7 8 UNTO STAC 0 1 REGISTEM 1 ACA SP	CK SRH 5 SRH 5 FORE 5	CC A KH KL HH KL RE SYST D SYST D SRL RETURNET	RELATIN RELATIN RELATIN RELATIN RELATIN HELATIN HELATIN GISTER EM RE TACKF TACKF CC N	VE TO VE TO VE TO VE TO VE TO VE TO VE TO S CORP ETURN - ETURN - ETURN - ETURN - ETURN - A A MAIN - B A	SP SP SP SP SP SP RECT RELAT RELAT	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
923 999 999 1001 1012 1007 1007 1007 110 110 1112			0003 A 0004 A 0005 A 0005 A 0006 A 0006 A 0008 A	* UC UA UXH UXH URH URL * * SRL * *	EC EC EC EC EC EC EC EC EC EC EC EC EC E	10 10 10 10 10 10 10 10 10 10 10 10 10 1	2 3 4 5 6 7 8 0 1 REGISTEN: 14CK SP 14CK BEI	CK SRH 5 SRH 5 FORE 5	CC A KH KL HH KL RE SYST D SYST D SRL RETURNET	RELATIN RELATIN RELATIN RELATIN RELATIN RELATIN RELATIN GISTER EM RE EM RE TACK	VE TO VE TO VE TO VE TO VE TO VE TO VE TO S CORP ETURN - ETURN - ETURN - ETURN - ETURN - A A MAIN - B A	SP SP SP SP SP SP RECT RELAT RELAT	DN EX TIVE TIVE VMGDIF +7	TO SP TO SP ILD +8	
91 92 94 95 97 98 90 101 102 106 100 100 100 100 100 110 100 111 111			0003 A 0004 A 0005 A 0005 A 0006 A 0007 A 0000 A 0001 A	* UC UA UXH UXH UXH UXH UXH XH XRL * * SRL * * * *	PUSH CUKREN RESUL	10 10 10 10 10 10 10 10 10 10 10 10 10 1	2 3 6 7 8 UNTO STAC 0 1 REGISTEM 1 ACA SP	CK SRH 5 SRH 5 FORE 5	CC A KH KL HH KL RE SYST D SYST D SRL RETURNET	RELATIN RELATIN RELATIN RELATIN RELATIN HELATIN HELATIN GISTER EM RE TACKF TACKF CC N N TO N	VE TO VE TO VE TO VE TO VE TO VE TO VE TO S CORP ETURN - ETURN - ETURN - ETURN - ETURN - A A MAIN - B A	SP SP SP SP SP SP RECT RELAT RELAT	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
91 99 99 99 99 90 100 100 100 100 100 10			0003 A 0004 A 0005 A 0005 A 0006 A 0006 A 0008 A	* UC UA UXH UXH UXH UXH UXH XH XRL * * SRL * * * *	EC EC EC EC EC EC EC EC EC EC EC EC EC E	UU UU UU UU UU ALL NT S CC CCAL	2 3 5 6 7 8 8 1 1 1 8 1 1 8 4 5 1 8 4 1 8 4 1 8 4 1 8 4 1 8 1 8 1 1 1 1	CK SRH 5 SRH 5 FORE 5	CC A KH KL HH KL RE SYST D SYST D SRL RETURNET	RELATIN RELATIN RELATIN RELATIN RELATIN HELATIN HELATIN GISTER EM RE TACKF TACKF CC N N TO N	VE TO VE TO VE TO VE TO VE TO VE TO VE TO S CORP ETURN - ETURN - ETURN - ETURN - ETURN - A MAIN - MAIN - MAIN - CORP - - - - - - - - - - - - -	SP SP SP SP SP SP RECT RELAT RELAT	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
9123456789911123567899111234567			0003 A 0004 A 0005 A 0005 A 0006 A 0007 A 0000 A 0001 A	+ UC UA UXH UXH URL + + SRL + SRL + + SRL + + SRL + + SRL + PUSP	PUSH A EU PUSH A EU PUSH CUKRE RESULI SRL ( ALL EU MARE :	NU NU NU NU NU NU NU NU NU NU NU NU NU N	2 3 5 6 7 8 8 1 1 1 8 1 1 8 4 5 1 8 4 1 8 4 1 8 4 1 8 4 1 8 1 8 1 1 1 1	CK SRH 5 SRH 5 FORE 5	CC A KH KL HH KL RE SYST D SYST D SRL RETURNET	RELATIN RELATIN RELATIN RELATIN RELATIN HELATIN HELATIN GISTER EM RE TACKF TACKF CC N N TO N	VE TO VE TO VE TO VE TO VE TO VE TO VE TO S CORP ETURN - ETURN - ETURN - ETURN - ETURN - A MAIN - MAIN - MAIN - CORP - - - - - - - - - - - - -	SP SP SP SP SP SP RECT RELAT RELAT	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
9123458999999999999999999999999999999999999	05F1 03F2	54 34	0003 A 0004 A 0005 A 0005 A 0006 A 0007 A 0000 A 0001 A	+ UC UA UXH UXH URL + + SRL SRL + + SRL + + SRL + + SRL + + SRL + + SRL + + SRL + + + SRL + + + + + + + + + + + + + + + + + + +	PUSH A EC PUSH A EU PUSH A EU CUKREP RESULI SKL ( ALL EU MARE S UI	NU NU NU NU NU NU NU NU NU NU NU NU NU N	2 3 5 6 7 8 8 1 1 1 8 1 1 8 4 5 1 8 4 1 8 4 1 8 4 1 8 4 1 8 1 8 1 1 1 1	CK SRH 5 SRH 5 FORE 5	CC A KH KL HH KL RE SYST D SYST D SRL RETURNET	RELATIN RELATIN RELATIN RELATIN RELATIN HELATIN HELATIN GISTER EM RE TACKF TACKF CC N N TO N	VE TO VE TO VE TO VE TO VE TO VE TO VE TO S CORP ETURN - ETURN - ETURN - ETURN - ETURN - A MAIN - MAIN - MAIN - CORP - - - - - - - - - - - - -	SP SP SP SP SP SP RECT RELAT RELAT	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
91 93 94 96 97 97 97 97 97 97 97 97 97 97 97 97 97	USF2 USF3 05F4	54 54 54	0003 A 0004 A 0005 A 0005 A 0006 A 0007 A 0000 A 0001 A	+ UC UA UXH UXH URL + + SRL SRL + + SRL + + SRL + + SRL + + SRL + + SRL + + SRL + + + SRL + + + + + + + + + + + + + + + + + + +	EC EC EC EC EC EC EC EC PUSH CUKREN RESULT SRL C LL ALL EX MARE T UD UD UD UD	NU NULL NU NULL NU NU NU NU NU NU NU NU NU NU NU NU NU NU NU NU N	2 3 5 6 7 8 8 1 1 1 8 1 1 8 4 5 1 8 4 1 8 4 1 8 4 1 8 4 1 8 1 8 1 1 1 1	CK SRH 5 SRH 5 FORE 5	CC A KH KL HH KL RE SYST D SYST D SRL RETURNET	RELATIN RELATIN RELATIN RELATIN RELATIN HELATIN HELATIN GISTER EM RE TACKF TACKF CC N N TO N	VE TO VE TO VE TO VE TO VE TO VE TO VE TO S CORP ETURN - ETURN - ETURN - ETURN - ETURN - A MAIN - MAIN - MAIN - CORP - - - - - - - - - - - - -	SP SP SP SP SP SP RECT RELAT RELAT	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
91 93 94 95 96 96 96 96 96 96 96 96 96 96 96 96 96	U5F2	34 34	0003 A 0004 A 0005 A 0005 A 0006 A 0007 A 0000 A 0001 A	a UC UA UXM UXM UXM UXM UXM UXM SRN a a a s SRN a a a a a a a a a a a	PUSH A EC PUSH A CUKREF RESULT SRL ( ALL EN MARE : DU DI DI DI	IU III III III III III III III III III	2 3 5 7 8 8 9 1 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8	CK SRH 5 SRH 5 FORE 5	CC A KH KL HH KL RE SYST D SYST D SRL RETURNET	RELATIN RELATIN RELATIN RELATIN RELATIN HELATIN HELATIN GISTER EM RE TACKF TACKF CC N N TO N	VE TO VE TO VE TO VE TO VE TO VE TO VE TO S CORP ETURN - ETURN - ETURN - ETURN - ETURN - A MAIN - MAIN - MAIN - CORP - - - - - - - - - - - - -	SP SP SP SP SP SP RECT RELAT RELAT	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
91 92 93 94 95 96 96 96 96 96 96 96 96 96 96 96 96 96	USF2 USF3 USF4 USF5	ju ju ju ju	0003 A 0005 A 0005 A 0005 A 0006 A 0007 A 0001 A 0001 A	+ UC UA UXH UXH URL + + SRL SRL + + SRL + + SRL + + SRL + + SRL + + SRL + + SRL + + + SRL + + + + + + + + + + + + + + + + + + +	PUSH J EC PUSH J EC PUSH L EC PUSH CUKREN RESULU ALL EV DU OU DU U U U U	UU JU JU JU JU JU JU JU JU JU	2 3 4 5 7 8 7 8 8 8 8 8 14C4 3 9 14C4 3 9 14C4 3 9 14C4 3 9 1 4 4 9 8 1 9 8 1 9 1 1 1 1 1 1 1 1 1 1 1 1 1	() ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	CC B A KH KL KL KL KL KL SYST SYST SRETU SRETU	RELATI RELATI RELATI RELATI RELATI RELATI RELATI RELATI RELATI REATI REATI REATI REATI REATI REATI REATI REATI REATI REATI REATI REATI REATI REATI RELATI RE	/E T0 /E	SP SP SP SP SP SP SP ECT ( RELA1 ( S) SP SP SP SP SP SP SP SP SP SP SP SP SP	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
91 92 93 95 96 96 97 98 97 1001 1002 1102 1102 1102 1102 1102 110	05F2 05F3 05F4 05F5	54 54 54 54 54 54 54 54 54 54	0003 A 0005 A 0005 A 0005 A 0007 A 0000 A 0001 A 0001 A	4 UC UAN UXN UXL UXL UXL UXL SRN SRN SRN SRN 4 4 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	ELE ELE ELE ELE ELE ELE ELE ELE ELE ELE	UU JU JU JU JU JU JU JU JU JU	2 3 4 7 7 8 1 1 1 1 1 1 1 1 4 5 4 8 1 4 5 4 8 1 1 4 5 1 4 5 1 4 1 1 1 1 1 1 1 1 1 1 1	( , , , , , , , , , , , , , , , , , , ,	CC B A KH KL KL R KL R KL R KL R SYST S SYST S SPL KL	HELATIN HELATIN RELATIN RELATIN RELATIN ELATIN ELATIN ELATIN ELATIN ELATIN HELATIN URL N URL N URL N	VE TO VE V	SP SP SP SP SP SP SP ECT ( RELA1 ( S) SP SP SP SP SP SP SP SP SP SP SP SP SP	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
91293 93999 94999 94999 94999 10011023 1005 1005 1101111123 1114 1112 1112 1112 1112 1112 11	05F3 05F4 05F5 05F5 05F8 05F8 05F9 05F8	54 34 34 34 34 34 34	0003 A 0005 A 0005 A 0005 A 0007 A 0001 A 0001 A 0001 A	4 UC UA UXM UXM UXM UXM UXM UXM X * * * * * * * * * * * * *	LICE ELE ELE ELE ELE ELE ELE ELE ELE ELE E	NU NULL NU NULL NU NULL NU ALL SCC SCC SCC SCC SCC SCC SCC SCC SCC S	2 3 4 5 7 8 7 8 8 8 8 8 14C4 3 9 14C4 3 9 14C4 3 9 14C4 3 9 1 4 4 9 8 1 9 8 1 9 1 1 1 1 1 1 1 1 1 1 1 1 1	( , , , , , , , , , , , , , , , , , , ,	CC B A KH KL KL R KL R KL R KL R SYST S SYST S SPL KL	RELATI RELATI RELATI RELATI RELATI RELATI RELATI RELATI RELATI REATI REATI REATI REATI REATI REATI REATI REATI REATI REATI REATI REATI REATI REATI RELATI RE	VE TO VE V	SP SP SP SP SP SP SP ECT ( RELA1 ( RELA1 ( RELA1) S SP SP SP SP SP SP SP SP SP SP SP SP S	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
912994 9294 956997 99991001 1003 1005 1005 1005 1005 1005 1005	USF2 USF3 USF5 USF5 USF5 USF6 USF8 USF9	344 344 354 360 300 47 30 300 47 30	0003 A 0005 A 0005 A 0005 A 0007 A 0001 A 0001 A 0001 A 0001 A	4 UC UAN UXN UXL UXL UXL UXL SRN SRN SRN SRN 4 4 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	L L L L L L L L L L L L L L L L L L L	UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU	2 3 5 7 8 7 8 8 8 8 8 1 8 4 5 7 8 8 8 9 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9	( , , , , , , , , , , , , , , , , , , ,	CC B A KH KL KL R KL R KL R KL R SYST S SYST S SPL KL	HELATIN HELATIN RELATIN RELATIN RELATIN ELATIN ELATIN ELATIN ELATIN ELATIN HELATIN URL N URL N URL N	VE TO VE V	SP SP SP SP SP SP SP ECT ( RELA1 ( RELA1 ( RELA1) S SP SP SP SP SP SP SP SP SP SP SP SP S	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
912994 934955999999999999999999999999999999	USF2 USF3 USF3 USF5 USF5 USF6 USF8 USF8 USF0	54 54 54 54 54 54 54 54 54 54 54 54 54 5	0003 A 0005 A 0005 A 0005 A 0007 A 0001 A 0001 A 0001 A 0001 A	LUC UUA UUAM UUAM UUAM UUAM UUAM SRRL SRRL SRRL SRRL SRRL SRRL SRRL SRR	LLC ELE ELE ELE ELE ELE ELE ELE ELE ELE	NU N	2 3 4 5 7 8 9 1 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1	() ) ) ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) (	CC B A KH KL KL R KL R KL R KL R SYST S SYST S SPL KL	HELATIN HELATIN RELATIN RELATIN RELATIN ELATIN ELATIN ELATIN ELATIN ELATIN HELATIN URL N URL N URL N	VE TO VE V	SP SP SP SP SP SP SP ECT ( RELA1 ( RELA1 ( RELA1) S SP SP SP SP SP SP SP SP SP SP SP SP S	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
912994999999999999999999999999999999999	USF2 USF3 USF3 USF5 USF5 USF6 USF6 USF6 USF6 USF6 USF6 USF6 USF6	344 344 354 360 300 47 30 300 47 30	0003 A 0005 A 0005 A 0005 A 0007 A 0001 A 0001 A 0001 A 0001 A	• UC UB UX UX UX UX UX UX UX UX UX UX UX VX • • • • • • • • • • • • • • • • • •	LLC ELE ELE ELE ELE ELE ELE ELE ELE ELE	NU N	2 3 4 7 8 8 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	() ) ) ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) (	CC B A KH KL KL R KL R KL R KL R SYST S SYST S SPL KL	HELATIN HELATIN RELATIN RELATIN RELATIN ELATIN ELATIN ELATIN ELATIN ELATIN HELATIN URL N URL N URL N	VE TO VE V	SP SP SP SP SP SP SP ECT ( RELA1 ( RELA1 ( RELA1) S SP SP SP SP SP SP SP SP SP SP SP SP S	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
912994 9934 9956 9978 9997 999 999 101103 11057 11059 11012 11134 11134 1112 11222 1225 1225 1225 1225 1225 12	05F2 05F3 05F4 05F8 05F8 05F8 05F8 05F8 05F8 05F8 05F8	54 54 54 54 54 54 54 54 50 40 54 54 54 54 54 54 54 54 54 54 54 54 54	0003 A 0005 A 0005 A 0005 A 0007 A 0000 A 00000 A 00000 A 00000 A 0000 A 0000 A 0000 A 0000 A 0000 A 0000 A 0000 A	LUC UUA UUAM UUAM UUAM UUAM UUAM SRRL SRRL SRRL SRRL SRRL SRRL SRRL SRR	LECUMPE	NU N	2 3 4 5 7 8 9 1 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1	СК ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	CC BA AL AL SYST D SST SST RETU VINE	HELATIN HELATIN RELATIN RELATIN RELATIN ELATIN ELATIN ELATIN ELATIN ELATIN HELATIN URL N URL N URL N	VE TO VE TO VE TO VE TO VE TO VE TO S COMPA S COMPA S COMPA S COMPA S COMPA S S S S S S S S S S S S S S S S S S S	SP SP SP SP SP SP SP FECL F RELAT	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
91299999999999999999999999999999999999	05F3 05F5 05F5 05F6 05F6 05F8 05F8 05F8 05F8 05F8 05F8 05F8 05F8	544 54 53 53 60 50 50 50 50 50 50 50 50 50 50 50 50 50	0003 A 0009 A 0009 A 0009 A 0000 A 00000 A 00000 A 00001 A 00000 A 000000 A 00000 A 000000 A 000000 A 000000 A 000000 A 000000 A 000000 A 0000000 A 0000000 A 00000000	• UC UB UX UX UX UX UX UX UX UX UX UX UX VX • • • • • • • • • • • • • • • • • •	L L L L L L L L L L L L L L L L L L L	NU N	2 3 4 5 7 8 0 1 RLGISTEN: 1AC4 3P 1AC4 3P 1AC4 4 8 1 0 4 9 5,x 0,4 3,x 0,4 3,x 0,4 3,x 0,4 3,5 4 9 9 9 9 9 9 9 9 9 9 9 9 9 1 1 8 1 8 1 9 1 1 8 1 1 8 1 1 1 8 1 1 1 1	СК ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	CC A A A A A A A A A A A A A	NELATIN MELATIN RELATIN RELATIN GISTER: GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN HELATIN GISTER: HELATIN HELATIN GISTER: HELATIN HELATI	/E TO /E TO /E TO /E TO /E TO /E TO /E TO /E TO / / / / / / / / / / / / /	SP SP SP SP SP SP SP FECL F RELAT	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
91299999999999999999999999999999999999	05F3 05F4 05F5 05F6 05F6 05F8 05F8 05F8 05F8 05F8 05F8 05F8 05F8	544 534 534 535 505 505 505 505 505 505 505 505 505	0003 A 0009 A 0009 A 0009 A 0000 A 00000 A 00000 A 00001 A 00000 A 000000 A 00000 A 000000 A 000000 A 000000 A 000000 A 000000 A 000000 A 0000000 A 0000000 A 00000000	LUC UUC UUA UXL UXL UNH UNH L L SRN SRN SRN SRN SRN SRN SRN SRN SRN SRN	L CLUMALY PUSM J CLUMALY RESULT CLUMALY RESULT I MARLE L L L L L L L L L L L L L L	NU N	2 3 4 5 7 8 1 1 4 1 4 5 1 1 4 4 9 5 5 7 8 9 9 5 7 8 9 9 5 7 8 9 9 9 9 7 8 9 9 9 9 7 8 9 9 9 9 9 9	СК ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	CC A A A A A A A A A A A A A	NELATIN NELATIN RELATIN RELATIN GISTER: He RELATIN GISTER: He RELATIN CC L NE RELATIN HE RELATIN HE RELATIN SUPPORT	/E TO /E TO /E TO /E TO /E TO /E TO /E TO /E TO / / / / / / / / / / / / /	SP SP SP SP SP SP SP FECL F RELAT	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
91294 9934 9956 99801 11023 11111 11111 11111 11111 11122 12234 567 11201 11111 11111 11122 12234 567 11111 11111 11111 11122 12234 12011 11125 11111 11111 11111 11111 11111 11111 1111	05F3 05F4 05F5 05F8 05F8 05F8 05F8 05F8 05F8 05F8	544 554 554 554 554 550 550 550 550 50 50 50 50 50 50 50 50	0003 A 1000 A 10000 A 10000 A 1000 A	LUC UUC UUA UXL UXL UNH UNH L L SRN SRN SRN SRN SRN SRN SRN SRN SRN SRN	ELCLER ELCLER ELCLER ELCLER ELCLER ELCLER ELCLER MARLE CUMMER MARLE CUMMER ELCLER HECLER HECLER HECLER LCLER LCLER LCLER LCLER HECL	NU N	2 3 4 5 7 8 0 1 RLGISTEN: 1AC4 3P 1AC4 3P 1AC4 4 8 1 0 4 9 5,x 0,4 3,x 0,4 3,x 0,4 3,x 0,4 3,5 4 9 9 9 9 9 9 9 9 9 9 9 9 9 1 1 8 1 8 1 9 1 1 8 1 1 8 1 1 1 8 1 1 1 1	СК ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	CC A A A A A A A A A A A A A	NELATIN MELATIN RELATIN RELATIN GISTER: GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN HELATIN GISTER: HELATIN HELATIN GISTER: HELATIN HELATI	/E TO /E TO /E TO /E TO /E TO /E TO /E TO /E TO / / / / / / / / / / / / /	SP SP SP SP SP SP SP FECL F RELAT	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
912949999999999999999999999999999999999	05F3 05F4 05F5 05F6 05F6 05F8 05F8 05F8 05F8 05F8 05F8 05F8 05F8	544 544 54 54 54 54 54 54 54 54 54 54 54	0003 A 1000 A 10000 A 10000 A 1000 A	LUC UUC UUA UXL UURH UURH L SRN SRN SRN SRN SRN SRN SRN SRN SRN SRN	L C L C L C L C L C L C L C L C L C L C	IN IN INT S	2 3 4 7 8 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	СК ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	CC A A A A A A A A A A A A A	NELATIN MELATIN RELATIN RELATIN GISTER: GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN HELATIN GISTER: HELATIN HELATIN GISTER: HELATIN HELATI	/E TO /E TO /E TO /E TO /E TO /E TO /E TO /E TO / / / / / / / / / / / / /	SP SP SP SP SP SP SP FECL F RELAT	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
94999999999999999999999999999999999999	05F3 05F4 05F4 05F8 05F8 05F8 05F8 05F8 05F8 05F8 05F8	544354 544354 53007054 53007054 53007054 53007054	0003 A 1000 A 10000 A 10000 A 1000 A	a UC US USA USA USA USA SRL SSAL C SSAL C SSAL SSAL SSAL SSAL SSAL	L CUMALE PUSM J EG EG EG EG PUSM J EG PUSM L EG EG EG EG EG EG EG EG EG EG		2 3 6 7 8 9 1 8 8 1 8 8 1 8 1 8 1 8 1 8 1 8 1 8	СК ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	CC A A A A A A A A A A A A A	NELATIN MELATIN RELATIN RELATIN GISTER: GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN HELATIN GISTER: HELATIN HELATIN GISTER: HELATIN HELATI	/E TO /E TO /E TO /E TO /E TO /E TO /E TO /E TO / / / / / / / / / / / / /	SP SP SP SP SP SP SP FECL F RELAT	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
923459979999999999999999999999999999999999	05F3 05F4 05F4 05F8 05F8 05F8 05F8 05F8 05F8 05F8 05F8	544 544 54 54 54 54 54 54 54 54 54 54 54	0003 A 1000 A 10000 A 10000 A 1000 A	UUCUUAUUUAUUUAUUUAUUUAUUUAUUUAUUUAUUAUUUAUUUAUUUAUUUU	PUSAI A PUSAI A PUSAI A PUSAI L E PUSAI L CUMALE NALL E I I I I I I I I I I I I I	ALL ALL ALL ALL ALL ALL ALL ALL ALL ALL	2 3 4 5 7 7 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	СК ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	CC A A A A A A A A A A A A A	NELATIN MELATIN RELATIN RELATIN GISTER: GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN GISTER: HELATIN HELATIN GISTER: HELATIN HELATIN GISTER: HELATIN HELATI	/E TO /E TO /E TO /E TO /E TO /E TO /E TO /E TO / / / / / / / / / / / / /	SP SP SP SP SP SP SP FECL F RELAT	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
02345999999999999999999999999999999999999	05F3 05F4 05F4 05F8 05F8 05F8 05F8 05F8 05F8 05F8 05F8	544354 544354 53007054 53007054 53007054 53007054	0003 A 1000 A 10000 A 10000 A 1000 A	• UC US US US US US US US S S R S S R S S R S S R S S R S S S S	L CUMALE PUSM J EG EG EG EG PUSM J EG PUSM L EG EG EG EG EG EG EG EG EG EG	ALL ALL ALL ALL ALL ALL ALL ALL ALL ALL	2 3 4 5 7 7 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	( , , , , , , , , , , , , , , , , , , ,	CC A A A A A A A A A A A A A	RELATIT RELATI	/E TO /E TO /E TO /E TO /E TO /E TO /E TO /E TO / / / / / / / / / / / / /	SP SP SP SP SP SP SP E RELAI NS NS NS NS NS NS NS NS NS NS	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
94999999999999999999999999999999999999	05F3 05F4 05F4 05F8 05F8 05F8 05F8 05F8 05F8 05F8 05F8	544354 544354 53007054 53007054 53007054 53007054	0003 A 1000 A 10000 A 10000 A 1000 A	• UUC UUA UUAL UUAL UUAL • • • • • • • • • • • • • • • • • • •	PUSAI A PUSAI A PUSAI A PUSAI L E PUSAI L CUMALE NALL E I I I I I I I I I I I I I	ALL ALL ALL ALL ALL ALL ALL ALL ALL ALL	2 3 4 5 7 7 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	( ) S UNT( SHH SHH AM	CC BA KH SYST SYST SYST SPEL V SPEL V SPEL V SPEC SPES SPEC SPES SPEC SPES SPEC SPES SPEC SPES SPEC SPEC	WELATIT MELATU M	JE TO JE	SP SP SP SP SP SP SP E RELAI NS NS NS NS NS NS NS NS NS NS	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
94999999999999999999999999999999999999	05F3 05F4 05F4 05F8 05F8 05F8 05F8 05F8 05F8 05F8 05F8	544354 544354 53007054 53007054 53007054 53007054	0003 A 1000 A 10000 A 10000 A 1000 A	• UUC UUG UUAN UUAN UUAN UUAN • • • • • • • • • • • • • • • • • • •	LE L	NUNUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU	2 3 4 5 7 8 0 1 RLGISIEN: 1ACA 3P 1ACA 4 1 1ACA 4 4 1 5 5 5 5 5 5 5 5 5 5 5 5 5	( , , , , , , , , , , , , , , , , , , ,	CC BA KH SYST SYST SYST SPEL V SPEL V SPEL V SPEC SPES SPEC SPES SPEC SPES SPEC SPES SPEC SPES SPEC SPEC	WELATIT MELATU M	JE TO JE	SP SP SP SP SP SP SP E RELAI NS NS NS NS NS NS NS NS NS NS	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
99999999999999999999999999999999999999	05F3 05F4 05F4 05F8 05F8 05F8 05F8 05F8 05F8 05F8 05F8	544354 544354 53007054 53007054 53007054 53007054	0003 A 1000 A 10000 A 10000 A 1000 A	• UC UB USAN USAN USAN USAN • • • • • • • • • • • • • • • • • • •	ELECTION COMMENTS	ALL SCIENCE STAL	2 3 4 5 7 7 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	( , , , , , , , , , , , , , , , , , , ,	CC BA KH SYST SYST SYST SPEL V SPEL V SPEL V SPEC SPES SPEC SPES SPEC SPES SPEC SPES SPEC SPES SPEC SPEC	WELATIT MELATU M	JE TO JE	SP SP SP SP SP SP SP E RELAI NS NS NS NS NS NS NS NS NS NS	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
99999999999999999999999999999999999999	0574 0574 0574 0575 0574 0575 0575 0575	544 544 544 54 54 54 54 54 54 54 54 54 5	0003 A 1000 A 10000 A 10000 A 1000 A	• UUC UUG UUAN UUAN UUAN UUAN • • • • • • • • • • • • • • • • • • •	2         2           2         2           2         2           2         2           2         2           4         4	ALL	2 3 4 5 7 8 0 1 RLGISIEN: 1ACA 3P 1ACA 4 1 1ACA 4 4 1 5 5 5 5 5 5 5 5 5 5 5 5 5	( , , , , , , , , , , , , , , , , , , ,	CC BA KH SYST SYST SYST SPEL V SPEL V SPEL V SPEC SPES SPEC SPES SPEC SPES SPEC SPES SPEC SPES SPEC SPEC	WELATIT MELATU M	JE TO JE	SP SP SP SP SP SP SP E RELAI NS NS NS NS NS NS NS NS NS NS	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH
99999999999999111100000000000000000000	05F3 05F4 05F4 05F8 05F8 05F8 05F8 05F8 05F8 05F8 05F8	544 544 544 54 54 54 54 54 54 54 54 54 5	0003 A 4 000 A	. UUC UUAH UUAH UUAH UUAH UUAH UUAH IUUAH IUAH I	LE L	AUDIONALL STALL	2 3 4 5 7 8 1 1 1 1 1 1 1 1 1 1 1 1 1	( , , , , , , , , , , , , , , , , , , ,	CC A MARKANA A MARKA	WELATI' MELATU M	JE TO JE	SP SP SP SP SP SP SP SP SP SP	DN EX TIVE TIVE MGDIF +7 XL	TO SP TO SP ILD +8 URL	URH

wkLUPT "PULLED" KEGISTERS           bold Ab 09         LUA B #5         FIVE UF THEM           bold Ab 09         LUA B 405         DFFSET UF 7           bold Ab 09         LUA A UC+7.X         DFFSET UF 7           bold Ab 09         LUA A UC+7.X         DFFSET UF 7           bold Ab         DEC b         DEC b           bold Ab         DEC b         DEC b           bold Ab         DEC b         DEC b           bold Ab 03         SHIPT EXENTING DVEN           bold Ab 03         I3         DOL-5.7.X           bold Ab         USL-5.7.X         UFFSET 5           bold Ab         USL         DFFSET 5           bold Ab         UE 4         UFFSET 5           bold Ab         UE 4         UE 4           bold Ab         UE 4         UE 4	340     0x34     Ab     US     LUA     A     UB, T       341     0x67     20     F7     0xA     ADO2       343     SUB1/ACT     FNUM     A, d       344     0x97     TO     SUB1/ACT     FNUM       347     0x97     TO     SUB1/ACT     FNUM       348     0x97     TO     SUB1/ACT     SUB1/ACT       349     0x64     0x04     SUB1/ACT     SUB1/ACT       349     0x64     20     90     UMA       351     SUB1/ACT     A, d     FRUM       352     SUB1/ACT     A, d     FRUM
0518 C0 UV LUA D #9 VINE BVTES 0514 A5 05 TS LOA A URL-5-x 051C 47 US TA URL, X UFFSLT 5 USIE 09 UEA 051F 5A UEC 8	352 * SUBTRACI A, B FRUM X 353 *
FINALLY INCREMENT SP	354 0≉A5 (3UHABX E-UU) 355 0≉A5 30 (32 356 0≉A8 E= 05 LDLB UX+/X 359 0≉A8 E= 05 LDLB UX+/X 359 0≉A8 A8 03 SUB A UX-X 359 0≉A4 A8 03 SUB A UX-X
0022 51 INS 10824 51 INS 10824 51 INS 10825 51 INS 10826 51 INS 10826 51 INS 10826 51 INS 10827 39 MTS	301 06АЕ Е2 04 58С № ЦАЛХ 365 0640 20 04 8МАА STAUX4
• 144435FEM X TO 4,8 0626 50 1455 ISX 0626 50 IA55 IDA 4 UXM,X X ML6M 0626 50 05 IDA 4 UXL,X X ML6M 0620 AT UH STAB UXL,X X LOW 0620 AT UH STAB UB,X TO 8 UB31 34 HIS • IKAH3FEM A,B TO X	365 - SUBINACI A FHUM X 366 - SUBINACI A FHUM X 360 - USDEL I SUBAX EUU - 360 - USDEL I SUBAX EUU - 370 - USUS E 04 - USA UX.X 371 - OSS AG 06 - SSUG LOA A UX.X 372 - OSS AG 06 - SSUG LOA A UX.X 373 - OSS AG 06 - SIA UX.X STUME AL 375 - OSS AG 06 - SIA UX.X STUME AL 375 - OSS AG 06 - SIA UX.X STUME AL 375 - OSS C 2 00 - SG 0 - S
0632 30 ТАВХ ISX A US35 A 50 UN LUA UA,K A US35 A 70 S SIA A UA+X TO X HIGH US37 A 60 S LDA A UF+X Ю 0839 A7 UN SIA A UKL,X ТО X LJH 0839 47 UN SIA A UKL,X ТО X LJH	377 06HE 20 C6 NRA STAUXH 378 - 360 - Sub B Fauer
لكلام-درول قيم عري ش يوه لك يون كوه 15 من در محلي كاه 15 در محلي كاه 15 در محلي كاه 15 در محلي محلي محلي محلي محلي محلي محلي محلي	302 303 304 305 305 305 305 307 307 307 307 307 307 307 307
0503 46 05 Liča jrni, P[Lt (in ja 1057 56 P] 0547 56 P] 0540 55 150 Luži UL,F 0540 52 L nojn Tanxi [ netr uj 144,55 52 4 4 ye [(i x 0544 52 P] 0543 22 P] 0545 24 LUČAL [ j 51(inc ] / 4 yn LUČAL [ PU55 X 0547 1 PU55 EU +	391 LUCAL 392 06C5 I NULEX EGU 4/333 06C5 80 11 05K 4/78 4/9 I# USERA+UJSERB 393 06C5 80 11 05K 4/78 4/9 I# USERA+UJSERB 395 EALTHANGE & 5 0 TJ SHAHE CUDE 4/ ADUABE 395 06C7 37 9/9 H 396 06C6 16 FAU 397 06C7 32 PUL A
USA7 1 PUSX EUU * GET SPALL IN SPACE USA7 54 USA7 54 USA7 54 USA7 54 USA7 50 USA7 50	400         00C4         30         15x           401         00C8         20         84           402         402         402           403         402         403           403         404         404           405         404         405           405         404         50           406         0520         1           407         0520         1           408         0520         1           409         0520         1           409         0520         7           409         0520         7           409         0520         7           410         0520         7           411         0520         7           413         0520         7           414         5400         55           415         545         4
• 518CR MUNCD 145ENT x 0554 50 15x 155 155 155 155 155 155 155	•         •
* PUL X • LUCAL 0652 I PULX EVU * • 62T X PKOM STACK • 0655 30 TSX 0655 40 UV LUAA UX1444,X CUM42MT K ON STACK	472 • U = *ULTIPLIER & LSA'S UE PAR, PH3D. 473 • USEKA = *ULTIPLIER & LSA'S UE PAR, PH3D. 474 • LUCAL 470 0008 86 08 HP16 LUAA =8 PUSM CUUNTER INTO STACK 477 000A 36 PSH A =8 PUSM CUUNTER INTO STACK 478 • STACK = CUUNT, P, R, W, N, C, G, A, E, K, W, P 479 0000 #F -
1051 A/US SIAA UX+,, KEG X 1053 A0 4/ LUA A UX+, FA UBOS A7 UD STAA UX+, FA 	480 050C 30 TSx 481 050C 150 C TSA BENGLTIPLIEN 482 050F 55 HUN δ HS3x BEMULTIPLIEN 483 - LUUP δ T[#E5: 484 • LUUP δ T[#E5: 485 UEU 2N U2 :LUUP δ(C 154[F] 4ULTIPLIEN IS EVEN 487 0512 AD U2 :LUUP δ(C 154]X
Uoos (/ /# STA 10 10,4 Uoos U / DEt Uoos 44 UEC A Uoos 44 UEC A Uoos 26 f 26 r Mrt 1A Uo/1 51 Ins Uo/2 51 Ins Uo/2 59 HTS	α88
LÚLAL ALU X 1J A-W VOVI I AULARO LUJ JOJN SU I SV ZALANI ERSY MAYI EXCMANUE BO 6 Y VO/7 OJ VS USY ZALANI ENSY MAYI EXCMANUE BO 6 Y VO/7 OJ VS USY AUJAOXYI ADD UIMER MAY VO/7 OJ VS USY AUJAOXYI THEN EXCMANUE BOEK AUUL A-R 1J Z	497 3068 39 HTS 498 - 500 - 500 - 502 + 502 + 503 01/4 a LULV LuL +-,JVV 503 01/4 a LULV LuL +-,JVV 504 01/4 1 Stellon LuL +-,JVV 509 001C F1/5,VV+,VV+,JL+- 0 500 001C F1/5,VV+ VV+,JL+- 0 500 001C F1/5,VV+ JL+- 0 500 001C F1/5,VV+ JL+- 0 500 001C F1/5,VV+ JL+- 0 500 001C,VV+- 0 5
υρίο 50 4.0 μαρχ Τ.5. υρίς 40 μ5	Syd         John         Fixed a         Initial         Fixed a         Initial         Fixed a         Initial         Fixed a         Fixed a <thfixed a<="" th=""> <thfixed a<="" th=""> <thfixed a<<="" td=""></thfixed></thfixed></thfixed>
υσου μο ύτι, κ         Αύμ να μτι, κ         Αύμ να μτι, κ         Αύμ να μτι, κ           μοτο μο το	bit         U/De         Fr.L.         uput         Sup-size         13           bit         U/De         Fr.m.         A.Lb         Sup-size         14           bit         U/De         Fr.m.         A.Lb         Sup-size         15           bit         U/De         Fr.m.         A.Lb         Sup-size         15           bit         U/De
υσορ Ι ΙΕ.51/2 Ε.40 *	564     7714     rros 4
vor4 ( Au)u/A Luu = vor4 su Lua = vor4 su LuA = U/A = vor4 su LuA = U/A = vor4 su LuA = 0 0e97 20 E7 HKA ADDAS € ALÚD = U X	କଥିବା 0/10 EE U⊃ LÚX UX+1X USENS A 5+1 0/10 EE U⊃ US+1X AUTIN MEN() 5+2 7 F 60 U0 US+ PPE(A PAILAT MEN() 5+3 5+5 0/21 50 1/21 P2HEA LÚU * 5+5 0/221 50 1/21 P2HEA LÚX UX+1A USENS A 5+5 0/224 EE U> US+1 MEX PAILAT MEN (X) 5+4 0/224 E3 0 U1 US+1 MEX PAILAT MEN (X) 5+4 0/224 53 U1

130 INTERFACE AGE

•

### **MICROCOMPUTER DEVELOPMENT SOFTWARE**

		·····				
552			•			
553		olel 1	PHER	LULAL LULAL LUA A		and the final
555	0721 0729 0720	40 UU 60 24 50		854 854	450118	GET THE CHAR Cunvert the Right Nibule and result in a
557 558 559	0726 0726 0726	30 40 UU 03 20		LUA A	0, K ASCIIL	SAVE IT BET EMAN AGAIN Convert the left studie intil a
500	0730	80 VE		USR PUL A	PUTAX	CONVERT THE LEFT NINGLE INTO A PHINT A REG CHAR Defined Same
205	0735	6J 10		5SH	PUTA	VECUVER SAVED THEN FALL INTO PINCA
564 505			•		ME JSENS X IN	
587 588				LUCAL	ME 12542 # 14	INE STACK
509	4735	0/35 30	PINCE	EQU TSx	•	SP IS +2 SINCE THE HSR DUAN IN CALLS
571	0750	50 U2		1 NC	UXL+2.X SHTS	SP IS +2 SINCE TAO USR DUAN IN CALLS INC HEHUHT X LUN UVER FLUA MEANS INC HIGH PART
5/5	u754 U75C	6C 4/ 34	:+15	146 #15	UX4+2,X	UVER FLUA MEANS INC HIGH PART TES INC HIGH Exit
576			• Ph [].	I THE LA	AN NUSERS A	
578		0/50	1 PR1314	E UU		
580	073U 073E	50 46 U4		ISX LUA A LUCAL	UA, K	GET CHAN
582 583 584						1 af C
585			. ALIA	AUDALSS	IN DESIGNATED IN X LMAC	
587 588			•			
584			-5m :+6467	DA SAVE 'LUA BJ	BA LAEG READY Z NUT READY LURE CHAR PRINT CHAR	STATUS
592			811 814	HE BUZ	READY 2 NUT READY	/
593 594			STA	RX 11X	PRINT CHAR	
595 596 597				MENU		
598 549			PRIN	I CHAR I	174 A	
600	0/40 0/45 0/45	FE FFFo LE UU		LOX	H'FFF6 0,1	GET INDIRECT ADURESS OF ACIA Get actual address of "Acia into x
845	0745	to .	Pu14	PU1 P54 A	•	SAVE REG
	u/40 u/40	46 UU 85 UZ	***E467 *	SII A	0,x 0,2	SAVE REG ACIA STATUS READY ?
	0/4L 0/4L	27 FA 52 A7 01	:	SEU Pul A SIA A	:#EADY 1.4	NUT HEADY Resture Chan Print Char
	0740	59	:	412	1.4	Lalar Cusa
804 805 808			:	LUCAL		
608 608			• LUAV	ERI A I FI PARI	най нех та 45	SCII LEFT/RIGHT NIBBLE
610		6750	•	EWU		
011 012	0750 0751 0752	44 44		LSH A		A MAS CHAN TO HE CONVENTED
613 614	0753	44		LSH A		
015 010 017	u/54 u/50	84 UF 84 30	ASLIIN	4-01160 A-0-A A-00A	an'of	CLEAR LEFT PART
017 019	3750	81 54		1.00	##**0F ##*\$0 ##*\$9 :RTS	U TU 9 Yes ound
620 621	0754 0756 0756	80 U/ 34	1=15	Aŭ∪ A ⊮T\$	•7	NU THEN A TO F
624			•		b 301-150 1-1	I BY X AND FEMMINATED BY ETX
626 621				LULAL		TOT A AND TEPRIMATED OF ETA
629	075F	0/5+ 50	1 PPESS	t JU TSX	•	
6 S U 6 S L	4/60 0/62	EL US		LUA A LUA A L-P A	11 × 4, X 0, 1 #L   X	GET USEMS # UET C=4# IS 11 TE→+1=4TUM
032 035	07e4 v/ee	81 v4 21 vo		DL.	:#15	DUNE
034	u/04 u/04	80 00 80 L4		85H	PUTAX PI «CX	PRINT A Inc USERS X Loup IILL Dure
030 037 038	U/OL U/OL	20 F1 34 0004	:*15 4 ETX	884 	P=E35 mtuu	
040						
842 842				5 4004E	55 (F (HAH 1) 6 AL 348 404641	J TJ HE TESTED IC
044 044		v/er	1 VALAN	EUU LULAL	* IF INUC	
040	u 1 of u 1 7 u	50 86 03		I SX LUX	.,	GET CHAH ADDHESS
040	u//2	83 05	· •	224	هر ، د اه	TEST MEW(X)=ALPHANJMENIL
050 1091		31	•		ARRY = CURRENT	I CARRY (AND UTHEN FLAGS!)
875 875	·//4	37 30	50 4 4 4 1 1 50 1 4 5	154		
833 835	0/10	21 00	32103	STA A		
857 658			:			
659 660			* 361 U * Ulc##	4449 18 4 18 M	E4(x) 15 464 LA CIUIT	**********
001		0/14	a ALMICIA	t au	•	and the there
604 604 603	0/10	40 UU 01 41 20 VE		LUA 4 LMP 4 711	0.X #*4 21-14	UET THE CHAR Tuu Shale Fir Alpha .15 IT humeric
000 000	0/11	21.34 25 16		ر ۲۷ م مونا	11111	
001	1105	41 C/ 24 10		6.44 8	*12***'6	SET V IF »F Juli IF V(IT MEX (C=1)
0/1	ulel viny	a) u/ nu ut	:UN	305 A A 10 A	*15	CHWYERT LETTER TJ HEX Strip Jyéndits Frum Héx Digit Set C fur Valin A/V
012	0/mp 3/mL	5.0 10		3EC #13		SET C FUR VALUS AFV
0/4 0/5 0/0	u/s.) u/st	51 Ju 20 Ju	1107	ل، ۲۰۰۵ ⊃د1 ر ۲۰۰۷ م	= * J : 1, 3 * -=	-umterit testi-s vut numerato
6/6 6/7	0/01	21 34		7L1 142 -	INDIUK #19 IUK	
6/4 660	v745 v746	0C . V.S	1 actes	ししし ふたり		IT IS IN UMM MESET CANNY FUN NUT AVM SET V FUN NUT MEX LITMEN
683	0147	20 48	IN IS JEINEX	115 884	PINCX	EXTRA BRA TO REACH PINCX
684 685					*****	
850 887			<ul> <li>INPU1</li> <li>INP</li> </ul>	A: UT ACIA	UATA INTO A F	REG
686 689			•			*************
690 691 692				LUCAL		
693 694	079A 079D	U79A FE FFFo Et Du	Ā	LDX	H'FFF6 0, 1	GET ACIA INDIRECT ADDRESS Get Acia address
895 890	u74F	A0 00	:n411	LDA A	0,x	ACIA STATUS
697 696	0741 0742	47 24 Fo		ASH A	:+411	CARRYIIRORF WU INPUT, LUOP.
699 740	¥744	AD 01 84 7F	•		1.4	ACIA DATA
701	47A6	50		AND A TSX STA A	#H * 7F	STRIP PARITY Put result onto stack
703 704 705	0749 0748	A7 04 59		STA A	UA+X	2
707					*****	
708 709 710			• CONHE	CUNVE	HI HEX TO BING	ARY: ACTERS STARTING AT X
711 711 712			- LÚL - LÚL	AING FU	N & VALID HEX	ACTERS STARTING AT X NUMBER. RETURN BINARY 1 A.B. 15 NUMBER HAS MURE THAN
715 714			* 10	811S, 1	LHURE MSB'S.	
/15 716			* INPU	1: x=4	DURESS OF 151	CHAR IÙ dE SCANNED. 'S tù be scanned.
717			- UU 1 PI			
719 720 721			:	. UAN X P	WINTS TU LAST	T HUMBER IS FUUHD CHAR SCANNED
			-			

155				•••				*****	******	*******************	
725						LUCI	NL .				
724			U/A	C 1 C (	INHB	LUU		*			
725	UTAC	30				TSX					
726	07AD	Eh	v3.			LDA	н	U8,x		GET MAX COUNT	
727	UTAF	6F				CLH		UAIX		CLEAR USER'S A.B HEGS	
728	0781	6F								CCLAR DOLK D HID KLUD	
129	0/81		03			<b>ULR</b>		U8,X			
				•							
730				•	LOOP	MHILE	NUT	ALPHA	NUMERIC	C AND COUNT > 1	
751				*						8-w	
752	3785	50		*1	0041	154					
733	0784	ŁE	05			LDX		UXHVX		GET CHAN ADDRESS	
754	0786	80				<b>USH</b>		ALPNUN		IS MEM(X) ALPHANUMERIC?	
735	4748		<b>U</b> 9			dCS.		IF DUNC		YES. STUP SLANNING	
730	076A	54	•••			ULC		., 20.40		DEC CUUNT	
757							0	ENDEN	-	COUNT EXHAUSTED	
	0788	~	04			ULF					
738	u7 BD	<b>e</b> 0	აფ			# 5 R		JPINC,		INC USER'S #	
739	u78f	20	۴ć			BRA		1L DUP1			
740											
741					END L	460					
742											
703					COUNT	EXHAI	1511	0 411	H NO SI	UCCESS.	
744									ALPHUM.		
745						,				,	
740	0701		81								
746	0/11	60			NULNT	DRA		SCARRY		NESET USER C AND RETURN	
				•							
748					n=lit	MEX	ANU	COUNT	> 0 SH	IFT MEM(X) INTO UA,UB	
749											
750					BEGIN	OUTE	κ	OP			
751	0763	50			UUND	ISA.					
752	0/64	EL	43			LDX		118-1-8			
753	0766		81			BSH		ALPNUN		CNVT MEM(X) TO MEX	
754	6768		18			ByS		: NOGOO		INVALID CHAR	
			10					: 1000	0	INVALID CHAR	
755	UTCA	37				PSH				SAVE COUNT	
750	v7C8	60	04			LUA	8	<b>#</b> 4		LUOP COUNT	
757				•							
758				•	Smith	LEFT	u۴,	08			
754				•							
760	07CD	30				1 S x					
7 . 1	V7CE	66	Ų4		SLUUP	ASL		UB+1.,		+1 10 COMP. FOR PUSH	
102	0700		05			MUL		UA+1,:			
103	11132	٦A				UtL	8				
164	0105	2 E	+ +			0.01		:Suda			
105											
760	0/05		4			UHA		00+1+3		'UR' IN NEW LHAR	
107	9167					STA		UF+1.1		ON IN THE COURT	
165	0709	- 3.5				PUL		0		HETRIEVE COUNT	
704	JUA					0.5 m					
7/0	0/00	54						161 /C		INL USEN X	
111	0700		£4			UEL					
112	0700	٤٢.	64			961		11 30-6	)	HEPLAT	
				•	ENU U						
115	07UF	00				۶EC				VALID NUMBER	
114	u/tu	20	95			0 H A		SCARRI		SET USER C AND RETURN	
715				•							
110					nut.=H		AH 8	DUND.	1º CH	AR = 6-2, IHIS IS NOT A VALI	0
111					HEA N	U 45E #		THERA	SE. (H	AH IS A DELIMITER AND	-
118					LUPBE	N 15	VAL	ID.			
179											
740	0762	07				1PA				TUGGLE CANNY BIT	
781	U/ES	40		•		1.46				COACE CAMAL OLI	
100	0/24		né.			1.40	-			61 f.m	
785						C.R.A		SETUS		SETUP USEN STATUS & RETURN	
24.4											
	STABUL	î A B	LET			E NU					
A D	0 640	000	1	AJUADE	0070	1 4	UUA	x U69	4 I S	UDHX 0099 1	
A0	UAAN J	674	1	AUUL	1045			UM U7/		SC11L 0750 1	
	C11× v			Luind	4745	i i	Γx.	v00	u  I	HUEX 0665 1	
	PUTA 0				0000		HIL	LA 079		UCV 0124 A	
			:	4918	0000		ULB			17E-S 0018 A	
	CVV U	568	÷		0000	1					
	HEX O	721 75F	4	PAMEX	0/10		***E #	012		14CX 0/35 I	
P	ALSS J	1.24	1	PUPALL				14 075		ULA USE I	
	SHAL U			Pusx			PU T A			UTAX 0740 I	
RS	IRSR U	58£	1	SCANNI		1 3	itľυ	5 077		5RH 0000 A.	
SH	د ن	001	A+	5140		1 :	i tu	AH 068	<b>61</b> 5	SUSANX 0045 I	
		560		3U884	UDLU	1 3	JUDĂ	AD V09	EL S	SVECTU UDEC 14	
	Nox 0		ĩ	IES12		1	AAB	V02	at a	JA UUU4 A	
UB		د ده د ده	:	UL .	00002	1	NH H	40.4	7 4. 3	14L 0008 A	
		005			0002	1 1		n 976		ABX 065C 1	
<b>U</b> 2	um 0	v U D			0000	- '		~ ~/6		-on voic i	
CHEC	su≓ z	C70	E .								

.

LENGTH UF DSELT = U (UUUU) LENGTH UF ISECT = 552 (U220) NU EHRUNS, NU MARKINGS, THIS ASSEMBLY