


## a

## Advanced Micro Devices

## AmZ8000 Family Data Book

Copyright © 1980 by Advanced Micro Devices, Inc.

Portions of the information in this book were originated by Zilog, Inc. and are used here with their permission.

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics. The company assumes no responsibility for the use of any circuits described herein.

901 Thompson Place, P.O. Box 453, Sunnyvale, California 94086
(408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

## PREFACE

The present state of MOS LSI semiconductor technology has permitted powerful and complex generalpurpose processors to be economically incorporated into single silicon chips. This capability ushers in a new era of system design, where for the first time low cost tools are available for solving many complex problems. Significant levels of computing power are now available inexpensively and can be used both to lower the cost of high performance systems and to improve the efficiency of programmers in their increasingly more complex tasks.

The AmZ8000 Family is the first integrated processor family to fully exploit this new era, breaking tradition with the legacy of compromised performance dictated by past manufacturing technologies. The two processors in the family incorporate many of the features heuristically evolved from both minicomputer and main-frame systems. This gives the applications programmer, the systems programmer and the system designer the power and flexibility required for today's complex systems.

This Data Book is one of a series of documents that support the AmZ8000 Family. The AmZ8000 Processor Instruction Set book (AM-PUB086) provides a complete, detailed description of all the processor instructions; the AmZ8000 Interface Manual (AM-PUB089) provides a detailed discussion of the CPU interface and its use with several support devices; AmZ8010 Memory Management introduction (AM-PUB093). Additional information is currently being prepared for publication.

## TABLE OF CONTENTS

1. Introduction to AmZ8000 Family ..... 1-1
2. Processor Architectural Overview ..... 2-1
3. System Architecture Overview ..... 3-1
4. Component Data Sheets ..... 4-1
5. Analog Interface Components ..... 5-1
6. Memory Components ..... 6-1
7. AmSYS ${ }^{\text {TM }} 8$ Development System, Software and Board Products ..... 7-1
Appendices

- Advanced Commitment to Excellence (ACE) ..... A-1
- Package Dimensions ..... B-1
- MIL-STD-883/MIL-M-38510 ..... C-1


## AmZ8000 Literature

## Processor Instruction Set

Defines the exact form and function of each CPU instruction. AM-PUB086


## Processor Interface Manual

Describes hardware interconnections between CPU and peripherals. Describes interrupt daisy chain and multimicroprocessor systems. AM-PUBO89

## Memory Management

An introduction to memory management concepts and the AmZ8010 MMU device. AM-PUB093

## COMPONENT PART NUMBER INDEX

AmZ8000 Processors
AmZ8001 Segmented 16-Bit Microprocessor ..... 4-1
AmZ8002 Non-Segmented 16-Bit Microprocessor ..... 4-22
AmZ8000 Family Peripherals
AmZ8010 Memory Management Unit ..... 4-42
AmZ8016 Direct Memory Access Transfer Controller ..... 4-44
AmZ8030 Serial Communication Controller ..... 4-46
AmZ8036 Counter, Parallel I/O Interface ..... 4-48
AmZ8038 FIFO Buffered Parallel I/O Interface ..... 4-50
AmZ8052 CRT Controller ..... 4-52
AmZ8060 FIFO Buffer Unit and FIO Expander ..... 4-54
AmZ8065 Burst Error Processor ..... 4-56
AmZ8068 Data Ciphering Processor ..... 4-58
AmZ8073 System Timing Controller ..... 4-60
AmZ8103/4/7/8 Octal Bidirectional Buffers ..... 4-62, 4-68
AmZ8120 Octal D-Type Flip-Flop ..... 4-69
AmZ8121 8-Bit Comparator ..... 4-73
AmZ8127 System Clock Generator and Controller ..... 4-77
AmZ8133 Octal 3-State Latches ..... 4-78
AmZ8136 8-Bit Decoder with Control Storage ..... 4-83
AmZ8140/44 Octal 3-State Buffers ..... 4-87
AmZ8148 3-to-8 Decoder with Acknowledge ..... 4-91
AmZ8160 Error Detection and Correction Unit ..... 4-96
AmZ8161/62 Multiple Bus Buffers ..... 4-104
AmZ8163 Timing, Refresh and EDC Controller ..... 4-105
AmZ8164 Dynamic Memory Controller ..... 4-106
AmZ8165/66 Octal Memory Driver ..... 4-107
AmZ8173 Octal 3-State Latches ..... 4-78, 4-113
LSI System Components
Am8255A Programmable Peripheral Interface ..... 4-114
Am9511A Arithmetic Processor Unit ..... 4-119
Am9512 Floating-Point Processor ..... 4-144
Am9517A Multimode DMA Controller ..... 4-162
Am9519 Universal Interrupt Controller ..... 4-176
Analog Interface Components
Am6012 12-Bit Multiplying D/A Converter ..... 5-1
Am6080 Microprocessor System Compatible 8-Bit High-Speed Multiplying D/A Converter ..... 5-9
Am6081 Microprocessor System Compatible 8-Bit High-Speed Multiplying D/A Converter ..... 5-11
Am6108 Microprocessor System Compatible A/D Converter ..... 5-13
Memory Components
Am9016 16K $\times 1$ Dynamic RAM ..... 6-7
Am9044/9244 $4 \mathrm{~K} \times 1$ Static RAM ..... 6-17
Am9114/9124 $1 \mathrm{~K} \times 4$ Static RAM ..... 6-21
Am2716 2K $\times 8$ Erasable PROM ..... 6-25
Am9218 $2 \mathrm{~K} \times 8$ ROM ..... 6-30
Am9232/33 $4 \mathrm{~K} \times 8$ ROM ..... 6-33
Am27S28/29 $512 \times 8$ PROM ..... 6-37
Am27S30/31 $512 \times 8$ PROM ..... 6-42
Am27S180/181 1K x 8 PROM ..... 6-47
Am27S184/185 2K x 8 PROM ..... 6-52

## AmZ8000 Microprocessor Family

## CHAPTER

Introduction


## INTRODUCTION

Advanced Micro Devices has undertaken a significant commitment to the world of 16 -bit fixed-instruction-set processors. AMD is bringing to the market:

- A new, advanced processor architecture,
- A complete family of LSI peripheral circuits,
- A complete family of system support circuits,
- A complete family of memories and memory support circuits,
- Complete technical documentation,
- Effective development system products,
- Extensive support software.

This book describes all of these items in as much detail as is available at press time. Future editions will be propagated as new information is generated. Some of the data included here is preliminary and is intended to aid long-term planning. The factory should be contacted for the latest technical data on specific products and for the latest product availability information.
A large majority of future microprocessor applications will be serviced by a combination of single-chip microcomputer products such as the Am8048 series and by 16-bit microprocessors such as the AmZ8000. Where applications are simple enough, the 8 -bit microcomputer chips will tend to be used. Increasing software costs and throughput requirements will cause the 16 -bit CPUs to dominate the balance of the designs because they can answer these problems more efficiently. Conventional 8 -bit microprocessors will serve a shrinking share of new designs.

In addition to significant increases in throughput that flow directly from the 16 -bit structures, improved technology and more sophisticated architectures add even more performance. Software cost savings are being realized due to more powerful instruction sets, and in conjunction with sophisticated high-level languages such as PASCAL. Language compilers allow the programmers to write, debug and document programs in a shorter time span. This is vitally important for such a labor-intensive activity where costs are rapidly rising. The declining costs of technology-intensive LSI hardware can be used to improve software costs.

The AmZ8000 processors, in terms of resources, system features, instructions, interface and architecture, represents a major advance in microprocessor sophistication and system-level performance. The processors form the heart of a large family of components, systems, software, documentation and support. In addition to existing peripheral chips, a variety of new advanced peripherals has been designed to support the AmZ8001 and AmZ8002 processors. Figure 1 shows these new MOS/LSI. components.

Several types of products are available for buffering, driving, latching, decoding and control functions. These are useful within the system as well as for external interface and for implementing memory subsystems. Additional specialized components have been designed for control of specific memory subsystem functions such as refreshing and error correction.

A wide variety of memory devices are available to support the AmZ8000 Family. Advanced Micro Devices manufactures many types of RAMs, ROMs, PROMs, EPROMs and FIFOs. Memories, of course, are essential elements in any processor design. Indeed, processors can be considered as tools for converting logic gates and algorithms into memory cells, thus providing user access to the excellent levels of technology available via memories.

An AmZ8000 Evaluation Board is available from Advanced Micro Computers for quick hands-on experience with the AmZ8000. It is a complete small computer with RAM, ROM and several I/O ports. Available software includes a resident monitor and a simple line-by-line assembler. The AmSYS ${ }^{\text {rm }} 8 / 8$ Microcomputer Development System supports the AmZ8000 Family as well as other microprocessors such as the Am8080, Am8085 and Z80. The system includes RAM, dual 8 inch Floppy Disk drives and several serial and parallel interfaces.

A powerful set of development software is available with the AmSYS /8 to make the complex process of product development easier and faster. The software includes a sophisticated Disk Operating System, Macro Assemblers, a linking loader, a powerful editor and debugger and a PASCAL compiler.
Advanced Micro Devices has an educational department which offers courses on the AmZ8000 microprocessor family, Am2900 bit-slice family and on related topics. Check with your AMD sales office for course outlines and schedules.

Advanced Micro Devices was conceived on the premise that there was a place in the semiconductor community for a manufacturer dedicated to excellence. This attitude is manifested in many ways throughout the structure of the company and has been maintained consistently throughout the life of AMD. In product assurance procedures, Advanced Micro Devices is unique. Only AMD processes all integrated circuits, commercial as well as military, to the demanding requirements of MIL-STD-883. The AmZ8000 microprocessors and its family of support devices are no exception; every component is $100 \%$ screened to MIL-STD883, Method 5004, Class C.

## LSI PERIPHERALS

Amz8010 MEMORY MANAGEMENT UNIT AmZ8016 DMA TRANSFER CONTROLLER AmZ8030 SERIAL COMMUNICATION CONTROLLER AmZ8036 COUNTER/TIMER AND PARALLEL
AmZ8038
AmZ8052
AmZ8060
AmZ8065
AmZ8068
AmZ8073
Am8255A
Am9511A
Am9512
Am9517A
Am9519 I/O UNIT
FIFO INPUT/OUTPUT INTERFACE UNIT CRT CONTROLLER FIFO BUFFER UNIT AND FIO EXPANDER BURST ERROR PROCESSOR DATA CIPHERING PROCESSOR SYSTEM TIMING CONTROLLER PROGRAMMABLE PERIPHERAL INTERFACE ARITHMETIC PROCESSING UNIT FLOATING-POINT PROCESSOR MULTIMODE DMA CONTROLLER UNIVERSAL INTERRUPT CONTROLLER

| MEMORY INTERFACE |  |
| :---: | :---: |
| Amz8160 | ERROR detection and correction |
|  | MULTIPLE BUS BUFFE |
| Am | DYYAMIC MEMORY |
|  | REFRESH AND EDC CONTROLLE |
| Amz8165/66 | OCTAL MEMORY DRIV |

Figure 1. The AmZ8000 Family.

## AmZ8000 <br> Microprocessor Family

## CHAPTER <br> 2




Processor Architecture

## PROCESSOR ARCHITECTURAL OVERVIEW

## INTRODUCTION

The AmZ8000 is an advanced high-end 16-bit microprocessor designed to span a wide variety of applications. Its features allow it to be used effectively in complex, high-throughput systems, yet it remains efficient for simpler systems as well. The AmZ8000 is available in two versions: the AmZ8001 48-pin segmented CPU and the AmZ8002 40-pin non-segmented CPU. The difference between the two devices is the addressing range: the AmZ8001 can directly address eight megabytes of memory per memory space and the AmZ8002 can directly address 65 kilobytes of memory per memory space. To meet the requirements of complex, memory intensive applications, the AmZ8010 Memory Management Unit offers logical-to-physical address translation and several memory protection features.
The AmZ8000 has abundant CPU resources that include numerous registers, many data element types, a large instruction set and several addressing modes. Not only are the CPU resources abundant, but they exhibit a consistency and regularity not found in previous microprocessor architectures. Regularity of register organization, data types, instructions and addressing modes
greatly simplifies the programming process and reduces program length.

Compiler, compiler-produced, and operating system code all run efficiently on the AmZ8000. The AmZ8000 supports compilers with features such as a consistent instruction set, large address space, relocation, multiple stacks and some specific instructions (Push, Pop, Increment, Test).

Operating systems are supported by features such as system and normal modes, system and normal stacks, specific instructions (System Call, Load Program Status and privileged instructions), and by a sophisticated interrupt and trap structure. This structure includes three types of interrupts (non-maskable, nonvectored and vectored) and four types of traps (system calls, illegal instructions, privileged instructions and segment errors).

Multi-microprocessor systems are supported in software by exclusion and synchronization instructions and in hardware by the Micro In and Micro Out interface lines.


CPU Pin Configuration


## CPU RESOURCES

Not only must the address space of an advanced architecture by large, but its CPU resources must be abundant enough for the solution of large problems.

## Registers

The AmZ8000 offers sixteen 16-bit general-purpose registers in addition to special system registers. All 16 general-purpose registers may be used as accumulators and all but R0 as index registers and stack pointers. The first eight registers (R0-R7) can be used as sixteen 8 -bit byte registers. For operations requiring long words ( 32 bits ), the general purpose registers are grouped in pairs (RR0-RR14). For certain 64-bit operands (i.e., multiplication and division with long words), the register set is grouped in quadruples (RQ0-RQ12) to form 64-bit registers.
The CPU instruction set supports seven main data types: bits, BCD digits, bytes, words ( 16 bits), long words ( 32 bits) byte strings and word strings. Additionally, many other data elements such as memory addresses, I/O addresses, segment table entries and program status words may also be manipulated.

## Stacks

The AmZ8000 allows data stacks to be located anywhere in memory. Push and Pop instructions allow any register (except RR0 (AmZ8001) and R0 (AmZ8002)) to be designated as data stack pointers. Call and Return instructions, as well as interrupts and traps use the (implied) linkage stack pointers. For the AmZ8001, the register pair RR14 (R14 and R15) is the linkage stack pointer, while for the AmZ8002 register R15 is the linkage stack pointer.
The CPUs operate in one of two selectable modes: System and Normal. The System mode is sometimes called a Supervisor or Privileged mode and the Normal mode is sometimes known as User or Task or Nonprivileged mode. Separation from system information is provided by a dual set of linkage stack pointers. In the AmZ8001, the register pair R14' and R15' will be used in the System mode as the implied stack pointer, while the AmZ8002 will use the R15' re'gister. Because the implied stack pointers are part of the general-purpose register group, the user can manipulate the stack pointers with any of the instructions available for register operation.

## Program Status Information

This group of status registers contains the program counter (PC), the flag and control word (FCW) and the new program status area
pointer (NPSAP). When an interrupt or trap occurs, the Program Status registers (PC and FCW) are saved on the system stack. An Identifier that describes the reason for interruption is also saved. The NPSAP provides the memory location for loading new information into the PC and FCW registers.

The CPU Control bits occupy the upper byte of the Flag and Control Word. The bits may be read and loaded by the privileged LDCTL instruction. The Control bits are:

- SEG Segmented Mode Enable
- S/N System or Normal Mode
- VIE Vectored Interrupt Enable
- NVIE Non-Vectored Interrupt Enable

The SEG bit indicates segmented operation in the AmZ8001 if set to 1 . When the SEG bit is 0 , the AmZ8001 is forced into non-segmented operation and will interpret all programs as non-segmented. In this mode, the AmZ8001 executes AmZ8002 nonsegmented code. The AmZ8002 SEG bit is always set to 0 and cannot be altered by the programmer.
The CPU Flags occupy the lower byte of the Flag and Control Word. The privileged instructions LDCTLB, RESFLG and SETFLG are used to load, read, set and clear the flags. The Flag bits are:

- C Carry Result
- Z Zero Result
- S Sign Result
- P/V Even Parity or Overflow
- DA Decimal Adjust
- H Half Carry


## Interrupt and Trap Structure

The AmZ8000 provides a flexible and powerful interrupt and trap structure. Interrupts are asynchronous events triggered by an external device requesting service, while traps are synchronous events occurring upon the execution of certain instructions. The AmZ8000 supports three types of interrupts (non-maskable, vectored and non-vectored) and four traps (system call, unimplemented instruction, privileged instructions and segmentation trap). The vectored and non-vectored interrupts are maskable. When an interrupt or trap occurs, a 16-bit identifier (in addition to the PC and FCW registers) is pushed onto the system stack.


AmZ8001 Program Status Registers




## AmZ8002 Program Status Registers

The identifier contains the reason for the trap or interrupt. For internal traps, the identifier is the first word of the trapped instruction. For external traps or interrupts, the identifier is placed on the data bus by the interrupting or trapping peripheral.

## Memory Refresh

The AmZ8000 CPUs contain a refresh counter for automatically refreshing dynamic memory. A 9-bit row counter can address up to 256 rows and thereby assures compatibility with the latest 64 K dynamic memories. It is incremented by two each time the rate counter reaches end-of-count. The rate counter determines the time between successive refreshes and can be programmed from 1 to $64 \mu \mathrm{sec}$ assuming a 4 MHz CPU clock. The refresh mechanism can be disabled under software control.


## Large Addressing Space

High-level languages, sophisticated operating systems, large data bases, large programs and decreasing memory prices are all accelerating the trend toward larger memories. The AmZ8000 processors can directly address up to eight megabytes of memory per address space. Four convenient, separate address spaces exist in both versions of the AmZ8000 processors: code and data for both the system mode and the normal mode.
Each space is addressed by a 16 -bit or 23 -bit address. Thus the total system addressing for a user is 32M bytes for the AmZ8001 and 256K bytes for the AmZ8002. Instructions are always addressed on word boundaries (even-numbered addresses) while data is addressed by byte, word, long word, or quadruple word addresses. A specific bit can also be addressed within a byte or word address.
The AmZ8000 also has a 16 -bit I/O addressing space which is separate from the memory address space. An attractive complement of single element I/O and block I/O instructions exist for bytes and words.
Additionally, many useful memory management features, are provided by the AmZ8010 Memory Management Unit when used as a companion to the AmZ8001. These features will extend the life of the architecture by avoiding memory address limitations that have hampered microprocessors in the past.
The only drawback of the long addresses required by the large addressing space is the larger size of the instructions and the need for register pairs for some addressing modes. This problem is minimized by segmented addressing features, the use of short addresses in many situations, relative addressing ability and by the availability of a large number of general-purpose registers.

## Memory Management

AmZ8001 programs can directly access the entire address space. A full address mode is available where 23 bits are set aside within the instruction for the address. The AmZ8001 also offers a mode called short offset mode in which the same address can be expressed by 16 bits in many situations where the higherorder offset bits are zeros.

Alternative methods commonly employ fixed internal registers that contain address extensions. Although these methods may use shorter instruction addresses, the byte savings are lost be-
cause many instructions are required to explicitly manage the contents of the registers. The AmZ8001 can use variations of these methods; however, it also provides direct addressing that removes the necessity for those extra instructions and unburdens the programmer from managing the register contents.
Another important feature provided to the system designer is the ability to distinguish externally between System code and Normal code, and in both cases, to distinguish between instruction space and data space. If this feature is utilized, the AmZ8001 can address up to 32 megabytes of memory. Aided by system programs, the memory management unit can help manage the large address space on behalf of the user.
Segmentation is the mechanism provided to address the large amount of memory addressable by the AmZ8001. A segmented address is made of two parts: a segment number and an offset value. The Amzôóot can designate up to 120 sogments that reference areas of memory variable in size from 256 bytes to 64 kilobytes, in increments of 256 bytes.
The only difference between running segmented or non-segmented code is the number of bytes per address and the number of registers used for full addresses. Code written for the nonsegmented AmZ8002 can run in one segment of the segmented AmZ8001. Thus, full compatibility exists between the two versions.

The AmZ8010 Memory Management Unitessentially doubles the silicon area available for the processor function (and adds pins as well). Hence, it also doubles the hardware available to the designer for implementing more high-end features than otherwise would have been possible. Some of these features include variable sized segments, more sophisticated dynamic memory relocation and several types of memory protection attributes.

Addresses manipulated by the programmer are called logical addresses. The MMU translates these logical addresses to physical addresses required for accessing the memory. This address transformation makes user software addresses independent of the actual physical memory thus freeing the user from specifying where information is actually located in memory. The translation table in the Memory Management Unit associates the 7 -bit segment number with the base address of the physical memory segment. The 16 -bit offset portion of the logical address from the CPU is added to the physical base address to obtain the actual physical address. The system may dynamically reload translation tables as tasks are created, suspended, or changed. Memory protection features prevent illegal uses of segment, such as writing into a write-protected zone. Several Memory Management Units may be used with a single CPU.


## Instructions

Compared to other microprocessors or to 16-bit minicomputers, the number and power of individual instructions has been greatly increased. Over 110 distinct instruction types are available with the AmZ8000. Byte, word and long-word data elements can be processed by all the core instructions. Each instruction, with few exceptions, can use most of the addressing modes. Over 410 meaningful combinations of instruction types, data elements and addressing modes are available.

The instruction set provides nine basic instruction groups: Load and Exchange, Arithmetic, Logical, Program Control, Bit Manipulation, Shift and Rotate, String Manipulation, CPU Control, and Input/Output. Instructions vary in length from one to five words depending on the operation and addressing mode. String and block move instructions are interruptable to enhance response time. Also provided are signed-multiply and signed-divide instructions implemented in hardware for both 16-bit and 32-bit values.

The instruction set provides several user-selectable addressing modes including five main modes: Register (R), Indirect Register (IR), Direct Address (DA), Indexed (X) and Immediate (IM). For certain instructions, there are other modes: Base Address (BA), Base indexed ( $B X$ ), Relative Address (RA), Autoincrement and Autodecrement.

## Code Density

For a given hardware technology, microprocessor speed is largely dependent on the number of executed instruction words needed for a particular function. Therefore, code density becomes an important issue in high-performance systems. The AmZ8000 offers several advantages in this respect.

The number of words required to specify frequently executed instructions has been minimized. A special group of high frequency instructions has been designed into single words. This not only improves speed, but increases code density as well.

A short offset mechanism is also designed to allow certain 23-bit addresses to be reduced to a single word. It can be automatically invoked by assemblers and compilers.

Additional large improvements in program size and speed result from the consistent and regular architecture, and the greater power of the instruction set. These factors allow fewer instructions to accomplish a given task.

## Compiler Efficiency

It is tempting to adapt a computer architecture that efficiently executes a particular high-level language. Any special-purpose match between an architecture and a language is efficient for that language, but most likely inefficient for unrelated languages. Since the AmZ8000 is a general-purpose microprocessor, general language support has been provided through the inclusion of features that ease typical compilation and code-generation problems for all high-level languages.

Among these features is the regularity of the AmZ8000 addressing modes, registers and data element types. In addition, any
register can be used as a data stack pointer with the Push and Pop instructions. Segmentation and relocation are useful features for high-level language procedure implementation. Procedure parameter passing is aided by these features as well as by special increment and decrement instructions which are useful in stack frame allocation and de-allocation. Base Address and Base Indexed addressing modes are also useful for stack frames. Useful testing and comparison of data, logical evaluation and initialization are made very efficient by several special instruction types. Compilers and assemblers handle character blocks quite frequently and the string manipulation instructions provide unusual efficiency compared to software simulations of these important tasks.

## Operating System Support

Interrupt and task-switching features are included to improve operating system implementations. The memory-management and compiler-support features also contribute effectiveness in this environment.

The interrupt structure has three levels: non-maskable, nonvectored and vectored. When an interrupt occurs, the program status is saved on the stack with an indication of the reason for this state switching. A new program status is then loaded from memory and execution proceeds using the new Program Counter. In the case of a vectored interrupt, each vector points to a unique new Program Counter, providing direct access to particular service routines.

The System/Normal partition improves operating system integrity and organization. In the System mode, all operations are allowed; in the Normal mode, certain system instructions are prohibited. The System Call instruction allows a controlled switch of mode, and the implementation of traps enforces these restrictions. Dual linkage stack pointers also support the System/Normal partition.

Traps result in the same type of program status saving as interrupts; in both cases, the information saved is pushed on the system linkage stack and keeps the normal stack undisturbed. The Load Multiple instruction allows the contents of any group of the general registers to be saved and restored efficiently in memory. Running system programs can cause selective or general program status changes under direct software control. Finally, exclusion and serialization can be achieved with the "atomic" Test and Set instruction that synchronizes cooperating processes.

## Multiprocessor Support

The AmZ8000 exclusion/serialization mechanism is designed for multimicroprocessor systems. Any CPU in a multiprocessor system can exclude all other asynchronous CPUs from any critical shared resource by using the Micro In ( $\mu \mathrm{I}$ ) input and Micro Out $(\mu \mathrm{O})$ output in conjunction with several coordinating instructions.

In addition, the large address space of the AmZ8000 proves to be a beneficial feature in most multiprocessor systems.

## AmZ8000 Vicroprocessor =amily

こHAPTER 3

ラ̄ystem Architecture

## SYSTEM ARCHITECTURE OVERVIEW

## INTRODUCTION

The AmZ8000 CPU and peripheral device family support a variety of interface exchanges. The AmZ8000 processors are designed to handle five basic types of transfers: memory operations, I/O operations, resource request daisy chain, bus request daisy chain and interrupt request daisy chain. These interface exchanges share most of a common set of control signals. Most of the AmZ8000 peripherals use a similar control structure and some subset of the five basic transfer types. Some of the features of the system structure are:

- Juxtaposition and coordination of five different buses.
- Transparent bus for asynchronous peripheral operations.
- Ifultiploxed !/O and memon' operations.
- Multiplexed Address and Data transfers.
- Full parallel 23-bit addresses.
- Preemptive interrupt daisy chains.
- Interrupt protocol allows vectors for peripheral identification.
- Resource allocation uses exclude/grant daisy chain.
- Bus requests use daisy chain for contention resolution.


## Memory Operations

The AmZ8000 CPU offers a powerful combination of memory access techniques to a word organized memory. The CPU distinguishes between instructions, data and stack entries in both System and Normal modes and outputs a combination of status and bus timing signals. The status lines consist of four outputs which indicate the type of bus access; a Normal/System line to aid in selecting system or user memory space; a Byte/Word output line to allow addressing of an individual byte or a 16-bit word; and the Read/Write output indicating the direction of data flow.
Both versions of the AmZ8000 exhibit the identical set of status lines thereby allowing convenient access to separate 64 K byte address spaces: system code, normal code, system data, normal data. The AmZ8001, through its additional seven segment number outputs allows extension of its address spaces to 8 M bytes each. The AmZ8010 Memory Management Unit can further enhance memory space usage and allocation in the AmZ8001. The MMU offers the capability of generating. a 24 -bit physical address from the 23-bit logical addresses emitted by the CPU. Thus the AmZ8001 can directly address any 8M bytes within a 16M byte physical memory. Furthermore, memory address seg-

Status Line Codes

| ST3-STO | Definition |
| :--- | :--- |
| 0000 | Internal operation |
| 0001 | Memory refresh |
| 0010 | I/O reference |
| 0011 | Special I/O reference |
| 0100 | Segment trap acknowledge |
| 0101 | Non-maskable interrupt acknowledge |
| 0110 | Non-vectored interrupt acknowledge |
| 0111 | Vectored interrupt acknowledge |
| 1000 | Data memory request |
| 1001 | Stack memory request |
| i100 | Frogramin refeienice, ith wïi |
| 1101 | Instruction fetch, first word |

ments can be of any size that is a multiple of 256 bytes and may overlap. Each Memory Management Unit may translate up to 64 address segments. If more segments are required, several Memory Management Units may simply be paralleled.
The AmZ8000 bus timing signals consisting of three signals: MREQ whose level indicates a memory or I/O type transfer; AS which is an address strobe (an address is indicated valid by its rising edge); and DS which is the data strobe (data read or written is also indicated valid by the rising edge of DS). A typical memory fetch cycle occurs within three CPU clock cycles thereby allowing the usage of moderate access time memories for price/performance enhancement. A WAIT bus control input is also available on the CPU thus allowing even slower memory operation.

## I/O Operations

I/O operations between the AmZ8000 CPU and its peripherals are transacted on the same multiplexed address/data bus lines and are distinguished only by status outputs. (MREQ HIGH specifies an I/O operation while status lines STO-ST3 specify either a standard I/O address space or a special I/O address space: for example, an AmZ8010 MMU.) The I/O address space can, therefore, be two separate 16 -bit address spaces, in addition to the memory space, if the status lines are decoded in conjunction with MREQ signal. The large I/O address space allows great


Figure 1. Typical Memory Organization.


Figure 2. AmZ8010 Managed Segmented Memory.
versatility for accessing intensive register oriented peripherals: AmZ8000 peripherals typically follow the philosophy of allowing read and write operations to all their internal registers.
I/O mapped 8 -bit peripherals can be located on either the upper or lower half of the address/data bus for data transfers; the AmZ8000 CPU duplicates a data byte on both halves of the bus when executing a byte write I/O operation.
A byte read I/O operation follows the same principle as byte read memory operations: Odd addresses refer to the low-order byte (ADO-AD7 bus) and even addresses to the high-order byte (AD8-AD15 bus).

Eight and 16-bit wide peripherals can be intermixed on the same bus, as the AmZ8000 provides both byte and word I/O oriented instructions, as well as Block I/O instructions for rapid data transfers (i.e., I/O peripheral register initialization).
AmZ8000 peripherals are not required to be synchronous with the CPU, because no clock is transmitted. AS and DS strobe signals provide the timing. In addition, the CPU inserts an automatic wait state whenever an I/O operation is performed. Additional wait states can be inserted by a slow peripheral by activating the AmZ8000 CPU wait status input.


Figure 3. Memory Read and Write Timing.

## Interrupt Daisy Chain Protocol

An interrupt daisy chain protocol enables peripherals to act as slaves to the CPU. In contrast to I/O transactions which occur on the data bus in an orderly fashion; each peripheral, with interrupt capability, may attempt to use it simultaneously with another interrupting device. A daisy chain link between peripherals implements a distributed arbitration policy between interrupt requests to achieve an orderly, prioritized sharing of the CPU's resources.

The majority of the AmZ8000 family peripherals have the ability to request interrupts due to several internal reasons (for example, the AmZ8036 CIO can have three reasons to interrupt and the AmZ8030 SCC, eight). The peripheral itself contains an internal
interrupt structure for prioritizing its internal interrupt request sources; for requesting service according to its priority status among other peripherals sharing the system bus; for outputting a proper vector identification, with or without additional status bits, when acknowledged by the CPU. The 8 -bit vector allows efficient program transfers to the appropriate service routine without additional polling of the peripheral by the CPU. The peripheral selfvectoring and daisy chain prioritizing precludes the requirement for an additional interrupt controller device in the system.
The AmZ8000 CPU recognizes three interrupt inputs (non-maskable, vectored,' and non-vectored), and a segmentation trap input (normally intended to be generated by an AmZ8010 MMU).

Interrupt inputs are asynchronous, and the interrupt acknowledge is decodable from the STO-ST3 status lines for each interrupt type. An explicit completion code must be emitted by the CPU to terminate some peripheral's interrupt service. An appropriate I/O instruction easily accomplishes it.

To ensure data integrity and proper settling of IEO signals in the daisy chain link, the AmZ8000 CPU automatically inserts five wait states following interrupt acknowledge and before asynchronously strobing in the peripheral's identification vector ("Identifier'). The peripheral may activate the CPU's WAIT line and cause additional wait cycles, if required.


Figure 5. Interrupt Daisy Chain Connections.


Figure 6. CPU Interrupt and Segment Trap Request Acknowledge Timing.

## Peripheral Internal Interrupt Protocol

In general, AmZ8000 family peripherals have three bits for control and status of the internal interrupt logic: an Interrupt Pending bit, an Interrupt Under Service bit and an Interrupt Enable bit. For a multisourced internal interrupt structure, the three above bits are duplicated for each interrupt source, and the interrupt sources are internally prioritized. Lower priority peripherals in the daisy chain link are disabled by the status of another internal list: Disable Lower Chain bit. The peripheral will output a vector for interrupt source identification, when acknowledged by the CPU, according to the status of its No Vector bit. The 8-bit vector (usually defined by an internally programmed register) may include status information as specified by the Vector Include Status bit.

## Resource Request Chain Protocol

Multimicroprocessor systems are well supported in hardware and software. Resources, like buses with their associated peripherals or common memories, are easily shared in an orderly and expedient fashion by several CPUs in a system. In general, the resource user need not be a CPU (i.e., it could be an I/O Channel Processor, an Arithmetic Processor, etc.) as long as it can implement a meaningful resource sharing protocol. This is in contrast to a bus request chain (i.e., DMA operations) in which system exists a default master and a defined bus with a tailored protocol. The AmZ8000 CPU supports resource protocol with two hardware pins: the MultiMicro Out $(\mu \mathrm{O})$ to issue requests for the resource and the MultiMicro $\ln (\mu \mathrm{l})$ to recognize or test the state of the resource. Four special instructions allow the CPU to test and request a resource, and to exclude or allow other users to the resource. These functions are particularly interesting with the
eight megabyte AmZ8001 CPU address space capability for multiple microprocessor systems with large shared memory requirements.
A resource request protocol is easily implemented in hardware through simple SSI logic where each resource user is connected to the resource-sharing system by four unidirectional lines.
Unlike an interrupt or bus request chain no user is a default master and no user can therefore be preempted. The resource request protocol uses the request algorithm described below:

1. A user process checks the status of the $\mu \mathrm{ST}$ (resource status) line to see if the resource is busy. (The AmZ8000 CPU would look at its $\mu$ I input pin via the privileged MBIT instruction.)
2. If the $\mu \mathrm{ST}$ line is active, then another user is either using the resource or is in the process of requesting it. In both cases, the resource request is terminated with the indication of a busy resource via internal flag. This implements the policy of no preemption.
3. If the $\mu \mathrm{ST}$ line is not active, then the user:
a. Activates its $\mu \mathrm{RQ}$ line ( $\mu \mathrm{O}$ output on the AmZ8000) and,
b. Waits for a finite delay (the AmZ8000 CPU MREQ instruction computes the delay by decrementing a 16 -bit register). The delay is required in the case of several users requesting access to a particular resource. In this case, the daisy chain link lines ( $\mu \mathrm{Al}, \mu \mathrm{AO}$ ) in the resource arbitration logic resolves the conflict by granting the resource to the highest priority requestor.
c. Tests the $\mu \mathrm{Al}$ - if active, then the resource is granted (the AmZ8000 again sets an internal flag); otherwise, the request is terminated.


Figure 7. Multimicro Resource Daisy Sharing Chain Link.
MOS-284

## Bus Request Chain Protocol

Typical data bus transactions follow a master/slave protocol between the AmZ8000 CPU and its peripherals. The CPU is the default bus master and does not require arbitration to access the bus. Some complex peripherals, like the AmZ8016 DMA, may require to obtain bus mastership in order to perform more complex bus transactions than the typical peripheral.
A Bus Request protocol is easily implemented to orderly request the AmZ8000 CPU to grant its bus mastership to one of several peripherals capable of commanding the bus. A daisy chain link priority resolution among bus requestors, along with a bus request protocol, forms an efficient bus mastership transfer. As common to most microcomputers, the AmZ8000 CPU recognizes asynchronous bus requests on its BUSRQ input pin, and grants it upon completion of the current machine cycle by causing its address/data, control and status outputs to go to high impedance and its BUSAK output pin to become active.
The algorithm for bus priority and request for bus requestors is as follows:

1. The requestor looks at its $B R Q$ line to see if it is active. The BRQ line is bidirectional.
2. If the $B R Q$ line is active, then the requestor waits. This implements the policy of non-preemption, since another peripheral could be in process of using or requesting the bus.
3. If the $B R Q$ line is inactive, then the requestor activates its $B R Q$ output and waits for its BAl input to go active. Upon BAI active, the requestor deactivates its BAO output (as opposed to letting the BAI input to ripple-thru to the BAO output), and takes control of the bus.

It is easy to see how the daisy chain link among peripherals is implemented to determine peripheral bus mastership priority.

## Typical System Structures

The complexity of an AmZ8000 system mainly depends on the application and the needs of the user. Interface peripheral and memory devices can vary widely upon this complexity. At various stages of complexity, different types of system interface logic must be used depending on the loading requirements. A minimum AmZ8002 system is shown in Figure 9. The AmZ8002 CPU can drive one standard TTL load. An AmZ8127 clock generator is used to provide the system clock. Since the address and data are multiplexed together, an AmZ8173 octal latch is used to latch the addresses. Status is decoded by a Am74LSi39 decoder. If loading exceeds one TTL load, buffers should be used as in Figure 10. On the data bus, two AmZ8104s are used to provide 16 bidirectional data lines. While an AmZ8144 buffer is used to give extra fan-out to the control signals. Direct addressing is available up to 64 K bytes.
In Figure 11, an AmZ8001 segmented CPU is shown with the AmZ8010 Memory Management Unit. The AmZ8010 extends the memory into 64 segments where each segment can vary between 256 to 64 K bytes. Without the AmZ8010, the AmZ8001 CPU can only access 8 M bytes directly. This example can drive only TTL load. More drive capability could be added as in Figure 12. The buffering example is the same as Figure 11 with the exception of the AmZ8010 and the AmZ8144 to buffer the segment addresses.


Figure 8. Bus Request Chain Link.

## System Architecture



Figure 9. Simple AmZ8002 System Requires Few MSI Circuits, but has Limited Drive Capability.


MOS-287

Figure 10. Fully Buffered AmZ8002 System Provides Plenty of Drive for Backplane Buses and Peripherals.

System Architecture


Figure 11. Simple AmZ8001 System with MMU.


Figure 12. Fully Buffered AmZ8001 System with MMU.
.

## AmZ8000 لlicroprocessor =amily

## 冾APTER <br> 4

## :omponents




# AmZ8001 <br> 16-Bit Microprocessor 

## PRELIMINARY DATA

## distinctive characteristics

- Sixteen general purpose registers
- Direct addressing up to 8 MB segmented memory
- Software compatible with AmZ8002 microprocessor
- Powerful instructions with flexible addressing modes
- Privileged/Non-Privileged mode of operation
- Sophisticated interrupt structure
- On-chip memory refresh facility
- TTL compatible inputs and outputs
- Single phase clock
- Single +5 V power supply
- 48-pin package


## GENERAL DESCRIPTION

The AmZ8001 is a general-purpose 16 -bit CPU belonging to the AmZ8000 family of microprocessors. Its architecture is centered around sixteen 16 -bit general registers. The CPU deals with 23-bit address spaces and hence can address directly 8 MB of memory. The 23 -bit address consists of two components: 7 -bit segment number and 16 -bit offset. Facilities are provided to maintain three distinct address spaces - code, data and stack. The AmZ8001 implements a powerful instruction set with flexible addressing modes. These instructions operate on several data types - bit, byte, word (16-bit), long word (32-bit), byte string and word string. The CPU can execute instructions in one of two modes - System and Normal. Sometimes these modes are also known as Privileged and Non-Privileged, respectively. The CPU also contains an on-chip memory refresh facility. The AmZ8001 is software compatible with the AmZ8002 microprocessor. The AmZ8001 is fabricated using silicon-gate N-MOS technology and is packaged in a 48-pin DIP. The AmZ8001 requires a single +5 power supply and a single phase clock for its operation.

ORDERING INFORMATION

| Package <br> Type | Ambient <br> Temperature | Maximum Clock Frequency <br> 4MHz |
| :---: | :---: | :---: |
| Hermetic DIP | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ | AmZ8001DC |

## INTERFACE SIGNAL DESCRIPTION

$\mathbf{V}_{\mathrm{CC}}$ : +5V Power Supply
$\mathrm{V}_{\mathrm{SS}}$ : Ground

## AD0-AD15: Address/Data Bus (Bidirectional, 3-State)

This 16-bit multiplexed address/data bus is used for all I/O and memory transactions. HIGH on the bus corresponds to 1 and LOW corresponds to 0 . ADO is the least significant bit position with AD15 is most significant. The $\overline{A S}$ output and $\overline{\mathrm{DS}}$ output will indicate whether the bus is used for address offset or data. The status output lines STO-ST3 will indicate the type of transaction; memory or I/O.

## $\overline{\text { AS: }}$ Address Strobe (Output, 3-State)

LOW on this output indicates that the AD0-AD15 bus contains address information. The address information is stable by the time of the LOW-to-HIGH transition of the $\overline{\text { AS }}$ output (see timina diagrams). The status outputs STO-ST3 indicate whether the bus contains a memory address or I/O address.

## $\overline{\mathrm{DS}}$ : Data Strobe (Output, 3-State)

LOW on this output indicates that the ADO-AD15 bus is being used for data transfer. The $\mathrm{R} / \overline{\mathrm{W}}$ output indicates the direction of data transfer - read (or in) means data into the CPU and write (or out) means data from the CPU. During a read operation, data can be gated on to the bus when $\overline{\mathrm{DS}}$ goes LOW. A LOW-toHIGH transition on the $\overline{\mathrm{DS}}$ output indicates that the CPU has accepted the data (see timing diagram). During a write operation, LOW on the $\overline{D S}$ output indicates that data is setup on the bus. Data will be removed sometime after the LOW-to-HIGH transition of the $\overline{\mathrm{DS}}$ output (see timing diagram).

## R/W: Read/Write (Output, 3-State)

This output indicates the direction of data flow on the AD0-AD15 bus. HIGH indicates a read operation, i.e., data into the CPU and LOW indicates a write operation, i.e., data from the CPU. This output is activated at the same time as $\overline{\mathrm{AS}}$ going LOW and remains stable for the duration of the whole transaction (see timing diagram).

## B/W: Byte/Word (Output, 3-State)

This output indicates the type of data transferred on the AD0-AD15 bus. HIGH indicates byte (8-bit) and LOW indicates word (16-bit) transfer. This output is activated at the same stage as $\overline{\text { AS }}$ going LOW and remains valid for the duration of the whole transaction (see timing diagram). The address generated by the CPU is always a byte address. However, the memory is organized as 16 -bit words. All instructions and word operands are word aligned and are addressed by even addresses. Thus, for all word transactions with the memory the least significant address bit will be zero. When addressing the memory for byte transactions, the least significant address bit determines which byte of the memory word is needed; even address specifies the most significant byte and odd address specifies the least significant byte. In the case of I/O transactions, the address information on the ADO-AD15 bus refers to an I/O port and B/W determines whether a data word or data byte will be transacted. During I/O byte transactions, the least significant address bit AO determines which half of the AD0-AD15 bus will be used for the I/O transactions. The ST0-ST3 outputs will indicate whether the current transaction is for memory, normal I/O or special I/O.

## STO-ST3: Status (Outputs, 3-State)

These four outputs contain information regarding the current transaction in a coded form. The status line codes are shown in the following table:

| ST3 | ST2 | ST1 | ST0 |  |
| :---: | :---: | :---: | :---: | :--- |
| L | L | L | L | Internal Operation |
| L | L | L | H | Memory Refresh |
| L | L | H | L | Normal I/O Transaction |
| L | L | H | H | Special I/O Transaction |
| L | H | L | L | Segment Trap Acknowledge |
| L | H | L | H | Non-Maskable Interrupt Acknowledge |
| L | H | H | L | Non-Vectored Interrupt Acknowledge |
| L | H | H | H | Vectored Interrupt Acknowledge |
| H | L | L | L | Memory Transaction for Operand |
| H | L | L | H | Memory Transaction for Stack |
| H | L | H | L | Reserved |
| H | L | H | H | Reserved |
| H | H | L | L | Memory Transaction for Instruction <br> Fetch (Subsequent Word) |
| H | H | L | H | Memory Transaction for Instruction <br> Fetch (First Word) |
| H | H | H | L | Reserved |
| H | H | H | H | Reserved |

## WAIT: Wait (Input)

LOW on this input indicates to the CPU that memory or I/O is not ready for the data transfer and hence the current transaction should be stretched. The WAIT input is sampled by the CPU at certain instances during the transaction (see timing diagram). If $\overline{\text { WAIT input is LOW at these instances, the CPU will go into wait }}$ state to prolong the transaction. The wait state will repeat until the WAIT input is HIGH at the sampling instant.

## N/S: Normal/System Mode (Output, 3-State)

HIGH on this output indicates that the CPU is operating in Normal Mode and LOW indicates operation in System Mode. This output is derived from the Flag Control Word (FCW) register. The FCW register is described under the program status information section of this document.

## MREQ: Memory Request (Output, 3-State)

LOW on this output indicates that a CPU transaction with memory is taking place.

## BUSRQ: Bus Request (Input)

LOW on this input indicates to the CPU that another device (such as DMA) is requesting to take control of the bus. The $\overline{B U S R Q}$ input can be driven LOW anytime. The CPU synchronizes this input internally. The CPU responds by activating BUSAK output LOW to indicate that the bus has been relinquished. Relinquishing the bus means that the AD0-AD15, $\overline{\mathrm{AS}}$, $\overline{\mathrm{DS}}, \mathrm{B} / \overline{\mathrm{W}}, \mathrm{R} / \overline{\mathrm{W}}, \mathrm{N} / \overline{\mathrm{S}}, \mathrm{STO}-\mathrm{ST} 3, \mathrm{SNO}$-SN6 and $\overline{\text { MREQ outputs will be }}$ in the high impedance state. The requesting device should control these lines in an identical fashion to the CPU to accomplish transactions. The BUSRQ input must remain LOW as long as needed to perform all the transactions and the CPU will keep the $\overline{B U S A K}$ output LOW. After completing the transactions, the device must disable the ADO-AD15, $\overline{A S}, \overline{D S}, B / \bar{W}, R / \bar{W}, N / \bar{S}$, STO-ST3, SNO-SN6 and MREQ into the high impedance state and stop driving the $\overline{B U S R Q}$ input LOW. The CPU will make BUSAK output HIGH sometime later and take back the bus control.

## BUSAK: Bus Acknowledge (Output)

LOW on this output indicates that the CPU has relinquished the bus in response to a bus request.

## NMI: Non-Maskable Interrupt (Input)

HIGH to LOW transition on this input constitutes non-maskable interrupt request. The CPU will respond with the Non-maskable Interrupt Acknowledge on the STO-ST3 outputs and will enter an interrupt sequence. The transition on the NMI can occur anytime. Of the three kinds of interrupts available, the non-maskable interrupt has the highest priority.

## $\overline{\mathrm{VI}}$ : Vectored Interrupt (Input)

LOW on this input constitutes vectored interrupt request. Vectored interrupt is next lower to the non-maskable interrupt in priority. The VIE bit in the Flag and Control Word register must be 1 for the vectored interrupt to be honored. The CPU will respond with Vectored Interrupt Acknowledge code on the STO-ST3 outputs and will begin the interrupt sequence. The $\overline{\mathrm{VI}}$ input can be driven LOW anytime and should be held LOW until acknowledged.

## NVI: Non-Vectored Interrupt (Input)

LOW on this input constitutes non-vectored interrupt request. Non-vectored has the lowest priority of the three types of interrupts. The NVIE bit in the Flag and Control Word register must be 1 for this request to be honored. The CPU will respond with Non-Vectored Interrupt Acknowledge code on the STO-ST3 outputs and will begin the interrupt sequence. The NVI input can be driven LOW anytime and should be held LOW until acknowledged.

## $\overline{\mu \mathrm{I}}$ : Micro-In (Input)

This input participates in the resource request daisy chain. See the section on multimicroprocessor support facilities in this document.

## $\overline{\mu \mathrm{O}}$ : Micro-Out (Output)

This output participates in the resource request daisy chain. See the section on multimicroprocessor support facilities in this document.

## RESET: Reset (Input)

LOW on this input initiates a reset sequence in the CPU. See the section on Initialization for details on reset sequence.

## CLK: Clock (Input)

All CPU operations are controlled from the signal fed into this input. See DC characteristics for clock voltage level requirements.

## DECOUPLE: (Output)

Output from the on-chip substrate bias generator. Do not use.

## $\overline{\text { STOP: }}$ Stop (Input)

This active LOW input facilitates one instruction at a time operation. See the section on single stepping.

## SNO-SN6: Segment Number (Outputs, 3-State)

These seven outputs contain the segment number part of a memory address. A HIGH on the output corresponds to 1 and a LOW corresponds to 0 . SNO is the least significant bit position and SN6 is the most significant bit position.

## $\overline{\text { SEGT: Segment Trap (Input) }}$

LOW on this input constitutes a segment trap request. If the line is driven LOW, the CPU will respond with the Segment Trap Acknowledge code on the Status lines, and commence a trap sequence. The $\overline{\text { SEGT }}$ input may be driven LOW at any time and is customarily held LOW until acknowledged. This input has priority over the interrupts.

## PROCESSOR ORGANIZATION

The following is a brief discussion of the AmZ8001 CPU. For detailed information, see the AmZ8001/AmZ8002 Processor Instruction Set Manual (Publication No. AM-PUB086).

## GENERAL PURPOSE REGISTERS

The CPU is organized around sixteen 16 -bit general purpose registers R0 through R15 as shown in Figure 1. For byte operations, the first eight registers (RO through R7) can also be addressed as sixteen 8-bit registers designated as RLO, RHO and so on to RL7 and RH7. The sixteen registers can also be grouped in pairs RR0, RR2 and so on to RR14 to form eight long word (32-bit) registers. Similarly, the sixteen registers can be grouped in quadruples RQ0, RQ4, RQ8 and RQ12 to form four 64-bit registers.


Figure 1. AmZ8001 General Registers.
MOS-242

## STACK POINTER

The AmZ8001 architecture allows stacks to be maintained in memory. Any general-purpose register pair except RRO can be used as a stack pointer in stack manipulating instructions such as PUSH and POP. The designated register pair holds a 23-bit segmented address. Certain instructions (such as subroutine call and return) make implicit use of the register pair RR14 as the stack pointer. Two implicit stacks are allowed - normal stack using RR14 as the stack pointer, and system stack using RR14' as the system stack pointer (see Figure 1). If the CPU is operating in the Normal Mode, RR14 is active, and if the CPU is in System Mode, RR14' will be used instead of RR14. The implied stack pointer is a part of the general registers and hence can be manipulated using the instructions available for register operations.


Figure 2. AmZ8001 Processor Status.

## PROCESSOR STATUS

The CPU status consists of the 16 -bit flag and control word (FCW) register, and the 23-bit program counter (see Figure 2). A reserved word is also included for future expansion. The following is a brief description of the FCW bits.

SEG: Segmented/Non-Segmented Bit. Indicates whether the AmZ8001 is running in segmented or non-segmented mode. 1 indicates segmented, 0 indicates non-segmented. See the section on non-segmented mode, elsewhere in this document.
$\mathbf{S} / \overline{\mathrm{N}}$ : System/Normal - 1 indicates System Mode and 0 indicates Normal Mode.
VIE: Vectored Interrupt Enable - 1 indicates that Vectored Interrupt requests will be honored.
NVIE: Non-Vectored Interrupt Enable - 1 indicates that Nonvectored interrupt requests will be honored.
C: Carry - 1 indicates that a carry has occurred from the most significant bit position when performing arithmetic operations.
Z: $\quad$ Zero - $\mathbf{1}$ indicates that the result of an operation is zero.
S: $\quad$ Sign -1 indicates that the result of an operation is negative i.e., most significant bit is one.
P/V: Parity/Overflow - 1 indicates that there was an overflow during arithmetic operations. For byte logical operations this bit indicates parity of the result.
DA: Decimal Adjust - Records byte arithmetic operations.
H: Half Carry -1 indicates that there was a carry from the most significant bit of the lower digit during byte arithmetic.

## DATA TYPES

The AmZ8001 instructions operate on bits, digits (4 bits), bytes ( 8 bits), words ( 16 bits), long words ( 32 bits), byte strings and word strings type operands. Bits can be set, reset or tested. Digits are used to facilitate BCD arithmetic operations. Bytes are used for characters and small integers. Words are used for integer values and addresses while long words are used for large integer values and addresses. All operands except strings can reside either in memory or general registers. Strings can reside in memory only.

## INTERRUPT AND TRAP STRUCTURE

Interrupt is defined as an external asynchronous event requiring program interruption. For example, interruption is caused by a peripheral needing service. Traps are synchronous events resulting from execution of certain instructions under some defined circumstances. Both interrupts and traps are handled in a similar manner by the AmZ8001.
The AmZ8001 supports three types of interrupts in order of descending priority - non-maskable, vectored and non-vectored.

The vectored and non-vectored interrupts can be disabled by appropriate control bits in the FCW. The AmZ8001 has four traps - system call, segment trap, unimplemented opcode and privileged instruction. The traps have higher priority than interrupts.
When an interrupt or trap occurs, the current program status is automatically pushed on to the system stack. The program status consists of processor status (i.e., PC and FCW) plus a 16 -bit identifier. The identifier contains the reason, source and other coded information relating to the interrupt or trap.
After saving the current program status, the new processor status is automatically loaded from the new program status area located in the memory. This area is designated by the New Program Status Area Pointer (NPSAP) register. See AMPUB086 publication for further details.

## SEGMENTED ADDRESSING

The AmZ8001 can directly address up to 8 MB of memory space, using a 23 -bit segmented address. The memory space is divided up into 128 segments, each up to 64KB in size. The upper seven bits of address designate the segment number, and are available on the SNO-SN6 outputs during a memory transaction. See the section on memory transactions for details.
The lower sixteen bits of address designate an offset within the segment, relative to the start of the segment, and are available on AD0-AD15 during part of the memory transaction. See the section on memory transactions for details.
The segmented address may be stored as a long word in memory, or in a register pair. The segment number and offset can be manipulated separately or together, by suitable use of the instruction set.

When the segmented address is contained in code space, a short offset format may be adopted. The segmented address is stored as one word, seven bits of segment number and eight bits of offset. Figure 3 shows the format for segmented addresses.

## ADDRESSING MODES

Information contained in the AmZ8001 instructions consists of the operation to be performed, the operand type and the location of the operands. Operand locations are designated by general register addresses, memory addresses or I/O addresses. The addressing mode of a given instruction defines the address space referenced and the method to compute the operand address. Addressing modes are explicitly specified or implied in an instruction. Figure 4 illustrates the eight explicit addressing modes: Register (R), Immediate (IM), Indirect Register (IR), Direct Address (DA), Indexed (X), Relative Address (RA), Base Address (BA) and Base Indexed (BX).

## CPU TIMING

The AmZ8001 accomplishes instruction execution by stepping through a pre-determined sequence of machine cycles, such as memory read, memory write, etc. Each machine cycle requires between three and ten clock cycles. Bus Requests by DMA devices are granted at machine cycle boundaries. No machine cycle is longer than ten clock cycles; thus assuring fast response to a Bus Request (assuming no extra wait states). The start of a machine cycle is always marked by a LOW pulse on the AS output. The status output lines ST0-ST3 indicate the nature of the current cycle in a coded form.

## STATUS LINE CODES

Status line coding was listed in the table shown under STO-ST3 outputs in tine interface Signal Description. The following is a detailed description of the status codes.

## Internal Operation:

This status code indicates that the AmZ8001 is going through a machine cycle for its internal operation. Figure 5 depicts an internal operation cycle. It consists of three clock periods identified as T1, T2 and T3. The $\overline{\mathrm{AS}}$ output will be activated with a LOW pulse by the AmZ8001 to mark the start of a machine cycle. The STO-ST3 will reflect the code for the internal operation. The $\overline{M R E Q}, \overline{D S}$ and R/W outputs will be HIGH. The N/S and SNO-SN6 outputs will remain at the same level as in the previous machine cycle. The AmZ8001 will ignore the WAIT input during the internal operation cycle. The CPU will drive the AD0-AD15 bus with unspecified information during T1. However, the bus will go into high impedance during T 2 and remain in that state for the remainder of the cycle. The $B \bar{W}$ output is also activated by the CPU with unspecified information.

## Memory Refresh:

This status code indicates that AmZ8001 is accessing the memory to refresh. The refresh cycle consists of three clock periods as depicted in Figure 6. The CPU will activate the $\overline{A S}$ output with a LOW pulse to mark the beginning of a machine cycle and STO-ST3 outputs will reflect the refresh cycle code. The least significant 9 lines of the ADO-AD15 bus contain the refresh address. Because the memory is word organized, the ADO will always be LOW. The most significant 7 bus lines are not specified. The $\overline{\overline{D S}}$ output will remain HIGH for the entire cycle while $R / \bar{W}, B / \bar{W}$, SNO-SN 6 and $N / \bar{S}$ outputs will remain at the same level as in the machine cycle prior to refresh. The AD0-AD15 bus will go into high impedance state during T2 period and remain there for the remainder of the cycle. The AmZ8001 will activate the MREQ output LOW during the refresh cycle. It should be noted that WAIT input is ignored by the CPU for refresh operations.

## I/O Transactions:

There are two status line codes used for I/O transaction cycles. The AmZ8001 provides two separate I/O spaces and two types of instructions called Normal I/O and Special I/O. Each I/O space is addressed by a 16 -bit address called port address. The timing for both types of I/O transactions is essentially identical. A typical I/O cycle consists of four clock periods T1, T2, TWA and T3 as shown in Figure 7. The TWA is the wait state; insertion of one wait state for an I/O cycle is always automatic. Additional wait cycles can be inserted by LOW on the WAIT input. The WAIT input is sampled during every TW state. If this input is LOW, one more wait state will be inserted. Insertion of wait states continues until WAIT input is HIGH. T3 state will follow the last wait state to complete the I/O cycle.

AmZ8001

| Mode | Operand Addressing |  | Operand Value |
| :---: | :---: | :---: | :---: |
|  | In the Instruction | In a Register |  |
| Register | REGISTER ADDRESS - OPERAND |  | The content of the register. |
| Immediate | OPERAND |  | In the instruction |
| Indirect Register | REGISTER ADDRESS | ADDRESS | The content of the location whose address is in the register. |
| Direct <br> Address | ADDRESS |  | The content of the location whose address is in the instruction. |
| Index | REGISTER ADDRESS <br> BASE ADDRESS | DISPLACEMENT | The content of the location whose address is the address in the instruction, offset by the content of the working register. |
| Relative Address | DISPLACEMENT | PC. VALUE | The content of the location whose address is the content of the program counter, offset by the displacement in the instruction. |
| Base Address | $\begin{array}{\|c\|} \hline \text { REGISTER ADDRESS } \\ \hline \text { DISPLACEMENT } \\ \hline \end{array}$ | BASE ADDRESS | The content of the location whose address is the address in the register, offset by the displacement in the instruction. |
| Base Index | $\begin{array}{\|l\|} \hline \text { REGISTER ADDRESS } \\ \hline \text { REGISTER ADDRESS } \\ \hline \end{array}$ | BASE ADDRESS | The content of the location whose address is the address in the register, offset by the displacement in the register. |

Figure 4. Addressing Modes.

During I/O cycles the STO-ST3 outputs will reflect appropriate code depending on the type of instruction being executed (Normal I/O or Special I/O). $\overline{\text { AS }}$ output will be pulsed LOW to mark the beginning of the cycle. The CPU drives the AD0-AD15 bus with the 16 -bit port address specified by the current instruction. The N/S output will be LOW indicating that CPU is operating in the system mode. It should be recalled that the $\mathrm{N} / \mathrm{S}$ output is derived from the appropriate bit in the FCW register. All I/O instructions are privileged instructions and will be allowed to execute only if the FCW specifies system mode operation. The MREQ output will be HIGH. The AmZ8001 I/O instructions provide both word or byte transactions. The $\mathrm{B} / \overline{\mathrm{W}}$ output will be HIGH or LOW depending whether the instruction specifies a
byte or word transfer. The SNO-SN6 output will remain at the same level as in the machine cycle prior to the I/O cycle.

Two kinds of I/O transfers should be considered: Data In means reading from the device and Data Out means writing into the device. For In operations, the R/W output will be HIGH. The AD0-AD15 bus will go into high impedance state during T2. During byte input instructions, the CPU reads either the even or odd half of the Data Bus dependent upon the port address. If the port address is even, the most significant half of the Data Bus is read. If the port address is odd, the least significant half of the Data Bus is read. During word input instructions, the CPU reads all 16 bits of the Data Bus. The AmZ8001 will drive the $\overline{\mathrm{DS}}$


Figure 5. Internal Operation Cycle.


Figure 6. Refresh Cycle.
MOS-247


Figure 7. AmZ8001 I/O Cycle.
output LOW to signal to the device that data can be gated on to the bus. The CPU will accept the data during T3 and $\overline{\mathrm{DS}}$ output will go HIGH signalling the end of an I/O transaction.

For Data Out, the R/X output will be LOW. The AmZ8001 will provide data on the AD0-AD15 bus and activates the $\overline{\text { DS }}$ output LOW during T2. During byte output instructions, the CPU duplicates the byte data onto both the high and low halves of the Data Bus and external logic, using AO, enables the appropriate byte port. During word output instructions the CPU outputs data onto all 16 bits of the Data Bus. The $\overline{\mathrm{DS}}$ output goes HIGH during T3 and the cycle is complete.

## Memory Transactions:

Tinere are iour staius inie coúes that inulicate a memory tāansaction:
a) Memory transaction to read or write an operand
b) Memory transaction to read from or write into the stack
c) Memory transaction to fetch the first word of an instruction (sometimes called IF1)
d) Memory transaction to fetch the subsequent word of an instruction (sometimes called IFN).

It can be appreciated that all the above transactions essentially fall into two categories: memory read and memory write. In the case of IF1 and IFN cycles, the memory will be read at the address supplied by the program counter. All AmZ8001 instructions are multiples of 16 -bit words. Words are always addressed by an even address. Thus IF1 and IFN cycles involve performing a memory read for words. On the other hand, a memory transaction for operand and stack operation could be a read or write. Moreover, an operand could be a word or a byte. For stack operation involving the implied stack pointer the address will be supplied by the RR14 (or RR14'). For operand transactions, the memory address will come from several sources depending on the instruction and the addressing mode. Memory transaction cycle timing is shown in Figure 8. It typically consists of three clock periods T1, T2 and T3. Wait states (TW) can be inserted


Figure 8. Memory Transactions.
between T2 and T3 by activating the WAIT input LOW. The WAIT input will be sampled during T2 and during every subsequent TW. The STO-ST3 outputs will reflect the appropriate code for the current cycle early in T1 and the $\overrightarrow{A S}$ output will be pulsed LOW to mark the beginning of the cycle. The $N / \bar{S}$ output will indicate whether the normal or system address space will be used for the current cycle. As shown in the figure the $\overline{M R E Q}$ output will go LOW during T1 to indicate a memory operation.
The segment number becomes valid on the segment lines one clock period before the start of the memory operation, and remains valid until the start of T3.
Consider a read operation first. The R/W output will be HIGH. The AmZ8001 will drive the AD0-AD15 with the appropriate address early in T1. During T2, the bus will go into high-impedance state and $\overline{\mathrm{DS}}$ output will be activated LOW by the CPU. The data can be gated on to the bus when $\overline{\mathrm{DS}}$ is LOW. During T1 the B/W will also be activated to indicate byte or word will be transacted. The AmZ8001 memory is word organized and words are addressed by even addresses. However, when addressing bytes, the memory address may be odd or even; an even address for most significant byte of a word and the next odd address for the least significant byte of that word. When reading a byte from the memory, the least significant address bit can be ignored and the whole word containing the desired byte is gated on to the bus. The CPU will pick the appropriate byte automatically. The AmZ8001 will drive the $\overline{\mathrm{DS}}$ output HIGH indicating data acceptance.

Consider the write operation next. The R/W output will be LOW. The AmZ8001 removes the address and gates out the data to be written on the bus and activates the $\overline{\mathrm{DS}}$ output LOW during $T 2$. If the data to be written is a byte then the same byte will be on both halves of the bus. The $\overline{\mathrm{DS}}$ output will go HIGH during T3 signifying completion of the cycle.

## Interrupt and Segment Trap Acknowledge:

There are four status line codes devoted to interrupt and trap acknowledgement. These correspond to non-maskable, vectored and non-vectored interrupts, as well as segment trap. The Interrupt Acknowledge cycle is illustrated in Figure 9. The NMI input of the AmZ8001 is edge detected i.e., a HIGH to LOW input level change is stored in an internal latch. Similar internal storage is not provided for the $\overline{\mathrm{VI}}, \overline{\mathrm{NVI}}$, and $\overline{\mathrm{SEGT}}$ inputs. For $\overline{\mathrm{VI}}$ and $\overline{\mathrm{NVI}}$ inputs to cause an interruption, the corresponding interrupt enable bits in the FCW must be 1. For the following discussion, both the VIE and NVIE bits in the FCW are assumed to be 1.
As shown in the figure, the $\overline{\mathrm{VI}}, \overline{\mathrm{NVI}}$ and $\overline{\mathrm{SEGT}}$ input and the
 machine cycle of an instruction.
A LOW on these signals triggers the corresponding interrupt acknowledge sequence described on the following page. The AmZ8001 executes a dummy IF1 cycle prior to entering the actual acknowledge cycle (see memory transactions for IF1 cycle description).


Figure 9. Interrupt Acknowledge Cycle.

During this dummy IF1 cycle, the program counter is not updated; instead the implied system stack pointer (RR14') will be decremented. Following the dummy IF1 cycle is the actual interrupt/trap acknowledge cycle.
The interrupt acknowledge cycle typically consists of 10 clock periods; T1 through T5 and five automatic TW (wait states). As usual, the $\overline{A S}$ output will be pulsed LOW during T1 to mark the beginning of a cycle. The STO-ST3 outputs will reflect the appropriate interrupt acknowledge code, the MREQ output will be HIGH, the N/S output remains the same as in the preceding cycle, the R/W output will be HIGH and the B/W output will be LOW. The AmZ8001 will drive the AD0-AD15 bus with unspecified information during $T 1$ and the bus will go into the high impedance state during T2. Three TWA states will automatically follow T2. The WAIT input will be sampled during the third TWA state.
If LOW, an extra TW state will be inserted and the $\overline{\text { WAIT }}$ will be sampled again during TW. Such insertion of TW states continues until the WAIT input is HIGH. After the last TW state, the $\overline{\mathrm{DS}}$ output will go LOW and two more automatic wait states (TWA) follow. The interrupting device can gate up to a 16 -bit identifier on to the bus when the $\overline{\mathrm{DS}}$ output is LOW. The $\overline{\text { WAIT }}$ input will be sampled again during the last TWA state. If the $\overline{\text { WAIT input is LOW one TW state will be inserted and the WAIT }}$ will be sampled during TW. Such TW insertion continues until the WAIT input is HIGH. After completing the last TW state T3 will be entered and the $\overline{\mathrm{DS}}$ output will go HIGH. The interrupting device should remove the identifier and cease driving the bus. T4 and T5 states will follow T3 to complete the cycle. Following
the interrupt acknowledge cycle will be memory transaction cycles to save the status on the stack. Note that the $\mathrm{N} / \overline{\mathrm{S}}$ output will be automatically LOW during status saving. The SNO-SN6 outputs are undefined during the acknowledge cycle.
The internal NMI latch will be reset to the initial state at $\overline{A S}$ going HIGH in the interrupt acknowledge cycle. The $\overline{\mathrm{VI}}, \overline{\mathrm{NVI}}$ and SEGT input should be kept LOW until this time also.

## STATUS SAVING SEQUENCE:

The machine cycles following the interrupt acknowledge cycle push the old status information on the system stack in the following order: program counter, the flag and control word and the interrupt/trap identifier. Subsequent machine cycles fetch the new program status from the new program status area, and then branch to the interrupt/service routine.

## 

A LOW on the $\overline{B U S R Q}$ input is an indication to the AmZ8001 that another device (such as DMA) is requesting control of the bus. The $\overline{B U S R Q}$ input is synchronized internally at T1 of any machine cycle. (See next paragraph for exception.) The BUSAK will go LOW after the last clock period of the machine cycle. The LOW on the BUSAK output indicates acknowledgement. When $\overline{B U S A K}$ is LOW the following outputs will go into the high impedance state; ADO-AD15, $\overline{\mathrm{AS}}, \overline{\mathrm{DS}}, \overline{\mathrm{MREQ}}, \mathrm{STO}-\mathrm{ST} 3, \mathrm{~B} / \overline{\mathrm{W}}, \mathrm{R} / \overline{\mathrm{W}}$, SNO-SN6 and N/S. The BUSRQ must be held LOW until all transactions are completed. When $\overline{B U S R Q}$ goes HIGH, it is synchronized internally, the BUSAK output will go HIGH and normal CPU operation will resume. Figure 10 illustrates the $\overline{\text { BUSRQ/BUSAK }}$ timing.


Figure 10. Bus Request/Acknowledge Cycle.
MOS-251

It was mentioned that BUSRQ will be honored during any machine cycle with one exception. This exception is during the execution of TSET/TSETB instructions. BUSRQ will not be honored once execution of these instructions has started.

## SINGLE STEPPING

The STOP input of the AmZ8001 facilitates one instruction at a time or single step operation. Figure 11 illustrates $\overline{\text { STOP }}$ input timing. The STOP input is sampled on the HIGH to LOW transition of the clock input that immediately precedes an IF1 cycle. If the $\overline{\text { STOP }}$ is found LOW, AmZ8001 introduces a memory refresh cycle after T3. Moreover, STOP input will be sampled again at T3 in the refresh cycle. If STOP is LOW one more refresh cycle will follow the previous refresh cycle. The $\overline{\text { STOP }}$ will be sampled during T3 of the refresh cycle also. One additional refresh cycle will be added every time STOP input is sampled LOW. After completing the last refresh cycle which will occur after STOP is HIGH, the CPU will insert two dummy states T4 and T5 to complete the IF1 cycle and resume its normal operations for executing the instruction. See appropriate sections on memory transactions and memory refresh. It should be noted that refresh cycles will occur even if the refresh facility is disabled during single stepping.

## MULTIMICROPROCESSOR FACILITIES

The AmZ8001 is provided with hardware and software facilities to support multiple microprocessor systems. The $\overline{\mu \mathrm{O}}$ and $\overline{\mu \mathrm{I}}$ signals of the AmZ8001 are used in conjunction with the MBIT, MREQ, MRES and MSET instructions for this purpose. The $\overline{\mu \mathrm{O}}$ output can be activated LOW by using appropriate instruction to signal a request from the AmZ8001 for a resource. The $\overline{\mu 1}$ input is tested by the AmZ8001 before activating the $\overline{\mu \mathrm{O}}$ output. LOW at the $\bar{\mu}$ input indicates that the resource is busy. The AmZ8001
can examine the $\overline{\mu l}$ input after activating the $\overline{\mu \mathrm{O}}$ output LOW. The $\overline{\mu l}$ will be tested again to see if the requested resource became available. For detailed information on the Multimicroprocessor facilities, AmZ8001/AmZ8002 Processor Interface Manual (Publication No. AM-PUB089) should be consulted.

## INITIALIZATION

A LOW on the $\overline{\text { Reset }}$ input starts the CPU initialization. The initialization sequence is shown in Figure 12. Within five clock periods after the HIGH to LOW level change of the $\overline{\text { Reset input }}$ the following will occur:
a) ADO-AD15 bus will be in the HIGH impedance state
b) $\overline{\mathrm{AS}}, \overline{\mathrm{DS}}, \overline{\mathrm{MREQ}}, \overline{\mathrm{BUSAK}}$ and $\overline{\mu \mathrm{O}}$ outputs will be HIGH
c) ST0-ST3 outputs will be LOW
d) Refresh will be disabled
e) $R / \bar{W}, B / \bar{W}$ and $N / \bar{S}$ outputs are not affected. For a power on reset the state of these outputs is not specified.
f) SNO-SN6 outputs will be LOW.

After the $\overline{\text { Reset }}$ input returns HIGH and remains HIGH for three clock periods, three 16-bit memory read operations will be performed as follows from segment $C$. Note that the $N / \bar{S}$ output will be LOW and STO-ST3 outputs will reflect IFN code.
a) The contents of the memory location 0002 will be read. This information will be loaded into the FCW of the AmZ8001.
b) The contents of the memory location 0004 will be read. This information will be loaded into the program counter segment number.
c) The contents of the memory location 0006 will be read. This information will be loaded into the program counter offset.
This completes initialization sequence and an IF1 cycle will follow to fetch the first instruction to begin program execution. See the section on memory transactions for timing.


Figure 11. Single Step Timing.
MOS-252


## AmZ8001 INSTRUCTION SET

LOAD AND EXCHANGE

| Mnemonics | Operands | Addr. <br> Modes | Operation |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { CLR } \\ & \text { CLRB } \end{aligned}$ | dst | $\begin{gathered} \mathrm{R} \\ \text { IR } \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | Clear <br> $d s t \leftarrow 0$ |
| $\begin{aligned} & \text { EX } \\ & \text { EXB } \end{aligned}$ | R, sre | $\begin{gathered} \hline \text { R } \\ \text { IR } \\ \text { DA } \\ \mathrm{X} \end{gathered}$ | $\begin{aligned} & \text { Exchange } \\ & R \leftarrow \text { src } \end{aligned}$ |
| $\begin{aligned} & \hline L D \\ & \text { LDB } \\ & \text { LDL } \end{aligned}$ | R, sre | R <br> IM <br> IM <br> IR <br> DA <br> X <br> BA <br> BX | Load into Register $\mathrm{R} \leftarrow \mathrm{src}$ |
| $\begin{aligned} & \text { LD } \\ & \text { LDB } \\ & \text { LDL } \end{aligned}$ | dst, R | $\begin{gathered} \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \\ \mathrm{BA} \\ \mathrm{BX} \end{gathered}$ | Load into Memory (Store) dst $\leftarrow$ R |
| $\begin{aligned} & \mathrm{LD} \\ & \mathrm{LDB} \end{aligned}$ | dst, IM | $\begin{gathered} \text { IR } \\ \text { DA } \\ \text { X } \end{gathered}$ | Load Immediate into Memory dst $\leftarrow \mathrm{IM}$ |
| LDA | R, src | $\begin{gathered} \hline D A \\ X \\ B A \\ B X \end{gathered}$ | Load Address <br> $R \leftarrow$ source address |
| LDAR | R, src | RA | Load Address Relative $R \leftarrow$ source address |
| LDK | R, src | IM | Load Constant $R \leftarrow n(n=0 \ldots 15)$ |
| LDM | R, src, n | $\begin{gathered} \text { IR } \\ \text { DA } \\ \mathrm{X} \end{gathered}$ | Load Multiple <br> $\mathrm{R} \leftarrow \operatorname{src}$ ( n consecutive words) $(n=1 \ldots 16)$ |
| LDM | dst, R, n | $\begin{gathered} \text { IR } \\ \text { DA } \\ X \end{gathered}$ | Load Multiple (Store Multiple) dst $\leftarrow \mathbf{R}$ ( n consecutive words) ( $\mathrm{n}=1 \ldots 16$ ) |
| LDR <br> LDRB <br> LDRL | R, src | RA | $\begin{aligned} & \text { Load Relative } \\ & R \leftarrow \text { src } \\ & \text { (range }-32768 \ldots+32767 \text { ) } \end{aligned}$ |
| LDR LDRB LDRL | dst, R | RA | Load Relative (Store Relative) dst $\leftarrow R$ (range $-32768 \ldots+32767$ ) |
| $\begin{aligned} & \text { POP } \\ & \text { POPL } \end{aligned}$ | dst, R | $\begin{gathered} \mathrm{R} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | Pop $d s t \leftarrow \mathbb{I R}$ <br> Autoincrement contents of $R$ |
| PUSH PUSHL | IR, src | $\begin{gathered} \mathrm{R} \\ \mathrm{IM} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \\ \hline \end{gathered}$ | Push <br> Autodecrement contents of R $\mathrm{IR} \leftarrow \mathrm{src}$ |

ARITHMETIC

| Mnemonics | Operands | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| ADC ADCB | R, src | R | Add with Carry $R \leftarrow R+\operatorname{src}+\text { carry }$ |
| ADD ADDB ADDL | R, src | $\begin{gathered} \hline \mathrm{R} \\ \mathrm{IM} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | Add $R \leftarrow R+\operatorname{src}$ |
| CP CPB CPL | R, src | $\begin{gathered} \hline R \\ \text { IM } \\ \text { IR } \\ \text { DA } \\ X \end{gathered}$ | Compare with Register R-src |
| $\begin{aligned} & \hline \mathrm{CP} \\ & \mathrm{CPB} \end{aligned}$ | dst, IM | $\begin{gathered} \hline \text { IR } \\ \text { DA } \\ \text { X } \end{gathered}$ | Compare with Immediate dst - IM |
| DAB | dst | R | Decimal Adjust |
| $\begin{aligned} & \hline \text { DEC } \\ & \text { DECB } \end{aligned}$ | dst, $n$ | $\begin{gathered} \hline \text { R } \\ \text { IR } \\ \text { DA } \\ \mathrm{X} \end{gathered}$ | $\begin{aligned} & \text { Decrement by } n \\ & \text { dst } \leftarrow \text { dst }-n \\ & (n=1 \ldots 16) \end{aligned}$ |
| DIV DIVL | R, src | $\begin{gathered} \mathrm{R} \\ \mathrm{IM} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | Divide (signed) <br> Word: $R_{n+1} \leftarrow R_{n, n+1} \div$ src $\mathrm{R}_{\mathrm{n}} \leftarrow$ remainder <br> Long Word: $\mathrm{R}_{\mathrm{n}+2, \mathrm{n}+3}$ $\begin{aligned} & \leftarrow \mathrm{R}_{\mathrm{n}, \ldots \mathrm{n}+3} \div \mathrm{src} \\ & \mathrm{R}_{n+1}+1 \\ & \leftarrow \text { remainder } \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \hline \text { EXTS } \\ & \text { EXTSB } \\ & \text { EXTSL } \end{aligned}$ | dst | R | Extend Sign Extend sign of low order half of st through high order half of dst |
| INC INCB | dst, n | $\begin{gathered} \mathrm{R} \\ \text { IR } \\ \mathrm{DA} \\ \mathbf{X} \end{gathered}$ | $\begin{aligned} & \text { Increment by } n \\ & d s t \leftarrow d s t+n \\ & (n=1 \ldots 16) \end{aligned}$ |
| MULT MULTL | R, src | $\begin{gathered} \mathrm{R} \\ \mathrm{IM} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | Multiply (signed) <br> Word: $\mathbf{R}_{\mathrm{n}, \mathrm{n}+1} \leftarrow \mathrm{R}_{\mathrm{n}+1} \cdot$ src <br> Long Word: $\mathrm{R}_{\mathrm{n}} \ldots \mathrm{n}+3$ $\leftarrow R_{n+2, n+3} \cdot \mathrm{src}$ <br> -Plus seven cycles for each 1 in the multiplicand |
| NEG NEGB | dst | $\begin{gathered} \hline R \\ \text { IR } \\ \text { DA } \\ \mathrm{X} \end{gathered}$ | Negate dst $\leftarrow 0-$ dst |
| $\begin{aligned} & \hline \text { SBC } \\ & \text { SBCB } \end{aligned}$ | R, src | R | Subtract with Carry $R \leftarrow R-\text { src - carry }$ |
| SUB SUBB SUBL | R,src | $\begin{gathered} \mathrm{R} \\ \mathrm{IM} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | Subtract $R \leftarrow R-\operatorname{src}$ |

## LOGICAL

| Mnemonics | Operands | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| AND ANDB | R, src | $\begin{gathered} \mathrm{R} \\ \mathrm{IM} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | AND <br> $R \leftarrow R$ AND src |
| $\begin{aligned} & \text { COM } \\ & \text { COMB } \end{aligned}$ | dst | $\begin{gathered} \mathrm{R} \\ \mathrm{IM} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | Complement dst $\leftarrow$ NOT dst |
| OR ORB | R, src | $\begin{gathered} \mathrm{R} \\ \mathrm{IM} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | $\begin{aligned} & \text { OR } \\ & R \leftarrow R \text { OR scc } \end{aligned}$ |
| TEST TESTB TESTL | dst | $\begin{gathered} \mathrm{R} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | TEST dst OR 0 |
| $\begin{aligned} & \text { TCC } \\ & \text { TCCB } \end{aligned}$ | cc, dst | R | Test Condition Code Set LSB if cc is true |
| XOR <br> XORB | R, src | $\begin{gathered} \hline R \\ \mathrm{IM} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | Exclusive OR $R \leftarrow R$ XOR src |

PROGRAM CONTROL

| Mnemonics | Operands | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| CALL | dst | $\begin{gathered} \hline \text { IR } \\ \text { DA } \\ X \end{gathered}$ | Call Subroutine Autodecrement SP @ SP $\leftarrow$ PC PC $\leftarrow$ dst |
| CALR | dst | RA | Call Relative Autodecrement SP <br> @ SP $\leftarrow$ PC <br> $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{dst}$ <br> (range -4094 to +4096 ) |
| DJNZ DBJNZ | R, dst | RA | Decrement and Jump if Non-Zero $R \leftarrow R-1$ <br> IFR $=0: P C \leftarrow P C+d s t$ <br> (range -254 to 0 ) |
| IRET* | - | - | Interrupt Return PS $\leftarrow @$ SP Autoincrement SP |
| JP | cc, dst | $\begin{gathered} \mathrm{IR} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | Jump Conditional If cc is true: $\mathrm{PC} \leftarrow$ dst |
| JR | cc, dst | RA | Jump Conditional Relative If cc is true: $\mathrm{PC} \leftarrow \mathrm{PC}+$ dst (range -256 to +254 ) |
| RET | cc | - | Return Conditional If cc is true: $\mathrm{PC} \leftarrow @ \mathrm{SP}$ Autodecrement SP |
| SC | src | IM | System Call Autodecrement SP @ SP $\leftarrow$ old PS Push instruction PS $\leftarrow$ System Call PS |

BIT MANIPULATION

| Mnemonics | Operand | Addr. <br> Modes | Operation |
| :---: | :---: | :---: | :---: |
| BIT <br> BITB | dst, b | R <br> IR <br> DA <br> X | Test Bit Static <br> $Z$ flag $\leftarrow$ NOT dst bit specified by $b$ |
| BIT BITB | dst, R | R | Test Bit Dynamic Z flag $\leftarrow$ NOT dst bit specified by contents of R |
| RES RESB | dst, b | R <br> IR <br> DA <br> X | Reset Bit Static <br> Reset dst bit specified by b |
| RES <br> RESB | dst, R | R | Reset Bit Dynamic <br> Reset dst bit specified by contents of R |
| SET <br> SETB | dst, b | R <br> IR <br> DA <br> X | Set Bit Static Set dst bit specified by b |
| SET <br> SETB | dst, R | R | Set Bit Dynamic Set dst bit specified by contents of $R$ |
| $\begin{aligned} & \text { TSET } \\ & \text { TSETB } \end{aligned}$ | dst | $\begin{gathered} \mathrm{R} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | Test and Set S flag $\leftarrow$ MSB of dst dst $\leftarrow$ all 1 s |

ROTATE AND SHIFT

| Mnemonics | Operand | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| RLDB | R, sre | R | Rotate Digit Left |
| RRDB | R, sre | R | Rotate Digit Right |
| RL RLB | dst, n | $\begin{aligned} & R \\ & R \end{aligned}$ | Rotate Left by n bits $(\mathrm{n}=1,2)$ |
| RLC <br> RLCB | dst, n | $\begin{aligned} & R \\ & R \end{aligned}$ | Rotate Left through Carry by $n$ bits ( $n=1,2$ ) |
| RR RRB | dst, n | $\begin{aligned} & R \\ & R \end{aligned}$ | Rotate Right by n bits ( $\mathrm{n}=1,2$ ) |
| RRC RRCB | dst, n | $\begin{aligned} & R \\ & R \end{aligned}$ | Rotate Right through Carry by $n$ bits ( $n=1,2$ ) |
| SDA SDAB SDAL | dst, R | R | Shift Dynamic Arithmetic Shift dst left or right by contents of R |
| SDL SDLB SDLL | dst, R | R | Shift Dynamic Logical Shift dst left or right by contents of R |
| SLA <br> SLAB <br> SLAL | dst, $n$ | R | Shift Left Arithmetic by n bits |
| SLL SLLB SLLL. | dst, n | R | Shift Left Logical by n bits |
| SRA SRAB SRAL | dst, n | R | Shift Right Arithmetic by $n$ bits |
| SRL <br> SRLB <br> SRLL | dst, n | R | Shift Right Logical by $n$ bits |

*Privileged instructions. Executed in system mode only.

BLOCK TRANSFER AND STRING MANIPULATION

| Mnemonics | Operands | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| CPD CPDB | $\begin{aligned} & R_{X}, s r c, \\ & R_{Y}, c c \end{aligned}$ | IR | Compare and Decrement $\mathrm{R}_{\mathrm{X}}$ - src <br> Autodecrement src address $R_{Y} \leftarrow R_{Y}-1$ |
| CPDR CPDRB | $R_{X}, \text { sre, }$ $R_{Y}, c c$ | IR | Compare, Decrement and Repeat $R_{X}-s r c$ <br> Autodecrement src address $R_{Y} \leftarrow R_{Y}-1$ <br> Repeat until cc is true or $R_{Y}=0$ |
| CPI <br> CPIB | $R_{x}, \text { src }$ $R_{Y}, \mathrm{cc}$ | IR | Compare and Increment $R_{X}$ - src <br> Autoincrement src address $R_{Y} \leftarrow R_{Y}-1$ |
| CPIR CPIRB | $\mathrm{R}_{x}, \mathrm{src}$ $R_{Y}, \mathrm{cc}$ | IR | Compare, Increment and Repeat $R_{X}-\operatorname{src}$ <br> Autoincrement src address $R_{Y} \leftarrow R_{Y}-1$ <br> Repeat until cc is true or $\mathrm{R}_{Y}=0$ |
| CPSD <br> CPSDB | dst, src, R, cc | IR | Compare String and Decrement dst - src <br> Autodecrement dst and src addresses $R \leftarrow R-1$ |
| CPSDR <br> CPSDRB | dst, src, <br> R, cc | IR | Compare String, Decr. and Repeat dst - src <br> Autodecrement dst and src <br> addresses $R \leftarrow R-1$ <br> Repeat until cc is true or $R=0$ |
| CPSI CPSIB | dst, src, R, cc | IR | Compare String and Increment dst - src <br> Autoincrement dst and src addresses $R \leftarrow R-1$ |
| CPSIR CPSIRB | dst, src, <br> R, cc | IR | Compare String, Incr. and Repeat dst - src <br> Autoincrement dst and src addresses $R \leftarrow R-1$ <br> Repeat until cc is true or $R=0$ |
| $\begin{aligned} & \text { LDD } \\ & \text { LDDB } \end{aligned}$ | dst, src, R | IR | Load and Decrement dst $\leftarrow$ src Autodecrement dst and src addresses $R \leftarrow R-1$ |
| LDDR <br> LDDRB | dst, src, R | IR | Load, Decrement and Repeat dst $\leftarrow$ src <br> Autodecrement dst and src addresses $R \leftarrow R-1$ <br> Repeat until $\mathrm{R}=0$ |

BLOCK TRANSFER AND STRING MANIPULATION (Cont.)

| Mnemonics | Operands | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| LDI <br> LDIB | dst, src, R | IR | Load and Increment dst $\leftarrow \operatorname{src}$ Autoincrement dst and src addresses $R \leftarrow R-1$ |
| LDIR LDIRB | dst, src, R | IR | Load, Increment and Repeat dst $\leftarrow$ src <br> Autoincrement dst and sre addresses $R \leftarrow R-1$ <br> Repeat until $R=0$ |
| TRDB | dst, src, $R$ | IR | Translate and Decrement dst $\leftarrow \operatorname{src}$ (dst) <br> Autodecrement dst address $R \leftarrow R-1$ |
| TRDRB | dst, src, R | IR | Translate, Decrement and Repeat dst $\leftarrow \operatorname{src}$ (dst) <br> Autodecrement dst address $R \leftarrow R-1$ <br> Repeat until $\mathrm{R}=0$ |
| TRIB | dst, src, R | IR | Translate and Increment dst $\leftarrow$ src (dst) <br> Autcincrement dst address $R \leftarrow R-1$ |
| TRIRB | dst, src, R | IR | Translate, Increment and Repeat dst $\leftarrow \operatorname{src}$ (dst) <br> Autoincrement dst address $R \leftarrow R-1$ <br> Repeat until $R=0$ |
| TRTDB | $\begin{gathered} \operatorname{src} 1, \\ \operatorname{src} 2, R \end{gathered}$ | IR | Translate and Test, Decrement $\mathrm{RH} 1 \leftarrow \operatorname{src} 2$ (src 1) <br> Autodecrement src 1 address $R \leftarrow R-1$ |
| TRTDRB | $\begin{gathered} \operatorname{src} 1, \\ \operatorname{src} 2, R \end{gathered}$ | IR | Translate and Test, Decrement and Repeat $\mathrm{RH} 1 \leftarrow \operatorname{src} 2$ (src 1) <br> Autodecrement src 1 address $R \leftarrow R-1$ <br> Repeat until $\mathrm{R}=0$ or $\mathrm{RH} 1=0$ |
| TRTIB | $\begin{gathered} \operatorname{src} 1, \\ \operatorname{src} 2, R \end{gathered}$ | IR | Translate and Test, Increment $\mathrm{RH} 1 \leftarrow \operatorname{src} 2(\operatorname{src} 1)$ <br> Autoincrement src 1 address $R \leftarrow R-1$ |
| TRTIRB | $\begin{gathered} \operatorname{src} 1, \\ \operatorname{src} 2, R \end{gathered}$ | IR | Translate and Test, Increment and Repeat $\mathrm{RH} 1 \leftarrow \operatorname{src} 2(\operatorname{src} 1)$ <br> Autoincrement sre 1 address <br> $R \leftarrow R-1$ <br> Repeat until $\mathrm{R}=0$ or $\mathrm{RH} 1=0$ |

## INPUT/OUTPUT

| Mnemonics | Operands | Addr. <br> Modes | Operation |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathbb{I N}^{*} \\ & \mathrm{NB}^{*} \end{aligned}$ | R, sre | $\begin{aligned} & \text { IR } \\ & \text { DA } \end{aligned}$ | $\begin{aligned} & \text { Input } \\ & R \leftarrow \text { src } \end{aligned}$ |
| IND* INDB* | dst, src, R | IR | Input and Decrement dst $\leftarrow$ src <br> Autodecrement dst address $R \leftarrow R-1$ |
| INDR* INDRB* | dst, src, R | IR | Input, Decrement and Repeat dst $\leftarrow$ src <br> Autodecrement dst address $R \leftarrow R-1$ <br> Repeat until $R=0$ |
| $\mathrm{IN}^{*}$ <br> INIB* | dst, src, R | IR | Input and Increment dst $\leftarrow$ src Autoincrement dst address $R \leftarrow R-1$ |
| $\mathrm{INIR}^{*}$ INIRB* | dst, srć, R | IR | Input, Increment and Repeat dst $\leftarrow$ src <br> Autoincrement dst address $R \leftarrow R-1$ <br> Repeat until $R=0$ |
| OUT* <br> OUTB* | dst, R | $\begin{aligned} & \text { IR } \\ & \text { DA } \end{aligned}$ | Output dst $\leftarrow R$ |
| OUTD* <br> OUTDB* | dst, src, R | IR | Output and Decrement dst $\leftarrow$ src <br> Autodecrement src address $R \leftarrow R-1$ |
| OTDR* <br> OTDRB* | dst, sic, R | IR | Output, Decrement and Repeat dst $\leftarrow$ src <br> Autodecrement src address $R \leftarrow R-1$ <br> Repeat until $R=0$ |
| OUTI* OUTIB* | dst, src, R | IR | Output and Increment dst $\leftarrow$ src Autoincrement src address $R \leftarrow R-1$ |
| OTIR* OTIRB* | dst, src, R | IR | Ouput, Increment and Repeat dst $\leftarrow$ src <br> Autoincrement src address $R \leftarrow R-1$ <br> Repeat until $R=0$ |
| SIN* <br> SINB* | R, sre | DA | Special Input <br> $\mathrm{R} \leftarrow$ sre |
| SIND* <br> SINDB* | dst, src, R | IR | Special Input and Decrement dst $\leftarrow$ src <br> Autodecrement dst address $R \leftarrow R-1$ |
| SINDR* <br> SINDRB* | dst, src, R | IR | Special Input, Decr. and Repeat dst $\leftarrow$ src <br> Autodecrement dst address $R \leftarrow R-1$ <br> Repeat until $\mathrm{R}=0$ |
| SINI* <br> SINIB* | dst, src, R | IR | Special Input and Increment dst $\leftarrow$ src <br> Autoincrement dst address $R \leftarrow R-1$ |
| SINIR* <br> SINIRB* | dst, src, R | IR | Special Input, Incr. and Repeat dst $\leftarrow$ src <br> Autoincrement dst address $R \leftarrow R-1$ <br> Repeat until $\mathrm{R}=0$ |

## INPUT/OUTPUT (Cont.)

| Mnemonics | Operands | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| SOUT* SOUTB* | dst, src | DA | Special Output dst $\leftarrow$ src |
| SOUTD* SOUTDB* | dst, src, R | IR | Special Output and Decrement dst $\leftarrow$ src <br> Autodecrement src address $R \leftarrow R-1$ |
| SOTDR* SOTDRB* | dst, src, R | IR | Special Output, Decr. and Repeat dst $\leftarrow$ src <br> Autodecrement src address $R \leftarrow R-1$ <br> Repeat until $R=0$ |
| SOUTI* SOUTIB* | dst, sre, R | IR | Special Output and Increment dst $\leftarrow$ src <br> Autoincrement src address $R \leftarrow R-1$ |
| SOTIR* <br> SOTIRB* | dst, src, R | R | Special Output, Incr. and Repeat dst $\leftarrow$ src <br> Autoincrement src address $R \leftarrow R-1$ <br> Repeat until $R=0$ |

## CPU CONTROL

| Mnemonics | Operands | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| COMFLG | flags | - | Complement Flag <br> (Any combination of C, Z, S, P/V) |
| DI* | int | - | Disable Interrupt <br> (Any combination of NVI, VI) |
| EI* | int | - | Enable Interrupt <br> (Any combination of NVI, VI) |
| HALT* | - | - | HALT |
| LDCTL* | CTLR, SrC | R | Load into Control Register CTLR $\leftarrow$ src |
| LDCTL* | $\begin{gathered} \text { dst, } \\ \text { CTLR } \end{gathered}$ | R | Load from Control Register dst $\leftarrow$ CTLR |
| LDCTLB | FLGR, SrC | R | Load into Flag Byte Register FLGR $\leftarrow$ src |
| LDCTLB | $\begin{aligned} & \text { dst, } \\ & \text { FLGR } \end{aligned}$ | R | Load from Flag Byte Register dst $\leftarrow$ FLGR |
| LDPS* | Src | $\begin{gathered} \hline \text { IR } \\ \text { DA } \\ \mathrm{X} \\ \hline \end{gathered}$ | Load Program Status PS $\leftarrow$ src |
| MBIT* | - | - | Test Multi-Micro Bit Set $S$ if $\overline{\mu l}$ is High; reset $S$ if $\overline{\mu l}$ is Low. |
| MREQ* | dst | R | Multi-Micro Request |
| MRES* | - | - | Multi-Micro Reset |
| MSET* | - | - | Multi-Micro Set |
| NOP | - | - | No Operation |
| RESFLG | $f l a g$ | - | Reset Flag <br> (Any combination of C, Z, S, P/V) |
| SETFLG | flag | - | Set Flag <br> (Any combination of C, Z, S, P/V) |

[^0]

This composite timing diagram does not show actual timing sequences. Refer to this diagram only for the detailed timing relationships of individual edges. Use the preceding illustrations as an explanation of the various timing sequences.

## SWITCHING CHARACTERISTICS over operating range

| Number | Parameter | Description | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TcC | Clock Cycle Time | 250 | 2000 | ns |
| 2 | TwCh | Clock Width (High) | 105 | 2000 | ns |
| 3 | TwCl | Clock Width (Low) | 105 | 2000 | ns |
| 4 | TfC | Clock Fall Time |  | 20 | ns |
| 5 | TrC | Clock Rise Time |  | 20 | ns |
| 6 | TdC(SNv) | Clock $\uparrow$ to Segment Number Valid (50pF Load) |  | 130 | ns |
| 7 | TdC(SNn) | Clock $\uparrow$ to Segment Number Not Valid | 20 |  | ns |
| 8 | TdC(Bz) | Clock $\uparrow$ to Bus Float |  | 65 | ns |
| 9 | TdC(A) | Clock $\uparrow$ to Address Valid |  | 100 | ns |
| 10 | TdC(Az) | Clock $\uparrow$ to Address Float |  | 65 | ns |
| 11 | TdA( $\mathrm{DI}^{\text {I }}$ | Address Valid to Data In Required Valid | 400 |  | ns |
| 12 | TsDI(C) | Data In to Clock $\downarrow$ Set-up Time | 70 |  | ns |
| 13 | TdDS(A) | $\overline{\mathrm{DS}} \uparrow$ to Address Active | 80 |  | ns |
| 14 | TdC(DO) | Clock $\uparrow$ to Data Out Valid |  | 100 | ns |
| 15 | ThDI(DS) | Data In to $\overline{\mathrm{DS}} \uparrow$ Hold Time | 0 |  | ns |
| 16 | TdDO(DS) | Data Out Valid to $\overline{\mathrm{DS}} \uparrow$ Delay | 230 |  | ns |
| 17 | TdA(MR) | Address Valid to $\overline{\text { MREQ }} \downarrow$ Delay | 55 |  | ns |
| 18 | TdC(MR) | Clock $\downarrow$ to $\overline{\text { MREQ }} \downarrow$ Delay |  | 80 | ns |
| 19 | TwMRh | $\overline{\text { MREQ Width (High) }}$ | 190 |  | ns |
| 20 | TdMR(A) | $\overline{\text { MREQ }} \downarrow$ to Address Not Active | 70 |  | ns |
| 21 | TdDO(DSW) | Data Out Valid to DS $\downarrow$ (Write) Delay | 55 |  | ns |
| 22 | TdMR(DI) | $\widehat{\text { MREQ }} \downarrow$ to Data In Required Valid | 330 | - | ns |
| 23 | TdC(MR) | Clock $\downarrow$ to $\overline{\text { MREQ }} \uparrow$ Delay |  | 80 | ns |
| 24 | TdC(ASf) | Clock $\uparrow$ to $\overline{\text { AS }} \downarrow$ Delay |  | 80 | ns |
| 25 | TdA(AS) | Address Valid to $\overline{\mathrm{AS}} \uparrow$ Delay | 55 |  | ns |
| 26 | TdC(ASr) | Clock $\downarrow$ to $\overline{\mathrm{AS}} \uparrow$ Delay |  | 90 | ns |
| 27 | TdAS(DI) | $\overline{\mathrm{AS}} \uparrow$ to Data In Required Valid | 290 |  | ns |
| 28 | TdDS(AS) | $\overline{\mathrm{DS}} \uparrow$ to $\overline{\mathrm{AS}} \downarrow$ Delay | 70 |  | ns |
| 29 | TwAS | $\overline{\text { AS Width (Low) }}$ | 80 |  | ns |
| 30 | TdAS(A) | $\overline{\mathrm{AS}} \uparrow$ to Address Not Active Delay | 60 |  | ns |
| 31 | TdAz(DSR) | Address Float to $\overline{\mathrm{DS}}$ (Read) $\downarrow$ Delay | 0 |  | ns |
| 32 | TdAS(DSR) | $\overline{\mathrm{AS}} \uparrow$ to $\overline{\mathrm{DS}}$ (Read) $\downarrow$ Delay | 70 |  | ns |
| 33 | TdDSR(DI) | $\overline{\mathrm{DS}}$ (Read) $\downarrow$ to Data In Required Valid | 155 |  | ns |
| 34 | TdC(DSr) | Clock $\downarrow$ to $\overrightarrow{\mathrm{DS}} \uparrow$ Delay |  | 70 | ns |
| 35 | TdDS(DO) | $\overline{\mathrm{DS}} \uparrow$ to Data Out and STATUS Not Valid | 80 |  | ns |
| 36 | TdA(DSR) | Address Valid to $\overline{\mathrm{DS}}$ (Read) $\downarrow$ Delay | 120 |  | ns |
| 37 | TdC(DSR) | Clock $\uparrow$ to $\overline{\mathrm{DS}}$ (Read) $\downarrow$ Delay |  | 120 | ns |
| 38 | TwDSR | $\overline{\mathrm{DS}}$ (Read) Width (Low) | 275 |  | ns |
| 39 | TdC(DSW) | Clock $\downarrow$ to $\overline{\mathrm{DS}}$ (Write) $\downarrow$ Delay |  | 95 | ns |
| 40 | TwDSW | $\overline{\mathrm{DS}}$ (Write) Width (Low) | 160 |  | ns |
| 41 | TdDSI(DI) | $\overline{\mathrm{DS}}$ (Input) $\downarrow$ to Data In Required Valid | 315 |  | ns |
| 42 | T.dC(DSf) | Clock $\downarrow$ to $\overline{\mathrm{DS}}$ (I/O) $\downarrow$ Delay |  | 120 | ns |
| 43 | TwDS | $\overline{\mathrm{DS}}$ (1/O) Width (Low) | 400 |  | ns |
| 44 | TdAS(DSA) | $\overline{\mathrm{AS}} \uparrow$ to $\overline{\mathrm{DS}}$ (Acknowledge) $\downarrow$ Delay | 960 |  | ns |
| 45 | TdC(DSA) | Clock $\uparrow$ to $\overline{\mathrm{DS}}$ (Acknowledge) $\downarrow$ Delay |  | 120 | ns |
| 46 | TdDSA(DI) | $\overline{\mathrm{DS}}$ (Acknowledge) $\downarrow$ to Data In Required Delay | 420 |  | ns |
| 47 | TdC(S) | Clock $\uparrow$ to Status Valid Delay |  | 110 | ns |
| 48 | TdS(AS) | Status Valid to $\overline{\mathrm{AS}} \uparrow$ Delay | . 40 |  | ns |

## SWITCHING CHARACTERISTICS (Cont.)

## AmZ8001DC

| Number | Parameter | Description | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 49 | TsR(C) | $\overline{\text { RESET }}$ to Clock $\uparrow$ Set-up Time | 180 |  | ns |
| 50 | ThR(C) | $\overline{\text { RESET }}$ to Clock $\uparrow$ Hold Time | 0 |  | ns |
| 51 | TwNMI | $\overline{\text { NMI Width (Low) }}$ | 100 |  | ns |
| 52 | TsNMI(C) | $\overline{\mathrm{NMI}}$ to Clock $\uparrow$ Set-up Time | 140 |  | ns |
| 53 | TsVI(C) | $\overline{\mathrm{VI}}, \mathrm{N} \overline{\mathrm{VI}}$ to Clock $\uparrow$ Set-up Time | 110 |  | ns |
| 54 | ThVI(C) | $\overline{\mathrm{VI}}, \mathrm{NVI}$ to Clock $\uparrow$ Hold Time | 0 |  | ns |
| 55 | TsSGT(C) | $\overline{\text { SEGT }}$ to Clock $\uparrow$ Set-up Time | 70 |  | ns |
| 56 | ThSGT(C) |  | 0 |  | ns |
| 57 | Ts $\mu \mathrm{l}$ (C) | $\mu \mathrm{l}$ to Clock $\uparrow$ Set-up Time | 180 |  | ns |
| 58 | Th $\mu \mathrm{l}$ (C) | $\mu \mathrm{l}$ to Clock $\uparrow$ Hold Time | 0 |  | ns |
| 59 | $\operatorname{TdC}(\mu)$ | Clock $\uparrow$ to $\mu$ o Delay |  | 120 | ns |
| 60 | TsSTP(C) |  | 140 |  | ns |
| 61 | ThSTP(C) | $\overline{\text { STOP }}$ to Clock $\downarrow$ Hold Time | 0 |  | ns |
| 62 | TsWT(C) | $\overline{\text { WAIT }}$ to Clock $\downarrow$ Set-up Time | 70 |  | ns |
| 63 | ThWT(C) | $\overline{\text { WAIT }}$ to Clock $\downarrow$ Hold Time | 0 |  | ns |
| 64 | TsBRQ(C) | $\overline{\text { BUSRQ }}$ to Clock $\uparrow$ Set-up Time | 90 |  | ns |
| 65 | ThBRQ(C) | $\overline{\text { BUSRQ }}$ to Clock $\uparrow$ Hold Time | 0 |  | ns |
| 66 | TdC(BAKr) | Clock $\uparrow$ to $\overline{\text { BUSAK }} \uparrow$ Delay |  | 100 | ns. |
| 67 | TdC(BAKf) | Clock $\uparrow$ to $\overline{\text { BUSAK }} \downarrow$ Delay |  | 100 | ns |

MAXIMUM RATINGS above which useful life may be impaired.

| Voltages on all inputs and outputs with respect to GND | -0.3 V to +7.0 V |
| :--- | ---: |
| Operating Ambient Temperature | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 to $+150^{\circ} \mathrm{C}$ |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

ELECTRICAL CHARACTERISTICS over operating range (Note 1)

| Parameter | Description | Test Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CH}}$ | Ciock inpul riigil Vơiliage | Solven by Extemal Clock Generator | $\because \mathrm{Cc}-0.4$ | $\because \mathrm{Oc}+0.3$ | Volts |
| $\mathrm{V}_{\mathrm{CL}}$ | Clock Input Low Voltage | Driven by External Clock Generator | -0.3 | 0.45 | Volts |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input High Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | Volts |
| $V_{\text {IL }}$ | Input Low Voltage |  | -0.3 | 0.8 | Volts |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-250 \mu \mathrm{~A}$ | 2.4 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=+2.0 \mathrm{~mA}$ |  | 0.4 | Volts |
| ILL | Input Leakage | $0.4 \leqslant \mathrm{~V}_{\text {IN }} \leqslant+2.4 \mathrm{~V}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| loL | Output Leakage | $0.4 \leqslant \mathrm{~V}_{\text {OUT }} \leqslant+2.4 \mathrm{~V}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }^{\text {icc }}$ | VCC Supply Current |  |  | 300 | mA |

## Standard Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin. Standard conditions are as follows:
$+4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant+5.25 \mathrm{~V}$
GND $=0 \mathrm{~V}$
$0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$


All AC parameters assume a load capacitance of 100 pF max, except for parameter 6, TdC(SNv) (50pF max). Timing references between two output signals assume a load difference of 50 pF max.

For more information, refer to these AMD publications:
Processor Instruction Set (AM-PUB086).
Describes each instruction in detail. 250 pp .
Processor Interface Manual (AM-PUB089).
Describes hardware interfacing for interrupts and I/O, including the Am9511A Arithmetic Processor, the Am9517A DMA Controller, and the Am9519 Interrupt Controller. 81 pp.

# AmZ8002 <br> 16-Bit Microprocessor 

## PRELIMINARY DATA

## DISTINCTIVE CHARACTERISTICS

- Sixteen general purpose registers
- Direct addressing up to 64 KB memory
- Software compatible with AmZ8001 microprocessor
- Powerful instructions with flexible addressing modes
- Privileged/Non-Privileged mode of operation
- Sophisticated interrupt structure
- On-chip memory refresh facility
- TTL compatible inputs and outputs
- Single phase clock
- Single +5 V power supply
- 40-pin package


## GENERAL DESCRIPTION

The AmZ8002 is a general-purpose 16 -bit CPU belonging to the AmZ8000 family of microprocessors. Its architecture is centered around sixteen 16-bit general registers. The CPU deals with 16-bit address spaces and hence can address directly 64 Kilobytes of memory. Facilities are provided to maintain three distinct address spaces - code, data and stack. The AmZ8002 implements a powerful instruction set with flexible addressing modes. These instructions operate on several data types - bit, byte, word (16-bit), long word (32-bit), byte string and word string. The CPU can execute instructions in one of two modes System and Normal. Sometimes these modes are also known as Privileged and Non-Privileged, respectively. The CPU also contains an on-chip memory refresh facility. The AmZ8002 is software compatible with the AmZ8001 microprocessor. The AmZ8002 is fabricated using silicon-gate N-MOS technology and is packaged in a 40 -pin DIP. The AmZ8002 requires a single +5 power supply and a single phase clock for its operation.


ORDERING INFORMATION

| Package <br> Type | Ambient <br> Temperature | Maximum Clock Frequency |
| :---: | :---: | :---: |
|  | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ | 4 MHz |

## INTERFACE SIGNAL DESCRIPTION

$\mathbf{V}_{\mathrm{CC}}$ : +5V Power Supply
$\mathbf{V}_{\mathrm{Ss}}$ : Ground

## AD0-AD15: Address/Data Bus (Bidirectional, 3-State)

This 16-bit multiplexed address/data bus is used for all I/O and memory transactions. HIGH on the bus corresponds to 1 and LOW corresponds to 0 . ADO is the least significant bit position with AD15 the most significant. The $\overline{A S}$ output and $\overline{\mathrm{DS}}$ output will indicate whether the bus is used for address or data. The status output lines STO-ST3 will indicate the type of transaction; memory or $\mathrm{I} / \mathrm{O}$.

## $\overline{\text { AS: }}$ Address Strobe (Output, 3-State)

LOW on this output indicates that the ADO-AD15 bus contains address information. The address information is stable by the time of the LOW-to-HIGH transition of the $\overline{\mathrm{AS}}$ output (see timing diagrams). The status outputs ST0-ST3 indicate whether the bus contains a memory address or I/O address.

## $\overline{\mathrm{DS}}:$ Data Strobe (Output, 3-State)

LOW on this output indicates that the ADO-AD15 bus is being used for data transfer. The $\mathrm{R} / \overline{\mathrm{W}}$ output indicates the direction of data transfer - read (or in) means data into the CPU and write (or out) means data from the CPU. During a read operation, data can be gated on to the bus when $\overline{\mathrm{DS}}$ goes LOW. A LOW-toHIGH transition on the $\overline{\mathrm{DS}}$ output indicates that the CPU has accepted the data (see timing diagram). During a write operation, LOW on the $\overline{\mathrm{DS}}$ output indicates that data is setup on the bus. Data will be removed sometime after the LOW-to-HIGH transition of the $\overline{\mathrm{DS}}$ output (see timing diagram).

## R/W: Read/Write (Output, 3-State)

This output indicates the direction of data flow on the AD0-AD15 bus. HIGH indicates a read operation, i.e., data into the CPU and LOW indicates a write operation, i.e., data from the CPU. This output is activated at the same time as $\overline{\mathrm{AS}}$ going LOW and remains stable for the duration of the whole transaction (see timing diagram).

## B/W: Byte/Word (Output, 3-State)

This output indicates the type of data transferred on the ADO-AD15 bus. HIGH indicates byte (8-bit) and LOW indicates word (16-bit) transfer. This output is activated at the same stage as AS going LOW and remains valid for the duration of the whole transaction (see timing diagram). The address generated by the CPU is always a byte address. However, the memory is organized as 16 -bit words. All instructions and word operands are word aligned and are addressed by even addresses. Thus, for all word transactions with the memory the least significanf address bit will be zero. When addressing the memory for byte transactions, the least significant address bit determines which byte of the memory word is needed; even address specifies the most significant byte and odd address specifies the least significant byte. In the case of I/O transactions, the address information on the ADO-AD15 bus refers to an I/O pcrt and B/W determines whether a data word or data byte will be transacted. During I/O byte transactions, the least significant address bit AO determines which half of the AD0-AD15 bus will be used for the I/O transactions. The STO-ST3 outputs will indicate whether the current transaction is for memory, normal I/O or special I/O.

## ST0-ST3: Status (Outputs, 3-State)

These four outputs contain information regarding the current transaction in a coded form. The status line codes are shown in the following table:

ST3 ST2 ST1 STO

| L | L | L | L | Internal Operation |
| :--- | :--- | :--- | :--- | :--- |
| L | L | L | H | Memory Refresh |
| L | L | H | L | Normal I/O Transaction |
| L | L | H | H | Special I/O Transaction |
| L | H | L | L | Reserved |
| L | H | L | H | Non-Maskable Interrupt Acknowledge |
| L | H | H | L | Non-Vectored Interrupt Acknowledge |
| L | H | H | H | Vectored Interrupt Acknowledge |
| H | L | L | L | Memory Transaction for Operand |
| H | L | L | H | Memory Transaction for Stack |
| H | L | H | L | Reserved |
| H | L | H | H | Reserved |
| H | H | L | L | Memory Transaction for Instruction <br> Fetch (Subsequent Word) |
| H | H | L | H | Memory Transaction for Instruction <br> Fetch (First Word) |
| H | H | H | L | Reserved |
| H | H | H | H | Reserved |

## WAIT: Wait (Input)

LOW on this input indicates to the CPU that memory or I/O is not ready for the data transfer and hence the current transaction should be stretched. The WAIT input is sampled by the CPU at certain instances during the transaction (see timing diagram). If WAIT input is LOW at these instances, the CPU will go into wait state to prolong the transaction. The wait state will repeat until the WAIT input is HIGH at the sampling instant.

## N/S: Normal/System Mode (Output, 3-State)

HIGH on this output indicates that the CPU is operating in Normal Mode and LOW indicates operation in System Mode. This output is derived from the Flag Control Word (FCW) register. The FCW register is described under the program status information section of this document.
MREQ: Memory Request (Output, 3-State)
LOW on this output indicates that a CPU transaction with memory is taking place.

## BUSRQ: Bus Request (Input)

LOW on this input indicates to the CPU that another device (such as DMA) is requesting to take control of the bus. The $\overline{B U S R Q}$ input can be driven LOW anytime. The CPU synchronizes this input internally. The CPU responds by activating BUSAK output LOW to indicate that the bus has been relinquished. Relinquishing the bus means that the ADO-AD15, $\overline{\mathrm{AS}}$, $\overline{\mathrm{DS}}, \mathrm{B} / \overline{\mathrm{W}}, \mathrm{R} / \overline{\mathrm{W}}, \mathrm{N} / \overline{\mathrm{S}}, \mathrm{STO}$-ST3 and $\overline{\text { MREQ outputs will be in the }}$ high impedance state. The requesting device should control these lines in an identical fashion to the CPU to accomplish transactions. The BUSRQ input must remain LOW as long as needed to perform all the transactions and the CPU will keep the BUSAK output LOW. After completing the transactions, the device must disable the AD0-AD15, $\overline{A S}, \overline{D S}, B / \bar{W}, R / \bar{W}, N / \bar{S}$, STO-ST3 and $\overline{\text { MREQ }}$ into the high impedance state and stop driving the $\overline{B U S R Q}$ input LOW. The CPU will make $\overline{B U S A K}$ output HIGH sometime later and take back the bus control.

## BUSAK: Bus Acknowledge (Output)

LOW on this output indicates that the CPU has relinquished the bus in response to a bus request.

## NMI: Non-Maskable Interrupt (Input)

HIGH-to-LOW transition on this input constitutes non-maskable interrupt request. The CPU will respond with the non-maskable Interrupt Acknowledge on the STO-ST3 outputs and will enter an interrupt sequence. The transition on the $\overline{\mathrm{NMI}}$ can occur anytime. Of the three kinds of interrupts available, the non-maskable interrupt has the highest priority.

## $\overline{\mathrm{VI}}$ : Vectored Interrupt (Input)

LOW on this input constitutes vectored interrupt request. Vectored interrupt is next lower to the non-maskable interrupt in priority. The VIE bit in the Flag and Control Word register must be 1 for the vectored interrupt to be honored. The CPU will respond with Vectored Interrupt Acknowledge code on the STO-ST3 outputs and will begin the interrupt sequence. The $\overline{\mathrm{VI}}$ input can be driven LOW any time and should be held LOW until acknowledged.

## $\overline{\text { NVI: }}$ Non-Vectored Interrupt (Input)

LOW on this input constitutes non-vectored interrupt request. Non-vectored has the lowest priority of the three types of interrupts. The NVIE bit in the Flag and Control Word register must be 1 for this request to be honored. The CPU will respond with Non-Vectored Interrupt Acknowledge code on the STO-ST3 outputs and will begin the interrupt sequence. The NVI input can be driven LOW anytime and should be held LOW until acknowledged.

## $\overline{\mu \mathrm{I}}: \mathbf{M i c r o - I n}$ (Input)

This input participates in the resource request daisy chain. See the section on multimicroprocessor support facilities in this document.

## $\overline{\mu \mathrm{O}}$ : Micro-Out (Output)

This output participates in the resource request daisy chain. See the section on multimicroprocessor support facilities in this document.

## RESET: Reset (Input)

LOW on this input initiates a reset sequence in the CPU. See the section on Initialization for details on reset sequence.

## CLK: Clock (Input)

All CPU operations are controlled from the signal fed into this input. See DC Characteristics for clock voltage level requirements.

## DECOUPLE: (Output)

Output from the on-chip substrate bias generator. Do not use.

## STOP: Stop (Input)

This active LOW input facilitates one instruction at a time operation. See the section on single stepping.

## PROCESSOR ORGANIZATION

The following is a brief discussion of the AmZ8002 CPU. For detailed information, see the AmZ8001/AmZ8002 Processor Instruction Set Manual (Publication No. AM-PUB086).

## General Purpose Registers

The CPU is organized around sixteen 16 -bit general purpose registers R0 through R15 as shown in Figure 1. For byte operations, the first eight registers (RO through R7) can also be addressed as sixteen 8-bit registers designated as RLO, RH0 and so on to RL7 and RH7. The sixteen registers can also be grouped in pairs RR0, RR2 and so on to RR14 to form eight long


Figure 1. AmZ8002 General Registers.
MOS-227
word (32-bit) registers. Similarly, the sixteen registers can be grouped in quadruples RQ0, RQ4, RQ8 and RQ12 to form four 64-bit registers.

## STACK POINTER

The AmZ8002 architecture allows stacks to be maintained in the memory. Any general purpose register except RO can be used as a stack pointer in stack manipulating instructions such as PUSH and POP. However, certain instructions such as subroutine call and return make implicit use of the register R15 as the stack pointer. Two implicit stacks are maintained - normai stack using R15 as the stack pointer and system stack using R15' as the system stack pointer (see Figure 1). If the CPU is operating in the Normal Mode, R15 is active, and if the CPU is in System Mode R15' will be used instead of R15. The implied stack pointer is a part of the general registers and hence can be manipulated using the instructions available for register operations.

## PROCESSOR STATUS

The CPU status consists of the 16 -bit Program Counter (PC) and the 16-bit Flag and Control Word (FCW) register (see Figure 2). The following is a brief description of the FCW bits.
$\mathbf{S} / \overline{\mathrm{N}}$ : System/Normal - 1 indicates System Mode and 0 indicates Normal Mode.
VIE: Vectored Interrupt Enable - 1 indicates that Vectored Interrupt requests will be honored.
NVIE: Non-Vectored Interrupt Enable - 1 indicates that nonvectored interrupt requests will be honored.
C: Carry - 1 indicates that a carry has occurred from the most significant bit position when performing arithmetic operations.
Z: Zero - 1 indicates that the result of an operation is zero.


Figure 2. AmZ8002 Processor Status.

S: $\quad$ Sign - 1 indicates that the result of an operation is negative i.e., most significant bit is one.
P/V: Parity/Overflow - 1 indicates that there was an overflow during arithmetic operations. For logical operations this bit indicates parity of the result.
DA: Decimal Adjust - Records byte arithmetic operations.
H: Half Carry - 1 indicates that there was a carry from the most significant bit of the lower digit during byte arithmetic.

## DATA TYPES

The AmZ8002 instructions operate on bits, digits ( 4 bits), bytes ( 8 bits), words ( 16 bits), long words ( 32 bits), byte strings and word strings type operands. Bits can be set, reset or tested. Digits are used to facilitate BCD arithmetic operations. Bytes are used for characters and small integers. Words are used for integer values and addresses while long words are used for large integer values. All operands except strings can reside either in memory or general registers. Strings can reside in memory only.

## INTERRUPT AND TRAP STRUCTURE

Interrupt is defined as an external asynchronous event requiring program interruption. For example, interruption is caused by a peripheral needing service. Traps are synchronous events resulting from execution of certain instructions under some defined circumstances. Both interrupts and traps are handled in a similar manner by the AmZ8002.
The AmZ8002 supports three types of interrupts in order of descending priority - non-maskable, vectored and non-vectored. The vectored and non-vectored interrupts can be disabled by appropriate control bits in the FCW. The AmZ8002 has three traps - system call, unimplemented opcode and privileged instruction. The traps have higher priority than interrupts.
When an interrupt or trap occurs, the current program status is automatically pushed on to the system stack. The program status consists of processor status (i.e., PC and FCW) plus a 16 -bit identifier. The identifier contains the reason, source and other coded information relating to the interrupt or trap.
After saving the current program status, the new processor status is automatically loaded from the new program status area located in the memory. This area is designated by the New Program Status Area Pointer (NPSAP) register. See AMPUB086 publication for further details.

## ADDRESSING MODES

Information contained in the AmZ8002 instructions consists of the operation to be performed, the operand type and the location of the operands. Operand locations are designated by general register addresses, memory addresses or l/O addresses. The addressing mode of a given instruction defines the address space referenced and the method to compute the operand address. Addressing modes are explicitly specified or implied in an instruction. Figure 3 illustrates the eight explicit addressing modes: Register (R), Immediate (IM), Indirect Register (IR), Direct Address (DA), Indexed (X), Relative Address (RA), Base Address (BA) and Base Indexed (BX).

## INPUT/OUTPUT

A set of I/O instructions are provided to accomplish byte or word transfers between the AmZ8002 and I/O devices. I/O devices are addressed using 16 -bit $I / O$ port addresses and $I / O$ address space is not a part of the memory address space. Two types of i/O instructions aite provided; each with its cun 16 -bit addrose space. I/O instructions include a comprehensive set of In, Out and Block transfers.

## CPU TIMING

The AmZ8002 accomplishes instruction execution by stepping through a pre-determined sequence of machine cycles, such as memory read, memory write, etc. Each machine cycle requires between three and ten clock cycles. Bus Requests by DMA devices are granted at machine cycle boundaries. No machine cycle is longer than ten clock cycles; thus assuring fast response to a Bus Request (assuming no extra wait states). The start of a machine cycle is always marked by a LOW pulse on the $\overline{A S}$ output. The status output lines STO-ST3 indicate the nature of the current cycle in a coded form.

## STATUS LINE CODES

Status line coding was listed in the table shown under STO-ST3 outputs in the Interface Signal Description. The following is a detailed description of the status codes.

## Internal Operation:

This status code indicates that the AmZ8002 is going through a machine cycle for its internal operation. Figure 4 depicts an internal operation cycle. It consists of three clock periods identified as T1, T2 and T3. The $\overline{\mathrm{AS}}$ output will be activated with a LOW pulse by the AmZ8002 to mark the start of a machine cycle. The ST0-ST3 will reflect the code for the internal operation. The $\overline{M R E Q}, \overline{D S}$ and R/W outputs will be HIGH. The N/S output will remain at the same level as in the previous machine cycle. The AmZ8002 will ignore the WAIT input during the internal operation cycle. The CPU will drive the ADO-AD15 bus with unspecified information during T1. However, the bus will go into high impedance during T2 and remain in that state for the remainder of the cycle. The $B / \bar{W}$ output is also activated by the CPU with unspecified information.

## Memory Refresh:

This status code indicates that AmZ8002 is accessing the memory to refresh. The refresh cycle consists of three clock periods as depicted in Figure 5. The CPU will activate the AS output with a LOW pulse to mark the beginning of a machine cycle and STO-ST3 outputs will reflect the refresh cycle code. The least significant 9 lines of the AD0-AD15 bus contain the refresh address. Because the memory is word organized, the ADO will always be LOW. The most significant 7 bus lines are not specified. The $\overline{\mathrm{DS}}$ output will remain HIGH for the entire cycle while $R / \bar{W}, B / \bar{W}$ and $N / \bar{S}$ outputs will remain at the same level as in the machine cycle prior to refresh. The AD0-AD15 bus will go into high impedance state during T2 period and remain there for

AmZ8002


Figure 3. Addressing Modes.
the remainder of the cycle. The AmZ8002 will activate the MREQ output LOW during the refresh cycle. It should be noted that WAIT input is ignored by the CPU for refresh operations.

## I/O Transactions:

There are two status line codes used for I/O transaction cycles. The AmZ8002 provides two separate I/O spaces and two types of instructions called Normal I/O and Special I/O. Each I/O space is addressed by a 16 -bit address called port address. The timing for both types of I/O transactions is essentially identical. A typical I/O cycle consists of four clock periods T1, T2, TWA and T3 as shown in Figure 6. The TWA is the wait state; insertion'of one wait state for an I/O cycle is always automatic. Additional
wait cycles can be inserted by LOW on the WAIT input. The $\overline{\text { WAIT }}$ input is sampled during every TW state. If this input is LOW, one more wait state will be inserted. Insertion of wait states continues until WAIT input is HIGH. T3 state will follow the last wait state to complete the I/O cycle.
During I/O cycles the STO-ST3 outputs will reflect appropriate code depending on the type of instruction being executed (Normal I/O or Special I/O). $\overline{\mathrm{AS}}$ output will be pulsed LOW to mark the beginning of the cycle. The CPU drives the AD0-AD15 bus with the 16 -bit port address specified by the current instruction. The N/S output will be LOW indicating that CPU is operating in the system mode. It should be recalled that the $N / S$ output is derived from the appropriate bit in the FCW register. All I/O instructions are privileged instructions and will be allowed to


Figure 4. Internal Operation Cycle.


Figure 5. Refresh Cycle.


Figure 6. AmZ8002 I/O Cycle.
execute only if the FCW specifies system mode operation. The MREQ output will be HIGH. The AmZ8002 I/O instructions provide both word or byte transactions. The $B \bar{W}$ output will be HIGH or LOW depending whether the instruction specifies a byte or word transfer.
Two kinds of I/O transfers should be considered: Data In means reading from the device and Data Out means writing into the device. For In operations, the R/W output will be HIGH. The ADO-AD15 bus will go into high impedance state during T2. During byte input instructions, the CPU reads either the even or odd half of the Data Bus, dependent upon the port address. If the port address is even, the most significant half of the Data Bus is read. If the port address is odd, the least significant half of
the Data Bus is read. During word input instructions, the CPU reads all 16 bits of the Data Bus. The AmZ8002 will drive the $\overline{\mathrm{DS}}$ output LOW to signal to the device that data can be gated on to the bus. The CPU will accept the data during T3 and $\overline{\mathrm{DS}}$ output will go HIGH signalling the end of an I/O transaction.
For Data Out, the $R \bar{W}$ output will be LOW. The AmZ8002 will provide data on the ADO-AD15 bus and activates the $\overline{\mathrm{DS}}$ output LOW during T2. During byte output instructions, the CPU duplicates the byte data onto both the high and low halves of the Data Bus and external logic, using AO, enables the appropriate byte port. During word output instructions the CPU outputs data onto all 16 bits of the Data Bus. The $\overline{\mathrm{DS}}$ output goes HIGH during T3 and the cycle is complete.

## Memory Transactions:

There are four status line codes that indicate a memory transaction:
a) Memory transaction to read or write an operand
b) Memory transaction to read from or write into the stack
c) Memory transaction to fetch the first word of an instruction (sometimes called IF1)
d) Memory transaction to fetch the subsequent word of an instruction (sometimes called IFN).
It can be appreciated that all the above transactions essentially fall into two categories: memory read and memory write. In the case of IF1 and IFN cycles, the memory will be read at the address supplied by the program counter. All AmZ8002 instructions are multiples of 16 -bit words. Words are always addressed by an even addiess. Thus IFi and IFiN cycles involve periforming a memory read for words. On the other hand, a memory transaction for operand and stack operation could be a read or write. Moreover, an operand could be a word or a byte. For stack operation involving the implied stack pointer the address will be supplied by the R15 (or R15'). For operand transactions, the
memory address will come from several sources depending on the instruction and the addressing mode. Memory transaction cycle timing is shown in Figure $7:$. 1 typically consists of three clock periods T1, T2 and T3. Wait states (TW) can be inserted between T2 and T3 by activating the WAIT input LOW. The WAIT input will be sampled during T2 and during every subsequent TW. The STO-ST3 outputs will reflect the appropriate code for the current cycle early in T 1 and the $\overline{\mathrm{AS}}$ output will be pulsed LOW to mark the beginning of the cycle. The N/S output will indicate whether the normal or system address space will be used for the current cycle. As shown in the figure the MREQ output will go LOW during T 1 to indicate a memory operation.
Consider a read operation first. The $\mathrm{R} / \overline{\mathrm{W}}$ output will be HIGH. The AmZ8002 will drive the ADO-AD15 with the appropriate address early in T 1 . During T 2 , the bus will go into high impedance state and $\overline{D S}$ cutput witl be activated LOW by the CPU. The data can be gated on to the bus when $\overline{D S}$ is LOW. During T1 the $B / \bar{W}$ will also be activated to indicate byte or word will be transacted. The AmZ8002 memory is word organized and words are addressed by even addresses. However, when addressing bytes, the memory address may be odd or even; an even address for

Figure 7. Memory Transactions.
most significant byte of a word and the next odd address for the least significant byte of that word. When reading a byte from the memory, the least significant address bit can be ignored and the whole word containing the desired byte is gated on to the bus. The CPU will pick the appropriate byte automatically. The AmZ8002 will drive the $\overline{\mathrm{DS}}$ output HIGH indicating data acceptance.
Consider the write operation next. The $\mathrm{R} / \overline{\mathrm{W}}$ output will be LOW. The AmZ8002 removes the address and gates out the data to be written on the bus and activates the $\overline{\mathrm{DS}}$ output LOW during T 2 . If the data to be written is a byte then the same byte will be on both halves of the bus. The $\overline{\mathrm{DS}}$ output will go HIGH during T3 signifying completion of the cycle.

## Interrupt Acknowledge:

There are three status line codes devoted to interrupt acknowledgement. These correspond to non-maskable, vectored and non-vectored interrupts. The Interrupt Acknowledge cycle is illustrated in Figure 8. The NMI input of the AmZ8002 is edge detected i.e., a HIGH to LOW input level change is stored in an internal latch. Similar internal storage is not provided for the $\overline{\mathrm{VI}}$ and $\overline{\mathrm{NVI}}$ inputs. For $\overline{\mathrm{VI}}$ and $\overline{\mathrm{NVI}}$ inputs to cause an interruption, the corresponding interrupt enable bits in the FCW must be 1. For the following discussion, both the VIE and NVIE bits in the FCW are assumed to be 1 .
As shown in the figure, the $\overline{\mathrm{VI}}$ input, $\overline{\mathrm{NVI}}$ input and the internal $\overline{\mathrm{NMI}}$ latch output are sampled during T 3 of the last machine cycle of an instruction.

A LOW on these signals triggers the corresponding interrupt acknowledge sequence described below. The AmZ8002 executes a dummy IF1 cycle prior to entering the actual acknowledge cycle (see memory transactions for IF1 cycle description). During this dummy IF1 cycle, the program counter is not updated; instead the implied system stack pointer (R15') will be decremented. Following the dummy IF1 cycle is the actual interrupt acknowledge cycle.
The interrupt acknowledge cycle typically consists of 10 clock periods; T1 through T5 and five automatic TW (wait) states. As usual, the $\overline{A S}$ output will be pulsed LOW during T 1 to mark the beginning of a cycle. The STO-ST3 outputs will reflect the appropriate interrupt acknowledge code, the MREQ output will be HIGH, the N/S output remains the same as in the preceding cycle, the R/W output will be HIGH and the B/W output will be LOW. The AmZ8002 will drive the AD0-AD15 bus with unspecified information during T1 and the bus will go into the high impedance state during T2. Three TWA states will automatically follow T2. The WAIT input will be sampled during the third TWA state.
If LOW, an extra TW state will be inserted and the WAIT will be sampled again during TW. Such insertion of TW states continues until the WAIT input is HIGH. After the last TW state, the $\overline{\mathrm{DS}}$ output will go LOW and two more automatic wait states follow. The interrupting device can gate up to a 16 -bit identifier on to the bus when the $\overline{\mathrm{DS}}$ output is LOW. The WAIT input will be sampled again during the last TWA state. If the WAIT input is LOW one TW state will be inserted and the WAIT will be sampled during TW. Such TW insertion continues until the WAIT


Figure 8. Interrupt Acknowledge Cycle.
input is HIGH. After completing the last TW state T3 will be entered and the $\overline{\mathrm{DS}}$ output will go HIGH. The interrupting device should remove the identifier and cease driving the bus. T4 and T5 states will follow T3 to complete the cycle. Following the interrupt acknowledge cycle will be memory transaction cycles to save the status on the stack. Note that the N/S output will be automatically LOW during status saving.
The internal $\overline{\mathrm{NMI}}$ latch will be reset to the initial state at $\overline{\mathrm{AS}}$ going HIGH in the interrupt acknowledge cycle. The $\overline{\mathrm{VI}}$ and $\overline{\mathrm{NVI}}$ inputs should be kept LOW until this time also.

## Status Saving Sequence:

The machine cycles following the interrupt acknowledge cycle push the old status information on the system stack in the following order: the 16 -bit program counter; the flag and control word; and finally the interrupt/trap indentifier. Subsequent machine cycles fetch the new program status from the new program status area, and then branch to the interrupt/service routine.

## BUS REQUEST/BUS ACKNOWLEDGE TIMING:

A LOW on the $\overline{B U S R Q}$ input is an indication to the AmZ8002 that another device (such as DMA) is requesting control of the bus. The BUSRQ input is synchronized internally at T1 of any machine cycle. (See below for exception.) The BUSAK will go LOW after the last clock period of the machine cycle. The LOW on the BUSAK output indicates acknowledgement. When $\overline{B U S A K}$ is LOW the following outputs will go into the high impedance state; ADO-AD15, $\overline{\mathrm{AS}}, \overline{\mathrm{DS}}, \overline{\mathrm{MREQ}}, \mathrm{STO}-\mathrm{ST}, \mathrm{B} \overline{\mathrm{W}}, \mathrm{R} / \overline{\mathrm{W}}$
and $N / \bar{S}$. The $\overline{B U S R Q}$ must be held LOW until all transactions are completed. When $\overline{B U S R Q}$ goes HIGH, it is synchronized internally, the BUSAK output will go HIGH and normal CPU operation will resume. Figure 9 illustrates the $\overline{B U S R Q} / \overline{B U S A K}$ timing.
It was mentioned that $\overline{B U S R Q}$ will be honored during any machine cycle with one exception. This exception is during the execution of TSET/TSETB instructions. BUSRQ will not be honored once execution of these instructions has started.

## SINGLE STEPPING

The $\overline{\text { STOP }}$ input of the AmZ8002 facilitates one instruction at a time or single step operation. Figure 10 illustrates $\overline{\text { STOP }}$ input timing. The STOP input is sampled on the HIGH to LOW transition of the clock input that immediately precedes an IF1 cycle. If the STOP is found LOW, AmZBOUZ introduces a memory refresh cycle after T3. Moreover, $\overline{\text { STOP }}$ input will be sampled again at T3. If $\overline{S T O P}$ is LOW one more refresh cycle will follow the previous refresh cycle. The STOP will be sampled during T3 of the refresh cycle also. One additional refresh cycle will be added every time $\overline{S T O P}$ input is sampled LOW. After completing the last refresh cycle which will occur after STOP is HIGH, the CPU will insert two dummy states T4 and T5 to complete the IF1 cycle and resume its normal operations for executing the instruction. See appropriate sections on memory transactions and memory refresh.
It should be noted that refresh cycles will occur in the stop mode even if the refresh facility is disabled in the refresh register.


Figure 9. Bus Request/Acknowledge Cycle.


Figure 10. Single Step Timing.

## MULTIMICROPROCESSOR FACILITIES

The AmZ8002 is provided with hardware and software facilities to support multiple microprocessor systems. The $\overline{\mu \mathrm{O}}$ and $\bar{\mu}$ signals of the AmZ8002 are used in conjunction with the MBIT, MREQ, MRES and MSET instructions for this purpose. The $\overline{\mu \mathrm{O}}$ output can be activated LOW by using an appropriate instruction to signal a request from the AmZ8002 for a resource. The $\overline{\mu l}$ input is tested by the AmZ8002 before activating the $\overline{\mu \mathrm{O}}$ output. LOW at the $\overline{\mu I}$ input at this time indicates that the resource is busy. The AmZ8002 can examine the $\overline{\mu l}$ input after activating the $\overline{\mu \mathrm{O}}$ output LOW. The $\overline{\mu \mathrm{I}}$ will be tested again to see if the requested resource became available. For detailed information on the Multimicroprocessor facilities the AmZ8001/AmZ8002 Processor Interface Manual (Publication No. AM-PUB089) should be consulted.

## INITIALIZATION

A LOW on the $\overline{\text { Reset }}$ input starts the CPU initialization. The initialization sequence is shown in Figure 11. Within five clock periods after the HIGH to LOW level change of the $\overline{\text { Reset input }}$ the following will occur:
a) AD0-AD15 bus will be in the HIGH impedance state
b) $\overline{A S}, \overline{\mathrm{DS}}, \overline{\mathrm{MREQ}}, \overline{\mathrm{BUSAK}}$ and $\overline{\mu \mathrm{O}}$ outputs will be HIGH
c) STO-ST3 outputs will be LOW
d) Refresh will be disabled
e) $R / \bar{W}, B / \bar{W}$ and $N / \bar{S}$ outputs are not affected. For a power on reset the state of these outputs is not specified.

After the Reset input returns HIGH and remains HIGH for three clock periods, two 16 -bit memory read operations will be performed as follows. Note that the N/S output will be LOW and STO-ST3 outputs will reflect IFN code.
a) The contents of the memory location 0002 will be read. This information will be loaded into the FCW of the AmZ8002.
b) The contents of the memory location 0004 will be read. This information will be loaded into the AmZ8002 program counter.

This completes initialization sequence and an IF1 cycle will follow to fetch the first instruction to begin program execution. See the section on memory transactions for timing.


## AmZ8002 INSTRUCTION SET

## LOAD AND EXCHANGE

| Mnemonics | Operands | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { CLR } \\ & \text { CLRB } \end{aligned}$ | dst | $\begin{gathered} \mathrm{R} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | Clear dst $\leftarrow 0$ |
| $\begin{aligned} & \text { EX } \\ & \text { EXB } \end{aligned}$ | R, src | $\begin{gathered} \hline R \\ \text { IR } \\ \text { DA } \\ X \end{gathered}$ | $\begin{aligned} & \text { Exchange } \\ & \mathrm{R} \leftarrow \mathrm{src} \end{aligned}$ |
| $\begin{aligned} & \mathrm{LD} \\ & \text { LDB } \\ & \text { LDL } \end{aligned}$ | R, src | R <br> IM <br> IM <br> IR <br> DA <br> X <br> BA <br> BX | Load into Register $\mathrm{R} \leftarrow \mathrm{src}$ |
| $\begin{aligned} & \hline \text { LD } \\ & \text { LDB } \\ & \text { LDL } \end{aligned}$ | dst, R | $\begin{gathered} \text { IR } \\ \text { DA } \\ X \\ \text { BA } \\ \mathrm{BX} \end{gathered}$ | Load into Memory (Store) dst $\leftarrow R$ |
| $\begin{aligned} & \hline \mathrm{LD} \\ & \mathrm{LDB} \end{aligned}$ | dst, IM | $\begin{gathered} \text { IR } \\ \text { DA } \\ \text { X } \end{gathered}$ | Load Immediate into Memory dst $\leftarrow 1 M$ |
| LDA | R, src | $\begin{gathered} \hline \mathrm{DA} \\ \mathrm{X} \\ \mathrm{BA} \\ \mathrm{BX} \end{gathered}$ | Load Address <br> $R \leftarrow$ source address |
| LDAR | R, src | RA | Load Address Relative $\mathrm{R} \leftarrow$ source address |
| LDK | R, src | IM | Load Constant $R \leftarrow n(n=0 \ldots 15)$ |
| LDM | R, src, n | $\begin{gathered} \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \\ \hline \end{gathered}$ | Load Multiple <br> $\mathrm{R} \leftarrow \operatorname{src}$ ( n consecutive words) $(n=1 \ldots 16)$ |
| LDM | dst, R, n | $\begin{gathered} \hline \text { IR } \\ \text { DA } \\ \times \\ \hline \end{gathered}$ | Load Multiple (Store Multiple) dst $\leftarrow R$ ( $n$ consecutive words) ( $\mathrm{n}=1 \ldots 16$ ) |
| LDR <br> LDRB <br> LDRL | R, src | RA | $\begin{aligned} & \text { Load Relative } \\ & R \leftarrow \text { src } \\ & \text { (range }-32768 \ldots+32767 \text { ) } \\ & \hline \end{aligned}$ |
| LDR <br> LDRB <br> LDRL | dst, R | RA | Load Relative (Store Relative) dst $\leftarrow R$ <br> (range $-32768 \ldots+32767$ ) |
| $\begin{aligned} & \hline \text { POP } \\ & \text { POPL } \end{aligned}$ | dst, R | $\begin{gathered} \hline R \\ \mathbb{R} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | $\begin{array}{\|l} \text { Pop } \\ \text { dst } \leftarrow \mathrm{IR} \end{array}$ <br> Autoincrement contents of $R$ |
| PUSH <br> PUSHL | IR, src | $\begin{gathered} R \\ \mathrm{IM} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | Push <br> Autodecrement contents of R <br> IR $\leftarrow$ src |

ARITHMETIC

| Mne- <br> monics | Operands | Addr. <br> Modes | Operation |
| :--- | :---: | :---: | :--- |

## LOGICAL

| Mnemonics | Operands | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| AND <br> ANDB | R , src | $\begin{gathered} \mathrm{R} \\ \mathrm{IM} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | AND <br> $R \leftarrow R$ AND src |
| $\begin{aligned} & \text { COM } \\ & \text { COMB } \end{aligned}$ | dst | $\begin{gathered} R \\ I M \\ I R \\ D A \\ X \end{gathered}$ | Complement dst $\leftarrow$ NOT dst |
| OR ORB | R, src | $\begin{gathered} \mathrm{R} \\ \mathrm{IM} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | $\begin{aligned} & \mathrm{OR} \\ & \mathrm{R} \leftarrow \mathrm{ROR} \mathrm{src} \end{aligned}$ |
| TEST TESTB TESTL | dst | $\begin{gathered} \hline R \\ \text { IR } \\ \text { DA } \\ X \end{gathered}$ | TEST dst OR 0 |
| $\begin{aligned} & \hline \text { TCC } \\ & \text { TCCB } \end{aligned}$ | cc, dst | R | Test Condition Code Set LSB if cc is true |
| XOR <br> XORB | R, src | $\begin{gathered} R \\ \mathrm{IM} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | Exclusive OR $R \leftarrow R$ XOR src |

PROGRAM CONTROL

| Mnemonics | Operands | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| CALL | dst | $\begin{gathered} \hline \text { IR } \\ \text { DA } \\ \mathrm{X} \end{gathered}$ | Call Subroutine Autodecrement SP <br> @ SP $\leftarrow$ PC <br> $P C \leftarrow d s t$ |
| CALR | dst | RA | Call Relative Autodecrement SP <br> @ SP $\leftarrow P C$ <br> $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{dst}$ <br> (range -4094 to +4096 ) |
| DJNZ DBJNZ | R, dst | RA | Decrement and Jump if Non-Zero $R \leftarrow R-1$ <br> $\mathrm{IFR}=0: \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{dst}$ (range - 254 to 0 ) |
| IRET* | - | - | Interrupt Return PS $\leftarrow$ @ SP Autoincrement SP |
| JP | cc, dst | $\begin{gathered} \hline \text { IR } \\ \text { IR } \\ \text { DA } \\ X \end{gathered}$ | Jump Conditional If cc is true: $\mathrm{PC} \longleftarrow \mathrm{dst}$ |
| JR | cc, dst | RA | Jump Conditional Relative If cc is true: $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{dst}$ (range -256 to +254 ) |
| RET | cc | - | Return Conditional If cc is true: PC $\leftarrow @$ SP Autodecrement SP |
| SC | src | IM | System Call Autodecrement SP @ SP $\leftarrow$ old PS Push instruction PS $\leftarrow$ System Call PS |

BIT MANIPULATION

| Mnemonics | Operand | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| BIT <br> BITB | dst, b | $\begin{gathered} R \\ \text { IR } \\ \text { DA } \\ X \end{gathered}$ | Test Bit Static <br> Z flag $\leftarrow$ NOT dst bit specified by $b$ |
| BIT <br> BITB | dst, R | R | Test Bit Dynamic Z flag $\leftarrow$ NOT dst bit specified by contents of R |
| RES <br> RESB | dst, b | $\begin{gathered} \mathrm{R} \\ \text { IR } \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | Reset Bit Static <br> Reset dst bit specified by b |
| RES <br> RESE | dst, R | R | Reset Bit Dynamic Fiesel disl bil specified by contents of R |
| SET <br> SETB | dst, b | $\begin{gathered} \text { R } \\ \text { IR } \\ \text { DA } \\ X \end{gathered}$ | Set Bit Static <br> Set dst bit specified by b |
| $\begin{aligned} & \text { SET } \\ & \text { SETB } \end{aligned}$ | dst, R | R | Set Bit Dynamic Set dst bit specified by contents of R |
| $\begin{aligned} & \text { TSET } \\ & \text { TSETB } \end{aligned}$ | dst | $\begin{gathered} \mathrm{R} \\ \mathrm{IR} \\ \mathrm{DA} \\ \mathrm{X} \end{gathered}$ | Test and Set S flag $\leftarrow$ MSB of dst dst $\leftarrow$ all 1 s |

ROTATE AND SHIFT

| Mnemonics | Operand | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| RLDB | R, src | R | Rotate Digit Left |
| RRDB | R, sre | R | Rotate Digit Right |
| RL RLB | dst, n | $\begin{aligned} & R \\ & R \end{aligned}$ | Rotate Left by $n$ bits $(n=1,2)$ |
| RLC <br> RLCB | dst, n | $\begin{aligned} & R \\ & R \end{aligned}$ | Rotate Left through Carry by n bits $(\mathrm{n}=1,2)$ |
| RR RRB | dst, n | $\begin{aligned} & \mathrm{R} \\ & \mathrm{R} \end{aligned}$ | Rotate Right by n bits ( $\mathrm{n}=1,2$ ) |
| RRC RRCB | dst, n | $\begin{aligned} & \mathrm{R} \\ & \mathrm{R} \end{aligned}$ | Rotate Right through Carry by n bits ( $\mathrm{n}=1,2$ ) |
| SDA SDAB SDAL | dst, R | R | Shift Dynamic Arithmetic Shift dst left or right by contents of R |
| SDL <br> SDLB SDLL | dst, R | R | Shift Dynamic Logical Shift dst left or right by contents of R |
| SLA <br> SLAB <br> SLAL | dst, n | R | Shift Left Arithmetic by $n$ bits |
| SLL SLLB SLLL | dst, n | R | Shift Left Logical by $n$ bits |
| SRA SRAB SRAL | dst, n | R | Shift Right Arithmetic by $n$ bits |
| SRL <br> SRLB <br> SRLL | dst, n | R | Shift Right Logical by $n$ bits |

*Privileged instructions. Executed in system mode only.

## BLOCK TRANSFER AND STRING MANIPULATION

| Mnemonics | Operands | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| CPD <br> CPDB | $\mathrm{R}_{\mathrm{X}}, \mathrm{src}$, $R_{Y}, \mathrm{cc}$ | IR | Compare and Decrement $\mathrm{R}_{\mathrm{X}}$ - src Autodecrement src address $R_{Y} \leftarrow R_{Y}-1$ |
| CPDR <br> CPDRB | $\mathrm{R}_{\mathrm{X}}, \mathrm{src}$, $R_{Y}, c c$ | IR | Compare, Decrement and Repeat $R_{X}-s r c$ <br> Autodecrement src address $R_{Y} \leftarrow R_{Y}-1$ <br> Repeat until cc is true or $R_{Y}=0$ |
| CPI CPIB | $\mathrm{R}_{\mathrm{X}}, \mathrm{src}$, $R_{Y}, c c$ | IR | Compare and Increment $\mathrm{R}_{\mathrm{X}}$ - src Autoincrement src address $R_{Y} \leftarrow R_{Y}-1$ |
| CPIR CPIRB | $R_{X}$, src, $R_{Y}, c c$ | IR | Compare, Increment and Repeat $R_{X}$ - src <br> Autoincrement src address $R_{Y} \leftarrow R_{Y}-1$ <br> Repeat until cc is true or $R_{Y}=0$ |
| CPSD CPSDB | dst, src, R, cc | IR | Compare String and Decrement dst - src Autodecrement dst and src addresses $R \leftarrow R-1$ |
| CPSDR CPSDRB | dst, src, R, cc | IR | Compare String, Decr. and Repeat dst - src <br> Autodecrement dst and src addresses $R \leftarrow R-1$ <br> Repeat until cc is true or $R=0$ |
| CPSI CPSIB | dst, src, R, cc | IR | Compare String and Increment dst - src <br> Autoincrement dst and src addresses $R \leftarrow R-1$ |
| CPSIR <br> CPSIRB | dst, src, <br> R, cc | IR | Compare String, Incr. and Repeat dst - src <br> Autoincrement dst and src addresses $R \leftarrow R-1$ <br> Repeat until cc is true or $R=0$ |
| $\begin{aligned} & \text { LDD } \\ & \text { LDDB } \end{aligned}$ | dst, src, R | IR | Load and Decrement dst $\leftarrow$ src Autodecrement dst and src addresses $R \leftarrow R-1$ |
| LDDR <br> LDDRB | dst, src, R | IR | Load, Decrement and Repeat dst $\leftarrow$ src <br> Autodecrement dst and src addresses $R \leftarrow R-1$ <br> Repeat until $R=0$ |

BLOCK TRANSFER AND STRING MANIPULATION (Cont.)

| Mnemonics | Operands | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| LDI <br> LDIB | dst, src, R | IR | Load and Increment dst $\leftarrow$ src <br> Autoincrement dst and src addresses $R \leftarrow R-1$ |
| LDIR LDIRB | dst, src, R | IR | Load, Increment and Repeat dst $\leftarrow$ src <br> Autoincrement dst and src addresses $R \leftarrow R-1$ <br> Repeat until $R=0$ |
| TRDB | dst, src, R | IR | Translate and Decrement dst $\leftarrow \operatorname{src}$ (dst) <br> Autodecrement dst address $R \leftarrow R-1$ |
| TRDRB | dst, src, R | IR | Translate, Decrement and Repeat dst $\leftarrow \operatorname{src}$ (dst) <br> Autodecrement dst address $R \leftarrow R-1$ <br> Repeat until $\mathrm{R}=0$ |
| TRIB | dst, src, R | IR | Translate and Increment dst $\leftarrow \operatorname{src}$ (dst) <br> Autoincrement dst address $R \leftarrow R-1$ |
| TRIRB | dst, src, R | IR | Translate, Increment and Repeat dst $\leftarrow \operatorname{src}$ (dst) <br> Autoincrement dst address $R \leftarrow R-1$ <br> Repeat until $\mathrm{R}=0$ |
| TRTDB | $\begin{gathered} \operatorname{src} 1, \\ \operatorname{src} 2, R \end{gathered}$ | IR | Translate and Test, Decrement RH1 $\leftarrow \operatorname{src} 2$ (src 1) <br> Autodecrement src 1 address $R \leftarrow R-1$ |
| TRTDRB | $\begin{gathered} \operatorname{src} 1, \\ \operatorname{src} 2, R \end{gathered}$ | IR | Translate and Test, Decrement and Repeat RH1 $\leftarrow \operatorname{src} 2$ (src 1) <br> Autodecrement src 1 address $R \leftarrow R-1$ <br> Repeat until $\mathrm{R}=0$ or $\mathrm{RH1}=0$ |
| TRTIB | $\begin{gathered} \operatorname{src} 1, \\ \operatorname{src} 2, R \end{gathered}$ | IR | Translate and Test, Increment $\mathrm{RH} 1 \leftarrow \operatorname{src} 2(\operatorname{src} 1)$ <br> Autoincrement src 1 address $R \leftarrow R-1$ |
| TRTIRB | $\begin{gathered} \operatorname{src} 1, \\ \operatorname{src} 2, R \end{gathered}$ | IR | Translate and Test, Increment and Repeat $\mathrm{RH} 1 \leftarrow \operatorname{src} 2(\operatorname{src} 1)$ <br> Autoincrement src 1 address $R \leftarrow R-1$ <br> Repeat until $\mathrm{R}=0$ or $\mathrm{RH} 1=0$ |

## INPUT/OUTPUT

| Mnemonics | Operands | Addr. <br> Modes | Operation |
| :---: | :---: | :---: | :---: |
| $\mathrm{IN}^{*}$ <br> INB* | R, src | $\begin{aligned} & \text { IR } \\ & \text { DA } \end{aligned}$ | Input $R \leftarrow \operatorname{src}$ |
| $\mathrm{IND}^{*}$ <br> INDB* | dst, src, R | IR | Input and Decrement dst $\leftarrow$ src <br> Autodecrement dst address $R \leftarrow R-1$ |
| INDR* INDRB* | dst, src, R | IR | Input, Decrement and Repeat dst $\leftarrow$ src <br> Autodecrement dst address $R \leftarrow R-1$ <br> Repeat until $R=0$ |
| INI* <br> $\mathrm{INIB}^{*}$ | dst, src, R | IR | input and Increment dst $\leftarrow$ src <br> Autoincrement dst address $R \leftarrow R-1$ |
| INIR* INIRB* | dst, src, R | IR | Input, Increment and Repeat dst $\leftarrow$ src <br> Autoincrement dst address $R \leftarrow R-1$ <br> Repeat until $R=0$ |
| OUT* <br> OUTB* | dst, R | $\begin{aligned} & \text { IR } \\ & \text { DA } \end{aligned}$ | Output dst $\leftarrow R$ |
| OUTD* OUTDB* | dst, src, R | IR | Output and Decrement dst $\leftarrow$ src <br> Autodecrement src address $R \leftarrow R-1$ |
| OTDR* OTDRB* | dst, src, R | IR | Output, Decrement and Repeat dst $\leftarrow$ src Autodecrement src address $R \leftarrow R-1$ Repeat until $R=0$ |
| OUTI* <br> OUTIB* | dst, src, R | IR | Output and Increment dst $\leftarrow$ src <br> Autoincrement src address $R \leftarrow R-1$ |
| OTIR* OTIRB* | dst, src, R | IR | Ouput, Increment and Repeat dst $\leftarrow$ src <br> Autoincrement src address $R \leftarrow R-1$ <br> Repeat until $R=0$ |
| SIN* SINB* | R, src | DA | Special Input $R \leftarrow \operatorname{src}$ |
| SIND* <br> SINDB* | dst, src, R | IR | Special Input and Decrement dst $\leftarrow$ src <br> Autodecrement dst address $R \leftarrow R-1$ |
| SINDR* <br> SINDRB* | dst, src, R | IR | Special Input, Decr. and Repeat dst $\leftarrow$ src <br> Autodecrement dst address $R \leftarrow R-1$ <br> Repeat until $\mathrm{R}=0$ |
| SINi* <br> SINIB* | dst, src, R | IR | Special Input and Increment dst $\leftarrow$ src <br> Autoincrement dst address $R \leftarrow R-1$ |
| SINIR* <br> SINIRB* | dst, src, R | IR | Special Input, Incr. and Repeat dst $\leftarrow$ src <br> Autoincrement dst address $R \leftarrow R-1$ <br> Repeat until $R=0$ |

## INPUT/OUTPUT (Cont.)

| Mnemonics | Operands | Addr. Modes | Operation |
| :---: | :---: | :---: | :---: |
| SOUT* SOUTB* | dst, src | DA | Special Output dst $\leftarrow$ src |
| SOUTD* SOUTDB* | dst, src, R | IR | Special Output and Decrement dst $\leftarrow$ src <br> Autodecrement src address $R \leftarrow R-1$ |
| SOTDR* SOTDRB* | dst, src, R | IR | Special Output, Decr. and Repeat dst $\leftarrow$ src <br> Autodecrement src address $R \leftarrow R-1$ <br> Repeat until $R=0$ |
| SOUTI* <br> SOUTIE: | dst, src, R | IR | Special Output and Increment cist $\leftarrow$ sic <br> Autoincrement src address $R \leftarrow R-1$ |
| SOTIR* <br> SOTIRB* | dst, src, R | R | Special Output, Incr. and Repeat dst $\leftarrow$ src <br> Autoincrement src address $R \leftarrow R-1$ <br> Repeat until $R=0$ |

## CPU CONTROL

| Mne- <br> monics | Operands | Addr. <br> Modes | Operation |
| :--- | :---: | :---: | :--- |
| COMFLG | flags | - | Complement Flag <br> (Any combination of C, Z, S, P/V) |
| DI* $^{*}$ | int | - | Disable Interrupt <br> (Any combination of NVI, VI) |
| EI* | int | - | Enable Interrupt <br> (Any combination of NVI, VI) |
| HALT* | - | - | HALT |
| LDCTL* | CTLR, <br> src | R | Load into Control Register <br> CTLR $\leftarrow$ src |
| LDCTL* | dst, <br> CTLR | R | Load from Control Register <br> dst $\leftarrow$ CTLR |
| LDCTLB | FLGR, <br> src | R | Load into Flag Byte Register <br> FLGR $\leftarrow$ src |
| LDCTLB | dst, <br> FLGR | R | Load from Flag Byte Register <br> dst $\leftarrow$ FLGR |
| LDPS* | src | IR <br> DA <br> $X$ | Load Program Status <br> PS $\leftarrow$ src |
| MBIT* | - | - | Test Multi-Micro Bit <br> Set S if $\overline{\mu l}$ is High; reset S if $\overline{\mu l}$ |
| is Low. |  |  |  |

*Privileged instructions. Executed in system mode only.

## AmZ8002

MAXIMUM RATINGS above which useful life may be impaired

| Voltages on all inputs and outputs with respect to GND | -0.3 to +7.0 V |
| :--- | ---: |
| Ambient Temperature under bias | 0 to $70^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 to $+150^{\circ} \mathrm{C}$ |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

ELECTRICAL CHARACTERISTICS over operating range (Note 1)
AmZ8002DC
Parameter

| Description | Test Conditions | Min | Max | Units |  |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CH}}$ | Clock Input High Voltage | Driven by External Clock Generator | $\mathrm{V}_{\mathrm{CC}}-0.4$ | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | Volts |
| $\mathrm{V}_{\mathrm{CL}}$ | Clock Input Low Voltage | Driven by External Clock Generator | -0.3 | 0.45 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | Volts |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  | -0.3 | 0.8 | Volts |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A}$ | 2.4 |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=+2.0 \mathrm{~mA}$ |  | 0.4 | Volts |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage | $0.4 \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant+2.4 \mathrm{~V}$ |  |  | $\pm 10$ |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Leakage | $0.4 \leqslant \mathrm{~V}_{\mathrm{OUT}} \leqslant+2.4 \mathrm{~V}$ |  | $\pm \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current |  |  | 300 | mA |

## Standard Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin. Standard conditions are as follows:
$+4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant+5.25 \mathrm{~V}$
GND $=0 \mathrm{~V}$
$0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$


All AC parameters assume a load capacitance of 100pF max. Timing references between two output signals assume a load.difference of 50 pF max.

SWITCHING CHARACTERISTICS over operating range

| Number | Parameter | Description | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TcC | Clock Cycle Time | 250 | 2000 | ns |
| 2 | TwCh | Clock Width (High) | 105 | 2000 | ns |
| 3 | TwCl | Clock Width (Low) | 105 | 2000 | ns |
| 4 | TfC | Clock Fall Time |  | 20 | ns |
| 5 | TrC | Clock Rise Time |  | 20 | ns |
| 6 |  |  |  |  |  |
| 7 |  |  |  |  |  |
| 8 | TdC(Bz) | Clock $\uparrow$ to Bus Float |  | 65 | ns |
| 9 | $\operatorname{TdC}(\mathrm{A})$ | Clock $\uparrow$ to Address Valid |  | 100 | ns |
| 10 | TdC(Az) | Clock $\uparrow$ to Address Float | . | 65 | ns |
| 11 | TdA(DI) | Address Valid to Data In Required Valid | 400 |  | ns |
| 12 | TsDI(C) | Data In to Clock $\downarrow$ Set-up Time | 70 |  | ns |
| 13 | TdDS(A) | $\overline{\overline{\mathrm{S}} \uparrow \uparrow \text { to Address Active }}$ | 80 |  | ns |
| 14 | TdC(DO) | Clock $\uparrow$ to Data Out Valid |  | 100 | ns |
| 15 | ThDI(DS) | Data In to $\overline{\mathrm{DS}} \uparrow$ Hold Time | 0 |  | ns |
| 16 | TdDO(DS) | Data Out Valid to $\overline{\mathrm{DS}} \uparrow$ Delay | 230 |  | ns |
| 17 | TdA(MR) | Address Valid to $\overline{\text { MREQ }} \downarrow$ Delay | 55 |  | ns |
| 18 | TdC(MR) | Clock $\downarrow$ to $\overline{\text { MREQ }} \downarrow$ Delay |  | 80 | ns |
| 19 | TwMRh | $\overline{\text { MREQ Width (High) }}$ | 190 |  | ns |
| 20 | $\operatorname{TdMR}(A)$ | $\widehat{\text { MREQ }} \downarrow$ to Address Not Active | 70 |  | ns |
| 21 | TdDO(DSW) | Data Out Valid to $\overline{\mathrm{DS}} \downarrow$ (Write) Delay | 55 |  | ns |
| 22 | TdMR(DI) | $\overline{\text { MREQ } ~} \downarrow$ to Data In Required Valid | 330 |  | ns |
| 23 | TdC(MR) | Clock $\downarrow$ to $\overline{\mathrm{MREQ}} \uparrow$ Delay |  | 80 | ns |
| 24 | TdC(ASf) | Clock $\uparrow$ to $\overline{A S} \downarrow$ Delay |  | 80 | ns |
| 25 | TdA(AS) | Address Valid to $\overline{\mathrm{AS}} \uparrow$ Delay | 55 |  | ns |
| 26 | TdC(ASr) | Clock $\downarrow$ to $\overline{\mathrm{AS}} \uparrow$ Delay |  | 90 | ns |
| 27 | TdAS(DI) | $\overline{\overline{A S}} \uparrow$ to Data In Required Valid | 290 |  | ns |
| 28 | TdDS(AS) | $\overline{\mathrm{DS}} \uparrow$ to $\overline{\mathrm{AS}} \downarrow$ Delay | 70 |  | ns |
| 29 | TwAS | $\overline{\text { AS Width (Low) }}$ | 80 |  | ns |
| 30 | TdAS(A) | $\overline{\mathrm{AS}} \uparrow$ to Address Not Active Delay | 60 |  | ns |
| 31 | TdAz(DSR) | Address Float to $\overline{\mathrm{DS}}$ (Read) $\downarrow$ Delay | 0 |  | ns |
| 32 | TdAS(DSR) | $\overline{\mathrm{AS}} \uparrow$ to $\overline{\mathrm{DS}}$ (Read) $\downarrow$ Delay | 70 |  | ns |
| 33 | TdDSR(DI) | $\overline{\overline{D S}}$ (Read) $\downarrow$ to Data In Required Valid | 155 |  | ns |
| 34 | TdC(DSr) | Clock $\downarrow$ to $\overline{\mathrm{DS}} \uparrow$ Delay |  | 70 | ns |
| 35 | TdDS(DO) | $\overline{\mathrm{DS}} \uparrow$ to Data Out and STATUS Not Valid | 80 |  | ns |
| 36 | TdA(DSR) | Address Valid to $\overline{\mathrm{DS}}$ (Read) $\downarrow$ Delay | 120 |  | ns |
| 37 | TdC(DSR) | Clock $\uparrow$ to $\overline{\mathrm{DS}}$ (Read) $\downarrow$ Delay |  | 120 | ns |
| 38 | TwDSR | $\overline{\overline{D S}}$ (Read) Width (Low) | 275 |  | ns |
| 39 | TdC(DSW) | Clock $\downarrow$ to $\overline{\text { DS }}$ (Write) $\downarrow$ Delay |  | 95 | ns |
| 40 | TwDSW | $\overline{\mathrm{DS}}$ (Write) Width (Low) | 160 |  | ns |
| 41 | TdDSI(DI) | $\overline{\overline{D S}}$ (Input) $\downarrow$ to Data In Required Valid | 315 |  | ns |
| 42 | TdC(DSf) | Clock $\downarrow$ to $\overline{\mathrm{DS}}$ (//O) $\downarrow$ Delay |  | 120 | ns |
| 43 | TwDS | $\overline{\overline{D S}}$ (//O) Width (Low) | 400 |  | ns |
| 44 | TdAS(DSA) | $\overline{\mathrm{AS}} \uparrow$ to $\overline{\mathrm{DS}}$ (Acknowledge) $\downarrow$ Delay | 960 |  | ns |
| 45 | TdC(DSA) | Clock $\uparrow$ to $\overline{\mathrm{DS}}$ (Acknowledge) $\downarrow$ Delay |  | 120 | ns |
| 46 | TdDSA(DI) | $\overline{\overline{D S}}$ (Acknowledge) $\downarrow$ to Data In Required Delay | 420 |  | ns |
| 47 | TdC(S) | Clock $\uparrow$ to Status Valid Delay |  | 110 | ns |
| 48 | TdS(AS) | Status Valid to $\overline{\mathrm{AS}} \uparrow$ Delay | 40 |  | ns |

SWITCHING CHARACTERISTICS (Cont.)

| Number | Parameter | Description | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 49 | TsR(C) | $\overline{\text { RESET }}$ to Clock $\uparrow$ Set-up Time | 180 |  | ns |
| 50 | ThR(C) | RESET to Clock $\uparrow$ Hold Time | 0 |  | ns |
| 51 | TwNMI | $\overline{\text { NMI }}$ Width (Low) | 100 |  | ns |
| 52 | TsNMI(C) | $\overline{\text { NMI }}$ to Clock $\uparrow$ Set-up Time | 140 |  | ns |
| 53 | TsVI(C) | $\overline{\mathrm{V}}$, $\overline{\mathrm{NVII}}$ to Clock $\uparrow$ Set-up Time | 110 |  | ns |
| 54 | ThVI(C) | $\overline{\mathrm{V}}, \overline{\mathrm{NVI}}$ to Clock $\uparrow$ Hold Time | 0 |  | ns |
| 55 |  |  |  |  |  |
| 56 |  |  |  |  |  |
| 57 | Ts $\mu$ ( C$)$ | $\bar{\mu}$ to Clock $\uparrow$ Set-up Time | 180 |  | ns |
| 58 | Th $\mu$ (C) | $\bar{\mu} \mathrm{l}$ to Clock $\uparrow$ Hold Time | 0 |  | ns |
| 59 | TdC( $\mu \mathrm{O}$ ) | Clock $\uparrow$ to $\overline{\mu \mathrm{O}}$ Delay |  | 120 | ns |
| 60 | TsSTP(C) | $\overline{\text { STOP }}$ to Clock $\downarrow$ Set-up Time | 140 |  | ns |
| 61 | ThSTP(C) | $\overline{\text { STOP }}$ to Clock $\downarrow$ Hold Time | 0 |  | ns |
| 62 | TsWT(C) | $\overline{\text { WAIT }}$ to Clock $\downarrow$ Set-up Time | 70 |  | ns |
| 63 | ThWT(C) | $\overline{\text { WAIT }}$ to Clock $\downarrow$ Hold Time | 0 |  | ns |
| 64 | TsBRQ(C) | BUSRQ to Clock $\uparrow$ Set-up Time | 90 |  | ns |
| 65 | ThBRQ(C) | $\overline{\text { BUSRQ }}$ to Clock $\uparrow$ Hold Time | 0 |  | ns |
| 66 | TdC(BAKr) | Clock $\uparrow$ to $\overline{\text { BUSAK }} \uparrow$ Delay |  | 100 | ns |
| 67 | TdC(BAK $f$ ) | Clock $\uparrow$ to $\overline{\text { BUSAK }} \downarrow$ Delay |  | 100 | ns |

For more information, refer to these AMD publications:
Processor Instruction Set (AM-PUB086).
Describes each instruction in detail. 250 pp .
Processor Interface Manual (AM-PUB089).
Describes hardware interfacing for interrupts and I/O, including the Am9511A Arithmetic Processor, the Am9517A DMA Controller, and the Am9519 Interrupt Controller. 81 pp.

## AC TIMING DIAGRAM



This composite timing diagram does not show actual timing sequences. Refer to this diagram only for the detailed timing relationships of individual edges. Use the preceding illustrations as an explanation of the various timing sequences.

# AmZ8010 <br> Memory Management Unit 

## ADVANCED DATA

## DISTINCTIVE CHARACTERISTICS

- Logical to Physical address translation
- Dynamic segment relocation
- 64 segments per MMU
- Segment sizes individually assignable from 256 to 64 K bytes
- Size limit protection
- Segment protection attributes for system security
- System only
- Execute only
- Read only
- CPU only
- Segment invalid
- Segment history aids paging
- Segment referenced
- Segment changed


## GENERAL DESCRIPTION

The AmZ8010 Memory Management Unit (MMU) is a high-performance, LSI product which adds sophisticated address translation and memory protection capabilities to AmZ8001 CPU systems. Addresses output by the CPU consist of a 7-bit segment number and a 16 -bit offset. The MMU uses the segment number to index an address translation table. The offset is added to the segment base to form the physical address. A separate table allows the user to individually program each segment size from 256 to 64 K bytes.
The MMU also contains a table of access attributes which are individually programmable for each segment. Attributes provided are Read Only, System Mode Only, Invalid Segment, Execute Only, and CPU Only (Exclude DMA). A trap is issued to the CPU and writes to memory are suppressed if an access is attempted which is prohibited by the attributes or which falls outside of the programmed segment size.

## INTERFACE FLOW



For more information see "The AmZ8010 Memory Management Unit" AM-PUB093.

## CONNECTION DIAGRAM

Top View


[^1]

4


# AmZ8016 <br> DMA Transfer Controller 

## ADVANCED DATA

## DISTINCTIVE CHARACTERISTICS

- Two independent high-speed DMA channels
- Memory/Peripheral transfers up to 2M bytes/sec
- Memory/Memory transfers up to 1.3 M bytes $/ \mathrm{sec}$
- Fully compatible with AmZ8000 systems
- Full 8 M byte logical addressing range
- Supports both logical and physical addressing
- Control parameters self-loaded from memory
- Successive transfer operations automatically chained without CPU intervention
- Base registers for efficient repetitive operations
- Programmable data matching with masking
- Vectored interrupts facilitate control coordination with CPU
- 48-pin DIP package
- +5 V power supply


## GENERAL DESCRIPTION

The AmZ8016 Direct Memory Access Transfer Controller (DTC) is a high-performance, LSI peripheral support circuit. With full AmZ8000 family bus compatibility, the DTC has been designed for ease of use in a variety of environments.
The AmZ8016 supports high-speed transfers between any mix of word/byte and memory/IO sources. To support variable length data blocks, the DTC permits search and transfer-and-search operations. Either 8 -bit or 16 -bit patterns may be used with masking, to permit searching for control codes or other specialized bit patterns. Communications between the DTC and the CPU is enhanced by an interrupt interface.

Included on the DTC are base registers permitting automatic reloading of the source, destination and byte count registers without bus overhead. Moreover, each channel contains circuitry capable of reloading any of the channel's registers from a control block in memory. Control blocks can be chained together. Since the DTC may be programmed to generate either physical or logical addresses it may. be used either with or without an AmZ8010 Memory Management Unit and may be physically positioned with the peripheral (distributed DMA) or with the CPU (central DMA)

## INTERFACE FLOW




DTC CONFIGURATION OPTIONS

a) Unsegmented System Configuration

b) Segmented System with Physical DMA Addressing

c) Segmented System with Logical Addressing

MOS-297

# AmZ8030 <br> Serial Communications Controller 

## ADVANCED DATA

## DISTINCTIVE CHARACTERISTICS

- Two independent serial full-duplex channels
- Buffered receiver and transmitter data registers
- All popular data formats
- Asynchronous
- Synchronous Byte Oriented protocols
- Synchronous Bit Oriented protocols
- Data rates up to 880 K bits/sec
- CRC-16 or CCITT block frame check
- Internal baud rate generation
- Separate modem controls for both channels
- Interrupt interface with programmable interrupt vectors
- 40-pin DIP package
- +5 V power supply


## GENERAL DESCRIPTION

The AmZ8030 is a high-performance dual-channel multifunction serial communication controller (SCC). It is capable of handling serial-to-parallel and parallel-to-serial conversions for asynchronous modes, synchronous byte-oriented protocols such as IBM bisync, and synchronous bit-oriented protocols such as HDLC and SDLC. It generates and checks CRC codes in any synchronous mode.
It features two independent sets of four modem control signals with quadruply buffered receiver data and doubly buffered transmitter data for more tolerant host processor or DMA data transfers. Each channel includes baud rate generation.
Its flexible daisy chain priority interrupt structure allows it to output an interrupt vector pointing to the correct routine by providing prioritized status information for the transmitter, receiver and External/Status interrupts. It can also be used in a polled environment or can output interrupt without vector.

## INTERFACE FLOW



## CONNECTION DIAGRAM <br> Top View



## BLOCK DIAGRAM



MOS-300

## AmZ8036

## Counter/Timer and Parallel I/O Unit

## ADVANCED DATA



BLOCK DIAGRAM


4

# AmZ8038 <br> FIFO Input/Output Interface Unit 

## ADVANCED DATA

## distinctive characteristics

- General purpose FIFO buffered 8-bit I/O port
- $128 \times 8$ internal bidirectional FIFO
- Expandable in width and depth
- Buffers CPU to CPU and CPU to peripheral
- Simultaneous asynchronous read and write operations
- Interrupt Daisy Chain Interface
- Eight prioritized vectored interrupt sources
- General purpose or CPU-Bus interface
- Flyby DMA interface
- Pattern matching with mask
- IEEE-488 or Interlocked handshake post
- 40-pin DIP package
- +5 V power supply


## GENERAL DESCRIPTION

The AmZ8038 FIFO I/O (FIO) is a general-purpose 8-bit I/O port with a $128 \times 8$ bidirectional FIFO buffer memory between the port and the CPU bus. It functions as a buffered "elastic" general purpose interface. It has an 8 -bit Master side which controls direction of data transfer, and 8-bit slave side which follows the data direction. It is capable of simultaneous, asynchronous, independent read and write operations.
The AmZ8038 has several control lines that may be used to interface to a DMA device or to synchronize the servicing processor. Two handshake lines allow direct interfacing to other peripheral devices. Buffer status (FULL and EMPTY) is also available as separate pins. Byte pattern matching with individual bit masking is available to generate an interrupt or to disable data loading. A daisy chain interrupt structure with eight prioritized Vectors is available for status information to the host processor.
Many types of handshaking interfaces are available including Interlocked and IEEE-488.

INTERFACE FLOW


CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.

## BLOCK DIAGRAM



## AmZ8052

CRT Controller
ADVANCED DATA

## DISTINCTIVE CHARACTERISTICS

- 16-bit Address/Data port for host processor
- Multiple character attributes on a per-character basis
- Redefinable row attributes
- Linked list buffer addressing
- External source vertical frame rate sync input
- Flexible vertical and horizontal sync and blank control
- Programmable vertical and horizontal split-screen capability
- 5-bit Character Generator row addressing
- Super/subscript capability
- Multiple cursors
- Variable scans per row
- 48-pin package
- Various blink rates and duty cycles for characters and cursor
- Variable character clock frequency
- +5 V power supply


## GENERAL DESCRIPTION

The AmZ8052 CRTC is a new generation raster scan alphanumeric display controller. It features host processor access to the display memory without contention; linked list addressing of character data; double character per cell display with variable vertical position; vertical retrace synchronization to an external source; and a variable character clock frequency input for character justification or character font mix. Scan lines per character are variable on row-by-row basis. Blinking rates are individually selectable for cursors and characters.

Row attributes define the address of the character data, scan line count of the current row, vertical shift options per character row and vertical split screen location. Character attributes are stored on a character-by-character basis.

INTERFACE FLOW


CONNECTION DIAGRAM Top View


# AmZ8060 <br> FIFO Buffer Unit and FIO Expander <br> ADVANCED DATA 




# AmZ8065 <br> Burst Error Processor 

## ADVANCED DATA

## DISTINCTIVE CHARACTERISTICS

- Burst error detection and correction
- Four selectable industry-standard polynomials including 56 and 48-bit IBM versions
- Serial data rates up to 20 M bits/sec
- 12-bit error pattern output
- High-speed correction facilities based on Chinese Remainder theorem
- Single burst error correction
- Selectable error check modes in write mode
- 8-bit data port
- 40-pin DIP package
- -5 V power supply


## GENERAL DESCRIPTION

The AmZ8065 Burst Error Processor (BEP) is a peripheral interface circuit for serial or parallel data error detection and correction. It is used in applications such as high performance disk systems. Four different generator polynomials are internally encoded to satisfy a broad range of applications.
Data is entered in 8 -bit (byte) parallel format and check bits are provided in the same parallel format.
Write data is entered on the fly into the AmZ8065 while blocks are written to the associated disk and check bits are extracted following the last data byte. A Read Normal mode performs extraction of the error pattern and location while a Read High Speed mode allows direct division of data by the factors of the generator polynomial. A Divide mode generates output check bits and validates data. The Compute mode initiates a data correction process by locating and outputting the error pattern for correction.


## BLOCK DIAGRAM



MOS-314

# AmZ8068 <br> Data Ciphering Processor 

## ADVANCED DATA

## DISTINCTIVE CHARACTERISTICS

- Standard encryption and decryption algorithms
- Throughput rates greater than 1 megabyte per second
- Supports three standard ciphering options
- Electronic Code Book
- Cipher Feedback
- Chain Block
- Master, Encrypt and Decrypt key registers
- Key parity check
- Separate key port
- Session keys and Initializing Vectors may be entered encrypted or clear
- Master data port for bidirectional bus operation
- Slave data port for pipelined operation
- 40-pin DIP package
- +5 V power supply


## GENERAL DESCRIPTION

The AmZ8068 Data Ciphering Processor is an N-channel silicon gate LSI product containing the circuitry necessary to encrypt and decrypt data using the National Bureau of Standards encryption algorithm. It is designed to be used in a variety of environments including dedicated controllers, communication concentrators, terminals and peripheral task processors in general processor systems. The DCP provides a high throughput rate using Cipher Feedback, Electronic Code Book or Chain Block Cipher operating modes. Separate ports are provided for key input, clear data and enciphered data to enhance security.
The system communicates with the Am8068 using commands entered in the master port and through auxiliary control lines. Once set up, data can flow through the DCP at high speeds because input, output and ciphering activities are all performed concurrently. External DMA control can easily be used to enhance throughput in some system configurations. This device is designed to interface directly to the AmZ8000 CPU bus and, with a minimum of external logic, to the 2900, 8080, 8085 and 8048 families of processors.

INTERFACE FLOW


CONNECTION DIAGRAM
Top View


BLOCK DIAGRAM


# AmZ8073 <br> System Timing Controller 

## PRELIMINARY DATA

## DISTINCTIVE CHARACTERISTICS

- Five independent 16 -bit counters
- High speed counting rates
- Up/down and binary/BCD counting
- Internal oscillator frequency source
- Tapped frequency scaler
- Programmable frequency output
- 8 -bit or 16 -bit bus interface
- Time-of-day option
- Alarm comparators on counters 1 and 2
- Complex duty cycle outputs
- One-shot or continuous outputs
- Programmable count/gate source selection
- Programmable input and output polarities
- Programmable gating functions
- Retriggering capability
- +5 volt power supply
- Standard 40-pin package
- $100 \%$ MIL-STD-883 reliability assurance testing


## GENERAL DESCRIPTION

The AmZ8073 System Timing Controller is an LSI circuit designed to service many types of counting, sequencing and timing applications. It provides the capability for programmable frequency synthesis, high resolution programmable duty cycle waveforms, retriggerable digital one-shots, time-of-day clocking, coincidence alarms, complex pulse generation, high resolution baud rate generation, frequency shift keying, stop-watching timing, event count accumulation, waveform analysis and many more. A variety of programmable operating modes and control features allow the AmZ8073 to be personalized for particular applications as well as dynamically reconfigured under program control.
The STC includes five general-purpose 16 -bit counters. A variety of internal frequency sources and external pins may be selected as inputs for individual counters with software selectable activehigh or active-low input polarity. Both hardware and software gating of each counter is available. Three-state outputs for each counter provide pulses or levels and can be active-high or ac-tive-low. The counters can be programmed to count up or down in either binary or BCD. The host processor may read an accumulated count at any time without disturbing the counting process. Any of the counters may be internally concatenated to form any effective counter length up to 80 bits.


FUNCTIONAL BLOCK DIAGRAM


# AmZ8103•AmZ8104 <br> Octal Three-State Bidirectional Bus Transceivers 

## DISTINCTIVE CHARACTERISTICS

- 8-bit bidirectional data flow reduces system package count
- 3-state inputs/outputs for interfacing with bus-oriented systems
- PNP inputs reduce input loading
- VCC - 1.15 V VOH interfaces with TTL, MOS and CMOS
- $48 \mathrm{~mA}, 300 \mathrm{pF}$ bus drive capability
- AmZ8103 inverting transceivers
- AmZ8104 non-inverting transceivers
- Transmit//Receive and Chip Disable simplify control logic
- 20-pin ceramic and molded DIP package
- Low power - 8mA per bidirectional bit
- Advanced Schottky processing
- Bus port stays in hi-impedance state during power up/down
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The AmZ8103 and AmZ8104 are 8-bit 3-state Schottky transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 24 mA drive capability on the A ports and 48 mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading.
One input, Transmit/Receive determines the direction of logic signals through the bidirectional transceiver. The Chip Disable input disables both $A$ and $B$ ports by placing them in a 3 -state condition. Chip Disable is functionally the same as an active LOW chip select.
The output high voltage ( VOH ) is specified at VCC -1.15 V minimum to allow interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.


AmZ8103 • AmZ8104
ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | -65 to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Supply Voltage | 7.0 V |
| Input Voltage | 5.5 V |
| Output Voltage | 5.5 V |
| Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Noted:
MIL $\quad T_{A}=-55$ to $+125^{\circ} \mathrm{C} \quad V C C M I N=4.5 \mathrm{~V} \quad V C C M A X=5.5 \mathrm{~V}$
COM'L $\quad T_{A}=0$ to $70^{\circ} \mathrm{C} \quad V C C M I N=4.75 \mathrm{~V} \quad V C C M A X=5.25 \mathrm{~V}$
DC ELECTRICAL CHARACTERISTICS over operating temperature range


## B PORT (BO-B7)

| VIH | Logical "1" Input Voltage | CD = VIL MAX, T/ $\overline{\mathrm{R}}=$ VIL MAX |  | 2.0 |  |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Logical "0" tnput Voltage | $\begin{aligned} & C D=V I L \text { MAX, } \\ & T / R=\text { VIL MAX } \end{aligned}$ | COM'L |  |  | 0.8 | Volts |
|  |  |  | MIL |  |  | 0.7 |  |
| VOH | Logical "1" Output Voltage | $\begin{aligned} & C D=V I L M A X, \\ & T / R=2.0 \mathrm{~V} \end{aligned}$ | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ | VCC-1.15 | VCC-0.8 |  | Volts |
|  |  |  | $1 \mathrm{OH}=-5 \mathrm{~mA}$ | 2.7 | 3.9 |  |  |
|  |  |  | $1 O H=-10 \mathrm{~mA}$ | 2.4 | 3.6 |  |  |
| VOL | Logical "0" Output Voltage | $\begin{aligned} & \mathrm{CD}=\mathrm{VIL} \text { MAX, } \\ & \mathrm{T} / \mathrm{R}=2.0 \mathrm{~V} \end{aligned}$ | $10 \mathrm{~L}=20 \mathrm{~mA}$ |  | 0.3 | 0.4 | Volts |
|  |  |  | $10 \mathrm{~L}=48 \mathrm{~mA}$ |  | . 4 | 0.5 |  |
| 105 | Output Short Circuit Current | $\begin{aligned} & C D=V I L M A X, T / R=2.0 \mathrm{~V}, \mathrm{VO}=0 \mathrm{~V}, \\ & \mathrm{VCC}=\mathrm{MAX}, \text { Note } 2 \end{aligned}$ |  | -25 | -50 | -150 | mA |
| IH | Logical "1" Input Current | $\mathrm{CD}=\mathrm{VIL}$ MAX, $\mathrm{T} / \overline{\mathrm{R}}=\mathrm{VIL}$ MAX, $\mathrm{VI}=2.7 \mathrm{~V}$ |  |  | 0.1 | 80 | $\mu \mathrm{A}$ |
| II | Input Current at Maximum Input Voltage | $C D=2.0 \mathrm{~V}, \mathrm{VCC}=\mathrm{MAX}, \mathrm{VI}=\mathrm{VCC} \mathrm{MAX}$ |  |  |  | 1 | mA |
| IIL. | Logical "0" Input Current | $\mathrm{CD}=\mathrm{VIL}$ MAX, $\mathrm{T} / \overline{\mathrm{A}}=$ VIL MAX, $\mathrm{VI}=0.4 \mathrm{~V}$ |  |  | -70 | -200 | $\mu \mathrm{A}$ |
| VC | Input Clamp Voltage | $C D=2.0 \mathrm{~V}, \mathrm{ll}=-12 \mathrm{~mA}$ |  |  | -0.7 | -1.5 | Volts |
| IOD | Output/Input 3-State Current | $\mathrm{CD}=2.0 \mathrm{~V}$ | $\mathrm{VO}=0.4 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{VO}=4.0 \mathrm{~V}$ |  |  | 200 |  |

CONTROL INPUTS CD, T/R

| VIH | Logical "1" Input Voltage |  |  | 2.0 |  |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Logical "0" Input Voltage |  | COM'L |  |  | 0.8 | Volts |
|  |  |  | MIL |  |  | 0.7 |  |
| IIH | Logical "1" Input Current | $\mathrm{VI}=2.7 \mathrm{~V}$ |  |  | 0.5 | 20 | $\mu \mathrm{A}$ |
| II | Input Current at Maximum Input Voltage | $V C C=M A X ; V I=V C C ~ M A X ~$ |  |  |  | 1.0 | mA |
| IIL | Logical "0" Input Current | $\mathrm{VI}=0.4 \mathrm{~V}$ | T/ $\overline{\mathrm{R}}$ |  | -0.1 | -. 25 | mA |
|  |  |  | CD |  | -0.1 | -0.25 |  |
| VC | Input Clamp Voltage | $\mathrm{UN}=-12 \mathrm{~mA}$ |  |  | -0.8 | -1.5 | Volts |

## POWER SUPPLY CURRENT

| AmZ8103 | $\mathrm{CD}=, \mathrm{VI}=2.0 \mathrm{~V}, \mathrm{VCC}=\mathrm{MAX}$ |
| :--- | :--- |
|  | $\mathrm{CD}=0.4 \mathrm{~V}, \mathrm{VINA}=\mathrm{T} / \overline{\mathrm{R}}=2 \mathrm{~V}, \mathrm{VCC}=\mathrm{MAX}$ |
| $\mathrm{AmZ8104}$ | $\mathrm{CD}=2.0 \mathrm{~V}, \mathrm{VI}=0.4 \mathrm{~V}, \mathrm{VCC}=\mathrm{MAX}$ |
|  | $\mathrm{CD}=\mathrm{VINA}=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2 \mathrm{~V}, \mathrm{VCC}=\mathrm{MAX}$ |


|  |  | 70 | 100 |
| :--- | :--- | :---: | :---: |
|  |  | 100 | 150 |
|  |  | 70 | 100 |
|  |  | 90 | 140 |

AC ELECTRICAL CHARACTERISTICS (VCC $=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )
Typ
Min (Note 1)
Max
Units

| A PORT DATA/MODE SPECIFICATIONS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tPDHLA | Propagation Delay to a Logical "0" from B Port to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \bar{R}=0.4 \mathrm{~V} \text { (Figure } 1 \text { ) } \\ & \mathrm{R} 1=1 \mathrm{k}, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=30 \mathrm{pF} \end{aligned}$ | 8 | 12 | ns |
| tPDLHA | Propagation Delay to a Logical "1" from B Port to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \bar{R}=0.4 \mathrm{~V} \text { (Figure } 1 \text { ) } \\ & \mathrm{R} 1=1 \mathrm{k}, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=30 \mathrm{pF} \end{aligned}$ | 11 | 16 | ns |
| tPLZA | Propagation Delay from a Logical " 0 " to 3-State from CD to A Port | $\begin{aligned} & \mathrm{B0} \text { to } \mathrm{B7}=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (Figure } 3 \text { ) } \\ & \mathrm{S} 3=1, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ | 10 | 15 | ns |
| tPHZA | Propagation Delay from a Logical " 1 " to 3-State from CD to A Port | $\begin{aligned} & \mathrm{BO} \text { to } \mathrm{B7}=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (Figure } 3) \\ & S 3=0, \mathrm{R} 5=1 \mathrm{k}, C 4=15 \mathrm{pF} \end{aligned}$ | 8 | 15 | ns |
| tPZLA | Propagation Delay from 3-State to a Logical "0" from CD to A Port | $\begin{aligned} & \mathrm{B0} 0 \text { to } \mathrm{B7}=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V}(\text { Figure } 3) \\ & \mathrm{S} 3=1, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=30 \mathrm{pF} \end{aligned}$ | 20 | 30 | ns |
| tPZHA | Propagation Delay from 3-State to a Logical "1" from CD to A Port | $\begin{aligned} & \mathrm{B0} \text { to } \mathrm{B7}=0.4 \mathrm{~V}, \mathrm{~T} / \mathrm{R}=0.4 \mathrm{~V}(\text { (Figure } 3) \\ & \mathrm{S} 3=0, \mathrm{R} 5=5 \mathrm{~K}, \mathrm{C} 4=30 \mathrm{pF} \end{aligned}$ | 19 | 30 | ns |
| B PORT DATA/MODE SPECIFICATIONS |  |  |  |  |  |
| tPDHLB | Propagation Delay to a Logical "0" from A Port to B Port | $\begin{array}{l\|} \hline C D=0.4 \mathrm{~V}, \mathrm{~T} / \mathrm{R}=2.4 \mathrm{~V}(\text { Figure } 1) \\ \mathrm{R} 1=100 \Omega, \mathrm{R} 2=1 \mathrm{k}, \mathrm{C} 1=300 \mathrm{pF} \\ \hline \end{array}$ | 12 | 18 | ns |
|  |  | $\mathrm{R} 1=667 \Omega, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=45 \mathrm{pF}$ | 7 | 12 |  |
| tPDLHB | Propagation Delay to a Logical " 1 " from A Port to B Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V}(\text { Figure } 1) \\ & \mathrm{R} 1=100 \Omega, \mathrm{R} 2=1 \mathrm{k}, \mathrm{C} 1=300 \mathrm{pF} \\ & \mathrm{R} 1=667 \Omega, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=45 \mathrm{pF} \end{aligned}$ | $\frac{15}{9}$ | 20 14 | ns |
| tPLZB | Propagation Delay from a Logical " 0 " to 3-State from CD to B Port | $\begin{aligned} & \mathrm{A} 0 \text { to } \mathrm{A} 7=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (Figure } 3 \text { ) } \\ & \mathrm{S} 3=1, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ | 13 | 18 | ns |
| tPHZB | Propagation Delay from A Logical "1" to 3-State from CD to B Port | $\begin{aligned} & \mathrm{A} 0 \text { to } \mathrm{A} 7=0.4 \mathrm{~V}, \mathrm{~T} / \mathrm{R}=2.4 \mathrm{~V}(\text { Figure } 3) \\ & S 3=0, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ | 8 | 15 | ns |
| tPZLB | Propagation Delay from 3-State to a Logical " 0 " from CD to B Port | $\begin{aligned} & \mathrm{A} 0 \text { to } \mathrm{A} 7=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (Figure 3) } \\ & \mathrm{S} 3=1, \mathrm{R} 5=100 \Omega, \mathrm{C} 4=300 \mathrm{pF} \end{aligned}$ | 25 | 35 | ns |
|  |  | $\mathrm{S3}=1, \mathrm{R} 5=667 \mathrm{\Omega}, \mathrm{C} 4=45 \mathrm{pF}$ | 16 | 25 |  |
| tPZHB | Propagation Delay from 3-State to a.Logical " 1 " from CD to B Port | A 0 to $\mathrm{A} 7=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V}$ (Figure 3) | 22 | 35 | ns |
|  |  | S3 $=0, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=300 \mathrm{pF}$ |  |  |  |
|  |  | S3 $=0, \mathrm{R} 5=5 \mathrm{k} \Omega, \mathrm{C4}=45 \mathrm{pF}$ | 14 | 25 |  |
| TRANSMIT RECEIVE MODE SPECIFICATIONS |  |  |  |  |  |
| tTRL | Propagation Delay from Transmit Mode to Receive a Logical "0," T/R to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V} \text { (Figure 2) } \\ & S 1=1, R 4=100 \Omega, C 3=5 \mathrm{pF} \\ & S 2=1, R 3=1 \mathrm{k}, C 2=30 \mathrm{pF} \end{aligned}$ | 23 | 35 | ns |
| tTRH | Propagation Delay from Transmit Mode to Receive a Logical "1," T/R to A Port | $\begin{aligned} & \mathrm{CD}=0.4 \mathrm{~V} \text { (Figuire 2) } \\ & \mathrm{S} 1=0, \mathrm{R} 4=100 \Omega, \mathrm{C} 3=5 \mathrm{pF} \\ & \mathrm{~S} 2=0, \mathrm{R} 3=5 \mathrm{k}, \mathrm{C} 2=30 \mathrm{pF} \end{aligned}$ | 22 | 35 | ns |
| tRTL | Propagation Delay from Receive Mode to Transmit a Logical " 0, " T/R to B Port | $\begin{aligned} & \mathrm{CD}=0.4 \mathrm{~V} \text { (Figure 2) } \\ & \mathrm{S} 1=1, \mathrm{R} 4=100 \Omega, \mathrm{C} 3=300 \mathrm{pF} \\ & \mathrm{~S} 2=1, \mathrm{R} 3=300 \Omega, \mathrm{C} 2=5 \mathrm{pF} \end{aligned}$ | 26 | 35 | ns |
| tRTH | Propagation Delay from Receive Mode to Transmit a Logical "1," T/R to B Port | $\begin{aligned} & \mathrm{CD}=0.4 \mathrm{~V}(\text { Figure 2) } \\ & \mathrm{S} 1=0, \mathrm{R} 4=1 \mathrm{k}, \mathrm{C} 3=300 \mathrm{pF} \\ & \mathrm{~S} 2=0, \mathrm{R} 3=300 \Omega, \mathrm{C} 2=5 \mathrm{pF} \end{aligned}$ | 27 | 35 | ns |

Notes: 1. All typical values given are for $\mathrm{VCC}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Only one output at a time should be shorted.

FUNCTIONAL TABLE

| Inputs | Conditions |  |  |
| :--- | :---: | :---: | :---: |
| Chip Disable | 0 | 0 | 1 |
| Transmit//̄eceive | 0 | 1 | X |
| A Port | Out | In | HI-Z |
| B Port | In | Out | HI-Z |

AmZ8104
AC ELECTRICAL CHARACTERISTICS (VCC $=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameter | Description | Test Conditions | Min | (Note 1) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A PORT DATA/MODE SPECIFICATIONS |  |  |  |  |  |  |
| tPDHLA | Propagation Delay to a Logical " 0 " from B Port to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (Figure 1) } \\ & \mathrm{R} 1=1 \mathrm{k}, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=30 \mathrm{pF} \end{aligned}$ |  | 14 | 18 | ns |
| tPDLHA | Propagation Delay to a Logical " 1 " from B Port to A Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (Figure } 1) \\ & \mathrm{R} 1=1 \mathrm{k}, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=30 \mathrm{pF} \end{aligned}$ |  | 13 | 18 | ns |
| tPLZA | Propagation Delay from a Logical "0" to 3-State from CD to A Port | $\begin{aligned} & \mathrm{BO} \text { to } \mathrm{B7}=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (Figure 3) } \\ & \mathrm{S} 3=1, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 11 | 15 | ns |
| tPHZA | Propagation Delay from a Logical "1" to 3-State from CD to A Port | $\begin{aligned} & \mathrm{B0} \text { to } \mathrm{B7}=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V} \text { (Figure 3) } \\ & \mathrm{S} 3=0, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 8 | 15 | ns |
| tPZLA | Propagation Delay from 3-State to a Logical "0" from CD to A Port | $\begin{aligned} & \mathrm{B} 0 \text { to } \mathrm{B} 7=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=0.4 \mathrm{~V}(\text { Figure } 3) \\ & \mathrm{S} 3=1, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=30 \mathrm{pF} \end{aligned}$ |  | 27 | 35 | ns |
| tPZTA | Propagation Delay from 3-State to a Logical "1" from CD to A Port | $\begin{aligned} & \mathrm{BO} \text { to } \mathrm{B7}=2.4 \mathrm{~V}, \mathrm{~T} / \sqrt{\mathrm{R}}=0.4 \mathrm{~V}(\text { Figure 3) } \\ & \mathrm{S} 3=0, \mathrm{R} 5=5 \mathrm{k}, \mathrm{C} 4=30 \mathrm{pF} \end{aligned}$ |  | 19 | 25 | ns |
| B PORT DATA/MODE SPECIFICATIONS |  |  |  |  |  |  |
| tPDHLB | Propagation Delay to Logical " 0 " from A Port to B Port | $\begin{aligned} & C D=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V}(\text { Figure } 1) \\ & \mathrm{R} 1=100 \Omega, \mathrm{R} 2=1 \mathrm{k}, \mathrm{C} 1=300 \mathrm{pF} \end{aligned}$ |  | 18 11 | 23 18 | ns |
| tPDLHB | Propagation Delay to Logical " 1 " from A Port to B Port | CD $=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V}$ (Figure 1) <br> $\mathrm{R} 1=100 \Omega, \mathrm{R} 2=1 \mathrm{k}, \mathrm{C} 1=300 \mathrm{pF}$  <br> $\mathrm{R} 1=667 \Omega, \mathrm{R} 2=5 \mathrm{k}, \mathrm{C} 1=45 \mathrm{pF}$  |  | 16 | 23 18 | ns |
| tPLZB | Propagation Delay from a Logical "0" to 3-State from CD to B Port | $\begin{aligned} & \mathrm{A} 0 \text { to } \mathrm{A} 7=0.4 \mathrm{~V}, \mathrm{~T} / \bar{R}=2.4 \mathrm{~V} \text { (Figure } 3 \text { ) } \\ & \mathrm{S} 3=1, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 13 | 18 | ns |
| tPHZB | Propagation Delay from a Logical "1" to 3-State from CD to B Port | $\begin{aligned} & \mathrm{A} 0 \text { to } \mathrm{A} 7=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (Figure } 3 \text { ) } \\ & \mathrm{S} 3=0, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=15 \mathrm{pF} \end{aligned}$ |  | 8 | 15 | ns |
| tPZLB | Propagation Delay from 3-State to a Logical "0" from CD to B Port | $\begin{aligned} & \text { A0 to } \mathrm{A} 7=0.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (Figure } 3 \text { ) } \\ & \mathrm{S} 3=1, \mathrm{R} 5=100 \Omega, \mathrm{C} 4=300 \mathrm{pF} \\ & \mathrm{~S} 3=1, \mathrm{R} 5=667 \Omega, \mathrm{C} 4=45 \mathrm{pF} \end{aligned}$ |  | $\frac{32}{16}$ | 40 | ns |
| tPZHB | Propagation Delay from 3-State to a Logical "1" from CD to B Port | $\begin{aligned} & \mathrm{A} 0 \text { to } \mathrm{A} 7=2.4 \mathrm{~V}, \mathrm{~T} / \overline{\mathrm{R}}=2.4 \mathrm{~V} \text { (Figure } 3 \text { ) } \\ & \hline \mathrm{S} 3=0, \mathrm{R} 5=1 \mathrm{k}, \mathrm{C} 4=300 \mathrm{pF} \\ & \mathrm{~S} 3=0, \mathrm{R} 5=5 \mathrm{k} \Omega, \mathrm{C} 4=45 \mathrm{pF} \\ & \hline \end{aligned}$ |  | 26 14 | 35 22 | ns |
| TRANSMIT RECEIVE MODE SPECIFICATIONS |  |  |  |  |  |  |
| tTRL | Propagation Delay from Transmit Mode to Receive a Logical " 0 ," $T / \bar{R}$ to A Port | $\begin{aligned} & \mathrm{CD}=0.4 \mathrm{~V} \text { (Figure 2) } \\ & \mathrm{S} 1=0, \mathrm{R} 4=100 \Omega, \mathrm{C} 3=5 \mathrm{pF} \\ & \mathrm{~S} 2=1, R 3=1 \mathrm{k}, \mathrm{C} 2=30 \mathrm{pF} \\ & \hline \end{aligned}$ |  | 30 | 40 | ns |
| tTRH | Propagation Delay from Transmit Mode to Receive a Logical "1," $T / \bar{R}$ to A Port | $\begin{aligned} & \mathrm{CD}=0.4 \mathrm{~V}(\text { Figure 2) } \\ & \mathrm{S} 1=1, \mathrm{R} 4=100 \Omega, \mathrm{C} 3=5 \mathrm{pF} \\ & \mathrm{~S} 2=0, \mathrm{R} 3=5 \mathrm{k}, \mathrm{C} 2=30 \mathrm{pF} \end{aligned}$ |  | 28 | 40 | ns |
| tRTL | Propagation Delay from Receive Mode to Transmit a Logical " 0 ," $\mathrm{T} / \overline{\mathrm{R}}$ to B Port | $\begin{aligned} & \mathrm{CD}=0.4 \mathrm{~V} \text { (Figure } 2) \\ & \mathrm{S} 1=1, \mathrm{R} 4=100 \Omega, \mathrm{C} 3=300 \mathrm{pF} \\ & \mathrm{~S} 2=0, \mathrm{R} 3=300 \Omega, \mathrm{C} 2=5 \mathrm{pF} \end{aligned}$ |  | 31 | 40 | ns |
| tRTH | Propagation Delay from Receive Mode to Transmit a Logical " 1, " $T / \bar{R}$ to B Port | $\begin{aligned} & \mathrm{CD}=0.4 \mathrm{~V} \text { (Figure 2) } \\ & \mathrm{S} 1=0, \mathrm{R} 4=1 \mathrm{k}, \mathrm{C} 3=300 \mathrm{pF} \\ & \mathrm{~S} 2=1, \mathrm{R} 3=300 \Omega, \mathrm{C} 2=5 \mathrm{pF} \end{aligned}$ |  | 28 | 40 | ns |

Notes: 1. All typical values given are for $\mathrm{VCC}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Only one output at a time should be shorted.

## DEFINITION OF FUNCTIONAL TERMS

A0-A7 A port inputs/outputs are receiver output drivers when $T / \bar{R}$ is LOW and are transmit inputs when $T / \overline{\mathrm{R}}$ is HIGH.

B0-B7 B port inputs/outputs are transmit output drivers when $T / \bar{R}$ is HIGH and receiver inputs when $T / \bar{R}$ is L.OW. Chip Disable forces all output drivers into 3-state when HIGH (same function as active LOW chip select, $\overline{\mathrm{CS}}$ ).
$T / \bar{R} \quad$ Transmit/Receive direction control determines whether $A$ port or B port drivers are in 3-state. With T//̄R HIGH A port is the input and $B$ port is the output. With $T / \bar{R}$ LOW A port is the output and $B$ port is the input.

## SWITCHING TIME WAVEFORMS <br> AND AC TEST CIRCUITS


$t_{r}=t_{f}<10 \mathrm{~ns}$
$10 \%$ to $90 \%$


Note: $\mathrm{C}_{1}$ includes test fixture capacitance.

BLI-171
Figure 1. Propagation Delay from $A$ Port to $B$ Port or from B Port to A Port.

$t_{r}=t_{f}<10 n s$
$10 \%$ to $90 \%$
Note: $\mathrm{C}_{2}$ and $\mathrm{C}_{3}$ include test fixture capacitance.
BLI-173
Figure 2. Propagation Delay from $T / \bar{R}$ to A Port or B Port.


Figure 3. Propagation Delay from CD to A Port or B Port.

## Metallization and Pad Layouts



## ORDERING INFORMATION

Order the part number according to the table below to obtain the desired package, temperature range and screening level.

| AmZ8103 <br> Order Number | AmZ8104 <br> Order Number | Package <br> Type (Note 1) | Operating <br> Range (Note 2) | Screening <br> Level (Note 3) |
| :--- | :--- | :---: | :---: | :---: |
| AMZ8103DC | AMZ8104DC | D-20 | C | C-1 |
| AMZ8103DCB | AMZ8104DCB | D-20 | C | B-1 |
| AMZ8103DM | AMZ8104DM | D-20 | M | C-3 |
| AMZ8103DMB | AMZ8104DMB | D-20 | M | B-3 |
| AMZ8103PC | AMZ8104PC | P-20 | C | C-1 |
| AMZ8103PCB | AMZ8104PCB | P-20 | C | C-1 |

Notes: 1. $P=$ Molded DIP, $D=$ Hermetic DIP, $F=$ Flatpak. Number following letter is number of leads.
2. $\mathrm{C}=0$ to $70^{\circ} \mathrm{C}, \mathrm{VCC}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{M}=-55$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=4.50 \mathrm{~V}$ to 5.50 V .
3. Levels $\mathrm{C}-1$ and $\mathrm{C}-3$ conform to MIL-STD-883, Class C. Level B-3 conforms to MIL-STD-883, Class B.

## AmZ8107•AmZ8108 <br> Octal Three-State Bidirectional Bus Transceivers

## DISTINCTIVE CHARACTERISTICS

- 8-bit bidirectional data flow reduces system package count
- 3-state inputs/outputs for interfacing with bus-oriented systems
- PNP inputs reduce input loading
- VCC - 1.15 V VOH interfaces with TTL, MOS, and CMOS
- $48 \mathrm{~mA}, 300 \mathrm{pF}$ bus drive capability
- AmZ8107 has inverting tranceivers
- AmZ8108 has non-inverting transceivers
- Separate TRANSMIT and RECEIVE Enables
- 20 pin ceramic and molded DIP package
- Low power - 8mA per bidirectional bit
- Advanced Schottky processing
- Bus port stays in hi-impedance state during power up/down
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## GENERAL DESCRIPTION

The AmZ8107 and AmZ8108 are 8-bit, 3-state Schottky transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 24 mA drive capability on the A ports and 48mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading.
Separate TRANSMIT and $\overline{\text { RECEIVE Enables are provided for }}$ microprocessor system with separated read and write control bus lines.
The output high voltage (VOH) is specified at VCC -1.15 V minimum to allow interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.


## ÁmZ8120

Octal D-Type Flip-Flop with Clear, Clock Enable and 3-State Control

## DISTINCTIVE CHARACTERISTICS

- Buffered common clock enable input
- Buffered common asynchronous clear input
- Three-state outputs
- 8-bit, high-speed parallel register with positive edge-triggered, D-type flip-flops
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The AmZ8120 is an 8 -bit register built using advanced LowPower Schottky technology. The register consists of eight D-type flip-flops with a buffered common clock, a buffered common clock enable, a buffered asynchronous clear input, and three-state outputs.

When the clear input is LOW, the internal flip-flops of the register are reset to logic 0 (LOW), independent of all other inputs. When the clear input is HIGH, the register operates in the normal fashion.

When the three-state output enable ( $\overline{O E}$ ) input is LOW, the Y outputs are enabled and appear as normal TTL outputs. When the output enable ( $\overline{\mathrm{OE}}$ ) input is HIGH, the Y outputs are in the high impedance (three-state) condition. This does not affect the internal state of the flip-flop Q output.

The clock enable input ( $\bar{E}$ ) is used to selectively load data into the register. When the $\overline{\mathrm{E}}$ input is HIGH , the register will retain its current data. When the $\bar{E}$ is LOW, new data is entered into the register on the LOW-to-HIGH transition of the clock input.

This device is packaged in a slim 24-pin package ( 0.3 inch row spacing).

## BLI-180

LOGIC DIAGRAM


## AmZ8120

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L. $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$
MIN. $=4.75 \mathrm{~V}$
MAX. $=5.25 \mathrm{~V}$
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 10 \% \quad$ MIN. $=4.50 \mathrm{~V}$
MAX. $=5.50 \mathrm{~V}$

DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M_{I N} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | MIL, $\mathrm{IOH}=-1.0 \mathrm{~mA}$ |  | 2.4 | 3.4 |  | Volts |
|  |  |  | $\mathrm{COM}^{\prime} \mathrm{L}, 1 \mathrm{OH}=-2.6 \mathrm{~mA}$ |  | 2.4 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $1 \mathrm{OL}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | $1 \mathrm{OL}=8.0 \mathrm{~mA}$ |  |  |  | 0.45 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| VIL | Input Low Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| I/L | Input Low Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | $-0.36$ | mA |
| IIH | Input HIGH Current | $V_{C C}=$ MAX., $V_{I N}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| I | Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| 10 | Off-State (High-Impedance) Output Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  |  | -20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{0}=$ |  |  |  | 20 |  |
| Isc | Output Short Circuit Current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  |  | -15 |  | -85 | mA |
| ${ }^{1} \mathrm{CC}$. | Power Supply Current (Note 4) | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{MAX}$. |  |  |  | 24 | 37 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum toading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. All outputs open, $\bar{E}=G N D, D i$ inputs $=C L R=\overline{O E}=4.5 \mathrm{~V}$. Apply momentary ground, then 4.5 V to clock input.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | $30 \mathrm{~m} \rho$ |
| DC Input Current | -30 mA to $+5.0 \mathrm{~m} \rho$ |

SWITCHING CHARACTERISTICS
$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right.$ )

| Parameters | Description | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tPLH }}$ | Clock to $Y_{i}(\overline{O E}$ LOW) |  | 18 | 27 | ns | $\begin{aligned} C_{L} & =15 p F \\ R_{L} & =2.0 k s 2 \end{aligned}$ |
| ${ }^{\text {P PHL }}$ |  |  | 24 | 36 |  |  |
| ${ }^{\text {tPHL }}$ | Clear to Y |  | 22 | 35 | ns |  |
| $\mathrm{t}_{\mathrm{s}}$ | Data ( $\mathrm{D}_{\mathrm{i}}$ ) | 10 | 3 |  | ns |  |
| $t_{\text {h }}$ | Data ( $\mathrm{D}_{\mathrm{i}}$ ) | 10 | 3 |  | ns |  |
|  | Ente Active | 15 | 10 |  |  |  |
| $t_{s}$ | Enable (E) | 20 | 12 |  | ns |  |
| th | Enable ( $\bar{E}$ ) | 0 | 0 |  | ns |  |
| $t_{s}$ | Clear Recovery (In-Active) to Clock | 11 | 7 |  | ns |  |
|  | 年 | 20 | 14 |  |  |  |
| ${ }^{\text {pow }}$ | Clock LOW | 25 | 13 |  | ns |  |
| ${ }^{\text {tiouv }}$ | C!ear | 20 | 13 |  | ns |  |
| ${ }^{\text {2 }} \mathrm{H}$ | $\overline{O E}$ to $Y_{i}$ |  | 9 | 13 | ns |  |
| ${ }^{\text {t }} \mathrm{ZL}$ |  |  | 14 | 21 |  |  |
| ${ }^{\text {t }} \mathrm{HZ}$ | $\overrightarrow{O E}$ to $Y_{i}$ |  | 20 | 30 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| ${ }_{\text {t }} \mathrm{L}$ |  |  | 24 | 36 |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) |  | 40 |  | MHz |  |

Note 1. Per industry convention, $f_{\max }$ is the worst case value of the maximum device operating frequency with no constraints on $t_{r}, t_{f}$, pulse width or duty cycle.

SWITCHING CHARACTERISTICS
OVER OPERATING RANGE*

| Parameters | Description |  | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ |  | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |  |
| tPLH | Clock to $\mathrm{Y}_{\mathrm{i}}(\overline{\mathrm{OE}}$ LOW) |  |  | 33 |  | 39 | ns | $\begin{aligned} C_{L} & =50 \mathrm{pF} \\ R_{L} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| tPHL |  |  |  | 45 |  | 54 |  |  |
| ${ }^{\text {tPHL }}$ | Clear to Y |  |  | 43 |  | 51 | ns |  |
| $t_{\text {s }}$ | Data ( $\mathrm{D}_{\mathrm{i}}$ ) |  | 12 |  | 15 |  | ns |  |
| $t^{\prime}$ | Data ( $\mathrm{D}_{\mathrm{i}}$ ) |  | 12 |  | 15 |  | ns |  |
| $\mathrm{t}_{5}$ | Enable (E) | Active | 17 |  | 20 |  | ns |  |
|  |  | Inactive | 20 |  | 23 |  |  |  |
| $t_{h}$ | Enable (E) |  | 0 |  | 0 |  | ns |  |
| $t_{s}$ | Clear Recovery (In-Active) to Clock |  | 13 |  | 15 |  | ns |  |
| ${ }^{\text {tpw }}$ | Clock | HIGH | 25 |  | 30 |  | ns |  |
|  |  | LOW | 30 |  | 35 |  |  |  |
| ${ }_{\text {t }}{ }_{\text {w }}$ | Clear |  | 22 |  | 25 |  | ns |  |
| t ZH | $\overline{O E}$ to $Y_{i}$ |  |  | 19 |  | 25 | ns |  |
| $\mathrm{t}_{\mathrm{ZL}}$ |  |  |  | 30 |  | 39 |  |  |
| ${ }_{\text {t }} \mathrm{Hz}$ | $\overline{O E}$ to $Y_{i}$ |  |  | 35 |  | 40 | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| ${ }_{\text {t }}^{\text {LZ }}$ |  |  |  | 39 |  | 42 |  | $\mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| $f_{\text {max }}$ | Maximum Clock Frequency (Note 1) |  | 25 |  | 20 |  | MHz |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## DEFINITION OF FUNCTIONAL TERMS

$\mathbf{D}_{\mathbf{i}} \quad$ The D flip-flop data inputs.
$\overline{C L R} \quad$ When the clear input is LOW, the $Q_{i}$ outputs are LOW, regardless of the other inputs. When the clear input is HIGH, data can be entered into the register.

CP Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition.
$\mathrm{Y}_{\mathrm{i}}$
$\bar{E}$
The register three-state outputs.
Clock Enable, When the clock enable is LOW, data on the $\mathrm{D}_{\mathrm{i}}$ input is transferred to the $\mathrm{Q}_{\mathrm{i}}$ output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the $\mathrm{Q}_{\mathbf{i}}$ outputs do not change state, regardless of the data or clock input transitions.
$\overline{\mathrm{OE}} \quad$ Output Control. When the $\overline{\mathrm{OE}}$ input is HIGH, the $Y_{i}$ outputs are in the high impedance state. When the $\overline{O E}$ input is LOW, the TRUE register data is present at the $Y_{i}$ outputs.

FUNCTION TABLE

|  | Inputs |  |  |  |  | Internal | Outputs |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function | $\overline{\mathbf{O E}}$ | $\overline{\mathrm{CLR}}$ | $\overline{\mathrm{E}}$ | $\mathrm{D}_{\mathbf{i}}$ | CP | $\mathbf{O}_{\mathbf{i}}$ | $\mathbf{Y}_{\mathbf{i}}$ |
| Hi-Z | H | X | X | X | X | X | Z |
| Clear | H | L | X | X | X | L | Z |
|  | L | L | X | X | X | L | L |
| Hold | H | H | H | X | X | NC | Z |
|  | L | H | H | X | X | NC | NC |
| Load | H | H | L | L | T | L | Z |
|  | H | H | L | H |  | H | Z |
|  | L | H | L | L |  | L | L |
|  | L | H | L | H |  | H | H |

$$
\begin{aligned}
& H=H I G H \\
& L=\text { LOW } \\
& X=\text { Don't Care }
\end{aligned}
$$



# AmZ8121 <br> Eight-Bit Equal-To Comparator 

## DISTINCTIVE CHARACTERISTICS

- 8-bit byte oriented equal-to comparator
- Cascadable using EIN
- High-speed, Low-Power Schottky technology
- $t_{p d} A \odot B$ to EOUT in 9ns
- Standard 20-pin package
- 100\% product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The AmZ8121 is an 8-bit "equal to" comparator capable to comparing two 8 -bit words for "equal to" with provision for expansion or external enabling. The matching of the two 8 -bit inputs plus a logic LOW on the $\bar{E}_{\text {IN }}$ produces an active LOW on the output EOUT.
The logic expression for the device can be expressed as: $\bar{E}_{O U T}=\left(A_{0} \odot B_{0}\right)\left(A_{1} \odot B_{1}\right)\left(A_{2} \odot B_{2}\right)\left(A_{3} \odot B_{3}\right)\left(A_{4} \odot B_{4}\right)$ ( $A_{5} \odot B_{5}$ ) $\left(A_{7} \odot B_{7}\right) E_{I N}$. It is obvious that the expression is valid where $A_{0}-A_{7}$ and $B_{0}-B_{7}$ are expressed as either assertions or negations. This is also true for pair of terms i.e. $A_{0}$ can be compared with $B_{0}$ at the same time $\bar{A}_{1}$ is compared with $\bar{B}_{1}$. It is only essential that the polarity of the paired terms be maintained.

## LOGIC DIAGRAM



## AmZ8121

## AmZ8121

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM | $T_{A}=0^{\circ} \mathrm{C}+0+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{array}{ll} \begin{array}{l} V_{C C}=M I N . \end{array} \\ V_{I N}=V_{I H} \text { or } V_{I L} & I_{O H}=-440 \mu \mathrm{~A} \end{array}$ |  | MIL | 2.5 |  |  | Volts |
|  |  |  |  | COM'L | 2.7 |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $1 \mathrm{OL}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | $1 \mathrm{OL}=8.0 \mathrm{~mA}$ |  |  |  | 0.45 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| $\mathrm{V}_{\mathbf{I H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $\mathrm{I}^{\prime} \mathrm{IN}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}$ |  | $\mathrm{A}_{\mathrm{i}}, \mathrm{B}_{\mathrm{i}}$ |  |  | -0.36 | mA |
|  |  |  |  | $\overline{\mathrm{E}}$ |  |  | -0.72 |  |
| H1 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  | $A_{i}, B_{i}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | $\overline{\mathrm{E}}$ |  |  | 40 |  |
| 1 | Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  | $A_{i}, B_{i}$ |  |  | 0.1 | mA |
|  |  |  |  | $\bar{E}$ |  |  | 0.2 |  |
| Isc | Output Short Circuit Current <br> (Note 3) | $\mathrm{V}_{C C}=\mathrm{MAX}$. |  |  | -15 |  | -85 | mA |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current (Note 4) | $V_{C C}=$ MAX. |  |  |  | 27 | 40 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. $\vec{E}=G N D$, all other inputs and outputs open.

AmZ8121
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 l |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max |
| DC Input Voltage | -0.5 V to +7.01 |
| DC Output Current, Into Outputs | 30 ml |
| DC Input Current | -30 mA to $+5.0 \mathrm{~m} / \mathrm{L}$ |

## SWITCHING CHARACTERISTICS

$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right.$ )

| Parameters | Description | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tPLH }}$ | $A_{i}$ or $B_{i}$ to Equal |  | 9 | 15 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {tPHL }}$ |  |  | 9 | 15 | ns |  |
| $\mathbf{t P L H}$ | $\bar{E}$ to Equal |  | 5 | 7 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 6 | 8 |  |  |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE*

| OVER OPERATING RANGE* |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ V_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Min. | Max. | Min. | Max |  |  |
| $\mathbf{t P L H}$ | $\frac{A_{i} \text { or } B_{i} \text { to }}{\text { Equal Output }}$ |  | 20 |  | 22 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {PHL }}$ |  |  | 19 |  | 21 |  |  |
| ${ }_{\text {P }}$ | E to Equal Output |  | 10.5 |  | 12 | ns |  |
| $\mathrm{t}_{\text {PHL }}$ |  |  | 12.5 |  | 15 |  |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.


## APPLICATIONS

MICROPROCESSOR ENABLE CONTROLLED, SELECTABLE, ADDRESS DECODER


MAX. ENABLE (HIGH-to-LOW) DELAY OVER 16-BITS
(Commercial Range)

| ${ }^{\text {t }}$ PHL | $A_{i}$ or $B_{i}$ to $\bar{E}_{\text {OUT }}$ | 19ns |
| :---: | :---: | :---: |
| $\mathbf{t}_{\text {PHL }}$ | $\mathrm{E}_{\mathrm{IN}}$ to $\mathrm{E}_{\text {OUT }}$ | 12.5ns |
| Total |  | 31.5ns |

STATUS LINE DECODING


# AmZ8127 <br> AmZ8000 Clock Generator and Controller 

## Advanced Information

## DISTINCTIVE CHARACTERISTICS

## - High-drive high-level clock output

Special output provides clock signal matched to requirements of AmZ8000 CPU, MMU and DMA devices.

- Four TTL-level clocks

Generates synchronized TTL compatible clocks at $16 \mathrm{MHz}, 2 \mathrm{MHz}$ and 1 MHz to drive memory circuits and LSI peripheral devices. An additional TTL clock is synchronized with the high-level clock for registers, latches and other peripherals.

- Synchronized WAIT state and time-out controls
On-chip logic generates WAIT signal under control of Halt, Single-step and Ready signals. Automatic time-out of peripheral wait requests.


## FUNCTIONAL DESCRIPTION

The AmZ8127 Clock Generator and Controller provides the clock oscillator, frequency dividers and clock drivers for the complete array of AmZ8000 CPUs, peripherals and memory system configurations. In addition to the special 4 MHz output driver for the AmZ8001 and AmZ8002 CPUs, a standard buffered TTL 16 MHz oscillator output is provided for dynamic memory timing and control. The AmZ8127 forms an integral part of the dynamic memory support chip set including the AmZ8163 EDC and Refresh Controller, AmZ8164 Dynamic Memory Controller, AmZ8160 Error Detection and Correction Unit and AmZ8161/AmZ8162 EDC Bus Buffers. The oscillator is designed to operate with a 16 MHz crystal or with external 16 MHz drive. The AmZ8127 uses an internal divide-by-4 to provide 4 MHz clock drive to the AmZ8001/AmZ8002 CPU. Additional dividers generate synchronous buffered 2 MHz and 1 MHz clock outputs for use by peripheral devices. The clock divider counters are clearable to allow synchronizing the multiple clock outputs.
The controller functions include $\overline{\text { RESET, RUN/ }} \overline{\text { HALT }}$, SINGLESTEP, READY and a READY TIMEOUT counter which limits a peripheral's wait request to 16 clock cycles. The CPU's WAIT input is controlled by RUN/HALT, SINGLE-STEP and READY. A HALT command to the AmZ8127 drives the WAIT output LOW causing the CPU to add wait states (TW to TW). The READY input is used by peripherals to request wait states. The active HIGH input TIMEOUT ENABLE is used to force TIMEOUT and $\overline{\text { WAIT }}$ to HIGH 16 clock cycles after a peripheral has requested a wait but fails to release the request. The CPU status lines ST1, ST2 and ST3 are decoded in the AmZ8127 to disable the TIMEOUT counter during CPU "Internal Operations" and during refresh.

## BLOCK DIAGRAM

CLOCK GENERATOR


BLI-168

## AmZ8133•AmZ8173

Octal Latches with Three-State Outputs

## DISTINCTIVE CHARACTERISTICS

- 18ns max data in to data out
- Non-inverting AmZ8173, inverting AmZ8133
- Three-state outputs interface directly with bus organized systems
- Hysteresis on latch enable input for improved noise margin
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The AmZ8133 and AmZ8173 are octal latches with three-state outputs for bus organized system applications. The latches appear to be transparent to the data (data changes asynchronously) when latch enable, G, is HIGH. When G is LOW, the data that meets the set-up times is latched. Data appears on the bus when the output enable, $\overline{O E}$, is LOW. When $\overline{\mathrm{OE}}$ is HIGH the bus output is in the high-impedance state.
The AmZ8173 has non-inverted data inputs while the AmZ8133 is inverting.


Inputs $\mathrm{D}_{0}$ through $\mathrm{D}_{7}$ are inverted on the $\mathrm{AmZ8133}$.


## AmZ8133 • AmZ8173

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $\top_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ | MIN. $=4.50 \mathrm{~V}$ | MAX. $=5.50 \mathrm{~V}$ |

DC CHARACTERISTICS OVER OPERATING RANGE
Parameters Description Test Conditions (Note 1)


Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Inputs grounded; outputs open.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\text {cC }}$ max. |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| $\overline{\text { DC Input Current }}$ | -30 mA to +5.0 mA |

## AmZ8133•AmZ8173

AmZ8133
SWITCHING CHARACTERISTICS
$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$

| Parameters | Description | Min | Typ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ | Enable to Output |  | 20 | 30 | ns | $\begin{aligned} & C_{L}=45 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=667 \Omega \end{aligned}$ |
| $\mathrm{t}_{\text {PHL }}$ |  |  | 18 | 30 |  |  |
| $t_{\text {PLH }}$ | Data Input to Output |  | 13 | 20 | ns |  |
| $\mathrm{t}_{\mathrm{PHL}}$ |  |  | 15 | 23 |  |  |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{H})$ | HIGH Data to Enable | 3 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{L})$ | LOW Data to Enable | 0 |  |  |  |  |
| $\mathrm{th}^{(H)}$ | HIGH Data to Enable | 13 |  |  | ns |  |
| $\mathrm{th}^{(L)}$ | LOW Data to Enable | 7 |  |  |  |  |
| $t_{\text {pw }}$ | Enable Pulse Width | 15 |  |  | ns |  |
| ${ }_{\text {t }}$ | $\overline{\mathrm{OE}}$ to $Y_{i}$ |  |  | 28 | ns |  |
| $\mathrm{t}_{\mathrm{zL}}$ |  |  |  | 36 |  |  |
| $\mathrm{t}_{\mathrm{HZ}}$ | $\overline{O E}$ to $Y_{i}$ |  |  | 20 | ns | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=667 \Omega \end{gathered}$ |
| tz |  |  |  | 25 |  |  |

AmZ8133
SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | $\begin{gathered} V_{C C}=5.0 \mathrm{~V} \pm 5 \% \\ \text { Min. } \quad \text { Max. } \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}$ Min. | $\begin{gathered} \pm 10 \% \\ \text { Max. } \end{gathered}$ | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tPLH }}$ | Enable to Output |  | 35 |  | 40 | ns | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =45 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =667 \Omega \end{aligned}$ |
| tPHL |  |  | 35 |  | 40 |  |  |
| tPLH | Data Input to Output |  | 20 |  | 21 | ns |  |
| tPHL |  |  | 25 |  | 30 |  |  |
| $\mathrm{ts}_{s}(\mathrm{H})$ | HIGH Data to Enable | 5 |  | 5 |  |  |  |
| $\mathrm{ts}_{5}(\mathrm{~L})$ | LOW Data to Enable | 0 |  | 0 |  | ns |  |
| $\mathrm{th}^{\text {( }} \mathrm{H}$ ) | HIGH Data to Enable | 14 |  | 15 |  |  |  |
| $t_{h}(\mathrm{~L})$ | LOW Data to Enable | 9 |  | 10 |  | ns |  |
| ${ }^{\text {tpw }}$ | Enable Pulse Width | 17 |  | 20 |  | ns |  |
| t ZH | $\overline{\mathrm{OE}}$ to Y |  | 28 |  | 28 | ns |  |
| ${ }^{\text {t }} \mathrm{L}$ |  |  | 36 |  | 36 |  |  |
| $\mathrm{t}_{\mathrm{Hz}}$ | $\overline{\mathrm{OE}}$ to Y i |  | 33. |  | 36 | ns | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |
| t LZ |  |  | 33 |  | 36 | ns | $\mathrm{R}_{\mathrm{L}}=667 \Omega$ |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS


AmZ8173
SWITCHING CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Parameters | Description | Min | Typ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpLH |  |  | 20 | 30 |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=45 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=667 \Omega \end{aligned}$ |
| $\mathrm{t}_{\mathrm{pHL}}$ | Enable to Output |  | 18 | 30 | ns |  |
| ${ }_{\text {PLLH }}$ | Data Input to Output |  | 10 | 18 | ns |  |
| $\mathrm{t}_{\text {PHL }}$ |  |  | 12 | 18 |  |  |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{H})$ | HIGH Data to Enable | 0 |  |  | ns |  |
| $\mathrm{t}_{5}(\mathrm{~L})$ | LOW Data to Enable | 0 |  |  |  |  |
| $t_{\text {n }}(\mathrm{H})$ | HIGH Data to Enable | 10 |  |  | ns |  |
| $\mathrm{th}^{(L)}$ | LOW Data to Enable | 10 |  |  |  |  |
| $t_{\text {pw }}$ | Enable Pulse Width | 15 |  |  | ns |  |
| ${ }_{\text {I }}$ | $\overline{O E}$ to $Y_{i}$ |  |  | 28 | ns |  |
| tzL |  |  |  | 36 |  |  |
| ${ }_{\text {thz }}$ | $\overline{O E}$ to $Y_{i}$ |  |  | 20 | ns | $\begin{gathered} C_{L}=5 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=667 \Omega \end{gathered}$ |
| tLz |  |  |  | 25 |  |  |

AmZ8173
SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ |  | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V} \pm 10 \%$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |  |
| ${ }^{\text {t }}{ }_{\text {L }}$ | Enable to Output |  | 35 |  | 40 |  | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =45 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =667 \Omega \end{aligned}$ |
| ${ }^{\text {tPHL }}$ |  |  | 35 |  | 40 | ns |  |
| ${ }^{\text {tPLH }}$ | Data Input to Output |  | 19 |  | 20 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 20 |  | 25 |  |  |
| $\mathrm{t}_{s}(\mathrm{H})$ | HIGH Data to Enable | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{5}(\mathrm{~L})$ | LOW Data to Enable | 0 |  | 0 |  |  |  |
| $t_{h}(\mathrm{H})$ | HIGH Data to Enable | 11 |  | 12 |  | ns |  |
| $t_{h}(L)$ | LOW Data to Enable | 15 |  | 17 |  | ns |  |
| ${ }^{\text {t pm }}$ | Enable Pulse Width | 17 |  | 20 |  | ns |  |
| ${ }^{\text {t }} \mathrm{Z} \mathrm{H}$ | $\overline{\mathrm{OE}}$ to $\mathrm{Y}_{\mathrm{i}}$ |  | 28 |  | 28 | ns |  |
| ${ }^{2} \mathrm{ZL}$ |  |  | 36 |  | 36 |  |  |
| ${ }^{1} \mathrm{HZ}$ | $\overline{\mathrm{OE}}$ to $\mathrm{Y}_{\mathrm{i}}$ |  | 33 |  | 36 | ns | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |
| t LZ |  |  | 33 |  | 36 |  | $\mathrm{R}_{\mathrm{L}}=667 \Omega$ |

[^2]

## AmZ8136

Eight-Bit Decoder With Control Storage

## DISTINCTIVE CHARACTERISTICS

- 8-bit decoder/demultiplexer with control storage
- 3-state outputs
- Common clock enable
- Common clear
- Polarity control
- Advanced Low Power Schottky Process
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The AmZ8136 is an eight-bit decoder with control storage. It provides a conventional 8 -bit decoder function with two enable inputs which may also be used for data input. This can be used to implement a demultiplexer function. In addition, the "exclu-sive-OR" gates provide polarity control of the selected output. The 3-state outputs are enabled by an active LOW input on the output enable, $\overline{\mathrm{OE}}$.
The three control bits representing the output selection and the single bit polarity control are stored in " D " type flip-flops. These flip-flops have Clear, Clock, and Clock Enable functions provided. The $\overline{\mathrm{G}}_{1}$ and $\mathrm{G}_{2}$ inputs provide either polarity for input control or data.

LOGIC DIAGRAM
8-Bit Decoder/Demultiplexer with Control Storage


BLI-190

CONNECTION DIAGRAM


Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



## AmZ8136

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM'L $\quad T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$V_{C C}=5.0 V \pm 5 \%$
MIN. $=4.75 \mathrm{~V}$
MAX. $=5.25 \mathrm{~V}$
MIL $\quad T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$
MIN. $=4.50 \mathrm{~V}$
MAX. $=5.50 \mathrm{~V}$

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}_{\text {O }}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | ${ }^{1} \mathrm{OH}=-2.6 \mathrm{~mA}, \mathrm{COM}^{\prime} \mathrm{L}$ |  | 2.4 | 3.2 |  | Volts |
|  |  |  | $1 \mathrm{OH}=-1.0 \mathrm{~mA}, \mathrm{MIL}$ |  | 2.4 | 3.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | IOL $=$ | $M^{\prime} L$ |  | 0.4 | 0.5 | Volts |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}, \mathrm{MIL}$ |  |  | 0.35 | 0.4 |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltege | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $V_{C C}=$ MAX., $V_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.4 | mA |
| ${ }^{1} \mathrm{H}$ | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| ${ }^{1} \mathrm{O}$ | Off-State (High-Impedance) Output Current | $V_{C C}=M A X$. | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  |  | -20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=2$ |  |  |  | 20 |  |
| ISC | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX |  |  | -15 |  | -85 | mA |
| ICC | Power Supply Current (Note 4) | $V_{C C}=M A X$. |  |  |  | 37 | 56 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Test Conditions: $\mathrm{A}=\mathrm{B}=\mathrm{C}=\overline{\mathrm{G}}_{1}=\mathrm{G}_{2}=\overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{GND} ; \mathrm{CLK}=\overline{\mathrm{CLR}}=\mathrm{POL}=4.5 \mathrm{~V}$.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to +V CC max. |
| $D \mathrm{C}$ Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## SWITCHING CHARACTERISTICS

$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$


## SWITCHING CHARACTERISTICS

## OVER OPERATING RANGE*


*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.


## DEFINITION OF TERMS

$\overline{C L R}$ CLEAR - When the CLEAR input is LOW, the control register outputs ( $\mathrm{Q}_{\mathrm{A}}, \mathrm{Q}_{\mathrm{B}}, \mathrm{Q}_{\mathrm{C}}, \mathrm{Q}_{\mathrm{POL}}$ ) are set LOW regardless of any other inputs.
CP CLOCK - Enters data into the control register on the LOW-to-HIGH transition.
$\overline{\text { CE }} \quad$ CLOCK ENABLE - Allows data to enter the control register when $\overline{\mathrm{CE}}$ is LOW. When $\overline{\mathrm{CE}}$ is HIGH, the $\mathrm{Q}_{i}$ outputs do not change state, regardless of data or clock input transitions.
A,B,C Inputs to the control register which are entered on the LOW-to-HIGH clock transition if $\overline{\mathrm{CE}}$ is LOW.
POL Input to the cantrol register bit used for determining the polarity of the selected output.
$\overline{\mathbf{G}}_{1} \quad$ Active LOW part of the expression $\mathrm{G}=\mathrm{G}_{1} \mathrm{G}_{2}[\operatorname{or} \mathrm{G}=$ $\left(G_{1}\right) G_{2}$ ] where $G$ is either data input for the selected $Y_{n}$ or is used as an input enable.
$\mathbf{G}_{2} \quad$ Active HIGH part of the expression $G=G_{1} G_{2}$.
$\mathbf{Y}_{\mathrm{n}} \quad$ The three-state outputs. When active ( $\overline{\mathrm{OE}}=$ LOW), one of eight outputs is selected by the code stored in the control register, with the polarity of all eight determined by the bit stored in the POL flip-flop of the control register. The selected output can further be controlled by $G$ according to the expression $\mathrm{Y}_{\text {SELECTED }}=\overline{\mathrm{G} \oplus \mathrm{Q}_{\text {POL }}}$.
$\overline{\mathbf{O E}}$ OUTPUT ENABLE. When $\overline{\mathrm{OE}}$ is HIGH the $Y_{n}$ outputs are in the high impedance state; when $\overline{O E}$ is LOW the $Y_{n}$ 's are in their active state as determined by the other control logic. The $\overline{\mathrm{OE}}$ input affects the $\mathrm{Y}_{\mathrm{n}}$ output buffers only and has no effect on the control register or any other logic.

## METALLIZATION AND PAD LAYOUT



## AmZ8140•AmZ8144

## DISTINCTIVE CHARACTERISTICS

- Three-state outputs drive bus lines directly
- Hysteresis at inputs inproves noise margin
- PNP inputs reduce DC loading on bus lines
- Data-to-output propagation delay times - 16ns MAX
- Enable-to-output - $20 n s$ MAX
- 48 mA output current
- 20-pin hermetic and molded DIP packages
- $100 \%$ product assurance testing to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The AmZ8140 and AmZ8144 are octal buffers fabricated using advanced low-power Schottky technology. The 20 -pin package provides improved printed circuit board density for use in memory address and clock driver applications.
Three-state outputs are provided to drive bus lines directly. The AmZ8140 and AmZ8144 are specified at 48 mA and 24 mA output sink currenl. Four buffers are enabled fíom one common line and the other four from a second enable line. The AmZ8140 and AmZ8144 enables are of similar polarity for use as a unidirectional buffer in which both halves are enabled simultaneously.
Improved noise rejection and high fan-out are provided by input hysteresis and low current PNP inputs.

## LOGIC DIAGRAMS

## CONNECTION DIAGRAMS Top Views



BLI-195 Note: Pin 1 is marked for orientation. BLI-196

AmZ8144






| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\text { OE }}$ | $\mathbf{D}_{\mathbf{i}}$ | $\mathbf{Y}$ |
| $H$ | $X$ | $Z$ |
| $L$ | $H$ | $H$ |
| $L$ | $L$ | $L$ |




-

## AmZ8140•AmZ8144

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
COM
$T_{A}=0$ to $70^{\circ} \mathrm{C}$
VCC $=5.0 \mathrm{~V} \pm 5 \%$
$(\mathrm{MIN}=4.75 \mathrm{~V} \quad \mathrm{MAX}=5.25 \mathrm{~V})$
MIL $\quad T_{A}=-55$ to $+125^{\circ} \mathrm{C}$
$\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$
$(\mathrm{MIN}=4.50 \mathrm{~V} \quad \mathrm{MAX}=5.50 \mathrm{~V})$

## DC CHARACTERISTICS OVER OPERATING RANGE



Notes: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
2. All typical values are VCC $=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time, and duration of the short-circuits should not exceed one second.

MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to +V CC max. |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current | 150 mA |
| DC Input Current | -30 mA to +5.0 mA |

AmZ8140•AmZ8144
SWITCHING CHARACTERISTICS
$\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V}\right)$

| Parameters | Description | AmZ8140 |  |  | AmZ8144 |  |  | Units | Test Conditions <br> (Notes 1-5) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| tPLH | Propagation Delay Time, Low-to-High-Level Output |  | 6 | 10 |  | 9 | 13 | ns | $\begin{aligned} & \mathrm{CL}=45 \mathrm{pF} \\ & \mathrm{RL}=667 \Omega \end{aligned}$ |
| tPHL | Propagation Delay Time, High-to-Low-Level Output |  | 9 | 13 |  | 11 | 16 | ns |  |
| tPZL | Output Enable Time to Low Level |  | 13 | 20 |  | 13 | 20 | ns |  |
| tPZH | Output Enable Time to High Level |  | 8 | 14 |  | 8 | 14 | ns |  |
| tPLZ | Output Disable Time from Low Level |  | 13 | 20 |  | 13 | 20 | ns | $\begin{aligned} & \mathrm{CL}=5.0 \mathrm{pF} \\ & \mathrm{RL}=667 \Omega \end{aligned}$ |
| tPHZ | Output Disable Time from High Level |  | 12 | 18 |  | 12 | 18 | ns |  |

## AmZ8140

SWITCHING CHARACTERISTICS
OVER OPERATING RANGE*

| Parameters | Description | COM'L$\begin{gathered} \mathrm{T}_{\mathrm{A}}=0 \text { to } 70^{\circ} \mathrm{C} \\ \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \% \end{gathered}$ |  | $\begin{gathered} \text { MIL } \\ \mathrm{T}_{\mathrm{A}}=-55 \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| tPLH | Propagation Delay Time, Low-to-High-Level Output |  | 13 |  | 15 | ns |  |
| tPHL | Propagation Delay Time, High-to-Low-Level Output |  | 15 |  | 18 | ns | $\begin{aligned} & \mathrm{CL}=45 \mathrm{pF} \\ & \mathrm{RL}=667 \Omega \end{aligned}$ |
| tPZL | Output Enable Time to Low Level |  | 25 |  | 30 | ns |  |
| tPZH | Output Enable Time to High Level |  | 18 |  | 21 | ns |  |
| tPLZ | Output Disable Time from Low Level |  | 25 |  | 30 | ns | $\mathrm{CL}=5.0 \mathrm{pF}$ |
| tPHZ | Output Disable Time from High Level |  | 21 |  | 25 | ns | $\mathrm{RL}=667 \Omega$ |

AmZ8144
SWITCHING CHARACTERISTICS
OVER OPERATING RANGE*

| Parameters | Description | $\begin{gathered} \text { COM'L } \\ \mathrm{T}_{\mathrm{A}}=0 \text { to } 70^{\circ} \mathrm{C} \\ \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \% \end{gathered}$ |  | $\begin{gathered} \text { MIL } \\ \mathrm{T}_{\mathrm{A}}=-55 \text { to }+125^{\circ} \mathrm{C} \\ \text { VCC }=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| tPLH | Propagation Delay Time, Low-to-High-Level Output |  | 15 |  | 16 | ns | $\begin{aligned} & \mathrm{CL}=45 \mathrm{pF} \\ & \mathrm{RL}=667 \Omega \end{aligned}$ |
| tPHL | Propagation Delay Time, High-to-Low-Level Output |  | 18 |  | 20 | ns |  |
| tPZL | Output Enable Time to Low Level |  | 25 |  | 30 | ns |  |
| tPZH | Output Enable Time to High Level |  | 18 |  | 21 | ns |  |
| tPLZ | Output Disable Time from Low Level |  | 25 |  | 30 | ns | $\begin{aligned} & \mathrm{CL}=5.0 \mathrm{pF} \\ & \mathrm{RL}=667 \Omega \end{aligned}$ |
| tPHZ | Output Disable Time from High Level |  | 21 |  | 25 | ns |  |

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## APPLICATION


metallization and pad layouts



## AmZ8148

Chip Select Address Decoder With Acknowledge

## DISTINCTIVE CHARACTERISTICS

- One-of-Eight Decoder provides eight chip select outputs
- Acknowledge output responds to enables and acknowledge input command
- Open-collector Acknowledge output for wired-OR application
- Inverting and non-inverting enable inputs for upper address decoding
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The AmZ8148 Address Decoder combines a three-line to eightline decoder with four qualifying enable inputs (two active HIGH and two active LOW) and the acknowledge output required for "ready" or "wait state" control of all popular MOS microprocessors.
The acknowledge output, ACK, is active LOW and responds to the combination of all enables and an acknowledge active, input command.
The eight chip select outputs are individually active LOW in response to the combination of all enables active and the corresponding 3-bit input code at the $S$ inputs.
The AmZ8148 is intended for chip select decoding in small, medium or large systems where multiple chip selects must be generated and address space must be allocated conservatively.


CONNECTION DIAGRAM
Top View


Note: Pin 1 is marked for orientation.

## AmZ8148

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:
$\begin{array}{lllll}\text { COML } & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% & \text { (MIN. }=4.75 \mathrm{~V} & \mathrm{MAX} .=5.25 \mathrm{~V}) \\ \text { MIL } & \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% & \text { (MIN. }=4.50 \mathrm{~V} & \text { MAX. }=5.50 \mathrm{~V} \text { ) }\end{array}$
DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=$ | $\mu \mathrm{A}$ | 2.4 | 3.4 |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOL}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{l}_{\mathrm{OL}}=8$ |  |  |  | 0.45 |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| ILL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  |  | -0.36 | mA |
| $\mathrm{I}_{\text {IH }}$ | Input HIGH Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX., $\mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  |  | 0.1 | mA |
| Isc | Output Short Circuit Current (Note 3) | $V_{C C}=M A X$. |  |  | -15 |  | -85 | mA |
| ICC | Power Supply Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  |  |  | 15 | 20 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. TEST CONDITIONS: $S_{0}=S_{1}=S_{2}=\bar{E}_{1}=\bar{E}_{2}=$ GND: $\bar{A}_{0}=\bar{A}_{1}=E_{3}=E_{4}=4.5 \mathrm{~V}$.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+\mathbf{1 2 5 ^ { \circ } \mathrm { C }}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 V to $+\mathbf{7 . 0 \mathrm { V }}$ |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ max. |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

SWITCHING CHARACTERISTICS
$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right.$ )

| Parameters | Description | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {tPLH }}$ | $S_{i}$ to $\bar{Y}_{i}$ (Three Level Delay) |  | 14 | 20 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }_{\text {t }}{ }_{\text {PHL }}$ |  |  | 19 | 27 | ns |  |
| $t_{\text {PLH }}$ | $S_{i}$ to $Y_{i}$ (Two Level Delay) |  | 13 | 18 | ns |  |
| $\mathrm{t}_{\text {PHL }}$ |  |  | 15 | 21 | ns |  |
| ${ }^{\text {tPLH }}$ | $\bar{E}_{1}, \bar{E}_{2}$ to $\bar{Y}_{i}$ |  | 13 | 18 | ns |  |
| $\mathrm{t}_{\text {PHL }}$ |  |  | 16 | 23 | ns |  |
| ${ }_{\text {tpLH }}$ | $E_{3}, E_{4}$ to $\bar{Y}_{i}$ |  | 15 | 21 | ns |  |
| $\mathrm{t}_{\text {PHL }}$ |  |  | 19 | 27 | ns |  |
| ${ }_{\text {tPLH }}$ | $\bar{A}_{i}$ to ACK |  | 25 | 35 | ns |  |
| ${ }^{\text {tpHL }}$ |  |  | 16 | 22 | ns |  |
| tPLH | $\bar{E}_{1}, \bar{E}_{2}$ to $\overline{A C K}$ |  | 29 | 40 | ns |  |
| $\mathrm{t}_{\text {PHL }}$ |  |  | 25 | 35 | ns |  |
| tPLH | $\mathrm{E}_{3}, \mathrm{E}_{4}$ to $\overline{\mathrm{ACK}}$ |  | 29 | 40 | ns |  |
| ${ }_{\text {tPHL }}$ |  |  | 25 | 35 | ns |  |

## SWITCHING CHARACTERISTICS

 over operating range

## DEFINITION OF FUNCTIONAL TERMS

METALLIZATION AND PAD LAYOUT
$\mathbf{S}_{0}, \mathbf{S}_{1}, \mathbf{S}_{2}$ Three-line to eight-line chip select decoder inputs.
$\bar{E}_{1}, \bar{E}_{2}$ The active LOW enable inputs. A HIGH on either the $\bar{E}_{1}$ or $\bar{E}_{2}$ input forces all decoded functions to be disabled, and forces $\overline{A C K}$ HIGH.
$E_{3}, E_{4}$ The active HIGH enable inputs. A LOW on either $E_{3}$ or $\mathrm{E}_{4}$ inputs forces all the decoded functions to be inhibited, and forces $\overline{\text { ACK }}$ HIGH.
$\mathrm{A}_{0}, \mathrm{~A}_{1}$
The acknowledge inputs, $A_{0}$ and $A_{1}$, are active LOW inputs used as conditions for an active LOW output at the acknowledge, $\overline{A C K}$, output.
$\overline{\text { ACK }}$ The acknowledge output, $\overline{\mathrm{ACK}}$, is an active LOW output used to signal the microprocessor that specific devices have been selected. $\overline{\text { ACK }}$ goes LOW only when $\bar{E}_{1}$ and $\bar{E}_{2}$ are LOW, $E_{3}$ and $E_{4}$ are HIGH and $\overline{\mathrm{A}}_{0}$ or $\bar{A}_{1}$ is LOW.
$\bar{Y}_{i} \quad$ The eight active LOW chip select outputs.


DIE SIZE: $0.081^{\prime \prime} \times 0.096^{\prime \prime}$



FUNCTION TABLES
CHIP SELECT OUTPUTS $Y_{i}$

| $\mathrm{S}_{2}$ | $S_{1}$ | $\mathrm{S}_{0}$ | $\bar{E}_{1}$ | $\bar{E}_{2}$ | $E_{3}$ | $\mathrm{E}_{4}$ | $\bar{Y}_{0}$ | $\bar{Y}_{1}$ | $\overline{Y_{2}}$ | $\overline{\mathbf{Y}}_{3}$ | $\bar{Y}_{4}$ | $\overline{\mathrm{Y}}_{5}$ | $\bar{Y}_{6}$ | $\bar{Y}_{7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | L | L | H | H | L | H | H | H | H | H | H | H |
| L | L | H | L | L | H | H | H | L | H | H | H | H | H | H |
| L | H | L | L | L | H | H | H | H | L | H | H | H | H | H |
| L | H | H | L | L. | H | H | H | H | H | L | H | H | H | H |
| H | L | L | L | L | H | H | H | H | H | H | L | H | H | H |
| H | L | H | L | L | H | H | H | H | H | H | H | L | H | H |
| H | H | L | L | L | H | H | H | H | H | H | H | H | L | H |
| H | H | H | L | L | H | H | H | H | H | H | H | H | H | L |
| X | X | X | H | X | X | X | H | H | H | H | H | H | H | H |
| X | X | X | $x$ | H | X | X | H | H | H | H | H | H | H | H |
| X | X | X | X | X | L | X | H | H | H | H | H | H | H | H |
| X | X | X | X | X | X | L | H | H | H | H | H | H | H | H |

ACKNOWLEDGE OUTPUT $\overline{\text { ACK }}$

| $\bar{E}_{1}$ | $\overline{\mathbf{E}}_{2}$ | $\mathbf{E}_{3}$ | $\mathbf{E}_{4}$ | $\overline{\mathbf{A}}_{0}$ | $\overline{\mathbf{A}}_{1}$ | $\overline{\mathbf{A C K}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | X | H |
| X | H | X | X | X | X | H |
| X | X | L | X | X | X | H |
| X | X | X | L | X | X | H |
| L | L | H | H | L | X | L |
| L | L | H | H | X | L | L |

# AmZ8160 <br> Cascadable 16-Bit Error Detection and Correction Unit 

## ADVANCED DATA

## DISTINCTIVE CHARACTERISTICS

- Modified Hamming Code

Detects multiple errors and corrects single bit errors in a parallel data word. Ideal for use in dynamic memory systems.

- Syndromes provided

The AmZ8160 makes available the syndroms bits when an error occurs so the location of memory faults can be logged.

- Microprocessor compatible

The AmZ8160 is designed to work with AmZ8000 microprocessor systems.

- Advanced circuit and process technologies

Newest bipolar LSI techniques provide very high performance.
Data-in to error detection typically 30ns
Data-in to corrected data out typically 50 ns

- Built-in Diagnostics

Extra logic on the chip provides diagnostic functions to be used during device test and for system diagnostics.

## GENERAL DESCRIPTION

The AmZ8160 Error Detection and Correction Unit (EDC) contains the logic necessary to generate 6 check bits on a 16-bit data field according to a modified Hamming Code, and to correct the data word when check bits are supplied. Operating on data read from memory, the AmZ8160 will correct any single bit error and will detect all double on some triple bit errors. The AmZ8160 is expandable to operate on 32 -bit words ( 7 check bits) and 64 -bit words ( 8 check bits). In all configurations, the device makes the error syndrome available on separate outputs for data logging.
The AmZ8160 also features two diagnostic modes, in which diagnostic data can be forced into portions of the chip to simplify device testing and to execute system diagnostic functions. The product is supplied in a 48 lead hermetic DIP package.

## SYSTEM EXAMPLE




## EDC Archltecture

The EDC Unit is a powerful 16 -bit cascadable slice used for check bit generation, error detection, error correction and diagnostics.

As shown in the block diagram, the device consists of the following:

- Data Input Latch
- Check Bit Input Latch
- Check Bit Generation Logic
- Syndrome Generation Logic
- Error Detection Logic
- Error Correction Logic
- Data Output Latch
- Diagnostic Latch
- Control Logic


## Data Input Latch

16 bits of data are loaded from the bidirectional DATA lines under control of the Latch Enable input, LE IN. Depending on the control mode the input data is either used for check bit generation or error detection/correction.

## Check Bit Input Latch

Seven check bits are loaded under control of LE IN. Check bits are used in the Error Detection and Error Correction modes.

## Check Bit Generation Logic

This block generates the appropriate check bits for the 16 bits of data in the Data Input Latch. The check bits are generated according to a modified Hamming code.

## Syndrome Generation Logic

In both Error Detection and Error Correction modes, this logic block compares the check bits read from memory against a newly generated set of check bits produced for the data read in from memory. If both sets of check bits match, then there are no errors. If there is a mismatch, then one or more of the data or check bits is in error.

The syndrome bits are produced by an exclusive-OR of the two sets of check bits. If the two sets of check bits are identica
(meaning there are no errors) the syndrome bits will be all zeroes. If there are errors, the syndrome bits can be decoded to determine the number of errors and the bit-in-error.

## Error Detection Logic

This section decodes the syndrome bits generated by the Syndrome Generation Logic. If there are no errors in either the input data or check bits, the ERROR and MULTI ERROR outputs remain HIGH. If one or more errors are detected, ERROR goes LOW. If two or more errors are detected, both ERROR and MULTI ERROR go LOW.

## Error Correction Logic

For single errors, the Error Correction Logic complements (corrects) the single data bit in error. This corrected data is loadable into the Data Output Latch, which can then be read onto the bidirectional data lines. If the single error is one of the check bits, the correction logic does not place corrected check bits on the syndrome/check bit outputs. If the corrected check bits are needed the EDC must be switched to Generate Mode.

## Data Output Latch

The Data Output Latch is used for storing the result of an error correction operation. The latch is loaded from the correction logic under control of the Data Output Latch Enable, LE OUT. The Data Output Latch may also be loaded directly from the Data Input Latch under control of the PASS THRU control input.
The Data Output Latch is split into two 8 -bit (byte) latches which may be enabled independently for reading onto the bidirectional data lines.

## Diagnostic Latch

This is a 16 -bit latch loadable from the bidirectional data lines under control of the Diagnostic Latch Enable, LE DIAG. The Diagnostic Latch contains check bit information in one byte and control information in the other byte. The Diagnostic Latch is used for driving the device when in Internal Control Mode, or for supplying check bits when in one of the Diagnostic Modes.

## Control Logic

The control logic determines the specific mode the device operates in. Normally the control logic is driven by external control inputs. However, in Internal Control Mode, the control signals are instead read from the Diagnostic Latch.

## PIN DEFINITIONS

DATA $_{0-15}$
16 bidirectional data lines. They provide input to the Data Input Latch and Diagnostic Latch, and receive output from the Data Output Latch. DATA 0 is the least significant bit; DATA ${ }_{15}$ the most significant.
$\mathrm{CB}_{0-6} \quad$ Seven Check Bit input lines. The check bit lines are used to input check bits for error detection. Also used to input syndrome bits for error correction in 32 and 64-bit configurations.
LE IN Latch Enable - Data Input Latch. Controls latching of the input data. When HIGH the Data Input Latch and Check Bit Input Latch follow the input data and input check bils. Wïnen LOW, tire Data Input Latch and Check Bit Input Latch are latched to their previous state.
GENERATE Generate Check Bits input. When this input is LOW the EDC is in the Check Bit Generate Mode. When HIGH the EDC is in the Detect Mode or Correct Mode.

In the Generate Mode the circuit generates the check bits or partial check bits specific to the data in the Data Input Latch. The generated check bits are placed on the SC outputs.

In the Detect or Correct Modes the EDC detects single and multiple errors, and generates syndrome bits based upon the contents of the Data Input Latch and Check Bit Input Latch. In Correct Mode, single-bit errors are also automatically corrected - corrected data is placed at the inputs of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates in a coded form the number of errors and the bit-in-error.
Syndrome/Check Bit outputs. These seven lines hold the check/partial-check bits when the EDC is in Generate Mode, and will hold the syndrome/ partial syndrome bits when the device is in Detect or Correct Modes. These are 3 -state outputs.
$\overline{\text { OE SC }} \quad$ Output Enable - Syndrome/Check Bits. When LOW, the 3 -state output lines $\mathrm{SC}_{0-6}$ are enabled. When HIGH, the SC outputs are in the high impedance state.
$\overline{\text { ERROR }}$ Error Detected output. When the EDC is in Detect or Correct Mode, this output will go LOW if one or more syndrome bits are asserted, meaning there are one or more bit errors in the data or check bits. If no syndrome bits are asserted, there are no errors detected and the output will be HIGH. In Generate Mode, ERROR is forced HIGH. (In a 64-bit configuration, $\overline{\text { ERROR }}$ must be externally implemented.)
$\overline{\text { MULTI }}$ Multiple Errors Detected output. When the EDC is ERROR in Detect or Correct Mode, this output if LOW indi- cates that there are two or more bit errors that have been detected. If HIGH this indicates that either one or no errors have been detected. In

Generate Mode, $\overline{\text { MULTI ERROR }}$ is forced HIGH. (In a 64-bit configuration, MULTI ERROR must be externally implemented.)
CORRECT Correct input. When HIGH this signal allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it onto the Data Output Latch. When LOW the EDC will drive data directly from the Data Input Latch to the Data Output Latch without correction.
LE OUT Latch Enable - Data Output Latch. Controls the latching of the Data Output Latch. When LOW the Data Output Latch is latched to its previous state. When HIGH the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic neiwork. in Conect iviode, singlebit errors are corrected by the network before loading into the Data Output Latch. In Detect Mode, the contents of the Data Input Latch are passed through the correction network unchanged into the Data Output Latch. The inputs to the Data Output Latch are unspecified if the EDC is in Generate Mode.
OE BYTE 0, Output Enable - Bytes 0 and 1, Data Output OE BYTE 1 Latch. These lines control the 3-state outputs for each of the two bytes of the Data Output Latch. When LOW these lines enable the Data Output Latch and when HIGH these lines force the Data Output Latch into the high impedance state. The two enable lines can be separately activated to enable only one byte of the Data Output Latch at a time.
PASS Pass Thru input. This line when HIGH forces the THRU contents of the Check Bit Input Latch onto the Syndrome/Check Bit outputs ( $\mathrm{SC}_{0-6}$ ) and the unmodified contents of the Data Input Latch onto the inputs of the Data Output Latch.

DIAG Diagnostic Mode Select. These two lines control MODE $_{0-1}$ the initialization and diagnostic operation of the EDC.
CODE $I D_{0-2}$ Code Identification inputs. These three bits identify the size of the total data word to be processed and which 16 -bit slice of larger data words a particular EDC is processing. The three allowable data word sizes are 16,32 and 64 bits and their respective modified Hamming codes are designated $16 / 22,32 / 39$ and $64 / 72$. Special CODE ID input $001\left(\mathrm{ID}_{2}, \mathrm{ID}_{1}, \mathrm{ID}_{0}\right)$ is also used to instruct the EDC that the signals CODE $\mathrm{ID}_{0-2}$, DIAG MODE $_{0-1}$, CORRECT and PASS THRU are to be taken from the Diagnostic Latch, rather than from the input control lines.
LE DIAG Latch Enable - Diagnostic Latch. When HIGH the Diagnostic Latch follows the 16 -bit data on the input lines. When LOW the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits, and internal control signals for CODE $\mathrm{ID}_{0-2}$, DIAG MODE $_{0-1}$, CORRECT and PASS THRU.

## FUNCTIONAL DESCRIPTION

The EDC contains the logic necessary to generate check bits on a 16 -bit data field according to a modified Hamming code. Operating on data read from memory, the EDC will correct any singlebit error, and will detect all double and some triple-bit errors. It may be configured to operate on 16-bit data words (with 6 check bits), 32 -bit data words (with 7 check bits) and 64-bit data words (with 8 check bits). In all configurations, the device makes the error syndrome bits available on separate outputs for error data logging.

## Code and Byte Speclfication

The EDC may be configured in several different ways and operates differently in each configuration. It is necessary to indicate to the device what size data word is involved and which bytes of the data word it is processing. This is done with input lines CODE $\mathrm{ID}_{0-2}$, as shown in Table I. The three modified Hamming codes referred to in Table I are:

- 16/22 code - 16 data bits
- 6 check bits
- 22 bits in total.
- 32/39 code - 32 data bits
- 7 check bits
- 39 bits in total.
- 64/72 code - 64 data bits
- 8 check bits
- 72 bits in total.

CODE ID input $001\left(\mathrm{ID}_{2}, I \mathrm{ID}_{1}, I \mathrm{ID}_{0}\right)$ is a special code used to operate the device in Internal Control Mode (described later in this section).
table I. hamming code and slice identification.

| CODE <br> $I D_{2}$ | CODE <br> ${I D_{1}}^{2}$ | CODE <br> $I D_{0}$ | Hamming Code and Slice Selected |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Code 16/22 |
| 0 | 0 | 1 | Internal Control Mode |
| 0 | 1 | 0 | Code 32/39, Bytes 0 and 1 |
| 0 | 1 | 1 | Code 32/39, Bytes 2 and 3 |
| 1 | 0 | 0 | Code 64/72, Bytes 0 and 1 |
| 1 | 0 | 1 | Code 64/72, Bytes 2 and 3 |
| 1 | 1 | 0 | Code 64/72, Bytes 4 and 5 |
| 1 | 1 | 1 | Code 64/72, Bytes 6 and 7 |

## Control Mode Selection

The device control lines are GENERATE, CORRECT, PASS THRU, DIAG MODE ${ }_{0-1}$ and CODE $I_{0-2}$. Table II indicates the control modes selected by various combinations of the control line inputs.

## Diagnostics

Table III shows specifically how DIAG MODE ${ }_{0-1}$ select between normal operation, initialization and one of two diagnostic modes.
The Diagnostic Modes allow the user to operate the EDC under software control in order to verify proper functioning of the device.

## Check and Syndrome Bit Labeling

The check bits generated in the EDC are designated as follows:

- 16-bit configuration - CX C0, C1, C2, C4, C8;
- 32-bit configuration - CX, C0, C1, C2, C4, C8, C16;
- 64-bit configuration - CX, C0, C1, C2, C4, C8, C16, C32.

Syndrome bits are similarly labeled SX through S32. There are only 6 syndrome bits in the 16 -bit configuration, 7 for 32 bits and 8 syndrome bits in the 64-bit configuration.

## FUNCTIONAL DESCRIPTION -

## 16-BIT DATA WORD CONFIGURATION

The 16 -bit format consists of 16 data bits, 6 check bits and is referred to as $16 / 22$ code (see Figure 1).

The 16-bit configuration is shown in Figure 2.

## Generate Mode

In this mode check bits will be generated that correspond to the contents of the Data Input Latch. The check bits generated are placed on the outputs $\mathrm{SC}_{0-5}\left(\mathrm{SC}_{6}\right.$ is unspecified for 16-bit operation).

Check bits are generated according to a modified Hamming code. Details of the code for check bit generation are contained in Table IV. Each check bit is generated as either an XOR or XNOR of eight of the 16 data bits as indicated in the table. The XOR function results in an even parity check bit, the XNOR is an odd parity check bit.

## Detect Mode

In this mode the device examines the contents of the Data Input Latch against the Check Bit Input Latch, and will detect all single-bit errors, all double-bit errors and some triple-bit errors. If one or more errors are detected, ERROR goes LOW. If two or more errors are detected, MULTIERROR goes LOW. Both error indicators are HIGH if there are no errors.
Also available on device outputs $\mathrm{SC}_{0-5}$ are the syndrome bits generated by the error detection step. The syndrome bits may be decoded to determine if a bit error was detected and, for single-bit errors, which of the data or check bits is in error. Table $\checkmark$ gives the chart for decoding the syndrome bits generated by the 16 -bit configuration (as an example, if the syndrome bits SX/S0/S1/S2/S4/S8 were 101001 this would be decoded to indicate that there is a single-bit error at data bit 9 ). If no error is detected the syndrome bits will all be zeroes.
In Detect Mode, the contents of the Data Input Latch are driven directly to the inputs of the Data Output Latch without correction.

## Correct Mode

In this mode, the EDC functions the same as in Detect Mode except that the correction network is allowed to correct (complement) any single-bit error of the Data Input Latch before putting it onto the inputs of the Data Output Latch. If multiple errors are detected, the output of the correction network is unspecified. If the single-bit error is a check bit there is no automatic correction. If check bit correction is desired, this can be done by placing the device in Generate Mode to produce a correct check bit sequence for the data in the Data Input Latch.

## Pass Thru Mode

In this mode, the unmodified contents of the Data Input Latch are placed on the inputs of the Data Output Latch and the contents of the Check Bit Input Latch are placed on outputs $\mathrm{SC}_{0-5}$.

TABLE II. EDC CONTROL MODE SELECTION.

| GENERATE | CORRECT | PASS THRU | DIAG MODE ${ }_{0-1}$ $\left(\mathrm{DM}_{1}, \mathrm{DM}_{0}\right)$ | $\begin{aligned} & \text { CODE } I D_{0-2} \\ & \left(1 D_{2}, I D_{1}, I D_{0}\right) \end{aligned}$ | Control Mode Selected |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOW | LOW | LOW | 00 | Not 001 | Generate |
| LOW | LOW | LOW | 01 | Not 001 | Generate Using Diagnostic Latch |
| LOW | LOW | LOW | 10 | Not 001 | Generate |
| LOW | LOW | LOW | 11 | Not 001 | Initialize |
| LOW | LOW | HIGH | 00 | Not 001 | Pass Thru |
| LOW | LOW | HIGH | 01 | Not 001 | Pass Thru |
| LOW | LOW | HIGH | 10 | Not 001 | Pass Thru |
| LOW | LOW | HIGH | 11 | Not 001 | Undefined |
| LOW | HIGH | LOW | 00 | Not 001 | Generate |
| LOW | HIGH | LOW | 01 | Not 001 | Generate Using Diagnostic Latch |
| LOW | HIGH | LOW | 10 | Not 001 | Generate |
| LOW | HIGH | LOW | 11 | Not 001 | Initialize |
| LOW | HIGH | HIGH | 00 | Not 001 | Pass Thru |
| LOW | HIGH | HIGH | 01 | Not 001 | Pass Thru |
| LOW | HIGH | HIGH | 10 | Not 001 | Pass Thru |
| LOW | HIGH | HIGH | 11 | Not 001 | Undefined |
| HIGH | LOW | LOW | 00 | Not 001 | Detect |
| HIGH | LOW | LOW | 01 | Not 001 | Detect |
| HIGH | LOW | LOW | 10 | Not 001 | Detect Using Diagnostic Latch |
| HIGH | LOW | LOW | 11 | Not 001 | Initialize |
| HIGH | LOW | HIGH | 00 | Not 001 | Pass Thru |
| HIGH | LOW | HIGH | 01 | Not 001 | Pass Thru |
| HIGH | LOW | HIGH | 10 | Not 001 | Pass Thru |
| HIGH | LOW | HIGH | 11 | Not 001 | Undefined |
| HIGH | HIGH | LOW | 00 | Not 001 | Correct |
| HIGH | HIGH | LOW | 01 | Not 001 | Correct |
| HIGH | HIGH | LOW | 10 | Not 001 | Correct Using Diagnostic Latch |
| HIGH | HIGH | LOW | 11 | Not 001 | Initialize |
| HIGH | HIGH | HIGH | 00 | Not 001 | Pass Thru |
| HIGH | HIGH | HIGH | 01 | Not 001 | Pass Thru |
| HIGH | HIGH | HIGH | 10 | Not 001 | Pass Thru |
| HIGH | HIGH | HIGH | 11 | Not 001 | Undefined |
| Any | Any | Any | Any | 001 | Internal Control Using Diagnostic Latch |

TABLE III. DIAGNOSTIC MODE CONTROL.

| DIAG <br> MODE $_{1}$ | DIAG <br> MODE $_{0}$ | Diagnostic Mode Selected |
| :---: | :---: | :--- |$|$| 0 | 0 | Non-diagnostic mode. The EDC functions normally in all modes. |
| :---: | :---: | :--- |
| 0 | 1 | Diagnostic Mode A. The contents of the Diagnostic Latch are substi- <br> tuted for the normally generated check bits when in the Generate Mode. <br> The EDC functions normally in the Detect or Correct modes. |
| 1 | 0 | Diagnostic Mode B. In the Detect or Correct Mode, the contents of the <br> Diagnostic Latch are substituted for the check bits normally read from <br> the Check Bit Input Latch. The EDC functions normally in the <br> Generate Mode. |
| 1 | 1 | Initialize. The inputs of the Data Output Latch are forced to zeroes and <br> the check bits generated correspond to the all-zero data. |



Uses Modified Hamming Code 16/22

- 16 data bits
- 6 check bits
- 22 bits in total

Figure 2. 16 Bit Configuration. Bu-203


Figure 1. 16 Bit Data Format.

TABLE IV. 16-BIT MODIFIED HAMMING CODE - CHECK BIT ENCODE CHART.

| Generated Check Bits | Parity | Participating Data Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| CX | Even (XOR) |  | X | X | X |  | X |  |  | X | X |  | X |  |  | X |  |
| CO | Even (XOR) | $x$ | X | X |  | $x$ |  | $x$ |  | X |  | X |  | X |  |  |  |
| C1 | Odd (XNOR) | X |  |  | x | X |  |  | x |  | X | X |  |  | x |  | x |
| C2 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  |  | x |  | X | X | x |  |  |  |  |  |  | $x$ | $x$ |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | x | x | X | $x$ | x | X | X | X |

The check bit is generated as either an XOR or XNOR of the eight data bits noted by an " $X$ " in the table.

TABLE V. SYNDROME DECODE TO BIT-IN-ERROR.


*     - no errors detected

Number - the location of the single bit-in-error
T - two errors detected
M - three or more errors detected

TABLE VI. DIAGNOSTIC LATCH LOADING -16-BIT FORMAT.

| Data Bit | Internal Function |
| :---: | :--- |
| 0 | Diagnostic Check Bit X |
| 1 | Diagnostic Check Bit 0 |
| 2 | Diagnostic Check Bit 1 |
| 3 | Diagnostic Check Bit 2 |
| 4 | Diagnostic Check Bit 4 |
| 5 | Diagnostic Check Bit 8 |
| 6,7 | Don't Care |
| 8 | CODE ID 0 |
| 9 | CODE ID 1 |
| 10 | CODE ID 2 |
| 11 | DIAG MODE 0 |
| 12 | DIAG MODE 1 |
| 13 | CORRECT |
| 14 | PASS THRU |
| 15 | Don't Care |

## Diagnostic Latch

The Diagnostic Latch serves both for diagnostic uses and internal control uses. It is loaded from the DATA lines under the control of LE DIAG. Table VI shows the loading definitions for the DATA lines.

## Generate Using Diagnostic Latch (Diagnostic Mode A) <br> Detect Using Diagnostic Latch (Diagnostic Mode B) <br> Correct Using Diagnostic Latch (Diagnostic Mode B)

These are special diagnostic modes selected by DIAG MODE ${ }_{0-1}$ where either normal check bit inputs or outputs are substituted for by check bits loaded into the Diagnostic Latch. See Table III for details.

## Internal Control Mode

This mode is selected by CODE $I D_{0-2}$ input $001\left(I D_{2}, I D_{1}, I D_{0}\right)$. When in Internal Control Mode, the EDC takes the CODE ID $0_{0-2}$, DIAG MODE ${ }_{0-1}$, CORRECT and PASS THRU control signals from the internal Diagnostic Latch rather than from the external input lines.
Table VI gives the format for loading the Diagnostic Latch.

## 32 and 64-Bit Operation

The EDC can easily be cascaded to operate on 32 and 64-bit data words. Since this is unlikely to occur in a 28000 system, it is not discussed in this data sheet. Interested users should refer to the Am2960 data sheet for more information.


# AmZ8161•AmZ8162 <br> 4-Bit Error Correction Multiple Bus Buffers <br> IN DEVELOPMENT 

## DISTINCTIVE CHARACTERISTICS

- Quad high-speed LSI bus-transceiver
- Provides complete data path interface between the AmZ8160 Error Detection and Correction Unit, the system data bus and dynamic RAM memory
- 3 -state 24 mA output to data bus
- 3-state data output to memory
- Inverting data bus for AmZ8161 and non-inverting for AmZ8162
- Data bus latches allow operation with multiplexed buses
- Advanced Low-Power Schottky processing
- $100 \%$ product assurance screening to MIL-STD-883 requirements


## FUNCTIONAL DESCRIPTION

The AmZ8161 and AmZ8162 are high-performance, low-power Schottky multiple bus buffers that provide the complete data path interface between the AmZ8160 Error Detection and Correction Unit, dynamic RAM memory and the AmZ8000 system data bus. The AmZ8161 provides an inverting data path between the data bus $\left(\overline{\mathrm{B}}_{\mathrm{i}}\right)$ and the AmZ8160 error correction data input $\left(Y_{i}\right)$ and the AmZ8162 provides a non-inverting configuration ( $\mathrm{B}_{\mathrm{i}}$ to $Y_{i}$ ). Both devices provide inverting data paths between the AmZ8160 and memory data bus thereby optimizing internal data path speeds.
The AmZ8161 and AmZ8162 are 4-bit devices. Four devices are used to interface each 16-bit AmZ8160 Error Detection and Correction Unit with dynamic memory. The system can easily be expanded to 32 or more bits for wider memory applications. The 4 -bit configuration allows enabling the appropriate devices two-at-a-time for intermixed word or byte, read and write in 16-bit systems with error correction.
Data latches between the error correction data bus and the system data bus facilitate the addition of error corrected memory in synchronous data bus systems. They also provide a data holding capability during single-step system operation.


## ÂmZ8163

## Dynamic Memory Timing, Refresh and EDC Controller

## DISTINCTIVE CHARACTERISTICS

- Complete AmZ8000 CPU to dynamic RAM contol interface
- $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ Sequencer to eliminate delay lines
- Memory request/refresh arbitration
- Controls for Word/Byte read or write
- Complete EDC data path and mode controls
- Refresh interval timer independent of CPU
- Refresh control during Single Step or Halt modes
- EDC error flag latches for error logging under software control
- Also, complete control for 8-Bit MOS $\mu \mathrm{P}$


## FUnCTIORAL DESCRIPT!OA!

The AmZ8163 is a high speed bus interface controller forming an integral part of the AmZ8000 memory support chip set using dynamic MOS RAMs with Error Detection and Correction (EDC). The complete chip set includes the AmZ8127 Clock Generator and Controller, the AmZ8164 Dynamic Memory Controller, the AmZ8161/2 EDC Bus Buffers, the AmZ8160 EDC Unit and optional AmZ8165/6 RAM Drivers.

The AmZ8163 provides all of the control interface functions including $\overline{\mathrm{RAS}} /$ Address MUX/ $\overline{\mathrm{CAS}}$ timing (without delay lines), refresh timing, memory request/refresh arbitration and all EDC
enables and controls. The enable controls are configured for both word and byte operations including the data controls for byte write with error correction. The AmZ8163 generates bus and operating mode controls for the AmZ8160 EDC Unit.

The AmZ8163 uses the AmZ8127 16 MHz ( $4 \times$ CLK) output to generate $\overline{\mathrm{RAS}} /$ Address MUX/ $\overline{\mathrm{CAS}}$ timing. An internal refresh interval timer generates the memory refresh request independent of the CPU to guarantee the proper refresh timing under all combinations of CPU and DMA memory requests.


# AmZ8164 <br> Dynamic Memory Controller 

## DISTINCTIVE CHARACTERISTICS

- Dynamic Memory Controller for 16K and 64K MOS dynamic RAMs
- 8-Bit Refresh Counter for refresh address generation, has clear input and terminal count output
- Refresh Counter Terminal count selectable at 256 or 128
- Latch Input RAS Decoder provides 4 RAS outputs, all active during refresh
- Dual 8-Bit Address Latches plus separate $\overline{\text { RAS }}$ Decoder Latches
- Grouping functions on a common chip minimizes speed differential/skew between address, $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ outputs
- 3-Port 8-Bit Address Multiplexer with Schottky speed
- Burst mode, distributed refresh or transparent refresh mode determined by user
- Non-inverting address, $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ paths
- $100 \%$ product assurance screening to MIL-STD-883 requirements



## FUNCTIONAL DESCRIPTION

The AmZ8164 Dynamic Memory Controller replaces several MSI devices by grouping several unique functions. Two 8 -bit latches capture and hold the memory address from the AmZ8000 multiplexed data and address bus. These latches and a clearable, 8 -bit refresh counter feed into an 8-bit, 3-input, Schottky speed MUX, for output to the dynamic RAM address lines. The device is also compatible with Am8085 or any CPU interfacing with dynamic RAMs.
The same silicon chip also includes a special RAS decoder and CAS buffer. Placing these functions on the same chip minimizes the time skew between output functions which would otherwise be separate MSI chips, and therefore, allows a faster memory cycle time by the amount of skew eliminated.
Pulsing the active LOW refresh line, $\overline{\mathrm{RFSH}}$, switches the MUX to the counter output, inhibits $\overline{\mathrm{CAS}}$, and forces all four $\overline{\mathrm{RAS}}$ decoder outputs active simultaneously. The counter is advanced at the end of the refresh cycle - the LOW-to-HIGH transition of RFSH. Various refresh modes can be accommodated - for 16 K or 64 K RAMs and for a wide variety of processor configurations.
$A_{15}$ is a dualfunction input which controls the refresh counter's range For 64 K RAMs it is an address input. For 16K RAMs it can be pulled to +12 V through $1 \mathrm{~K} \Omega$ to terminate the refresh count at 128 instead of 256 if this is needed.


# AmZ8165•AmZ8166 <br> Octal Dynamic Memory Drivers with Three-State Outputs 

## DISTINCTIVE CHARACTERISTICS

- Controlled rise and fall characteristics Internal resistors provide symmetrical drive to HIGH and LOW states, eliminating need for external series resistor.
- Output swings designed to drive 16 K and 64 K RAMs $\mathrm{V}_{\mathrm{OH}}$ guaranteed at $\mathrm{V}_{\mathrm{CC}}-1.15 \mathrm{~V}$. Undershoot going LOW guaranteed at less than 0.5 V .
- Large capacitive drive capability 35 mA min source or sink current at 2.0 V . Propagation delays specified for 50 pF and 500 pF loads.
- Pin-compatible with 'S240 and 'S244 Non-inverting AmZ8166 replaces 74S244; inverting AmZ8165 replaces 74S240. Faster than 'S240/244 under equivalent load.
- No-glitch outputs Outputs forced into OFF state during power up and down.



## FUNCTIONAL DESCRIPTION

The AmZ8165 and AmZ8166 are designed and specified to drive the capacitive input characteristics of the address and control lines of MOS dynamic RAMs. The unique design of the lower output driver includes a collector resistor to control undershoot on the HIGH-to-LOW transition. The upper output driver pulls up to $V_{C C}-1.15 \mathrm{~V}$ to be compatible with MOS memory and is designed to have a rise time symmetrical with the lower output's controlled fall time. This allows optimization of Dynamic RAMivi periormance.
The AmZ8165 and AmZ8166 are pin-compatible with the popular 'S240 and 'S244 with identical 3-state output enable controls. The AmZ8165 has inverting drivers and the AmZ8166 has non-inverting drivers.
The inclusion of an internal resistor in the lower output driver eliminates the requirement for an external series resistor, therefore reducing package count and the board area required. The internal resistor controls the output fall and undershoot without slowing the output rise.
These devices are designed for use with the AmZ8164 Dynamic Memory Controller where large dynamic memories with highly capacitive input lines require additional buffering. Driving eight address lines or four $\overline{\mathrm{RAS}}$ and four $\overline{\mathrm{CAS}}$ lines with drivers on the same silicon chip also provides a significant performance advantage by minimizing skew between drivers. Each device has specified skew between drivers to improve the memory access worst case timing over the min and $\max \mathrm{t}_{\mathrm{PD}}$ difference of unspecified devices.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | -65 to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | -55 to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential Continuous | -0.5 to +7.0 V |
| DC Voltage Applied to Outputs for High Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 to +7.0 V |
| DC Output Current, into Outputs | 30 mA |
| DC Input Current | -30 to +5.0 mA |

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

| COM'L | $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | $(\mathrm{MIN}=4.50 \mathrm{~V}$ | $\mathrm{MAX}=5.50 \mathrm{~V})$ |
| :--- | :--- | :--- | :--- | :--- |
| MIL | $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ | $(\mathrm{MIN}=4.50 \mathrm{~V}$ | MAX $=5.50 \mathrm{~V})$ |

## DC CHARACTERISTICS OVER OPERATING RANGE

| Parameters | Description |  | Test Conditions (Note 1) |  | Min | $\begin{aligned} & \text { Typ } \\ & \text { (Note 2) } \end{aligned}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}{ }^{-1.15}$ | $\mathrm{V}_{\mathrm{cc}}-0.7 \mathrm{~V}$ |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage |  | $\begin{aligned} & V_{C C}=M I N \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOL}^{\text {a }}$ = mA |  |  | 0.5 | Volts |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  |  | 0.8 |  |
| $V_{1 H}$ | Input HIGH Level |  |  | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Level |  | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{1}$ | Input Clamp Voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | Volts |
| ILL | Input LOW Current |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  |  | -200 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1}$ | Input HIGH Current |  | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1}$ | Input HIGH Current |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |  |  | 0.1 | mA |
| IOZH | Off-State Current |  | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| lozl | Off-State Current |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  |  | -200 | $\mu \mathrm{A}$ |
| l OL | Output Sink Current |  | $\mathrm{V}_{\mathrm{OL}}=2.0 \mathrm{~V}$ |  | 35 |  |  | mA |
| $\mathrm{I}^{\mathrm{OH}}$ | Output Source Current |  | $\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  | -35 |  |  | mA |
| ${ }^{\text {ISC }}$ | Output Short Circuit Current (Note 3) |  | $V_{C C}=M A X$ |  | $\begin{gathered} -60 \\ \left(\text { see } \mathrm{I}_{\mathrm{OH}}\right) \end{gathered}$ |  | -200 | mA |
| Icc | Supply Current | AmZ8165 | All Outputs HIGH | $V_{C C}=M A X$Outputs Open |  | 24 | 50 | mA |
|  |  |  | All Outputs LOW |  |  | 86 | 125 |  |
|  |  |  | All Outputs Hi-Z |  |  | 86 | 125 |  |
|  |  | AmZ8166 | All Outputs HIGH | $V_{C C}=M A X$ <br> Outputs Open |  | 53 | 75 |  |
|  |  |  | All Outputs LOW |  |  | 92 | 130 |  |
|  |  |  | All Outputs $\mathrm{Hi}-\mathrm{Z}$ |  |  | 116 | 150 |  |

Notes: 1. For conditions shown as MIN or MAX, use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

AmZ8165•AmZ8166
SWITCHING CHARACTERISTICS
$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V}\right)$

| Parameters | Description | Test Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {PLLH }}$ | Propagation Delay Time from LOW-to-HIGH Output | Figure 1 Test Circuit Figure 3 Voltage Levels and Waveforms | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |  | 6 | (Note 4) |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | 9 | 15 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ | 15 | 22 | 35 |  |
| ${ }_{\text {tPHL }}$ | Propagation Delay Time from HIGH-to-LOW Output |  | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |  | 4 | (Note 4) | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | 12 | 20 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ | 20 | 30 | 45 |  |
| tplz | Output Disable Time from LOW, HIGH | Figures 2 and 4, $S=1$ |  |  | 13 | 20 | ns |
| ${ }^{\text {tpHz }}$ |  | Figures 2 and 4, $\mathrm{S}=2$ |  |  | 8 | 12 |  |
| $\mathrm{t}_{\text {PZL }}$ | Output Enable Time from LOW, H!GH | Figures 2 and 4, $S=1$ |  |  | 13 | 20 | ns |
| ${ }^{\text {PPZH }}$ |  | Figures 2 and $4, S=2$ |  |  | 13 | 20 |  |
| tSKEW | Output-to-Output Skew | Figures 1 and $3, C_{L}=50 \mathrm{pF}$ |  |  | $\pm 0.5$ | $\begin{gathered} \pm 3.0 \\ \text { (Note 5) } \end{gathered}$ | ns |
| $\mathrm{V}_{\text {ONP }}$ | Output Voltage Undershoot | Figures 1 and $3, C_{L}=50 \mathrm{pF}$ |  |  | 0 | -0.5 | Volts |

## SWITCHING CHARACTERISTICS

## OVER OPERATING RANGE (Note 6)

| Parameters | Description | Test Conditions |  | COM'L |  | MIL |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} T_{A}=0 \text { to } 70^{\circ} \mathrm{C} \\ v_{C C}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55 \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  |  |
|  |  |  |  | Min | Max | Min | Max |  |
| ${ }_{\text {tPLH }}$ | Propagation Delay Time LOW-to-HIGH Output | Figures 1 and 3 | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4 | 20 | 4 | 20 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ | 13 | 40 | 13 | 40 |  |
| ${ }^{\text {tPHL }}$ | Propagation Delay Time HIGH-to-LOW Output | Figures 1 and 3 | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4 | 24 | 4 | 24 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$ | 17 | 50 | 17 | 50 |  |
| tplz | Output Disable Time from LOW, HIGH | Figures 2 and 4 | $\mathrm{S}=1$ |  | 24 |  | 24 | ns |
| ${ }^{\text {tPHZ }}$ |  |  | $\mathrm{S}=2$ |  | 16 |  | 16 |  |
| ${ }^{\text {tpZL }}$ | Output Enable Time from LOW, HIGH | Figures 2 and 4 | $\mathrm{S}=1$ |  | 28 |  | 28 | ns |
| ${ }^{\text {t }}{ }_{\text {PZH }}$ |  |  | $\mathrm{S}=2$ |  | 28 |  | 28 |  |
| $\mathrm{V}_{\text {ONP }}$ | Output Voltage Undershoot | Figures 1 and $3, C_{L}=50 \mathrm{pF}$ |  |  | -0.5 |  | -0.5 | Volts |

Notes: 4. Typical time shown for reference only - not tested.
5. Time Skew specification is guaranteed by design but not tested.
6. AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## SWITCHING TEST CIRCUITS


${ }^{*} t_{\text {pd }}$ specified at $C=50$ and 500 pF .
Figure 1. Capacitive Load Switching.

Figure 2. Three-State Enable/Disable.

## TYPICAL SWITCHING CHARACTERISTICS

## VOLTAGE WAVEFORMS



Figure 3. Output Drive Levels.


$$
\begin{aligned}
& t_{r}=t_{f}=2.5 n \mathrm{~s} \\
& f=1 \mathrm{MHz} \\
& t_{\mathrm{pw}}=800 \mathrm{~ns}
\end{aligned}
$$

BLI-218

Figure 4. Three-State Control Levels.

The RAM Driver symmetrical output design offers significant improvement over a standard Schottky output by providing a balanced drive output impedance ( $\approx 33 \Omega$ both HIGH and LOW ), and by pulling up to $\mathrm{MOS} \mathrm{V}_{\mathrm{OH}}$ levels $\left(\mathrm{V}_{\mathrm{CC}}-1.15 \mathrm{~V}\right)$. External resistors, not required with the RAM Driver, protect standard Schottky drivers from error causing undershoot but also slow the output rise by adding to the internal R.

The RAM Driver is optimized to drive LOW at maximum speed based on safe undershoot control and to drive HIGH with a symmetrical speed characteristic. This is an optimum approach because the dominant RAM loading characteristic is input capacitance.

The curves shown below provide performance characteristics typical of both the inverting (AmZ8165) and non-inverting (AmZ8166) RAM Drivers.


Figure 5. $\mathrm{t}_{\mathrm{PLH}}$ vs. $\mathrm{C}_{\mathrm{L}}$.


Figure 6. $\mathrm{t}_{\mathrm{PHL}}$ vs. $\mathrm{C}_{\mathrm{L}}$.

The curves above depict the typical $t_{\text {PLH }}$ and $t_{\text {PHL }}$ for the RAM Driver outputs as a function of load capacitance. The minimums and maximums are shown for worst case design. The typical band is provided as a guide for intermediate capacitive loads.

*Address and $\overline{\text { RAS }} / \overline{\mathrm{CAS}}$ drivers each drive 22 RAM inputs at each output. Timing skew is minimized by using one device for address lines and one device for $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$, spreading the $\overline{\mathrm{CAS}}$ loading over four drivers to equalize the capacitive load on each driver.

DYNAMIC MEMORY CONTROL WITH ERROR DETECTION AND CORRECTION

Metallization and Pad Layouts

AmZ8165


AmZ8166


## ORDERING INFORMATION

Order the part number according to the table below to obtain the desired package, temperature range, and screening level.

| AmZ8165 <br> Order Number | AmZ8166 <br> Order Number | Package <br> Type | Temperature <br> Range | Screening <br> Level |
| :---: | :---: | :---: | :---: | :---: |
| AMZ8165PC | AMZ8166PC | P-20 | C | C-1 |
| AMZ8165DC | AmZ8166DC | D-20 | C | C-1 |
| AMZ8165DM | AMZ8166DM | D-20 | M | C-3 |
| AMZ8165XC | AMZ8166XC | Dice | C | Visual Inspection <br> AMZ8165XM |
| AMZ8166XM MIL-STD-883 |  |  |  |  |
|  | Dice | M | Method 2010B. |  |

Notes: 1. $P=$ Molded DIP, $D=$ Hermetic DIP. Number following letter is number of leads.
2. $\mathrm{C}=0$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.50$ to $5.50 \mathrm{~V}, \mathrm{M}=-55$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.50$ to 5.50 V .
3. Levels $\mathrm{C}-1$ and $\mathrm{C}-3$ conform to MIL-STD-883, Class C. Level B-3 conforms to MIL-STD-883, Class B.

## AmZ8173

Octal Latch with Three-State Outputs

## See AmZ8133 • AmZ8173 data sheet, listed under AmZ8133.

## Am8255A/8255A-5

Programmable Peripheral Interface

## DISTINCTIVE CHARACTERISTICS

- Direct bit set/reset capability easing control application interface
- Reduces system package count
- Improved DC driving capability
- 24 programmable I/O pins
- Completely TTL compatible
- Fully compatible with 8080A and 8085A microprocessor families
- Improved timing characteristics
- Military version available


## GENERAL DESCRIPTION

The Am8255A is a general purpose programmable 1/O device designed for use with Am8080A and Am8085A microprocessors. It has 24 I/O pins which may be individually programmed in two groups of twelve and used in three major modes of operation. In the first mode, each group of twelve I/O pins may be programmed in sets of 4 and 8 to be input or output. In Mode 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining four pins three are used for handshaking and interrupt control signals. The third mode of operation (Mode 2) is a bi-directional bus mode which uses eight lines for a bi-directional bus, and five lines, borrowing one from the other group, for handshaking.

Am8255A BLOCK DIAGRAM


ORDERING INFORMATION

| Package Type | $\begin{array}{c}\text { Ambient Temperature } \\ \text { Specification }\end{array}$ | Order Numbers |  |
| :---: | :---: | :--- | :---: |
| Hermetic DIP |  | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | AM8255ADC |$]$ AM8255A-5DC



MAXIMUM RATINGS above which useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $V_{\text {CC }}$ with Respect to $V_{S S}$ | -0.5 V to +7.0 V |
| All Signal Voltages with Respect to $V_{S S}$ | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.
CAPACITANCE $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{GND}=0 \mathrm{~V}$

| Description | Test Conditions | Min. | Typ. | Max. | Unit |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | fc $=1 \mathrm{MHz}$ |  |  | 10 | pF |
| $\mathrm{C}_{1} / \mathrm{O}$ | $1 / O$ Capacitance | Unmeasured pins returned to GND |  |  | 20 | pF |

## TEST LOAD CIRCUIT (FOR DATA BUS)



* $V_{\text {EXT }}$ is set at various voltages during testing to guarantee the specification.


## OPERATING RANGE

| Part Number | $\mathbf{T}_{\mathbf{A}}$ | $\mathbf{V}_{\text {CC }}$ | $\mathbf{V}_{\text {SS }}$ |
| :--- | :---: | :---: | :---: |
| Am8255ACC/PC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+5 \mathrm{~V} \pm 5 \%$ | 0 V |
| Am9555ADM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+5 \mathrm{~V} \pm 10 \%$ | 0 V |

DC CHARACTERISTICS Over Operating Range

| Parameter | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Input Low Voltage |  | -0.5 |  | 0.8 | Volts |
| $V_{1 H}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\text {cc }}$ | Volts |
| $\mathrm{V}_{\text {OL }}(\mathrm{DB})$ | Output Low Voltage (Data Bus) | $\mathrm{l}_{\mathrm{OL}}=2.5 \mathrm{~mA}$ |  |  | 0.45 | Volts |
| $\mathrm{V}_{\text {OL }}$ (PER) | Output Low Voltage (Peripheral Port) | $\mathrm{l}_{\mathrm{OL}}=1.7 \mathrm{~mA}$ |  |  | 0.45 | Volts |
| $\left.\mathrm{VOH}^{(\mathrm{DB}}\right)$ | Output High Voltage (Data Bus) | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | Volts |
| $\mathrm{V}_{\mathrm{OH}}(\mathrm{PER})$ | Output High Voltage (Peripheral Port) | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ | 2.4 |  |  | Volts |
| $\mathrm{I}_{\text {DAR }}$ (Note 1) | Darlington Drive Current | $\mathrm{R}_{\text {EXT }}=750 \Omega ; \mathrm{V}_{\mathrm{EXT}}=1.5 \mathrm{~V}$ | -1.0 |  | -4.0 | mA |
| ICC | Power Supply Current |  |  |  | 120 | mA |
| IIL | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ to OV |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IOFL | Output Float Leakage | $V_{\text {OUT }}=V_{\text {CC }}$ to OV |  |  | $\pm 10$ | $\mu \mathrm{A}$ |

Note 1: Available on any 8 pins from Port B and C.

Am8255A/8255A-5
AC CHARACTERISTICS Over Operating Range
BUS PARAMETERS:
Read:

|  |  | Am8255A |  | Am8255A-5 |  | Am9555ADM |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $t_{\text {AR }}$ | Address Stable Before READ | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {RA }}$ | Address Stable After READ | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {RR }}$ | READ Pulse Width | 300 |  | 300 |  | 300 |  | ns |
| $\mathrm{t}_{\mathrm{RD}}$ | Data Valid From READ (Note 1) |  | 250 |  | 200 |  | 250 | ns |
| $t_{\text {dF }}$ | Data Float After READ | 10 | 150 | 10 | 100 | 10 | 150 | ns |
| $\mathrm{t}_{\text {RV }}$ | Time Between READs and/or WRITEs | 850 |  | 850 |  | 850 |  | ns |

Write:

| Parameter | Description | Am8255A |  | Am8255A-5 |  | Am9555ADM |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Stable Before WRITE | 0 |  | 0 |  | 0 |  | ns |
| twa | Address Stable After WRITE | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {ww }}$ | WRITE Pulse Width | 400 |  | 300 |  | 400 |  | ns |
| $t_{\text {bw }}$ | Data Valid to WRITE (T.E.) | 100 |  | 100 |  | 100 |  | ns |
| two | Data Valid After WRITE | 30 |  | 30 |  | 30 |  | ns |

Other Timings:

|  |  | Am8255A |  | Am8255A-5 |  | Am9555ADM |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }_{\text {tw }}$ | WR = 1 to Output (Note 1) |  | 350 |  | 350 |  | 350 | ns |
| $\mathrm{I}_{1 \mathrm{R}}$ | Peripheral Data Before RD | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {HR }}$ | Peripheral Data After RD | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {AK }}$ | ACK Pulse Width | 300 |  | 300 |  | 300 |  | ns |
| ${ }^{\text {t }}$ ST | STB Pulse Width | 500 |  | 500 |  | 500 |  | ns |
| $t_{\text {PS }}$ | Per. Data Before T.E. of STB | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PH }}$ | Per. Data After T.E. of STB | 180 |  | 180 |  | 180 |  | ns |
| $t_{\text {AD }}$ | ACK $=0$ to Output (Note 1) |  | 300 |  | 300 |  | 300 | ns |
| ${ }^{\text {K }}$ ( ${ }^{\text {d }}$ | $A C K=1$ to Output Float | 20 | 250 | 20 | 250 | 20 | 250 | ns |
| $t_{\text {WOB }}$ | $W R=1$ to OBF $=0$ (Note 1) |  | 650 |  | 650 |  | 650 | ns |
| $\mathrm{t}_{\mathrm{AOB}}$ | $\mathrm{ACK}=0$ to $\mathrm{OBF}=1$ (Note 1) |  | 350 |  | 350 |  | 350 | ns |
| ${ }^{\text {t }}$ IB | STB $=0$ to IBF $=1$ (Note 1) |  | 300 |  | 300 |  | 300 | ns |
| $\mathrm{t}_{\text {RIB }}$ | $\mathrm{RD}=1$ to IBF $=0$ (Note 1) |  | 300 |  | 300 |  | 300 | ns |
| $\mathrm{t}_{\text {RIT }}$ | RD $=0$ to INTR = 0 (Note 1) |  | 400 |  | 400 |  | 400 | ns |
| ${ }^{\text {t SIT }}$ | STB = 1 to INTR = 1 (Note 1 ) |  | 300 |  | 300 |  | 300 | ns |
| ${ }_{\text {t AIT }}$ | ACK = 1 to INTR = 1 (Note 1) |  | 350 |  | 350 |  | 350 | ns |
| $t_{\text {WIT }}$ | $\mathrm{WR}=0$ to INTR $=0$ ( Note 1) |  | 850 |  | 850 |  | 850 | ns |

Notes: 1. Test Conditions: Am8255A/Am9555ADM: $C_{L}=100 \mathrm{pF}$; Am8255A-5: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$.
2. Period of Reset pulse must be at least $50 \mu \mathrm{~s}$ during or after power on. Subsequent Reset pulse can be 500 ns min.

## WAVEFORMS



Input Waveforms For A.C. Tests


4
Mode 0 (Basic Input)


Mode 0 (Basic Output)



Mode 1 (Strobed Output)


Note: Any sequence where $\overline{W R}$ occurs before $\overline{A C K}$ and $\overline{S T B}$ occurs before $\overline{\mathrm{RD}}$ is permissible.
(INTR $=\mathrm{IBF} \cdot \overline{\mathrm{MASK}} \cdot \overline{\mathrm{STB}} \cdot \overline{\mathrm{RD}}+\overline{\mathrm{OBF}} \cdot \overline{\mathrm{MASK}} \cdot \overline{\mathrm{ACK}} \cdot \overline{\mathrm{WR}})$

## Am9511A <br> Arithmetic Processor

## DISTINCTIVE CHARACTERISTICS

- Replaces Am9511
- Fixed point 16 and 32 bit operations
- Floating point 32 bit operations
- Binary data formats
- Add, Subtract, Multiply and Divide
- Trigonometric and inverse trigonometric functions
- Square roots, logarithms, exponentiation
- Float to fixed and fixed to float conversions
- Stack-oriented operand storage
- DMA or programmed I/O data transfers
- End signal simplifies concurrent processing
- Synchronous/Asynchronous operations
- General purpose 8-bit data bus interface
- Standard 24 pin package
- +12 volt and +5 volt power supplies
- Advanced N -channel silicon gate MOS technology
- $100 \%$ MIL-STD-883 reliability assurance testing


## GENERAL DESCRIPTION

The Am9511A Arithmetic Processing Unit (APU) is a monolithic MOS/LSI device that provides high performance fixed and floating point arithmetic and a variety of floating point trigonometric and mathematical operations. It may be used to enhance the computational capability of a wide variety of processor-oriented systems.
All transfers, including operand, result, status and command information, take place over an 8-bit bidirectional data bus. Operands are pushed onto an internal stack and a command is issued to perform operations on the data in the stack. Results are then available to be retrieved from the stack, or additional commands may be entered.
Transfers to and from the APU may be handled by the associated processor using conventional programmed $1 / \mathrm{O}$, or may be handled by a direct memory access controller for improved performance. Upon completion of each command, the APU issues an end of execution signal that may be used as an interrupt by the CPU to help coordinate program execution.


## ORDERING INFORMATION

| Package <br> Type | Ambient <br> Temperature | Maximum Clock Frequency |  |
| :---: | :---: | :---: | :---: |
|  | 2 MHz | 3 MHz |  |
| Hermetic DIP | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | Am9511ADC | Am9511A-1DC |
|  | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | Am9511ADM | Am9511A-1DM |

## INTERFACE SIGNAL DESCRIPTION

VCC: +5V Power Supply
VDD: +12V Power Supply
VSS: Ground

## CLK (Clock, Input)

An external timing source connected to the CLK input provides the necessary clocking. The CLK input can be asynchronous to the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ control signals.

## RESET (Reset, Input)

A HIGH on this input causes initialization. Reset terminates any operation in progress, and clears the status register to zero. The internal stack pointer is initialized and the contents of the stack may be affected but the command register is not affected by the reset operation. After a reset the END output, and the SVREQ output will be LOW. For proper initialization, the RESET input must be HIGH for at least five CLK periods following stable power supply voltages and stable clock.

## C/D (Command/Data Select, Input)

The $C / \bar{D}$ input together with the $\overline{R D}$ and $\overline{W R}$ inputs determines the type of transfer to be performed on the data bus as follows:

| C/D | $\overline{R D}$ | $\overline{W R}$ | Function |
| :---: | :---: | :---: | :--- |
| L | H | L | Push data byte into the stack |
| L | L | H | Pop data byte from the stack |
| H | H | L | Enter command byte from the data bus |
| H | L | H | Read Status |
| X | L | L | Undefined |

L = LOW
$\mathrm{H}=\mathrm{HIGH}$
X = DON'T CARE

## $\overline{\text { END }}$ (End of Execution, Output)

A LOW on this output indicates that execution of the current command is complete. This output will be cleared HIGH by activating the EACK input LOW or performing any read or write operation or device initialization using the RESET. If EACK is tied LOW, the $\overline{E N D}$ output will be a pulse (see $\overline{E A C K}$ description). This is an open drain output and requires a pull up to +5 V .
Reading the status register while a command execution is in progress is allowed. However any read or write operation clears the flip-flop that generates the END output. Thus such continuous reading could conflict with internal logic setting the END flip-flop at the completion of command execution.

## $\overline{\text { EACK }}$ (End Acknowledge, Output)

This input when LOW makes the $\overline{E N D}$ output go LOW. As mentioned earlier HIGH on the END output signals completion of a command execution. The END output signal is derived from an internal flip-flop which is clocked at the completion of a command. This flip-flop is clocked to the reset state when $\overline{E A C K}$ is LOW. Consequently, if the EACK is tied LOW, the END output will be a pulse that is approximately one CLK period wide.

## SVREQ (Service Request, Output)

A HIGH on this output indicates completion of a command. In this sense this output is same as the END output. However, whether the SVREQ output will go HIGH at the completion of a command or not is determined by a service request bit in the command register. This bit must be 1 for SVREQ to go HIGH. The SVREQ can be cleared (i.e., go LOW) by activating the SVACK input LOW or initializing the device using the RESET.

Also, the SVREQ will be automatically cleared after completion of any command that has the service request bit as 0 .

## $\overline{\text { SVACK }}$ (Service Acknowledge, Input)

A LOW on this input activates the reset input of the flip-flop generating the SVREQ output. If the SVACK input is permanently tied LOW, it will conflict with the internal setting of the flip-flop to generate the SVREQ output. Thus the SVREQ indication cannot be relied upon if the $\overline{\text { SVACK }}$ is tied LOW.

## DB0-DB7 (Bidirectional Data Bus, Input/Output)

These eight bidirectional lines are used to transfer command, status and operand information between the device and the host processor. DB0 is the least significant and DB7 is the most significant bit position. HIGH on the data bus line corresponds to 1 and LOW corresponds to 0

When pushing operands on the stack using the data bus, the least significant byte must be pushed first and most significant byte last. When popping the stack to read the result of an operation, the most significant byte will be available on the data bus first and the least significant byte will be the last. Moreover, for pushing operands and popping results, the number of transactions must be equal to the proper number of bytes appropriate for the chosen format. Otherwise, the internal byte pointer will not be aligned properly. The Am9511A single precision format requires 2 bytes, double precision and floating-point formats require 4 bytes.

## $\overline{\mathrm{CS}}$ (Chip Select, Input)

This input must be LOW to accomplish any read or write operation to the Am9511A.

To perform a write operation data is presented on DB0 through DB7 lines, $C / \bar{D}$ is driven to an appropriate level and the $\overline{C S}$ input is made LOW. However, actual writing into the Am9511A cannot start until $\overline{W R}$ is made LOW. After initiating the write operation by a $\overline{W R}$ HIGH to LOW transition, the PAUSE output will go LOW momentarily (TPPWW).
The $\overline{\text { WR }}$ input can go HIGH after $\overline{\text { PAUSE }}$ goes HIGH. The data lines, $C / \bar{D}$ input and the $\overline{\mathrm{CS}}$ input can change when appropriate hold time requirements are satisfied. See write timing diagram for details.

To perform a read operation an appropriate logic level is established on the C/D input and $\overline{\mathrm{CS}}$ is made LOW. The Read operation does not start until the $\overline{R D}$ input goes LOW. $\overline{\text { PAUSE }}$ will go LOW for a period of TPPWR. When PAUSE goes back HIGH again, it indicates that read operation is complete and the required information is available on the DB0 through DB7 lines. This information will remain on the data lines as long as $\overline{R D}$ input is LOW. The $\overline{R D}$ input can return HIGH anytime after PAUSE goes HIGH . The $\overline{\mathrm{CS}}$ input and $\mathrm{C} / \overline{\mathrm{D}}$ inputs can change anytime after $\overline{\mathrm{RD}}$ returns HIGH . See read timing diagram for details. The $\overline{\mathrm{CS}}$ must have a HIGH to LOW transition for every READ or WRITE operation.

## $\overline{\mathrm{RD}}$ (Read, Input)

A LOW on this input is used to read information from an internal location and gate that information on to the data bus. The $\overline{C S}$ input must be LOW to accomplish the read operation. The C/D input determines what internal location is of interest. See $C / \bar{D}$, $\overline{\mathrm{CS}}$ input descriptions and read timing diagram for details. If the END output was LOW, performing any read operation will make the $\overline{\text { END }}$ output go HIGH after the HIGH to LOW transition of the $\overline{\mathrm{RD}}$ input (assuming $\overline{\mathrm{CS}}$ is LOW).

## $\overline{\mathrm{WR}}$ (Write, Input)

A LOW on this input is used to transfer information from the data bus into an internal location. The $\overline{C S}$ must be LOW to accomplish the write operation. The $C / \bar{D}$ determines which internal location is to be written. See C/D, $\overline{\mathrm{CS}}$ input descriptions and write timing diagram for details.
If the END output was LOW, performing any write operation will make the END output go HIGH after the LOW to HIGH transition of the $\overline{W R}$ input (assuming $\overline{C S}$ is LOW).

## $\overline{\text { PAUSE }}$ (Pause, Output)

This output is a handshake signal used while performing read or write transactions with the Am9511A. A LOW at this output indicates that the Am9511A has not yet completed its information transier with the host over the dala ius. During a read operation, after $\overline{\mathrm{CS}}$ went LOW, the $\overline{\text { PAUSE }}$ will become LOW shortly (TRP) after $\overline{\mathrm{RD}}$ goes LOW. $\overline{\mathrm{PAUSE}}$ will return high only after the data bus contains valid output data. The $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ should remain LOW when PAUSE is LOW. The RD may go high anytime after $\overline{\text { PAUSE }}$ goes HIGH. During a write operation, after $\overline{\mathrm{CS}}$ went LOW, the PAUSE will be LOW for a very short duration (TPPWN) after $\overline{W R}$ goes LOW. Since the minimum of TPPWW is 0 , the $\overline{\text { PAUSE }}$ may not go LOW at all for fast devices. $\overline{W R}$ may go HIGH anytime after PAUSE goes HIGH.

## FUNCTIONAL DESCRIPTION

Major functional units of the Am9511A are shown in the block diagram. The Am9511A employs a microprogram controlled stack oriented architecture with 16 -bit wide data paths.
The Arithmetic Logic Unit (ALU) receives one of its operands from the Operand Stack. This stack is an 8 -word by 16 -bit 2-port memory with last in-first out (LIFO) attributes. The second operand to the ALU is supplied by the internal 16 -bit bus. In addition to supplying the second operand, this bidirectional bus also carries the results from the output of the ALU when required. Writing into the Operand Stack takes place from this internal 16-bit bus when required. Also connected to this bus are the Constant ROM and Working Registers. The ROM provides the required constants to perform the mathematical operations (Chebyshev Algorithms) while the Working Registers provide storage for the intermediate values during command execution.

Communication between the external world and the Am9511A takes place on eight bidirectional input/output lines DBO through DB7 (Data Bus). These signals are gated to the internal eight-bit
bus through appropriate interface and buffer circuitry. Multiplexing facilities exist for bidirectional communication between the internal eight and sixteen-bit buses. The Status Register and Command Register are also accessible via the eight-bit bus.
The Am9511A operations are controlled by the microprogram contained in the Control ROM. The Program Counter supplies the microprogram addresses and can be partially loaded from the Command Register. Associated with the Program Counter is the Subroutine Stack where return addresses are held during subroutine calls in the microprogram. The Microinstruction Register holds the current microinstruction being executed. This register facilitates pipelined microprogram execution. The Instruction Decode logic generates various internal control signals needed for the Am9511A operation.
The Interface Control logic receives several external inputs and provides handshake related outputs to facilitate interfacing the Am9511A to microprocessors.

## COMMAND FORMAT

Each command entered into the Am9511A consists of a single 8 -bit byte having the format illustrated below:


Bits $0-4$ select the operation to be performed as shown in the table. Bits $5-6$ select the data format for the operation. If bit 5 is a 1 , a fixed point data format is specified. If bit 5 is a 0 , floating point format is specified. Bit 6 selects the precision of the data to be operated on by fixed point commands (if bit 5 $=0$, bit 6 must be 0 ). If bit 6 is a 1 , single-precision ( 16 -bit) operands are indicated; if bit 6 is a 0 , double-precision (32-bit) operands are indicated. Results are undefined for all illegal combinations of bits in the command byte. Bit 7 indicates whether a service request is to be issued after the command is executed. If bit 7 is a 1 , the service request output (SVREQ) will go high at the conclusion of the command and will remain high until reset by a low level on the service acknowledge pin (SVACK) or until completion of execution of a succeeding command where bit 7 is 0 . Each command issued to the Am9511A requests post execution service based upon the state of bit 7 in the command byte. When bit 7 is a 0 , SVREQ remains low.

COMMAND SUMMARY

| Command Code |  |  |  |  |  |  |  | Command Mnemonic | Command Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
| FIXED-POINT 16-BIT |  |  |  |  |  |  |  |  |  |
| sr | 1 | 1 | 0 | 1 | 1 | 0 | 0 | SADD | Add TOS to NOS. Result to NOS. Pop Stack. |
| sr | 1 | 1 | 0 | 1 | 1 | 0 | 1 | SSUB | Subtract TOS from NOS. Result to NOS. Pop Stack. |
| sr | 1 | 1 | 0 | 1 | 1 | 1 | 0 | SMUL | Multiply NOS by TOS. Lower half of result to NOS. Pop Stack. |
| sr | 1 | 1 | 1 | 0 | 1 | 1 | 0 | smuu | Multiply NOS by TOS. Upper half of result to NOS. Pop Stack. |
| sr | 1 | 1 | 0 | 1 | 1 | 1 | 1 | SDIV | Divide NOS by TOS. Result to NOS. Pop Stack. |
| FIXED-POINT 32-BIT |  |  |  |  |  |  |  |  |  |
| sr | 0 | 1 | 0 | 1 | 1 | 0 | 0 | DADD | Add TOS to NOS. Result to NOS. Pop Stack. |
| sr | 0 | 1 | 0 | 1 | 1 | 0 | 1 | DSUB | Subtract TOS from NOS. Result to NOS. Pop Stack. |
| sr | 0 | 1 | 0 | 1 | 1 | 1 | 0 | DMUL | Multiply NOS by TOS. Lower half of result to NOS. Pop Stack. |
| sr | 0 | 1 | 1 | 0 | 1 | 1 | 0 | DMUU | Multiply NOS by TOS. Upper half of result to NOS. Pop Stack. |
| sr | 0 | 1 | 0 | 1 | 1 | 1 | 1 | DDIV | Divide NOS by TOS. Result to NOS. Pop Stack. |
| FLOATING-POINT 32-BIT |  |  |  |  |  |  |  |  |  |
| sr | 0 | 0 | 1 | 0 | 0 | 0 | 0 | FADD | Add TOS to NOS. Result to NOS. Pop Stack. |
| sr | 0 | 0 | 1 | 0 | 0 | 0 | - | FSUB | Subtract TOS from NOS. Result to NOS. Pop Stack. |
| sr | 0 | 0 | 1 | 0 | 0 | 1 | 0 | FMUL | Multiply NOS by TOS. Result to NOS. Pop Stack. |
| sr | 0 | 0 | 1 | 0 | 0 | 1 | 1 | FDIV | Divide NOS by TOS. Result to NOS. Pop Stack. |
| DERIVED FLOATING-POINT FUNCTIONS |  |  |  |  |  |  |  |  |  |
| sr | 0 | 0 | 0 | 0 | 0 | 0 | 1 | SQRT | Square Root of TOS. Result in TOS. |
| sr | 0 | 0 | 0 | 0 | 0 | 1 | 0 | SIN | Sine of TOS. Result in TOS. |
| sr | 0 | 0 | 0 | 0 | 0 | 1 | 1 | COS | Cosine of TOS. Result in TOS. |
| sr | 0 | 0 | 0 | 0 | 1 | 0 | 0 | TAN | Tangent of TOS. Result in TOS. |
| sr | 0 | 0 | 0 | 0 | 1 | 0 | 1 | ASIN | Inverse Sine of TOS. Result in TOS. |
| sr | 0 | 0 | 0 | 0 | 1 | 1 | 0 | ACOS | Inverse Cosine of TOS. Result in TOS. |
| sr | 0 | 0 | 0 | 0 | 1 | 1 | 1 | ATAN | Inverse Tangent of TOS. Result in TOS. |
| sr | 0 | 0 | 0 | 1 | 0 | 0 | 0 | LOG | Common Logarithm (base 10) of TOS. Result in TOS. |
| sr | 0 | 0 | 0 | 1 | 0 | 0 | 1 | LN | Natural Logarithm (base e) of TOS. Result in TOS. |
| sr | 0 | 0 | 0 | 1 | 0 | 1 | 0 | EXP | Exponential ( $\mathrm{e}^{\mathrm{x}}$ ) of TOS. Result in TOS. |
| sr | 0 | 0 | 0 | 1 | 0 | 1 | 1 | PWR | NOS raised to the power in TOS. Result in NOS. Pop Stack. |

## DATA MANIPULATION COMMANDS

| Sr | 0 | 0 | 0 | 0 | 0 | 0 | 0 | NOP | No Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sr | 0 | 0 | 1 | 1 | 1 | 1 | 1 | FIXS | Convert TOS from floating point to 16 -bit fixed point format. |
| sr | 0 | 0 | 1 | 1 | 1 | 1 | 0 | FIXD | Convert TOS from floating point to 32-bit fixed point format. |
| sr | 0 | 0 | 1 | 1 | 1 | 0 | 1 | FLTS | Convert TOS from 16 -bit fixed point to floating point format. |
| sr | 0 | 0 | 1 | 1 | 1 | 0 | 0 | FLTD | Convert TOS from 32-bit fixed point to floating point format. |
| sr | 1 | 1 | 1 | 0 | 1 | 0 | 0 | CHSS | Change sign of 16-bit fixed point operand on TOS. |
| sr | 0 | 1 | 1 | 0 | 1 | 0 | 0 | CHSD | Change sign of 32 -bit fixed point operand on TOS. |
| sr | 0 | 0 | 1 | 0 | 1 | 0 | 1 | CHSF | Change sign of floating point operand on TOS. |
| sr | 1 | 1 | 1 | 0 | 1 | 1 | 1 | PTOS | Push 16 -bit fixed point operand on TOS to NOS (Copy) |
| sr | 0 | 1 | 1 | 0 | 1 | 1 | 1 | PTOD | Push 32-bit fixed point operand on TOS to NOS. (Copy) |
| sr | 0 | 0 | 1 | 0 | 1 | 1 | 1 | PTOF | Push floating point operand on TOS to NOS. (Copy) |
| sr | 1 | 1 | 1 | 1 | 0 | 0 | 0 | POPS | Pop 16-bit fixed point operand from TOS. NOS becomes TOS. |
| sr | 0 | 1 | 1 | 1 | 0 | 0 | 0 | POPD | Pop 32̇-bit fixed point operand from TOS. NOS becomes TOS. |
| sr | 0 | 0 | 1 | 1 | 0 | 0 | 0 | POPF | Pop floating point operand from TOS. NOS becomes TOS. |
| sr | 1 | 1 | 1 | 1 | 0 | 0 | 1 | XCHS | Exchange 16-bit fixed point operands TOS and NOS. |
| sr | 0 | 1 | 1 | 1 | 0 | 0 | 1 | XCHD | Exchange 32 -bit fixed point operands TOS and NOS. |
| sr | 0 | 0 | 1 | 1 | 0 | 0 | 1 | XCHF | Exchange floating point operands TOS and NOS. |
| sr | 0 | 0 | 1 | 1 | 0 | 1 | 0 | PUPI | Push floating point constant " $\pi$ " onto TOS. Previous TOS becomes NOS. |

NOTES:

1. TOS means Top of Stack. NOS means Next on Stack.
2. AMD Application Brief "Algorithm Details for the Am9511A APU" provides detailed descriptions of each command function, including data ranges, accuracies, stack configurations, etc.
3. Many commands destroy one stack location (bottom of stack) during development of the result. The derived functions may destroy several stack locations. See Application Brief for details.
4. The trigonometric functions handle angles in radians, not degrees.
5. No remainder is available for the fixed-point divide functions.
6. Results will be undefined for any combination of command coding bits not specified in this table.

## COMMAND INITIATION

After properly positioning the required operands on the stack, a command may be issued. The procedure for initiating a command execution is as follows:

1. Enter the appropriate command on the DB0-DB7 lines.
2. Establish HIGH on the C/D input.
3. Establish LOW on the $\overline{\mathrm{CS}}$ input.
4. Establish LOW on the $\overline{W R}$ input after an appropriate set up time (see timing diagrams).
5. Sometime after the HIGH to LOW level transition of $\overline{\mathrm{WR}}$ input, the $\overline{\text { PAUSE output will become LOW. After a delay of }}$ TPPWW, it will go HIGH to acknowledge the write operation. The WR input can return to HIGH anytime after $\overline{\text { PAUSE }}$ going HIGH . The DB0-DB7, C/D and $\overline{\mathrm{CS}}$ inputs are allowed to change after the hold time requirements are satisfied (see timing diagram).
An attempt to issue a new command while the current command execution is in progress is allowed. Under these circumstances, the $\overline{\text { PAUSE }}$ output will not go HIGH until the current command execution is completed.

## OPERAND ENTRY

The Am9511A commands operate on the operands located at the TOS and NOS and results are returned to the stack at NOS and then popped to TOS. The operands required for the Am9511A are one of three formats - single precision fixed-point ( 2 bytes), double precision fixed-point ( 4 bytes) or floating-point ( 4 bytes). The result of an operation has the same format as the operands except for float to fix or fix to float commands.
Operands are always entered into the stack least significant byte first and most significant byte last. The following procedure must be followed to enter operands onto the stack:

1. The lower significant operand byte is established on the DB0-DB7 lines.
2. A LOW is established on the $C / \bar{D}$ input to specify that data is to be entered into the stack.
3. The $\overline{C S}$ input is made LOW.
4. After appropriate set up time (see timing diagrams), the $\overline{\mathrm{WR}}$ input is made LOW. The PAUSE output will become LOW.
5. Sometime after this event, the PAUSE will return HIGH to indicate that the write operation has been acknowledged.
6. Anytime after the PAUSE output goes HIGH the $\overline{W R}$ input can be made HIGH. The DB0-DB7, C/D and $\overline{\mathrm{CS}}$ inputs can change after appropriate hold time requirements are satisfied (see timing diagrams).
The above procedure must be repeated until all bytes of the operand are pushed into the stack. It should be noted that for single precision fixed-point operands 2 bytes should be pushed and 4 bytes must be pushed for double precision fixed-point or fioating-point. Not pushing all the bytes of a quantity will result in byte pointer misalignment.
The Am9511A stack can accommodate 8 single precision fixed-point quantities or 4 double precision fixed-point or float-ing-point quantities. Pushing more quantities than the capacity of the stack will result in loss of data which is usual with any LIFO stack.

## DATA REMOVAL

Result from an operation will be available at the TOS. Results can be transferred from the stack to the data bus by reading the stack. When the stack is popped for results, the most significant byte is available first and the least significant byte last. A result is always of the same precision as the operands that produced it
except for format conversion commands. Thus when the result is taken from the stack, the total number of bytes popped out should be appropriate with the precision - single precision results are 2 bytes and double precision and floating-point results are 4 bytes. The following procedure must be used for reading the result from the stack:

1. A LOW is established on the C/D input.
2. The $\overline{C S}$ input is made LOW.
3. After appropriate set up time (see timing diagrams), the $\overline{\mathrm{RD}}$ input is made LOW. The PAUSE will become LOW.
4. Sometime after this, $\overline{\text { PAUSE }}$ will return HIGH indicating that the data is available on the DB0-DB7 lines. This data will remain on the DBO-DB7 lines as long as the $\overline{R D}$ input remains LOW.
5. Anytime after $\overline{\text { PAUSE }}$ goes HIGH, the $\overline{R D}$ input can return HIGH to complete transaction.
6. The $\overline{C S}$ and $C / \bar{D}$ inputs can change atter appropriate hold time requirements are satisfied (see timing diagram).
7. Repeat this procedure until all bytes appropriate for the precision of the result are popped out.
Reading of the stack does not alter its data; it only adjusts the byte pointer. If more data is popped than the capacity of the stack, the internal byte pointer will wrap around and older data will be read again, consistent with the LIFO stack.

## STATUS READ

The Am951 1 A status register can be read without any regard to whether a command is in progress or not. The only implication that has to be considered is the effect this might have on the END output discussed in the signal descriptions.
The following procedure must be followed to accomplish status register reading.

1. Establish HIGH on the C/D input.
2. Establish LOW on the $\overline{C S}$ input.
3. After appropriate set up time (see timing diagram) $\overline{\mathrm{RD}}$ input is made LOW. The PAUSE will become LOW.
4. Sometime after the HIGH to LOW transition of $\overline{\mathrm{RD}}$ input, the PAUSE will become HIGH indicating that status register contents are available on the DB0-DB7 lines. The status data will remain on DB0-DB7 as long as $\overline{R D}$ input is LOW.
5. The $\overline{\mathrm{RD}}$ input can be returned HIGH anytime after $\overline{\mathrm{PAUSE}}$ goes HIGH.
6. The $C / \bar{D}$ input and $\overline{C S}$ input can change after satisfying appropriate hold time requirements (see timing diagram).

## DATA FORMATS

The Am9511A Arithmetic Processing Unit handles operands in both fixed-point and floating-point formats. Fixed-point operands may be represented in either single ( 16 -bit operands) or double precision ( 32 -bit operands), and are always represented as binary, two's complement values.

16-BIT FIXED-POINT FORMAT


## 32-BIT FIXED-POINT FORMAT



The sign (positive or negative) of the operand is located in the most significant bit (MSB). Positive values are represented by a sign bit of zero $(S=0)$. Negative values are represented by the two's complement of the corresponding positive value with a sign bit equal to $1(\mathrm{~S}=1)$. The range of values that may be accommodated by each of these formats is $-32,768$ to $+32,767$ for single precision and $-2,147,483,648$ to $+2,147,483,647$ for double precision.
Floating point binary values are represented in a format that permits arithmetic to be performed in a fashion analogous to operations with decimal values expressed in scientific notation.

$$
\left(5.83 \times 10^{2}\right)\left(8.16 \times 10^{1}\right)=\left(4.75728 \times 10^{4}\right)
$$

In the decimal system, data may be expressed as values between 0 and 10 times 10 raised to a power that effectively shifts the implied decimal point right or left the number of places necessary to express the result in conventional form (e.g., $47,572.8$ ). The value-portion of the data is called the mantissa. The exponent may be either negative or positive.
The concept of floating point notation has both a gain and a loss associated with it. The gain is the ability to represent the significant digits of data with values spanning a large dynamic range limited only by the capacity of the exponent field. For example, in decimal notation if the exponent field is two digits wide, and the mantissa is five digits, a range of values (positive or negative) from $1.0000 \times 10^{-99}$ to $9.9999 \times 10^{+99}$ can be accommodated. The loss is that only the significant digits of the value can be represented. Thus there is no distinction in this representation between the values 123451 and 123452 , for example, since each would be expressed as: $1.2345 \times 10^{5}$. The sixth digit has been discarded. In most applications where the dynamic range of values to be represented is large, the loss of significance, and hence accuracy of results, is a minor consideration. For greater precision a fixed point format could be chosen, although with a loss of potential dynamic range.
The Am9511 is a binary arithmetic processor and requires that floating point data be represented by a fractional mantissa value between .5 and 1 multiplied by 2 raised to an appropriate power. This is expressed as follows:

$$
\text { value }=\text { mantissa } \times 2^{\text {exponent }}
$$

For example, the value 100.5 expressed in this form is $0.11001001 \times 2^{7}$. The decimal equivalent of this value may be computed by summing the components (powers of two) of the mantissa and then multiplying by the exponent as shown below:

$$
\begin{aligned}
\text { value } & =\left(2^{-1}+2^{-2}+2^{-5}+2^{-8}\right) \times 2^{7} \\
& =(0.5+0.25+0.03125+0.00290625) \times 128 \\
& =0.78515625 \times 128 \\
& =100.5
\end{aligned}
$$

## FLOATING POINT FORMAT

The format for floating-point values in the Am9511A is given below. The mantissa is expressed as a 24 -bit (fractional) value; the exponent is expressed as an unbiased two's complement 7 -bit value having a range of -64 to +63 . The most significant bit is the sign of the mantissa ( $0=$ positive, $1=$ negative ), for a total of 32 bits. The binary point is assumed to be to the left of the most significant mantissa bit (bit 23). All floating-point data values must be normalized. Bit 23 must be equal to 1 , except for the value zero, which is represented by all zeros.


The range of values that can be represented in this format is $\pm\left(2.7 \times 10^{-20}\right.$ to $\left.9.2 \times 10^{18}\right)$ and zero.

## STATUS REGISTER

The Am9511A contains an eight bit status register with the following bit assignments:


BUSY: Indicates that Am9511A is currently executing a command ( 1 = Busy).
SIGN: Indicates that the value on the top of stack is negative ( 1 = Negative).
ZERO: Indicates that the value on the top of stack is zero ( 1 = Value is zero).
ERROR This field contains an indication of the validity of the
CODE: result of the last operation. The error codes are:
0000 - No error
1000 - Divide by zero
0100 - Square root or log of negative number
1100 - Argument of inverse sine, cosine, or $e^{x}$ too large
XX10 - Underflow
XX01 - Overflow
CARRY: Previous operation resulted in carry or borrow from most significant bit. ( $1=$ Carry/Borrow, $0=$ No Carry/No Borrow)
If the BUSY bit in the status register is a one, the other status bits are not defined; if zero, indicating not busy, the operation is complete and the other status bits are defined as given above.

Table 1.

| Command Mnemonic | Hex Code $(s r=1)$ | Hex Code $(s r=0)$ | Execution Cycles | Summary Description |
| :---: | :---: | :---: | :---: | :---: |
| 16-BIT FIXED-POINT OPERATIONS |  |  |  |  |
| SADD <br> SSUB <br> SMUL <br> SMUU <br> SDIV | $\begin{aligned} & \mathrm{EC} \\ & \mathrm{ED} \\ & \mathrm{EE} \\ & \mathrm{~F} 6 \end{aligned}$ $\mathrm{EF}$ | $\begin{aligned} & \hline 6 C \\ & 6 D \\ & 6 E \\ & 76 \\ & 6 F \end{aligned}$ | 16-18 <br> 30-32 <br> 84-94 <br> 80-98 <br> 84-94 | Add TOS to NOS. Result to NOS. Pop Stack. Subtract TOS from NOS. Result to NOS. Pop Stack. Multiply NOS by TOS. Lower result to NOS. Pop Stack. Multiply NOS by TOS. Upper result to NOS. Pop Stack. Divide NOS by TOS. Result to NOS. Pop Stack. |
| 32-BIT FIXED-POINT OPERATIONS |  |  |  |  |
| DADD DSUB DMUL DMUU DDIV | $\begin{aligned} & \mathrm{AC} \\ & \mathrm{AD} \\ & \mathrm{AE} \\ & \mathrm{~B} 6 \\ & \mathrm{AF} \end{aligned}$ | $\begin{aligned} & 2 C \\ & 2 D \\ & 2 E \\ & 36 \\ & 2 F \end{aligned}$ | $\begin{gathered} \hline 20-22 \\ 38-40 \\ 194-210 \\ 182-218 \\ 196-210 \end{gathered}$ | Add TOS to NOS. Result to NOS. Pop Stack. Subtract TOS from NOS. Result to NOS. Pop Stack. Multiply NOS by TOS. Lower result to NOS. Pep Stack. Multiply NOS by TOS. Upper result to NOS. Pop Stack. Divide NOS by TOS. Result to NOS. Pop Stack. |
| 32-BIT FLOATING-POINT PRIMARY OPERATIONS |  |  |  |  |
| FADD <br> FSUB <br> FMUL <br> FDIV | $\begin{aligned} & 90 \\ & 91 \\ & 92 \\ & 93 \end{aligned}$ | $\begin{aligned} & 10 \\ & 11 \\ & 12 \\ & 13 \end{aligned}$ | $\begin{gathered} \hline 54-368 \\ 70-370 \\ 146-168 \\ 154-184 \end{gathered}$ | Add TOS to NOS. Result to NOS. Pop Stack. Subtract TOS from NOS. Result to NOS. Pop Stack. Multiply NOS by TOS. Result to NOS. Pop Stack. Divide NOS by TOS. Result to NOS. Pop Stack. |
| 32-BIT FLOATING-POINT DERIVED OPERATIONS |  |  |  |  |
| SQRT <br> SIN <br> COS <br> TAN <br> ASIN <br> ACOS <br> ATAN <br> LOG <br> LN <br> EXP <br> PWR | $\begin{aligned} & 81 \\ & 82 \\ & 83 \\ & 84 \\ & 85 \\ & 86 \\ & 87 \\ & 88 \\ & 89 \\ & 8 A \end{aligned}$ $8 \mathrm{~B}$ | 01 02 03 04 05 06 07 08 09 $0 A$ $0 B$ | $\begin{gathered} \hline 782-870 \\ 3796-4808 \\ 3840-4878 \\ 4894-5886 \\ 6230-7938 \\ 6304-8284 \\ 4992-6536 \\ 4474-7132 \\ 4298-6956 \\ 3794-4878 \\ 8290-12032 \end{gathered}$ | Square Root of TOS. Result to TOS. <br> Sine of TOS. Result to TOS. <br> Cosine of TOS. Result to TOS. <br> Tangent of TOS. Result to TOS. <br> Inverse Sine of TOS. Result to TOS. <br> Inverse Cosine of TOS. Result to TOS. <br> Inverse Tangent of TOS. Result to TOS. <br> Common Logarithm of TOS. Result to TOS. <br> Natural Logarithm of TOS. Result to TOS. <br> e raised to power in TOS. Result to TOS. <br> NOS raised to power in TOS. Result to NOS. Pop Stack. |
| DATA AND STACK MANIPULATION OPERATIONS |  |  |  |  |
| NOP <br> FIXS <br> FIXD <br> FLTS <br> FLTD <br> CHSS <br> CHSD <br> CHSF <br> PTOS <br> PTOD <br> PTOF <br> POPS <br> POPD <br> POPF <br> XCHS <br> XCHD <br> XCHF <br> PUPI | 80 <br> 9 F <br> $9 E$ <br> 9D <br> 9 C <br> F4 <br> B4 <br> 95 <br> F7 <br> B7 <br> 97 <br> F8 <br> B8 <br> 98 <br> F9 <br> B9 <br> 99 <br> 9A | $\begin{aligned} & 00 \\ & 1 F \\ & 1 E \\ & 1 \mathrm{D} \\ & 1 \mathrm{C} \\ & 74 \\ & 34 \\ & 15 \\ & 77 \\ & 37 \\ & 17 \\ & 78 \\ & 38 \\ & 18 \\ & 79 \\ & 39 \\ & 19 \end{aligned}$ $1 \mathrm{~A}$ |  | No Operation. Clear or set SVREQ. <br> Convert TOS from floating point format to fixed point format. <br> Convert TOS from fixed point format to floating point format. <br> Change sign of fixed point operand on TOS. <br> Change sign of floating point operand on TOS. <br> Push stack. Duplicate NOS in TOS. <br> Pop stack. Old NOS becomes new TOS. Old TOS rotates to bottom. <br> Exchange TOS and NOS. <br> Push floating point constant $\pi$ onto TOS. Previous TOS becomes NOS. |

## COMMAND DESCRIPTIONS

This section contains detailed descriptions of the APU commands. They are arranged in alphabetical order by command mnemonic. In the descriptions, TOS means Top Of Stack and NOS means Next On Stack.

All derived functions except Square Root use Chebyshev polynomial approximating algorithms. This approach is used to help minimize the internal microprogram, to minimize the maximum error values and to provide a relatively even distribution of errors over the data range. The basic arithmetic operations are used by the derived functions to compute the various Chebyshev terms. The basic operations may produce error codes in the status register as a result.

Execution times are listed in terms of clock cycles and may be converted into time values by multiplying by the clock period used. For example, an execution time of 44 clock cy-
cles when running at a 3 MHz rate translates to 14 microseconds ( $44 \times 32 \mu \mathrm{~s}=14 \mu \mathrm{~s}$ ). Variations in execution cycles reflect the data dependency of the algorithms.

In some operations exponent overflow or underflow may be possible. When this occurs, the exponent returned in the result will be 128 greater or smaller than its true value.
Many of the functions use portions of the data stack as scratch storage during development of the results. Thus previous values in those stack locations will be lost. Scratch locations destroyed are listed in the command descriptions and shown with the crossed-out locations in the Stack Contents After diagram.

Table 1 is a summary of all the Am9511A commands. It shows the hex codes for each command, the mnemonic abbreviation, a brief description and the execution time in clock cycles. The commands are grouped by functional classes.

The command mnemonics in alphabetical order are shown below in Table 2.

Table 2.
Command Mnemonics in Alphabetical Order.

| ACOS | ARCCOSINE | LOG | COMMON LOGARITHM |
| :--- | :--- | :--- | :--- |
| ASIN | ARCSINE | LN | NATURAL LOGARITHM |
| ATAN | ARCTANGENT | NOP | NO OPERATION |
| CHSD | CHANGE SIGN DOUBLE | POPD | POP STACK DOUBLE |
| CHSF | CHANGE SIGN FLOATING | POPF | POP STACK FLOATING |
| CHSS | CHANGE SIGN SINGLE | POPS | POP STACK SINGLE |
| COS | COSINE | PTOD | PUSH STACK DOUBLE |
| DADD | DOUBLE ADD | PTOF | PUSH STACK FLOATING |
| DDIV | DOUBLE DIVIDE | PTOS | PUSH STACK SINGLE |
| DMUL | DOUBLE MULTIPLY LOWER | PUPI | PUSH $\pi$ |
| DMUU | DOUBLE MULTIPLY UPPER | PWR | POWER (X $)$ |
| DSUB | DOUBLE SUBTRACT | SADD | SINGLE ADD |
| EXP | EXPONENTIATION (e ${ }^{\text {x }}$ ) | SDIV | SINGLE DIVIDE |
| FADD | FLOATING ADD | SIN | SINE |
| FDIV | FLOATING DIVIDE | SMUL | SINGLE MULTIPLY LOWER |
| FIXD | FIX DOUBLE | SMUU | SINGLE MULTIPLY UPPER |
| FIXS | FIX SINGLE | SQRT | SQUARE ROOT |
| FLTD | FLOAT DOUBLE | SSUB | SINGLE SUBTRACT |
| FLTS | FLOAT SINGLE | TAN | TANGENT |
| FMUL | FLOATING MULTIPLY | XCHD | EXCHANGE OPERANDS DOUBLE |
| FSUB | FLOATING SUBTRACT | XCHF | EXCHANGE OPERANDS FLOATING |
|  |  | XCHS | EXCHANGE OPERANDS SINGLE |

## ACOS

## 32-BIT FLOATING-POINT INVERSE COSINE

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sr | 0 | 0 | 0 | 0 | 1 | 1 | 0 |

Hex Coding:
86 with $\mathrm{sr}=1$
06 with $\mathrm{sr}=0$
Execution Time: 6304 to 8284 clock cycles
Description:
The 32-bit floating-point operand A at the TOS is replaced by the 32 -bit floating-point inverse cosine of $A$. The result $R$ is a value in radians between 0 and $\pi$. Initial operands A, B, C and D are lost. $\dot{A} C O S$ will accept ail input data values within the range oi -1.0 to +1.0 . Values outside this range will return an error code of 1100 in the status register.
Accuracy: ACOS exhibits a maximum relative error of $2.0 \times$ $10^{-7}$ over the valid input data range.
Status Affected: Sign, Zero, Error Field

## STACK CONTENTS



## ASIN

## 32-BIT FLOATING-POINT INVERSE SINE

Binary Coding:

| 7 | 6 |  |  | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 0 | 0 | 0 | 0 | 1 | 0 | 1 |

Hex Coding:
85 with $\mathrm{sr}=1$
05 with $\mathrm{sr}=0$
Execution Time: 6230 to 7938 clock cycles
Description:
The 32-bit floating-point operand A at the TOS is replaced by the 32 -bit floating-point inverse sine of $A$. The result $R$ is a value in radians between $-\pi / 2$ and $+\pi / 2$. Initial operands $A, B, C$ and $D$ are lost.
ASIN will accept all input data values within the range of -1.0 to +1.0 . Values outside this range will return an error code of 1100 in the status register.
Accuracy: ASIN exhibits a maximum relative error of $4.0 \times$ $10^{-7}$ over the valid input data range.
Status Affected: Sign, Zero, Error Field

## STACK CONTENTS



## ATAN

## 32-BIT FLOATING-POINT INVERSE TANGENT

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 0 | 0 | 0 | 0 | 1 | 1 | 1 |

## Hex Coding: <br> 87 with $\mathrm{sr}=1$ <br> 07 with $\mathrm{sr}=0$

Execution Time: 4992 to 6536 clock cycles
Description:
Tr.e 32 -bit floating-point operand $A$ at the TOS is replaced by the 32 -bit floating-point inverse tangent of $A$. The result $R$ is a value in radians between $-\pi / 2$ and $+\pi / 2$. Initial operands $\mathrm{A}, \mathrm{C}$ and D are lost. Operand $B$ is unchanged.
ATAN will accept all input data values that can be represented in the floating point format.
Accuracy: ATAN exhibits a maximum relative error of $3.0 \times$ $10^{-7}$ over the input data range.
Status Affected: Sign, Zero
STACK CONTENTS


## CHSD

## 32-BIT FIXED-POINT SIGN CHANGE

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 0 | 1 | 1 | 0 | 1 | 0 | 0 |

Hex Coding: $\quad \mathrm{B} 4$ with $\mathrm{sr}=1$ 34 with $\mathrm{sr}=0$
Execution Time: 26 to 28 clock cycles

## Description:

The 32 -bit fixed-point two's complement integer operand $A$ at the TOS is subtracted from zero. The result $R$ replaces $A$ at the TOS. Other entries in the stack are not disturbed.
Overflow status will be set and the TOS will be returned unchanged when $A$ is input as the most negative value possible in the format since no positive equivalent exists.
Status Affected: Sign, Zero, Error Field (overflow)

## STACK CONTENTS

| BEFORE |
| :---: |
| $A$ |
| $B$ |
| $C$ |
| $D$ |
| $-32 \longrightarrow$ |

## CHSF

## 32-BIT FLOATING-POINT SIGN CHANGE

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 0 | 0 | 1 | 0 | 1 | 0 | 1 |

Hex Coding: 95 with sr $=1$
15 with $\mathrm{sr}=0$
Execution Time: 16 to 20 clock cycles

## Description:

The sign of the mantissa of the 32 -bit floating-point operand $A$ at the TOS is inverted. The result $R$ replaces $A$ at the TOS. Other stack entries are unchanged.
If A is input as zero (mantissa $\mathrm{MSB}=0$ ), no change is made. Status Affected: Sign, Zero

## STACK CONTENTS

| BEFORE |
| :---: |
| $A$ |
| $B$ |
| $C$ |
| $D$ |
| $-32 \longrightarrow$ |
| $-T O S$ |

## CHSS

## 16-BIT FIXED-POINT SIGN CHANGE

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary Coding: | sr | 1 | 1 | 1 | 0 | 1 | 0 | 0 |

Hex Coding: $\quad$ F4 with $\mathrm{sr}=1$

$$
74 \text { with } \mathrm{sr}=0
$$

Execution Time: 22 to 24 clock cycles

## Description:

16-bit fixed-point two's complement integer operand $A$ at the TOS is subtracted from zero. The result $R$ replaces $A$ at the TOS. All other operands are unchanged.
Overflow status will be set and the TOS will be returned unchanged when $A$ is input as the most negative value possible in the format since no positive equivalent exists.
Status Affected: Sign, Zero, Overflow

## STACK CONTENTS



## COS

## 32-BIT FLOATING-POINT COSINE

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sr | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

Hex Coding: 83 with $\mathrm{sr}=1$
03 with $\mathrm{sr}=0$
Execution Time: 3840 to 4878 clock cycles Description:
The 32-bit floating-point operand $A$ at the TOS is replaced by $R$, the 32 -bit floating-point cosine of $A$. $A$ is assumed to be in radians. Operands $A, C$ and $D$ are lost. $B$ is unchanged.
The COS function can accept any input data value that can be represented in the data format. All input values are range reduced to fall within an interval of $-\pi / 2$ to $+\pi / 2$ radians.
Accuracy: $\operatorname{COS}$ exhibits a maximum relative error of $5.0 \times$ $10^{-7}$ for all input data values in the range of $-2 \pi$ to $+2 \pi$ radians.
Status Affected: Sign, Zero

## STACK CONTENTS



DADD

## 32-BIT FIXED-POINT ADD

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sr | 0 | 1 | 0 | 1 | 1 | 0 | 0 |

Hex Coding:
AC with $\mathrm{sr}=1$
2 C with $\mathrm{sr}=0$
Execution Time: 20 to 22 clock cycles

## Description:

The 32-bit fixed-point two's complement integer operand $A$ at the TOS is added to the 32-bit fixed-point two's complement integer operand $B$ at the NOS. The result $R$ replaces operand $B$ and the Stack is moved up so that R occupies the TOS. Operand B is lost. Operands $\mathrm{A}, \mathrm{C}$ and D are unchanged. If the addition generates a carry it is reported in the status register.
If the result is too large to be represented by the data format, the least significant 32 bits of the result are returned and overflow status is reported.
Status Affected: Sign, Zero, Carry, Error Field

## STACK CONTENTS



## DDIV

## 32-BIT FIXED-POINT DIVIDE

Binary Coding: \begin{tabular}{c}
<br>
\hline

 

7 \& 6 \& 5 \& 4 \& 3 \& 2 \& 1 \& 0 <br>
\hline$s r$ \& 0 \& 1 \& 0 \& 1 \& 1 \& 1 \& 1 <br>
\hline
\end{tabular}

Hex Coding: AF with $\mathrm{sr}=1$
2 F with $\mathrm{sr}=0$
Execution Time: 196 to 210 clock cycles when $A \neq 0$ 18 clock cycles when $A=0$.

## Description:

The 32-bit fixed-point two's complement integer operand B at NOS is divided by the 32-bit fixed-point two's complement integer operand $A$ at the TOS. The 32-bit integer quotient $R$ replaces $B$ and the stack is moved up so that $R$ occupies the TOS. No remainder is generated. Operands $A$ and $B$ are lost. Operands C and D are unchanged.
If $A$ is zero, $R$ is set equal to $B$ and the divide-by-zero error status will be reported. If either $A$ or $B$ is the most negative value possible in the format, $R$ will be meaningless and the overflow error status will be reported.
Status Affected: Sign, Zero, Error Field


## DMUL

## 32-BIT FIXED-POINT MULTIPLY, LOWER

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary Coding: | Sr | 0 | 1 | 0 | 1 | 1 | 1 | 0 |

Hex Coding: $\quad$ AE with $s r=1$
$2 E$ with $s r=0$
Execution Time: 194 to 210 clock cycles

## Description:

The 32-bit fixed-point two's complement integer operand $A$ at the TOS is multiplied by the 32-bit fixed-point two's complement integer operand B at the NOS. The 32-bit least significant half of the product $R$ replaces $B$ and the stack is moved up so that $R \circ c$ cupies the TOS. The most significant half of the product is lost. Operands $A$ and $B$ are lost. Operands $C$ and $D$ are unchanged.
The overflow status bit is set if the discarded upper half was non-zero. If either $A$ or $B$ is the most negative value that can be represented in the format, that value is returned as $R$ and the overflow status is set.
Status Affected: Sign, Zero, Overflow

| BEFORE STACK CONTENTS |
| :---: |
| $A$ |
| $B$ |
| $C$ |
| $D$ |

## DMUU

## 32-BIT FIXED-POINT MULTIPLY, UPPER

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 0 | 1 | 1 | 0 | 1 | 1 | 0 |

Hex Coding:
B 6 with $\mathrm{sr}=1$
36 with $\mathrm{sr}=0$
Execution Time: 182 to 218 clock cycles

## Description:

The 32-bit fixed-point two's complement integer operand $A$ at the TOS is multiplied by the 32-bit fixed-point two's complement integer operand $B$ at the NOS. The 32 -bit most significant half of the product $R$ replaces $B$ and the stack is moved up so that R occupies the TOS. The least significant half of the product is lost. Operands $A$ and $B$ are lost. Operands $C$ and D are unchanged.
If $A$ or $B$ was the most negative value possible in the format, overflow status is set and $R$ is meaningless.
Status Affected: Sign, Zero, Overflow

| BEFORE |
| :---: |
| $A$ |
| $B$ |
| $C$ |
| $D$ |
| -32 |

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 0 | 1 | 0 | 1 | 1 | 0 | 1 |

Hex Coding:
AD with $s r=1$
2D with $s r=0$
Execution Time: 38 to 40 clock cycles

## Description:

The 32-bit fixed-point two's complement operand $A$ at the TOS is subtracted from the 32-bit fixed-point two's complement operand $B$ at the NOS. The difference $R$ replaces operand $B$ and the stack is moved up so that $R$ occupies the TOS. Operand B is lost. Operands A, C and D are unchanged.
If the subtraction generates a borrow it is reported in the carry status bit. If $A$ is the most negative value that can be represented in the format the overflow status is set. If the result cannot be represented in the data format range, the overflow bit is set and the 32 least significant bits of the result are returned as R.
Status Affected: Sign, Zero, Carry, Overflow

| BEFORE STACK CONTENTS |
| :---: |
| $A$ |
| $B$ |
| $C$ |
| $D$ |
| $-32 \longrightarrow T O S$ |

## EXP

32-BIT FLOATING-POINT $e^{x}$

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary Coding: | sr | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

Hex Coding: $\quad 8 \mathrm{~A}$ with $\mathrm{sr}=1$
0 A with $\mathrm{sr}=0$
Execution Time: 3794 to 4878 clock cycles for $|A| \leqslant 1.0 \times 2^{5}$ 34 clock cycles for $|A|>1.0 \times 2^{5}$

## Description:

The base of natural logarithms, $e$, is raised to an exponent value specified by the 32 -bit floating-point operand $A$ at the TOS. The result R of $e^{A}$ replaces A. Operands A, C and D are lost. Operand $B$ is unchanged.
EXP accepts all input data values within the range of $-1.0 \times 2^{+5}$ to $+1.0 \times 2^{+5}$. Input values outside this range will return a code of 1100 in the error field of the status register.
Accuracy: EXP exhibits a maximum relative error of $5.0 \times$ $10^{-7}$ over the valid input data range.
Status Affected: Sign, Zero, Error Field


## FADD

## 32-BIT FLOATING-POINT ADD

|  |
| :---: | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary Coding: | sr | 0 | 0 | 1 | 0 | 0 | 0 |

Hex Coding: $\quad 90$ with $\mathrm{sr}=1$
10 with $\mathrm{sr}=0$
Execution Time: 54 to 368 clock cycles for $A \neq 0$ 24 clock cycles for $A=0$

## Description:

32-bit floating-point operand $A$ at the TOS is added to 32 -bit floating-point operand $B$ at the NOS. The result $R$ replaces $B$ and the stack is moved up so that R occupies the TOS. Operands A and $B$ are lost. Operands $C$ and $D$ are unchanged.
Exponent alignment before the addition and normalization of the result accounts for the variation in execution time. Exponent overflow and underfiow are reported in the status register, in which case the mantissa is correct and the exponent is offset by 128.

Status Affected: Sign, Zero, Error Field
BEFORE STACK CONTENTS
AFTER

| $A$ |
| :---: |
| $B$ |
| $C$ |
| $D$ |
| $-32 \longrightarrow$ |

## FDIV

## 32-BIT FLOATING-POINT DIVIDE

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sr | 0 | 0 | 1 | 0 | 0 | 1 | 1 |

Hex Coding:
93 with $\mathrm{sr}=1$
13 with $\mathrm{sr}=0$
Execution Time: 154 to 184 clock cycles for $A \neq 0$ 22 clock cycles for $A=0$

## Description:

32 -bit floating-point operand $B$ at NOS is divided by 32 -bit floating-point operand $A$ at the TOS. The result $R$ replaces $B$ and the stack is moved up so that R occupies the TOS. Operands A and $B$ are lost. Operands $C$ and $D$ are unchanged.
If operand $A$ is zero, $R$ is set equal to $B$ and the divide-by-zero error is reported in the status register. Exponent overflow or underflow is reported in the status register, in which case the mantissa portion of the result is correct and the exponent portion is offset by 128 .
Status Affected: Sign, Zero, Error Field

| BEFORE STACK CONTENTS |
| :---: |
| $A$ |
| $B$ |
| $C$ |
| $D$ |
| -32 |

## FIXD

## 32-BIT FLOATING-POINT TO 32-BIT FIXED-POINT CONVERSION

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 0 | 0 | 1 | 1 | 1 | 1 | 0 |

Hex Coding: 9 E with $\mathrm{sr}=1$
1 E with $\mathrm{sr}=0$
Execution Time: 90 to 336 clock cycles

## Description:

32-bit floating-point operand $A$ at the TOS is converted to a 32-bit fixed-point two's complement integer. The result R replaces A. Operands $A$ and $D$ are lost. Operands $B$ and $C$ are unchanged.
If the integer portion of $A$ is larger than 31 bits when converted, the overflow status will be set and $A$ will not be changed. Operand D, however, will still be lost.
Status Affected: Sign, Zero Overflow


## FIXS

## 32-BIT FLOATING-POINT TO 16-BIT FIXED-POINT CONVERSION

Binary Coding:

| 7 | 6 | 5 |  | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 0 | 0 | 1 | 1 | 1 | 1 | 1 |

Hex Coding:

> 9 F with $\mathrm{sr}=1$
> 1 F with $\mathrm{sr}=0$

Execution Time: 90 to 214 clock cycles
Description:
32-bit floating-point operand $A$ at the TOS is converted to a 16 -bit fixed-point two's complement integer. The result R replaces the lower half of A and the stack is moved up by two bytes so that $R$ occupies the TOS. Operands $A$ and $D$ are lost. Operands B and C are unchanged, but appear as upper (u) and lower ( 1 ) halves on the 16 -bit wide stack if they are 32-bit operands.
If the integer portion of $A$ is larger than 15 bits when converted, the overflow status will be set and $A$ will not be changed. Operand $D$, however, will still be lost.
Status Affected: Sign, Zero, Overflow

FLTD

## 32-BIT FIXED-POINT TO

## 32-BIT FLOATING-POINT CONVERSION

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 0 | 0 | 1 | 1 | 1 | 0 | 0 |

Hex Coding:
9 C with $\mathrm{sr}=1$
1 C with $\mathrm{sr}=0$
Execution Time: 56 to 342 clock cycles

## Description:

32-bit fixed-point two's complement integer operand $A$ at the TOS is converted to a 32 -bit floating-point number. The result R replaces A at the TOS. Operands A and D are lost. Operands B and $C$ are unchanged.
Status Affected: Sign, Zero


## FLTS

16-BIT FIXED-POINT TO 32-BIT FLOATING-POINT CONVERSION

|  |
| :--- |
|  |
|  | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Binary Coding: | sr | 0 | 0 | 1 | 1 | 1 | 0 |

Hex Coding:
$9 D$ with $s r=1$
1 D with $\mathrm{sr}=0$
Execution Time: 62 to 156 clock cycles

## Description:

16-bit fixed-point two's complement integer A at the TOS is converted to a 32-bit floating-point number. The lower half of the result $R(\mathrm{RI})$ replaces $A$, the upper half ( Ru ) replaces $H$ and the stack is moved down so that Ru occupies the TOS. Operands $A$, $F, G$ and $H$ are lost. Operands $B, C, D$ and $E$ are unchanged.
Status Affected: Sign, Zero


## 32-BIT FLOATING-POINT MULTIPLY

|  |
| :--- |
|  |
|  |
| Binary Coding: | | sr | 6 | 5 | 4 | 0 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Hex Coding: $\quad 92$ with $\mathrm{sr}=1$
12 with $\mathrm{sr}=0$
Execution Time: 146 to 168 clock cycles

## Description:

32-bit floating-point operand $A$ at the TOS is multiplied by the 32 -bit floating-point operand $B$ at the NOS. The normalized result $R$ replaces $B$ and the stack is moved up so that $R$ occupies the TOS. Operands $A$ and $B$ are lost. Operands $C$ and $D$ are unchanged.
Exponent overflow or underflow is reported in the status register, in which case the mantissa portion of the result is correct and the exponent portion is offset by 128.
Status Affected: Sign, Zero, Error Field


## FSUB

## 32-BIT FLOATTING-POINT SUBTRACTION

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

Hex Coding:

> 91 with $s r=1$
> 11 with $s r=0$

Execution Time: 70 to 370 clock cycles for $A \neq 0$
26 clock cycles for $A=0$

## Description:

32 -bit floating-point operand $A$ at the TOS is subtracted from 32 -bit floating-point operand $B$ at the NOS. The normalized difference $R$ replaces $B$ and the stack is moved up so that $R$ occupies the TOS. Operands $A$ and $B$ are lost. Operands $C$ and D are unchanged.
Exponent alignment before the subtraction and normalization of the result account for the variation in execution time.
Exponent overflow or undertlow is reported in the status register in which case the mantissa portion of the result is correct and the exponent portion is offset by 128.
Status Affected: Sign, Zero, Error Field (overflow)


LOG

## 32-BIT FLOATING-POINT

## COMMON LOGARITHM

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

Hex Coding:
88 with $\mathrm{sr}=1$
08 with $\mathrm{sr}=0$
Execution Time: 4474 to 7132 clock cycles for $\mathrm{A}>0$

$$
20 \text { clock cycles for } A \leqslant 0
$$

## Description:

The 32-bit floating-point operand $A$ at the TOS is replaced by $R$, the 32 -bit floating-point common logarithm (base 10) of $A$. Operands A, C and D are lost. Operand B is unchanged.
The LOG function accepts any positive input data value that can be represented by the data format. If LOG of a non-positive value is attempted an error status of 0100 is returned.
Accuracy: LOG exhibits a maximum absolute error of $2.0 \times 10^{-7}$ for the input range from 0.1 to 10 , and a maximum relative error of $2.0 \times 10^{-7}$ for positive values less than 0.1 or greater than 10.
Status Affected: Sign, Zero, Error Field


## LN

## 32-BIT FLOATING-POINT NATURAL LOGARITHM

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 0 | 0 | 0 | 1 | 0 | 0 | 1 |

Hex Coding:
89 with $\mathrm{sr}=1$
09 with $\mathrm{sr}=0$
Execution Time: 4298 to 6956 clock cycles for $A>0$

$$
20 \text { clock cycles for } A \leq 0
$$

## Description:

The 32-bit floating-point operand $A$ at the TOS is replaced by $R$, the 32 -bit floating-point natural logarithm (base e) of $A$. Operands A, C and D are lost. Operand B is unchanged.
The LN function accepts all positive input data values that can be represented by the data format. If LN of a non-positive number is attempted an error status of 0100 is returned.
Accuracy: LN exhibits a maximum absolute error of $2 \times 10^{-7}$ for the input range from $e^{-1}$ to $e$, and a maximum relative error of $2.0 \times 10^{-7}$ for positive values less than $\mathrm{e}^{-1}$ or greater than e .
Status Affected: Sign, Zero, Error Field


## NOP

NO
OPERATION

Binary Coding: |  | 6 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sr | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Hex Coding: $\quad \begin{aligned} & 80 \text { with } \mathrm{sr}=1 \\ & 00 \text { with } \mathrm{sr}=0\end{aligned}$
Execution Time: 4 clock cycles

## Description:

The NOP command performs no internal data manipulations. It may be used to set or clear the service request interface line without changing the contents of the stack.
Status Affected: The status byte is cleared to all zeroes.

# POPD 

32-BIT<br>STACK POP

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sr | 0 | 1 | 1 | 1 | 0 | 0 | 0 |

Hex Coding:

> B 8 with $\mathrm{sr}=1$
> 38 with $\mathrm{sr}=0$

Execution Time: 12 clock cycles

## Description:

The 32-bit stack is moved up so that the old NOS becomes the new TOS. The previous TOS rotates to the bottom of the stack. All operand values are unchanged. POPD and POPF exectite the same operation.
Status Affected: Sign, Zero

## STACK CONTENTS



## POPF

## 32-BIT

STACK POP

## Binary Coding:



Hex Coding: 98 with $\mathrm{sr}=1$
18 with $\mathrm{sr}=0$
Execution Time: 12 clock cycles

## Description:

The 32-bit stack is moved up so that the old NOS becomes the new TOS. The old TOS rotates to the bottom of the stack. All operand values are unchanged. POPF and POPD execute the same operation.
Status Affected: Sign, Zero

## STACK CONTENTS

| BEFORE |
| :---: |
| $A$ |
| $B$ |
| $C$ |
| $D$ |
| -32 |

## POPS

## 16-BIT

STACK POP

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 1 | 1 | 1 | 1 | 0 | 0 | 0 |

Hex Coding:
F8 with $\mathrm{sr}=1$
78 with $\mathrm{sr}=0$

## Execution Time: 10 clock cycles

## Description:

The 16 -bit stack is moved up so that the old NOS becomes the new TOS. The previous TOS rotates to the bottom of the stack. All operand values are unchanged.
Status Affected: Sign, Zero

## STACK CONTENTS



PUSH 32-BIT TOS ONTO STACK

Hex Coding: $\quad$ B7 with $\mathrm{sr}=1$

$$
37 \text { with } \mathrm{sr}=0
$$

Execution Time: 20 clock cycles

## Description:

The 32-bit stack is moved down and the previous TOS is copied into the new TOS location. Operand D is lost. All other operand values are unchanged. PTOD and PTOF execute the same operation.
Status Affected: Sign, Zero

## STACK CONTENTS



## PTOF

PUSH 32-BIT TOS ONTO STACK

Binary Coding:


Hex Coding: 97 with sr $=1$
17 with sr $=0$
Execution Time: 20 clock cycles

## Description:

The 32-bit stack is moved down and the previous TOS is copied into the new TOS location. Operand D is lost. All other operand values are unchanged. PTOF and PTOD execute the same operation.
Status Affected: Sign, Zero

## STACK CONTENTS



## PTOS

## PUSH 16-BIT

TOS ONTO STACK

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sr | 1 | 1 | 1 | 0 | 1 | 1 | 1 |

Hex Coding:

$$
\begin{aligned}
& \text { F7 with } \mathrm{sr}=1 \\
& 77 \text { with } \mathrm{sr}=0
\end{aligned}
$$

Execution Time: 16 clock cycles
Description:
The 16 -bit stack is moved down and the previous TOS is copied into the new TOS location. Operand $H$ is lost and all other operand values are unchanged.
Status Affected: Sign, Zero

STACK CONTENTS


## PUPI

PUSH 32-BIT FLOATING-POINT $\pi$

|  |
| :--- |
|  | |  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Binary Coding: |  |  |  |  |  |  |
| sr | 0 | 0 | 1 | 1 | 0 | 1 | 0 |

Hex Coding: $\quad 9 \mathrm{~A}$ with $\mathrm{sr}=1$
1 A with $\mathrm{sr}=0$
Execution Time: 16 clock cycles

## Description:

The 32-bit stack is moved down so that the previous TOS occupies the new NOS location. 32-bit floating-point constant $\pi$ is entered into the new TOS location. Operand D is lost. Operands $\mathrm{A}, \mathrm{B}$ and C are unchanged.
Status Affected: Sign, Zero
STACK CONTENTS

| BEFORE |
| :---: |
| $A$ |
| $B$ |
| $C$ |
| $D$ |

## PWR

32-BIT
FLOATING-POINT $X^{Y}$

|  |
| :--- |
| Binary Coding: |
| $\begin{array}{c}7 \\ 7\end{array}$ | | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $s r$ | 0 | 0 | 0 | 1 | 0 | 1 | 1 |

Hex Coding: $\quad 8 \mathrm{~B}$ with $\mathrm{sr}=1$
OB with $\mathrm{sr}=0$
Execution Time: 8290 to 12032 clock cycles

## Description:

32 -bit floating-point operand $B$ at the NOS is raised to the power specified by the 32 -bit floating-point operand $A$ at the TOS. The resuit $R$ of $B^{A}$ replaces $B$ and the stach is moved up so that $n$ occupies the TOS. Operands A, B, and D are lost. Operand C is unchanged.
The PWR function accepts all input data values that can be represented in the data format for operand $A$ and all positive values for operand $B$. If operand $B$ is non-positive an error status of 0100 will be returned. The EXP and LN functions are used to implement PWR using the relationship $B^{A}=\operatorname{EXP}[A(L N B)]$. Thus if the term $[A(L N B)]$ is outside the range of $-1.0 \times 2^{+5}$ to $+1.0 \times 2^{+5}$ an error status of 1100 will be returned. Underflow and overflow conditions can occur.
Accuracy: The error performance for PWR is a function of the LN and EXP performance as expressed by:
$\mid$ (Relative Error) $)_{\mathrm{PWR}}|=|$ (Relative Error) Exp $+\mid \mathrm{A}($ Absolute Error) Ln $^{\prime}$
The maximum relative error for PWR occurs when $A$ is at its maximum value while $[A(L N B)]$ is near $1.0 \times 2^{5}$ and the EXP error is also at its maximum. For most practical applications the relative error for PWR will be less than $7.0 \times 10^{-7}$
Status Affected: Sign, Zero, Error Field

## STACK CONTENTS



## SADD

## 16-BIT

FIXED-POINT ADD

Binary Coding: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sr | 1 | 1 | 0 | 1 | 1 | 0 | 0 |

Hex Coding: EC with $\mathrm{sr}=1$

$$
6 \mathrm{C} \text { with } \mathrm{sr}=0
$$

Execution Time: 16 to 18 clock cycles

## Description:

16 -bit fixed-point two's complement integer operand $A$ at the TOS is added to 16 -bit fixed-point two's complement integer operand 3 at the NOS. The result $n$ replaces $B$ and the stack is moved up so that R occupies the TOS. Operand B is lost. All other operands are unchanged.
If the addition generates a carry bit it is reported in the status register. If an overflow occurs it is reported in the status register and the 16 least significant bits of the result are returned.
Status Affected: Sign, Zero, Carry, Error Field

## STACK CONTENTS



## Am9511A

## SDIV

## 16-BIT

FIXED-POINT DIVIDE

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sr | 1 | 1 | 0 | 1 | 1 | 1 | 1 |

Hex Coding: EF with $s r=1$
6 F with $\mathrm{sr}=0$
Execution Time: 84 to 94 clock cycles for $A \neq 0$
14 clock cycles for $A=0$

## Description:

16-bit fixed-point two's complement integer operand B at the NOS is divided by 16 -bit fixed-point two's complement integer operand $A$ at the TOS. The 16 -bit integer quotient $R$ replaces $B$ and the stack is moved up so that R occupies the TOS. No remainder is generated. Operands A and B are lost. All other operands are unchanged.
If $A$ is zero, $R$ will be set equal to $B$ and the divide-by-zero error status will be reported.
Status Affected: Sign, Zero, Error Field

## STACK CONTENTS



## SIN

## 32-BIT

FLOATING-POINT SINE

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

Hex Coding: 82 with $\mathrm{sr}=1$
02 with $\mathrm{sr}=0$
Execution Time: 3796 to 4808 clock cycles for $|A|>2^{-12}$ radians 30 clock cycles for $|A| \leqslant 2^{-12}$ radians

## Description:

The 32 -bit floating-point operand $A$ at the TOS is replaced by $R$, the 32-bit floating-point sine of $A$. $A$ is assumed to be in radians. Operands $A, C$ and $D$ are lost. Operand $B$ is unchanged.
The SIN function will accept any input data value that can be represented by the data format. All input values are range reduced to fall within the interval $-\pi / 2$ to $+\pi / 2$ radians.
Accuracy: SIN exhibits a maximum relative error of 5.0 x $10^{-7}$ for input values in the range of $-2 \pi$ to $+2 \pi$ radians.
Status Affected: Sign, Zero

## STACK CONTENTS



## SMUL

## 16-BIT FIXED-POINT MULTIPLY, LOWER

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sr | 1 | 1 | 0 | 1 | 1 | 1 | 0 |

Hex Coding:
$E E$ with $s r=1$
6 E with $\mathrm{sr}=0$
Execution Time: 84 to 94 clock cycles

## Description:

16-bit fixed-point two's complement integer operand $A$ at the TOS is multiplied by the 16 -bit fixed-point two's complement integer operand B at the NOS. The 16 -bit ieast signiiicant naif of the product $R$ replaces $B$ and the stack is moved up so that $R$ occupies the TOS. The most significant half of the product is lost. Operands A and B are lost. All other operands are unchanged. The overflow status bit is set if the discarded upper half was non-zero. If either $A$ or $B$ is the most negative value that can be represented in the format, that value is returned as $R$ and the overflow status is set.
Status Affected: Sign, Zero, Error Field

## SMUU

## 16-BIT FIXED-POINT MULTIPLY, UPPER

Binary Coding

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $s r$ | 1 | 1 | 1 | 0 | 1 | 1 | 0 |

Hex Coding:

> F6 with $\mathrm{sr}=1$
> 76 with $\mathrm{sr}=0$

Execution Time: 80 to 98 clock cycles
Description:
16 -bit fixed-point two's complement integer operand $A$ at the TOS is multiplied by the 16 -bit fixed-point two's complement integer operand E at tile ivOS. The io-bit most significant halif of the product $R$ replaces $B$ and the stack is moved up so that R occupies the TOS. The least significant half of the product is lost. Operands $A$ and $B$ are lost. All other operands are unchanged.
If either $A$ or $B$ is the most negative value that can be represented in the format, that value is returned as $R$ and the overflow status is set.
Status Affected: Sign, Zero, Error Field

## STACK CONTENTS



|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary Coding: | sr | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Hex Coding: $\quad 81 \cdot$ with $s r=1$
01 with $\mathrm{sr}=0$
Execution Time: 782 to 870 clock cycles

## Description:

32-bit floating-point operand $A$ at the TOS is replaced by $R$, the 32-bit floating-point square root of $A$. Operands $A$ and $D$ are lost. Operands B and $C$ are not changed.
SQRT will accept any non-negative input data value that can be represented by the data format. If $A$ is negative an error code of 0100 will be returned in the status register.
Status Affected: Sign, Zero, Error Field


## SSUB

## 16-BIT FIXED-POINT SUBTRACT

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sr | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

Hex Coding:
ED with $\mathrm{sr}=1$
6 D with $\mathrm{sr}=0$
Execution Time: 30 to 32 clock cycles

## Description:

16-bit fixed-point two's complement integer operand A at the TOS is subtracted from 16-bit fixed-point two's complement integer operand $B$ at the NOS. The result $R$ replaces $B$ and the stack is moved up so that R occupies the TOS. Operand B is lost. All other operands are unchanged.
If the subtraction generates a borrow it is reported in the carry status bit. If $A$ is the most negative value that can be represented in the format the overflow status is set. If the result cannot be represented in the format range, the overflow status is set and the 16 least significant bits of the result are returned as R.
Status Affected: Sign, Zero, Carry, Error Field

| BEFORE | STACK CONTENTS | AFTER |
| :---: | :---: | :---: |
| A | -TOS | R |
| B |  | C |
| C |  | D |
| D |  | E |
| E |  | F |
| F |  | G |
| G |  | H |
| H |  | A |
| $-16 \rightarrow$ |  | $-16 \rightarrow$ |

## TAN

## 32-BIT FLOATING-POINT TANGENT

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 0 | 0 | 0 | 0 | 1 | 0 | 0 |

Hex Coding: 84 with $s r=1$
04 with $\mathrm{sr}=0$
Execution Time: 4894 to 5886 clock cycles for $|\mathrm{A}| \quad 2^{12}$ radians
30 clock cycles for $|\mathrm{A}| \leqslant 2^{-12}$ radians

## Description:

The 32-bit floating-point operand $A$ at the TOS is replaced by the 32 -bit floating-point tangent of $A$. Operand $A$ is assumed to be in radians. $\mathrm{A}, \mathrm{C}$ and D are lost. B is unchanged.
The TAN function will accept any input data value that can be represented in the data format. All input data values are range-reduced to fall within $-\pi / 4$ to $+\pi / 4$ radians. TAN is unbounded for input values near odd multiples of $\pi / 2$ and in such cases the overflow bit is set in the status register. For angles smaller than $2^{-12}$ radians, TAN. returns $A$ as the tangent of $A$.
Accuracy: TAN exhibits a maximum relative error of $5.0 \times$ $10^{-7}$ for input data values in the range of $-2 \pi$ to $+2 \pi$ radians except for data values near odd multiples of $\pi / 2$.
Status Affected: Sign, Zero, Error Field (overflow)


XCHD
EXCHANGE 32-BIT STACK OPERANDS

Binary Coding:


Hex Coding: $\quad \mathrm{B} 9$ with $\mathrm{sr}=1$
39 with $\mathrm{sr}=0$
Execution Time: 26 clock cycles

## Description:

32 -bit operand $A$ at the TOS and 32 -bit operand $B$ at the NOS are exchanged. After execution, $B$ is at the TOS and $A$ is at the NOS. All operands are unchanged. XCHD and XCHF execute the same operation.
Status Affected: Sign, Zero

| BEFORE STACK CONTENTS | AFTER |
| :---: | :---: |
| $A$ | $B$ |
| $B$ | $A$ |
| $C$ | $C O S$ |
| $D$ | $D$ |
| $-32 \longrightarrow$ |  |
| $\square$ |  |

## XCHF

## EXCHANGE 32-BIT STACK OPERANDS

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| sr | 0 | 0 | 1 | 1 | 0 | 0 | 1 |

Hex Coding: $\quad 99$ with $\mathrm{sr}=1$
19 with $\mathrm{sr}=0$
Execution Time: 26 clock cycles

## Description:

32 -bit operand $A$ at the TOS and 32 -bit operand $B$ at the NOS are exchanged. After execution, $B$ is at the TOS and $A$ is at the NOS. All operands are unchanged. XCHD and XCHF execute the same operation.
Status Affected: Sign, Zero

## STACK CONTENTS



## XCHS

## EXCHANGE 16-BIT STACK OPERANDS

## Binary Coding:



Hex Coding: F9 with sr $=1$
79 with $\mathrm{sr}=0$
Execution Time: 18 clock cycles
Description:
16 -bit operand A at the TOS and 16 -bit operand B at the NOS are exchanged. After execution, $B$ is at the TOS and $A$ is at the NOS. All operand values are unchanged.
Status Affected: Sign, Zero

STACK CONTENTS


Am9511A
MAXIMUM RATINGS beyond which useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| VDD with Respect to VSS | -0.5 V to +15.0 V |
| VCC with Respect to VSS | -0.5 V to +7.0 V |
| All Signal Voltages with Respect to VSS | -0.5 V to +7.0 V |
| Power Dissipation (Package Limitation) | 2.0 W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## OPERATING RANGE

| Part Number | Amblent Temperature | VSS | VCC | VDD |
| :--- | :---: | :---: | :---: | :---: |
| Am9511ADC | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | 0 V | $+5.0 \mathrm{~V} \pm 5 \%$ | $+12 \mathrm{~V} \pm 5 \%$ |
| Am9511ADM | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | 0 V | $+5.0 \mathrm{~V} \pm 10 \%$ | $+12 \mathrm{~V} \pm 10 \%$ |

ELECTRICAL CHARACTERISTICS Over Operating Range (Note 1)

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $1 \mathrm{OH}=-200 \mu \mathrm{~A}$ | 3.7 |  |  | Volts |
| VOL | Output LOW Voltage | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |  |  | 0.4 | Volts |
| VIH | Input HIGH Voltage |  | 2.0 |  | VCC | Volts |
| VIL | Input LOW Voltage |  | -0.5 |  | 0.8 | Volts |
| IIX | Input Load Current | VSS $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| 102 | Data Bus Leakage | $\mathrm{VO}=0.4 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VO}=\mathrm{VCC}$ |  |  | 10 |  |
| ICC | VCC Supply Current | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 50 | 90 | mA |
|  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  | 95 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  | 100 |  |
| IDD | VDD Supply Current | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 50 | 90 | mA |
|  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  | 95 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  | 100 |  |
| CO | Oatput Capacitance | $\mathrm{fc}=1.0 \mathrm{MHz}$, Inputs $=0 \mathrm{~V}$ |  | 8 | 10 | pF |
| Cl | Input Capacitance |  |  | 5 | 8 | pF |
| ClO | I/O Capacitance |  |  | 10 | 12 | pF |

SWITCHING CHARACTERISTICS over operating range (Notes 2, 3)

| Parameters | Description |  |  | Am9511A |  | Am9511A-1 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| TAPW | $\overline{\text { EACK }}$ LOW Pulse Width |  |  | 100 |  | 75 |  | ns |
| TCDR | $C / \bar{D}$ to $\overline{R D}$ LOW Set up Time |  |  | 0 |  | 0 |  | ns |
| TCDW | C/D to $\overline{\text { WR LOW Set up Time }}$ |  |  | 0 |  | 0 |  | ns |
| TCPH | Clock Pulse HIGH Width |  |  | 200 |  | 140 |  | ns |
| TCPL | Clock Pulse LOW Width |  |  | 240 |  | 160 |  | ns |
| TCSR | $\overline{\mathrm{CS}}$ LOW to $\overline{\mathrm{RD}}$ LOW Set up Time |  |  | 0 |  | 0 |  | ns |
| TCSW | $\overline{\mathrm{CS}}$ LOW to $\overline{\mathrm{WR}}$ LOW Set up Time |  |  | 0 |  | 0 |  | ns |
| TCY | Clock Period |  |  | 480 | 5000 | 320 | 3300 | ns |
| TDIN | Data Bus Stable to $\overline{\!R}$ HIGH Set up Time |  |  |  | 150 |  | 100 (Note 9) | ns |
| TEAE | $\overline{\text { EACK }}$ LOW to $\overline{\text { END }}$ HIGH Delay |  |  |  | 200 |  | 175 | ns |
| TEPW | $\overline{\text { END }}$ LOW Pulse Width (Note 4) |  |  | 400 |  | 300 |  | ns |
| TOP | Data Bus Output Valid to $\overline{\text { PAUSE }}$ HIGH Delay |  |  | 0 |  | 0 |  | ns |
| TPPWR | $\overline{\text { PAUSE }}$ LOW Puise Width Read (Nöte 5) |  | Data | 3.5TCY +50 | 5.5TCY +300 | 3.5 TCY + 50 | 5.5TCY + 200 | ns |
|  |  |  | Status | $1.5 \mathrm{TCY}+50$ | 3.5TCY +300 | $1.5 \mathrm{TCY}+50$ | 3.5TCY + 200 |  |
| TPPWW | $\overline{\text { PAUSE }}$ LOW Pulse Width Write (Note 8) |  |  |  | 50 |  | 50 | ns |
| TPR | $\overline{\text { PAUSE }}$ HIGH to $\overline{\mathrm{RD}}$ HIGH Hold Time |  |  | 0 |  | 0 |  | ns |
| TPW | PAUSE HIGH to $\overline{\text { WR }}$ HIGH Hold Time |  |  | 0 |  | 0 |  | ns |
| TRCD | $\overline{\mathrm{RD}}$ HIGH to C/D Hold Time |  |  | 0 |  | 0 |  | ns |
| TRCS | $\overline{\mathrm{RD}} \mathrm{HIGH}$ to $\overline{\mathrm{CS}}$ HIGH Hold Time |  |  | 0 |  | 0 |  | ns |
| TRO | $\overline{\mathrm{RD}}$ LOW to Data Bus ON Delay |  |  | 50 |  | 50 |  | ns |
| TRP | $\overline{\mathrm{RD}}$ LOW to $\overline{\text { PAUSE }}$ LOW Delay (Note 6) |  |  |  | . 150 |  | 100 (Note 9) | ns |
| TRZ | $\overline{\mathrm{RD}}$ HIGH to Data Bus OFF Delay |  |  | 50 | 200 | 50 | 150 | ns |
| TSAPW | $\overline{\text { SVACK }}$ LOW Pulse Width |  |  | 100 |  | 75 |  | ns |
| TSAR | SVACK LOW to SVREQ LOW Delay |  |  |  | 300 |  | 200 | ns |
| TWCD | $\overline{\text { WR }}$ HIGH to C/D Hold Time |  |  | 60 |  | 30 |  | ns |
| TWCS | $\overline{W R}$ HIGH to $\overline{\mathrm{CS}}$ HIGH Hold Time |  |  | 60 |  | 30 |  | ns |
| TWD | $\overline{\text { WR }}$ HIGH to Data Bus Hold Time |  |  | 20 |  | 20 |  | ns |
| TWI | Write Inactive Time (Note 8) | Command |  | 3 3TCY |  | 3 3TCY |  | ns |
|  |  | Data |  | 4TCY |  | 4TCY |  |  |
| TWP | $\overline{\text { WR LOW }}$ to PAUSE LOW Delay (Note 6) |  |  |  | 150 |  | 100 (Note 9) | ns |

## NOTES

1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, nominal supply voltages and nominal processing parameters.
2. Switching parameters are listed in alphabetical order.
3. Test conditions assume transition times of 20 ns or less, output loading of one TTL gate plus 100 pF and timing reference levels of 0.8 V and 2.0 V .
4. $\overline{\text { END }}$ low pulse width is specified for $\overline{\mathrm{EACK}}$ tied to VSS. Otherwise TEAE applies.
5. Minimum values shown assume no previously entered command is being executed for the data access. If a previously entered command is being executed, $\overline{\text { PAUSE LOW Pulse Width }}$
is the time to complete execution plus the time shown. Status may be read at any time without exceeding the time shown.
6. PAUSE is pulled low for both command and data operations.
7. TEX is the execution time of the current command (see the Command Execution Times table).
8. $\overline{\text { PAUSE }}$ low pulse width is less than 50 ns when writing into the data port or the control port as long as the duty cycle requirement (TWI) is observed and no previous command is being executed. TWI may be safely violated as long as the extended TPPWW that results is observed. If a previously entered command is being executed, PAUSE LOW Pulse Width is the time to complete execution plus the time shown.
9. 150 ns for Am9511A-1DM.


## APPLICATION INFORMATION

The diagram in Figure 2 shows the interface connections for the Am9511A APU with operand transfers handled by an Am9517 DMA controller, and CPU coordination handled by an Am9519 Interrupt Controller. The APU interrupts the CPU to indicate that a command has been completed. When the performance enhancements provided by the DMA and Interrupt
operations are not required, the APU interface can be simplified as shown in Figure 1. The Am9511A APU is designed with a general purpose 8 -bit data bus and interface control so that it can be conveniently used with any general 8 -bit processor.


Figure 1. Am9511A Minimum Configuration Example.


Figure 2. Am9511A High Performance Configuration Example.

## DISTINCTIVE CHARACTERISTICS

- Single (32-bit) and double (64-bit) precision capability
- Add, subtract, multiply and divide functions
- Compatible with proposed IEEE format
- Easy interfacing to most microprocessors
- 8-bit data bus
- Standard 24-pin package
- 12 V and 5 V power supplies
- Stack oriented operand storage
- Direct memory access or programmed I/O Data Transfers
- End of execution signal
- Error interrupt


## GENERAL DESCRIPTION

The Am9512 is a high performance floating-point processor unit (FPU). It provides single precision ( 32 -bit) and double precision (64-bit) add, subtract, multiply and divide operations. It can be easily interfaced to enhance the computational capabilities of the host microprocessor.
The operand, result, status and command information transfers take place over an 8 -bit bidirectional data bus. Operands are pushed onto an internal stack by the host processor and a command is issued to perform an operation on the data stack. The results of this operation are available to the host processor by popping the stack.
Information transfers between the Am9512 and the host processor can be handled by using programmed I/O or direct memory access techniques. After completing an operation, the Am9512 activates an "end of execution" signal that can be used to interrupt the host processor.


ORDERING INFORMATION

| Package <br> Type | Ambient <br> Temperature | Maximum Clock Frequency |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{2 M H z}$ | $\mathbf{3 M H z}$ |  |
| Hermetic DIP | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ | AM9512DC | AM9512-1DC |
|  | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | AM9512DM | AM9512-1DM |

CONNECTION DIAGRAM Top View


Note: Pin 1 is marked for orientation.

## INTERFACE SIGNAL DESCRIPTION

VCC: +5 V Power Supply
VDD: + 12V Power Supply
VSS: Ground

## CLK (Clock, Input)

An external timing source connected to the CLK input provides the necessary clocking.

## RESET (Reset, Input)

A HIGH on this input causes initialization. Reset terminates any operation in progress, and clears the status register to zero. The internal stack pointer is initialized and the contents of the stack may be affected. After a reset the END output, the ERR output and the SVREQ output will be LOW. For proper initialization, RESET must be HIGH for at least five CLK periods following stable power supply voltages and stable clock.

## $C / \bar{D}$ (Command/Data Select, Input)

The C/D input together with the $\overline{R D}$ and $\overline{W R}$ inputs determines the type of transfer to be performed on the data bus as follows:

| $\mathbf{C / D}$ | $\overline{\mathbf{R D}}$ | $\overline{\text { WR }}$ | Function |
| :---: | :---: | :---: | :--- |
| $L$ | $H$ | $L$ | Push data byte into the stack |
| $L$ | $L$ | $H$ | Pop data byte from the stack |
| $H$ | $H$ | $L$ | Enter command |
| $H$ | $L$ | $H$ | Read Status |
| $X$ | $L$ | $L$ | Undefined |

L = LOW
$H=$ HIGH
X = DON'T CARE

## END (End of Execution, Output)

A HIGH on this output indicates that execution of the current command is complete. This output will be cleared L.JW by activating the EACK input LOW or performing any read or write operation or device initialization using the RESET. If EACK is tied LOW, the END output will be a pulse (see-EACK description).
Reading the status register while a command execution is in progress is allowed. However any read or write operation clears
the flip-flop that generates the END output. Thus such continuous reading could conflict with internal logic setting of the END flip-flop at the end of command execution.

## EACK (End Acknowledge, Input)

This input when LOW makes the END output go LOW. As mentioned earlier HIGH on the END output signals completion of a command execution. The END signal is derived from an internal flip-flop which is clocked at the completion of a command. This flip-flop is clocked to the reset state when EACK is LOW. Consequently, if $\overline{E A C K}$ is tied LOW, the END output will be a pulse that is approximately one CLK period wide.

## SVREQ (Service Request, Output)

A HIGH on this output indicates completion of a command. In this sense this cutput is the same as the END cutput. However, the SVREQ output will go HIGH at the completion of a command. This bit must be 1 for SVREQ to go HIGH. The SVREQ can be cleared (i.e., go LOW) by activating the SVACK input LOW or initializing the device using the RESET. Also, the SVREQ will be automatically cleared after completion of any command that has the service request bit as 0 .

## $\overline{\text { SVACK }}$ (Service Acknowledge, Input)

A LOW on this input clears SVREQ. If the $\overline{\text { SVACK }}$ input is permanently tied LOW, it will conflict with the internal setting of the SVREQ output. Thus the SVREQ indication cannot be relied upon if the SVACK is tied LOW.

## DB0-DB7 (Data Bus, Input/Output)

These eight bidirectional lines are used to transfer command, status and operand information between the device and the host processor. DBO is the least significant and DB7 is the most significant bit position. HIGH on a data bus line corresponds to 1 and LOW corresponds to 0 .

When pushing operands on the stack using the data bus, the least significant byte must be pushed first and most significant byte last. When popping the stack to read the result of an operation, the most significant byte will be available on the data bus first and the least significant byte will be the last. Moreover, for pushing operands and popping results, the number of transactions must be equal to the proper number of bytes appropriate for the chosen format. Otherwise, the internal byte pointer will not be aligned properly. The Am9512 single precision format requires 4 bytes and double precision format requires 8 bytes.

## ERR (Error, Output)

This output goes HIGH to indicate that the current command execution resulted in an error condition. The error conditions are: attempt to divide by zero, exponent overflow and exponent underflow. The ERR output is cleared LOW on read status register operation or upon RESET.

The ERR output is derived from the error bits in the status register. These error bits will be updated internally at an appropriate time during a command execution. Thus ERR output going HIGH may not correspond with the completion of a command. Reading of the status register can be performed while a command execution is in progress. However it should be noted that reading the status register clears the ERR output. Thus reading the status register while a command execution in progress may result in an internal conflict with the ERR output.

## $\overline{\mathbf{C S}}$ (Chip Select, Input)

This input must be LOW to accomplish any read or write operation to the Am9512.

To perform a write operation, appropriate data is presented on DBO through DB7 lines, appropriate logic level on the C/ $\bar{D}$ input and the $\overline{C S}$ input is made LOW. Whenever $\overline{W R}$ and $\overline{R D}$ inputs are both HIGH and $\overline{\mathrm{CS}}$ is LOW, $\overline{\text { PAUSE goes LOW. However }}$ actual writing into the Am9512 cannot start until $\overline{W R}$ is made LOW. After initiating the write operation by the HIGH to LOW transition on the WR input, the PAUSE output will go HIGH indicating the write operation has been acknowledged. The $\overline{W R}$ input can go HIGH after $\overline{\text { PAUSE }}$ goes HIGH. The data lines, $C / \bar{D}$ input and the $\overline{\mathrm{CS}}$ input can change when appropriate hold time requirements are satisfied. See write timing diagram for details.
To perform a read operation an appropriate logic level is established on the C/D input and $\overline{\mathrm{CS}}$ is made LOW. The PAUSE output goes LOW because $\overline{W R}$ and $\overline{R D}$ inputs are HIGH. The read operation does not start until the $\overline{R D}$ input goes LOW. $\overline{\text { PAUSE }}$ will go HIGH indicating that read operation is complete and the required information is available on the DB0 through DB7 lines. This information will remain on the data lines as long as $\overline{\mathrm{RD}}$ is LOW. The $\overline{R D}$ input can return HIGH anytime after $\overline{\text { PAUSE goes }}$ HIGH. The $\overline{C S}$ input and $C / \bar{D}$ input can change anytime after $\overline{R D}$ returns HIGH. See read timing diagram for details. If the $\overline{\mathrm{CS}}$ is tied LOW permanently, $\overline{\text { PAUSE will remain LOW until the next }}$ Am9512 read or write access.

## $\overline{\mathrm{RD}}$ (Read, Input)

A LOW on this input is used to read information from an internal location and gate that information onto the data bus. The $\overline{\mathrm{CS}}$ input must be LOW to accomplish the read operation. The C/D input determines what internal location is of interest. See C/D; $\overline{C S}$ input descriptions and read timing diagram for details. If the END
output was HIGH, performing any read operation will make the END output go LOW after the HIGH to LOW transition of the $\overline{\mathrm{RD}}$ input (assuming $\overline{C S}$ is LOW). If the ERR output was HIGH performing a status register read operation will make the ERR output LOW. This will happen after the HIGH to LOW transition of the RD input (assuming $\overline{C S}$ is LOW).

## WR (Write, Input)

A LOW on this input is used to transfer information from the data bus into an internal location. The $\overline{\mathrm{CS}}$ must be LOW to accomplish the write operation. The $\mathrm{C} / \overline{\mathrm{D}}$ determines which internal location is to be written. See $C / \bar{D}, \overline{C S}$ input descriptions and write timing diagram for details.
If the END output was HIGH, performing any write operation will make the END output go LOW after the LOW to HIGH transition of the $\overline{W R}$ input (assuming $\overline{\mathrm{CS}}$ is LOW).

## $\overline{\text { PAUSE (Pause, Output) }}$

This output is a handshake signal used while performing read or write transactions with the Am9512. If the $\overline{W R}$ and $\overline{\mathrm{RD}}$ inputs are both HIGH, the PAUSE output goes LOW with the $\overline{C S}$ input in anticipation of a transaction. If WR goes LOW to initiate a write transaction with proper signals established on the DB0-DB7, C/D inputs, the PAUSE will return HIGH indicating that the write operation has been accomplished. The $\overline{W R}$ can be made HIGH after this event. On the other hand, if a read operation is desired, the $\overline{\mathrm{RD}}$ input is made LOW after activating $\overline{\mathrm{CS}}$ LOW and establishing proper C/D input. (The $\overline{\text { PAUSE will go } \mathrm{LOW} \text { in response to }}$ $\overline{\mathrm{CS}}$ going LOW.) The $\overline{\text { PAUSE }}$ will return HIGH indicating completion of read. The $\overline{\mathrm{RD}}$ can return HIGH after this event. It should be noted that a read or write operation can be initiated without any regard to whether a command execution is in progress or not. Proper device operation is assured by obeying the PAUSE output indication as described.

## FUNCTIONAL DESCRIPTION

Major functional units of the Am9512 are shown in the block diagram. The Am9512 employs a microprogram controlled stack oriented architecture with 17-bit wide data paths.

The Arithmetic Unit receives one of its operands from the Operand Stack. This stack is an eight word by 17-bit two port memory with last in - first out (LIFO) attributes. The second operand to the Arithmetic Unit is supplied by the internal 17-bit bus. In addition to supplying the second operand, this bidirectional bus also carries the results from the output of the Arithmetic Unit when required. Writing into the Operand Stack takes place from this internal 17-bit bus when required. Also connected to this bus are the Constant ROM and Working Registers. The ROM provides the required constants to perform the mathematical operations while the Working Registers provide storage for the intermediate values during command execution.
Communication between the external world and the Am9512 takes place on eight bidirectional input/output lines, DB0 through

DB7 (Data Bus). These signals are gated to the internal 8-bit bus through appropriate interface and buffer circuitry. Multiplexing facilities exist for bidirectional communication between the internal eight and 17-bit buses. The Status Register and Command Register are also located on the 8 -bit bus.
The Am9512 operations are controlled by the microprogram contained in the Control ROM. The Program Counter supplies the microprogram addresses and can be partially loaded from the Command Register. Associated with the Program Counter is the Subroutine Stack where return addresses are held during subroutine calls in the microprogram. The Microinstruction Register holds the current microinstruction being executed. The register facilitates pipelined microprogram execution. The Instruction Decode logic generates various internal control signals needed for the Am9512 operation.
The Interface Control logic receives several external inputs and provides handshake related outputs to facilitate interfacing the Am9512 to microprocessors.

## COMMAND FORMAT

The Operation of the Am9512 is controlled from the host processor by issuing instructions called commands. The command format is shown below:


The command consists of 8 bits; the least significant 7 bits specify the operation to be performed as detailed in the accompanying table. The most significant bit is the Service Request Enable bit. This bit must be a 1 if SVREQ is to go high at end of executing a command.
The Am9512 commands fall into three categories: Single precision arithmetic, double precision arithmetic and data manipulation. There are four arithmetic operations that can be performed with single precision (32-bit), or double precision (64-bit)
floating-point numbers: add, subtract, multiply and divide. These operations require two operands. The Am9512 assumes that these operands are located in the internal stack as Top of Stack (TOS) and Next on Stack (NOS). The result will always be returned to the previous NOS which becomes the new TOS. Results from an operation are of the same precision and format as the operands. The results will be rounded to preserve the accuracy. The actual data formats and rounding procedures are described in a later section. In addition to the arithmetic operations, the Am9512 implements eight data manipulating operations. These include changing the sign of a double or single precision operand located in TOS, exchanging single precision operanids located at TOS and NOS, as well as copying and popping single or double precision operands. See also the sections on status register and operand formats.
The Execution times of the Am9512 commands are all data dependent. Table 2 shows one example of each command execution time:

Table 1. Command Decoding Table.

| Command Bits |  |  |  |  |  |  |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
| x | 0 | 0 | 0 | 0 | 0 | 0 | 1 | SADD | Add TOS to NOS Single Precision and result to NOS. Pop stack. |
| X | 0 | 0 | 0 | 0 | 0 | 1 | 0 | SSUB | Subtract TOS from NOS Single Precision and result to NOS. Pop stack. |
| $x$ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | SMUL | Multiply NOS by TOS Single Precision and result to NOS. Pop stack. |
| x | 0 | 0 | 0 | 0 | 1 | 0 | 0 | SDIV | Divide NOS by TOS Single Precision and result to NOS. Pop stack. |
| $x$ | 0 | 0 | 0 | 0 | 1 | 0 | 1 | CHSS | Change sign of TOS Single Precision operand. |
| X | 0 | 0 | 0 | 0 | 1 | 1 | 0 | PTOS | Push Single Precision operand on TOS to NOS. |
| $x$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | POPS | Pop Single Precision operand from TOS. NOS becomes TOS. |
| X | 0 | 0 | 0 | 1 | 0 | 0 | 0 | XCHS | Exchange TOS with NOS Single Precision. |
| X | 0 | 1 | 0 | 1 | 1 | 0 | 1 | CHSD | Change sign of TOS Double Precision operand. |
| X | 0 | 1 | 0 | 1 | 1 | 1 | 0 | PTOD | Push Double Precision operand on TOS to NOS. |
| X | 0 | 1 | 0 | 1 | 1 | 1 | 1 | POPD | Pop Double Precision operand from TOS. NOS becomes TOS. |
| X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CLR | CLR status. |
| X | 0 | 1 | 0 | 1 | 0 | 0 | 1 | DADD | Add TOS to NOS Double Precision and result to NOS. Pop stack. |
| x | 0 | 1 | 0 | 1 | 0 | 1 | 0 | DSUB | Subtract TOS from NOS Double Precision and result to NOS. Pop stack. |
| x | 0 | 1 | 0 | 1 | 0 | 1 | 1 | DMUL | Multiply NOS by TOS Double Precision and result to NOS. Pop stack. |
| X | 0 | 1 | 0 | 1 | 1 | 0 | 0 | DDIV | Divide NOS by TOS Double Precision and result to NOS. Pop Stack. |

Notes: X = Don't Care
Operation for bit combinations not listed above is undefined.
Table 2. Execution Times.

| Command | TOS | NOS | Result | Clock periods |
| :--- | :--- | :--- | :--- | :---: |
| SADD | $3 F 800000$ | $3 F 800000$ | 40000000 | 58 |
| SSUB | $3 F 800000$ | $3 F 800000$ | 00000000 | 56 |
| SMUL | 40400000 | $3 F C 00000$ | 40900000 | 198 |
| SDIV | $3 F 800000$ | 40000000 | $3 F 000000$ | 228 |
| CHSS | $3 F 800000$ | - | - | 10 |
| PTOS | $3 F 800000$ | - | - | 16 |
| POPS | $3 F 800000$ | - | - | 14 |
| XCHS | $3 F 800000$ | $3 F 500000$ | 26 |  |
| CHSD | 3FF0000000000000 | - | - | 24 |
| PTOD | 3FF0000000000000 | - | - | 40 |
| POPD | 3FF0000000000000 | - | 26 |  |
| CLR | 3FF0000000000000 | - | 4 |  |
| DADD | 3FF00000A0000000 | 8000000000000000 | 3FF00000A0000000 | 578 |
| DSUB | 3FF00000A0000000 | 800000000000000 | 3FF00000A0000000 | 578 |
| DMUL | BFF8000000000000 | 3FF8000000000000 | C002000000000000 | 1748 |
| DDIV | BFF8000000000000 | 3FF8000000000000 | BFF0000000000000 | 4560 |

Note: TOS, NOS and Result are in hexadecimal; Clock period is in decimal.

## COMMAND INITIATION

After properly positioning the required operands in the stack, a command may be issued. The procedure for initiating a command execution is as follows:

1. Establish appropriate command on the DB0-DB7 lines.
2. Establish HIGH on the C/D input.
3. Establish LOW on the $\overline{\mathrm{CS}}$ input. Whenever $\overline{\mathrm{WR}}$ and $\overline{\mathrm{RD}}$ inputs are HIGH the $\overline{\text { PAUSE output follows the } \overline{\mathrm{CS}} \text { input. Hence }}$ PAUSE will become LOW.
4. Establish LOW on the $\overline{W R}$ input after an appropriate set up time (see timing diagrams).
5. Sometime after the HIGH to LOW level transition of $\overline{W R}$ input, the $\overline{\text { PAUSE }}$ output will become HIGH to acknowledge the write operation. The $\overline{W R}$ input can return to HIGH anytime after $\overline{\text { PAUSE }}$ goes HIGH. The DBO-DB7, C/D and $\overline{C S}$ inputs are allowed to change after the hold time requirements are satisfied (see timing diagram).
An attempt to issue a new command while the current command execution is in progress is allowed. Under these circumstances, the PAUSE output will not go HIGH until the current command execution is completed.

## OPERAND ENTRY

The Am9512 commands operate on the operands located at the TOS and NOS and results are returned to the stack at NOS and then popped to TOS. The operands required for the Am9512 are one of two formats - single precision floating-point (4 bytes) or double precision floating-point ( 8 bytes). The result of an operation has the same format as the operands. In other words, operations using single precision quantities always result in a single precision result while operations involving double precision quantities will result in double precision result.
Operands are always entered into the stack least significant byte first and most significant byte last. The following procedure must be followed to enter operands into the stack:

1. The lower significant operand byte is established on the DB0-DB7 lines.
2. A LOW is established on the $C / \bar{D}$ input to specify that data is to be entered into the stack.
3. The $\overline{\mathrm{CS}}$ input is made LOW. Whenever the $\overline{\mathrm{WR}}$ and $\overline{\mathrm{RD}}$ inputs are HIGH, the $\overline{\text { PAUSE }}$ output will follow the $\overline{\mathrm{CS}}$ input. Thus PAUSE output will become LOW.
4. After appropriate set up time (see timing diagrams), the $\overline{W R}$ input is made LOW.
5. Sometime after this event, $\overline{\text { PAUSE }}$ will return HIGH to indicate that the write operation has been acknowledged.
6. Anytime after the PAUSE output goes HIGH the WR input can be made HIGH. The DBO-DB7, C/ $\overline{\mathrm{D}}$ and $\overline{\mathrm{CS}}$ inputs can change after appropriate hold time requirements are satisfied (see timing diagrams).
The above procedure must be repeated until all bytes of the operand are pushed into the stack. It should be noted that for single precision operands 4 bytes should be pushed and 8 bytes must be pushed for double precision. Not pushing all the bytes of a quantity will result in byte pointer misalignment.
The Am9512 stack can accommodate 4 single precision quantities or 2 double precision quantities. Pushing more quantities than the capacity of the stack will result in loss of data which is usual with any LIFO stack.

## REMOVING THE RESULTS

Result from an operation will be available at the TOS. Results can be transferred from the stack to the data bus by reading the stack.

When the stack is popped for results, the most significant byte is available first and the least significant byte last. A result is always of the same precision as the operands that produced it. Thus when the result is taken from the stack, the total number of bytes popped out should be appropriate with the precision - single precision results are 4 bytes and double precision results are 8 bytes. The following prodedure must be used for reading the result from the stack:

1. A LOW is established on the $C / \bar{D}$ input.
2. The $\overline{\mathrm{CS}}$ input is made LOW. When $\overline{W R}$ and $\overline{\mathrm{RD}}$ inputs are both HIGH, the PAUSE output follows the $\overline{\mathrm{CS}}$ input, thus $\overline{\text { PAUSE }}$ will be LOW.
3. After appropriate set up time (see timing diagrams), the $\overline{\mathrm{RD}}$ input is made LOW.
4. Sometime after this, $\overline{\text { PAUSE }}$ will return HIGH indicating that the data is available on the DBO-DB7 lines. This data will remain on the DB0-DB7 lines as long as the $\overline{\mathrm{RD}}$ input remains LOW.
5. Anytime after $\overline{\text { PAUSE }}$ goes HIGH, the $\overline{\mathrm{RD}}$ input can return HIGH to complete transaction.
6. The $\overline{C S}$ and $C / \bar{D}$ inputs can change after appropriate hold time requirements are satisfied (see timing diagram).
7. Repeat this procedure until all bytes appropriate for the precision of the result are popped out.
Reading of the stack does not alter its data; it only adjusts the byte pointer. If more data is popped than the capacity of the stack, the internal byte pointer will wrap around and older data will be read again, consistent with the LIFO stack.

## READING STATUS REGISTER

The Am9512 status register can be read without any regard to whether a command is in progress or not. The only implication that has to be considered is the effect this might have on the END and ERR outputs discussed in the signal descriptions.
The following procedure must be followed to accomplish status register reading.

1. Establish HIGH on the C/D input.
2. Establish LOW on the $\overline{\mathrm{CS}}$ input. Whenever $\overline{\mathrm{WR}}$ and $\overline{\mathrm{RD}}$ inputs are HIGH, $\overline{\text { PAUSE }}$ will follow the $\overline{\mathrm{CS}}$ input. Thus, PAUSE will go LOW.
3. After appropriate set up time (see timing diagram) $\overline{\mathrm{RD}}$ is made LOW.
4. Sometime after the HIGH to LOW transition of $\overline{\text { RD }}$, $\overline{\text { PAUSE }}$ will become HIGH indicating that status register contents are available on the DBO-DB7 lines. These lines will contain this information as long as $\overline{\mathrm{RD}}$ is LOW.
5. The $\overline{\mathrm{RD}}$ input can be returned HIGH anytime after $\overline{\mathrm{PAUSE}}$ goes HIGH.
6. The $C / \bar{D}$ input and $\overline{C S}$ input can change after satisfying appropriate hold time requirements (see timing diagram).

## DATA FORMATS

The Am9512 handles floating-point quantities in two different formats - single precision and double precision. The single precision quantities are 32-bits long as shown below.


Bit 31:
$\mathrm{S}=$ Sign of the mantissa. 1 represents negative and 0 represents positive.

## Bits 23-30

$E=$ These 8 -bits represent a biased exponent. The bias is $2^{7}-1=127$
Bits 0-22
$M=23$-bit mantissa. Together with the sign bit, the mantissa represents a signed fraction in sign-magitude notation. There is an implied 1 beyond the most significant bit (bit 22) of the mantissa. In other words, the mantissa is assumed to be a 24-bit normalized quantity and the most significant bit which will always be 1 due to normalization is implied. The Am9512 restores this implied bit internally before performing arithmetic; normalizes the result and strips the implied bit before returning the results to the external data bus. The binary point is between the implied bit and bit 22 of the mantissa.

The quantity N represented by the above notation is

$$
N=(-1)^{S} \quad 2^{E-\left(2^{7}-1\right)} \quad \text { Bias }(1!M) \quad \text { Binary Point }
$$

Provided $\mathrm{E} \neq 0$ or all 1's.
A double precision quantity consists of the mantissa sign bit(s), an 11 bit biased exponent ( E ), and a 52-bit mantissa (M). The bias for double precision quantities is $2^{10}-1$. The double precision format is illustrated below.


## Bit 63:

$\mathrm{S}=$ Sign of the mantissa. 1 represents negative and 0 represents positive.
Bits 52-62
$E=$ These 11 bits represent a biased exponent. The bias is $2^{10}-1=1023$.
Bit 0-51
$M=52$-bit mantissa. Together with the sign bit, the mantissa represents a signed fraction in sign-magnitude notation. There is an implied 1 beyond the most significant bit (bit 51) of the mantissa. In other words, the mantissa is assumed to a 53 -bit normalized quantity and the most significant bit, which will always be a 1 due to normalization, is implied. The Am9512 restores this implied bit internally before performing arithmetic; normalizes the result and strips the implied bit before returning the result to the external data bus. The binary point is between the implied bit and bit 51 of the mantissa.

The quantity N represented by the above notation is

$$
N=(-1)^{S} 2^{\sqrt{\mathrm{E}-\left(2^{10}-1\right)}}{ }_{(1!\mathrm{M})}^{\text {Bias }} \text { Binary point }
$$

Provided $\mathrm{E} \neq 0$ or all 1's.

## STATUS REGISTER

The Am9512 contains an 8 -bit status register with the following format.

| BUSY | SIGN <br> S | ZERO <br> Z | RESERVED | DIVIDE <br> EXCEPTION <br> D | EXPONENT <br> UNDERFLOW <br> U | EXPONENT <br> OVERFLOW <br> $V$ | RESERVED |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Bit 0 and bit 4 are reserved. Occurrence of exponent oerflow (V), exponent underflow ( U ) and divide exception ( D ) are indicated by bits 1,2 and 3 respectively. An attempt to divide by zero is the only divide exception. Bits 5 and 6 represent a zero result and the sign of a result respectively. Bit 7 (Busy) of the status register indicates if the Am9512 is currently busy executing a command. All the bits are initialized to zero upon reset. Also, executing a CLR (Clear Status) command will result in all zero status register bits. A zero in Bit 7 indicates that the Am9512 is not busy and a new command may be initiated. As soon as a new command is issued, Bit 7 becomes 1 to indicate the device is busy and remains 1 until the command execution is complete, at which time it will become 0 . As soon as a new command is issued, status register bits $0,1,2,3,4,5$ and 6 are cleared to zero. The status bits will be set as required during the command execution. Hence, as long as bit 7 is 1 , the remainder of the status register bit indications should not be relied upon unless the ERR occurs. The following is a detailed status bit description.

## Bit 0 Reserved

Bit 1 Exponent overflow (V): When 1, this bit indicates that exponent overflow has occurred. Cleared to zero otherwise.
Bit 2 Exponent Underflow (U): When 1, this bit indicates that exponent underflow has occurred. Cleared to zero otherwise.
Bit 3 Divide Exception (D): When 1, this bit indicates that an attempt to divide by zero is made. Cleared to zero otherwise.
Bit 4 Reserved
Bit 5 Zero (Z): When 1, this bit indicates that the result returned to TOS after a command is all zeros. Cleared to zero otherwise.
Bit 6 Sign (S): When 1, this bit indicates that the result returned to TOS is negative. Cleared to zero otherwise.
Bit 7 Busy: When 1, this bit indicates the Am9512 is in the process of executing a command. It will become zero after the command execution is complete.

All other status register bits are valid when the Busy bit is zero.

## ALGORITHMS OF FLOATING-POINT ARITHMETIC

1. Floating Point to Decimal Conversion

As an introduction to floating-point arithmetic, a brief description of the Decimal equivalent of the Am9512 floating-point format should help the reader to understand and verify the validity of the arithmetic operations. The Am9512 single precision format is used for the following discussions. With a minor modification of the field lengths, the discussion would also apply to the double precision format:
There are three parts in a floating point number:
a. The sign - the sign applies to the sign of the number. Zero means the number is positive or zero. One means the number is negative.
b. The exponent - the exponent represents the magnitude of the number. The Am9512 single precision format has an excess $127_{10}$ notation which means the code representation is $127_{10}$ higher than the actual value. The following are a few examples of actual versus coded exponent.

| Actual | Coded |
| :--- | :--- |
| $+127_{10}$ | $+254_{10}$ |
| 0 | $127_{10}$ |
| $-126_{10}$ | $+1_{10}$ |

c. The mantissa - the mantissa is a 23 -bit value with the binary point to the left of the most significant bit. There is a hidden 1 to the left of the binary point so the mantissa is always less than 2 and greater than or equal to 1.
To find the Decimal equivalent of the floating point number, the mantissa is multiplied by 2 to the power of the actual exponent. The number is negated if the sign bit $=1$. The following are two examples of conversion:

## Example 1

Floating Point No. $=0 \underbrace{00000011}_{\text {Exponent }} \underbrace{11000000000000000000000 \mathrm{~B}}_{\text {Mantissa }}$
Coded Exponent $=10000011 \mathrm{~B}$
Actual Exponent $=10000011 \mathrm{~B}-0111111 \mathrm{tB}=00000100 \mathrm{~B}=\mathrm{4}_{10}$ Mantissa $=1.11000000000000000000000 \mathrm{~B}$
$=1+1 / 2+1 / 4=1.75_{10}$
Decimal No. $=2^{4} \times 1.75=16 \times 1.75=28_{10}$

## Example 2

Floating Point No. $=101111010011000000000000000000008$


Code Exponent $=01111010 \mathrm{~B}$
Actual Exponent $=01111010 \mathrm{~B}-01111111 \mathrm{~B}=11111011 \mathrm{~B}=-5_{10}$ Mantissa $=1.01100000000000000000000 \mathrm{~B}$
$=1+1 / 4+1 / 8=1.375_{10}$
Decimal No. $=-2^{-5} \times 1.375=-.04296875_{10}$
2. Unpacking of the Floating-Point Numbers

The Am9512 unpacks the floating point number into three parts before any of the arithmetic operation. The number is divided into three parts as described in Section 1. The sign and exponent are copied from the original number as 1 and 8 -bit numbers respectively. The mantissa is stored as a 24 -bit number. The least significant 23 bits are copied from the original number and the MSB is set to 1 . The binary point is assumed to the right of the MSB.
The abbreviations listed below are used in the following sections of algorithm description:

> SIGN - Sign of Result
> EXP - Exponent of Result
> MAN - Mantissa of Result
> SIGN (TOS) - Sign of Top of Stack
> EXP (TOS) - Exponent of Top of Stack
> MAN (TOS) - Mantissa of Top of Stack
> SIGN (NOS) - Sign.of Next on Stack
> EXP (NOS) - Exponent of Next on Stack
> MAN (NOS) - Mantissa of Next on Stack
3. Floating-Point Add/Subtract

The floating-point add and subtract essentially use the same algorithm. The only difference is that floating-point subtract changes the sign of the floating-point number at top of stack and then performs the floating-point add.
The following is a step by step description of a floating-point add algorithm (Figure 1):
a. Unpack TOS and NOS.
b. The exponent of TOS is compared to the exponent of NOS.
c. If the exponents are equal, go to step f.
d. Right shift the mantissa of the number with the smaller exponent.
e. Increment the smaller exponent and go to step b.
f. Set sign of result to sign of larger number.
g. Set exponent of result to exponent of larger number.
$h$. If sign of the two numbers are not equal, go to $m$.
i. Add Mantissas.
j. Right shift resultant mantissa by 1 and increment exponent of result by 1 .
k. If MSB of exponent changes from 1 to 0 as a result of the increment, set overflow status.
I. Round if necessary and exit.
m . Subtract smaller mantissa from larger mantissa.
n . Left shift mantissa and decrement exponent of result.
o. If MSB of exponent changes from 0 to 1 as a result of the decrement, set underflow status and exit.
p. If the MSB of the resultant mantissa $=0$, go to $n$.
q. Round if necessary and exit.
4. Floating-Point Multiply

Floating-point multiply basically involves the addition of the exponents and multiplication of the mantissas. The following is a step by step description of a floating multiplication algorithm (Figure 2):
a. Check if TOS or $\mathrm{NOS}=0$.
b. If either TOS or $\mathrm{NOS}=0$, Set result to 0 and exit.
c. Unpack TOS and NOS.
d. Convert EXP (TOS) and EXP (NOS) to unbiased form.
$\operatorname{EXP}(T O S)=\operatorname{EXP}(T O S)-127_{10}$
$\operatorname{EXP}($ NOS $)=\operatorname{EXP}($ NOS $)-127_{10}$
e. Add exponents.
$E X P=E X P(T O S)+E X P(N O S)$
f. If MSB of EXP (TOS) = MSB of EXP (NOS) $=0$ and MSB of EXP $=1$, then set overflow status and exit.
g. If MSB of EXP $($ TOS $)=$ MSB of $\operatorname{EXP}($ NOS $)=1$ and MSB of EXP $=0$, then set underflow status and exit.
h. Convert Exponent back to biased form. $E X P=E X P+127_{10}$
i. If sign of TOS $=$ sign of NOS, set sign of result to 0 , else set sign of result to 1.
j. Multiply mantissa.
k. If MSB of resultant $=1$, right shift mantissa by 1 and increment exponent of resultant.
I. If MSB of exponent changes from 1 to 0 as a result of the increment, set overflow status.
m . Round if necessary and exit.
5. Floating-Point Divide

The floating-point divide basically involves the subtraction of exponents and the division of mantissas. The following is a step by step description of a division algorithm (Figure 3).
a. If $T O S=0$, set divide exception error and exit.
b. If $N O S=0$, set result to 0 and exit.
c. Unpack TOS and NOS.
d. Convert EXP (TOS) and EXP (NOS) to unbiased form. $\operatorname{EXP}(T O S)=\operatorname{EXP}(T O S)-127_{10}$ EXP (NOS) $=\operatorname{EXP}($ NOS $)-127_{10}$
e. Subtract exponent of TOS from exponent of NOS. EXP = EXP (NOS) - EXP (TOS)
f. If MSB of EXP (NOS) $=0$, MSB of EXP $(T O S)=1$ and MSB of EXP $=1$, then set overflow status and exit.
g. If MSB of $\operatorname{EXP}(N O S)=1, M S B$ of $\operatorname{EXP}(T O S)=0$, and MSB of EXP $=0$, then set underflow status and exit.


Figure 1. Conceptual Floating-Point Addition/Subtraction.
MOS-205
h. Add bias to exponent of result. $E X P=E X P+127_{10}$
i. If sign of TOS $=$ sign of NOS, set sign of result to 0 , else set sign of result to 1.
j. Divide mantissa of NOS by mantissa of TOS.
k. If $M S B=0$, left shift mantissa and decrement exponent of resultant, else go to $n$.
I. If MSB of exponent changes from 0 to 1 as a result of the decrement, set underflow status.
m. Go to k .
n. Round if necessary and exit.

The algorithms described above provide the user a means of verifying the validity of the result. They do not necessarily reflect the exact internal sequence of the Am9512.
6. Rounding

The Am9512 adopts a rounding algorithm that is consistent with the Intel ${ }^{\text {® }}$ standard for floating-point arithmetic. The following description is an excerpt from the paper published in proceedings of Compsac 77, November 1977, pp. 107-112 by Dr. John F. Palmer of Intel Corporation.

The method used for doing the rounding during floating-point arithmetic is known as "Round to Even", i.e., if the resultant number is exactly halfway between two floating point numbers, the number is rounded to the nearest floating-point number whose LSB of the mantissa is 0 . In order to simplify the explanation, the algorithms will be illustrated with 4 -bit arithmetic. The existence of an accumulator will be assumed as shown:

| OF | B1 | 82 | B3 | B4 | G | R | ST |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The bit labels denote:
OF - The overflow bit
B1-B4 - The 4 mantissa bits
G - The Guard bit
R - The Rounding bit
ST - The "Sticky" bit


Figure 2. Conceptual Floating-Point Multiplication.

The Sticky bit is set to one if any ones are shifted right of the rounding bit in the process of denormalization. If the Sticky bit becomes set, it remains set throughout the operation. All shifting in the Accumulator involves the OF, G, R and ST bits. The ST bit is not affected by left shifts but, zeros are introduced into OF by right shifts.
Rounding during addition of magnitudes - add 1 to the $G$ position, then if $\mathrm{G}=\mathrm{R}=\mathrm{ST}=0$, set $\mathrm{B4}$ to 0 ("Rounding to Even").
Rounding during subtraction of magnitudes - if more than one left shift was performed, no rounding is needed, otherwise round the same way as addition of magnitudes.
Rounding during multiplication - let the normalized double length product be:

| B1 | B2 | B3 | B4 | B5 | B6 | B7 | B8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Then $\mathrm{G}=\mathrm{B} 5, \mathrm{R}=\mathrm{B} 6, \mathrm{ST}=\mathrm{B} 7 \mathrm{~V}$ B8. The rounding is then performed as in addition of magnitudes.

Rounding during division - let the first six bits of the normalized quotient be


Then $\mathrm{G}=\mathrm{B} 5, \mathrm{R}=\mathrm{B} 6, \mathrm{ST}=0$ if and only if remainder $=0$. The rounding is then performed as in addition of magnitudes.


Figure 3. Conceptual Floating-Point Division.

## CHSD

CHANGE SIGN DOUBLE PRECISION

|  |
| :---: | |  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary Coding: | SRE | 0 | 1 | 0 | 1 | 1 | 0 |

Hex Coding: $\quad$ AD IF SRE $=1$
2D IF SRE $=0$

## Execution Time: See Table 2

## Description:

The sign of the double precision TOS operand $A$ is complemented. The double precision result $R$ is returned to TOS. If the double precision operand $A$ is zero, then the sign is not affected. The status bit $S$ and $Z$ indicate the sign of the result and if the result is zero. The status bits $\mathrm{U}, \mathrm{V}$ and D are always cleared to zero.
Status Affected: S, Z. (U, V, D always zero.)

## STACK CONTENTS

| BEFORE |
| :---: |
| A |
| B |

TOS
NOS

## CHSS

CHANGE SIGN SINGLE PRECISION

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad 0$

Hex Coding: $\quad 85$ IF SRE $=1$
05 IF SRE $=0$
Execution Time: See Table 2

## Description:

The sign of the single precision operand $A$ at TOS is complemented. The single precision result $R$ is returned to TOS. If the exponent field of $A$ is zero, all bits of $R$ will be zeros. The status bits S and Z indicate the sign of the result and if the result is zero. The status bits $U, V$ and $D$ are cleared to zero.
Status Affected: S, Z. (U, V, D always zero.)

## STACK CONTENTS

| BEFORE | AFTER |
| :---: | :---: |
| A | R |
| B | B |
| C | C |
| D | D |

## CLR

## CLEAR STATUS

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SRE | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Hex Coding:
80 IF SRE $=1$
00 IF SRE $=0$

## Execution Time: 4 clock cycles

## Description:

The status bits S, Z, D, U, V are cleared to zero. The stack is not affected. This essentially is a no operation command as far as operands are concerned.
Status Affected: S, Z, D, U, V always zero.

## DADD

DOUBLE PRECISION FLOATING-POINT ADD

|  |
| :---: | |  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary Coding: | SRE 0 | 1 | 0 | 1 | 0 | 0 | 1 |

Hex Coding: A9 IF SRE $=1$
29 IF SRE $=0$
Execution Time: See Table 2

## Description:

The double precision operand A from TOS is added to the double precision operand $B$ from NOS. The result is rounded to obtain the final double precision result $R$ which is returned to TOS. The status bits $\mathrm{S}, \mathrm{Z}, \mathrm{U}$ and V are affected to report sign of the result, if the result is zero, exponent underflow and exponent overflow respectively. The status bit $D$ will be cleared to zero.
Status Affected: S, Z, U, V. (D always zero.)

## STACK CONTENTS

| BEFORE | AFTER |  |
| :---: | :---: | :---: |
| $A$ | $R$ |  |
| $B$ | NOS $\rightarrow$ | Undefined |

## DSUB

DOUBLE PRECISION FLOATING-POINT SUBTRACT


Hex Coding: $\quad$ AA IF SRE $=1$
2 A IF SRE $=0$
Execution Time: See Table 2
Description:
The double precision operand $A$ at TOS is subtracted from the double precision operand $B$ at NOS. The result is rounded to obtain the final double precision result $R$ which is returned to TOS. The status bits $\mathrm{S}, \mathrm{Z}, \mathrm{U}$ and V are affected to report sign of the result, if the result is zero, exponent underflow and exponent overflow respectively. The status bit $D$ will be cleared to zero.
Status Affected: S, Z, U, V. (D always zero.)

## STACK CONTENTS



## DMUL

DOUBLE PRECISION FLOATING-POINT MULTIPLY

Binary Coding: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SRE | 0 | 1 | 0 | 1 | 0 | 1 | 1 |

$\begin{array}{ll}\text { Hex Coding: } & \text { AB IF SRE }=1 \\ & 2 B \text { IF SRE }=0\end{array}$

## Execution Time: See Table 2

## Description:

The double precision operand A from TOS is multiplied by the double precision operand $B$ from NOS. The result is rounded to obtain the final double precision result R which is returned to TOS. The status bits $\mathrm{S}, \mathrm{Z}, \mathrm{U}$ and V are affected to report sign of the result, if the result is zero, exponent underflow and exponent overflow respectively. The status bit D will be cleared to zero.
Status Affected: S, Z, U, V. (D always zero.)
STACK CONTENTS

| BEFORE |  |
| :---: | :---: |
| $A$ |  |
| $B$ | AFTER |
| NOS $\rightarrow$ | R |

## DDIV

DOUBLE PRECISION FLOATING-POINT DIVIDE

Binary Code:

| 7 | 6 | 5 |  | 4 |  | 3 |  |
| :---: | :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| SRE | 0 | 1 | 0 | 1 | 1 | 0 | 0 |

Hex Coding:
AC IF SRE $=1$
2 C IF SRE $=0$
Execution Time: See Table 2
Description:
The double precision operand B from NOS is divided by the double precision operand $A$ from TOS. The result (quotient) is rounded to obtain the final doublo procision recult P which is returned to TOS. The status bits, S, Z, D, U and V are affected to report sign of the result, if the result is zero, attempt to divide by zero, exponent underflow and exponent overflow respectively.
Status Affected: S, Z, D, U, V

## STACK CONTENT



Note: If A is zero, then $\mathrm{R}=\mathrm{B}$ (Divide exception).

## SADD

SINGLE PRECISION FLOATING-POINT ADD

|  |
| :--- |
| Binary Coding: | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SRE | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Hex Coding: 81 IF SRE $=1$

$$
01 \mathrm{IF} \text { SRE }=0
$$

Execution Time: See Table 2
Description:
The single precision operand A from TOS is added to the single precision operand B from NOS. The result is rounded to obtain the final single precision result $R$ which is returned to TOS. The status bits $\mathrm{S}, \mathrm{Z}, \mathrm{U}$ and V are affected to report the sign of the result, if the result is zero, exponent underflow and exponent overflow respectively. The status bit $D$ will be cleared to zero.
Status Affected: S, Z, U, V. (D always zero.)

## STACK CONTENT

| BEFORE |
| :---: |
| $A$ |
| B |
| C |
| $D$ | FLOATING-POINT SUBTRACT


|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary Coding: | SRE | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

Hex Coding: $\quad 82$ IF SRE $=1$
02 IF SRE $=0$
Execution Time: See Table 2

## Description:

The single precision operand $A$ at TOS is subtracted from the single precision operand $B$ at NOS. The result is rounded to obtain the final single precision result $R$ which is returned to TOS. The status bits $\mathrm{S}, \mathrm{Z}, \mathrm{U}$ and V are affected to report the sign of the result, if the result is zero, exponent underflow and exponent overflow respectively. The status bit D will be cleared to zero.
Status Affected: S, Z, U, V. (D always zero.)
STACK CONTENTS

| BEFORE |
| :---: |
| $A$ |
| $B$ |
| $C$ |
| $D$ |

# SDIV <br> SINGLE PRECISION FLOATING-POINT DIVIDE 


Hex Coding: $\quad 84$ IF SRE $=1$
04 IF SRE $=0$
Execution Time: See Table 2

## Description:

The single precision operand B from NOS is divided by the single precision operand A from TOS. The result (quotient) is rounded to obtain the final result $R$ which is returned to TOS. The status bits $\mathrm{S}, \mathrm{Z}, \mathrm{D}, \mathrm{U}$ and V are affected to report the sign of the result, if the result is zero, attempt to divide by zero, exponent underflow and exponent overflow respectively.
Status Affected: S, Z, D, U, V

## STACK CONTENTS



Note: If exponent field of $A$ is zero then $R=B$ (Divide exception).

## POPS

POP STACK SINGLE PRECISION

Binary Coding:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SRE | 0 | 0 | 0 | 0 | 1 | 1 | 1 |

Hex Coding:
87 IF SRE $=1$
07 IF SRE $=0$
Execution Time: See Table 2
Description:
The single precision operand $A$ is popped from the stack. The internal stack control mechanism is such that $A$ will be written at the bottom of the stack. The status bits $S$ and $\mathbf{Z}$ are affected to report the sign of the new operand at TOS and if it is zero, respectively. The status bits $U, V$ and $D$ will be cleared to zero. Note that only the exponent field of the new TOS is checked for zero, if it is zero status bit $Z$ will set to 1.

Status Affected: S, Z. (U, V, D always zero.)
STACK CONTENTS

| BEFORE |
| :---: |
| $A$ |
| $B$ |
| $C$ |
| $D$ |

## PTOD

PUSH STACK DOUBLE PRECISION

Binary Coding

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SRE | 0 | 1 | 0 | 1 | 1 | 1 | 0 |

Hex Coding: AE IF SRE $=1$
2 E IF SRE $=0$
Execution Time: See Table 2

## Description:

The double precision operand A from the TOS is pushed back on to the stack. This is effectively a duplication of $A$ into two consecutive stack locations. The status $S$ and $Z$ are affected to report sign of the new TOS and if the new TOS is zero respectively. The status bits $\mathrm{U}, \mathrm{V}$ and D will be cleared to zero.
Status Affected: S, Z. (U, V, D always zero.)
STACK CONTENTS


## PTOS

## PUSH STACK SINGLE PRECISION

Binary Coding

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SRE | 0 | 0 | 0 | 0 | 1 | 1 | 0 |

Hex Coding: $\quad 86$ IF SRE $=1$
06 IF SRE $=0$
Execution Time: See Table 2

## Description:

This instruction effectively pushes the single precision operand from TOS on to the stack. This amounts to duplicating the operand at two locations in the stack. However, if the operand at TOS prior to the PTOS command has only its exponent field as zero, the new content of the TOS will all be zeroes. The contents of NOS will be an exact copy of the old TOS. The status bits $S$ and $Z$ are affected to report the sign of the new TOS and if the content of TOS is zero, respectively. The status bits $\mathrm{U}, \mathrm{V}$ and D will be cleared to zero.

Status Affected: S, Z. (U, V, D always zero.)
STACK CONTENTS

| BEFORE |  |
| :---: | :---: |
| $A$ |  |
| $B$ | AFTER |
| $C$ | A* See note |
| $D$ | $A$ |
| B $\rightarrow$ |  |
| $C$ |  |

[^3]MAXIMUM RATINGS beyond which useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| VDD with Respect to VSS | -0.5 V to +15.0 V |
| VCC with Respect to VSS | -0.5 V to +7.0 V |
| All Signal Voltages with Respect to VSS | -0.5 V to +7.0 V |
| Power Dissipation (Package Limitation) | 2.0 W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

OPERATING RANGE

| Part Number | Ambient Temperature | VSS | VCC | VDD |
| :--- | :---: | :---: | :---: | :---: |
| Am9512DC | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | 0 V | $+5.0 \mathrm{~V} \pm 5 \%$ | $+12 \mathrm{~V} \pm 5 \%$ |
| Am9512DM | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | 0 V | $+5.0 \mathrm{~V} \pm 10 \%$ | $+12 \mathrm{~V} \pm 10 \%$ |

ELECTRICAL CHARACTERISTICS Over Operating Range (Note 1)

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $1 \mathrm{OH}=-200 \mu \mathrm{~A}$ | 3.7 |  |  | Volts |
| VOL | Output LOW Voltage | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |  |  | 0.4 | Volts |
| VIH | Input HIGH Voltage |  | 2.0 |  | VCC | Volts |
| VIL | Input Low Voltage |  | -0.5 |  | 0.8 | Volts |
| IIX | Input Load Current | VSS $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IOZ | Data Bus Leakage | $\mathrm{VO}=0.4 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VO}=\mathrm{VCC}$ |  |  | 10 |  |
| ICC | VCC Supply Current | $T_{A}=+25^{\circ} \mathrm{C}$ |  | 50 | 90 | mA |
|  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  | 95 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  | 100 |  |
| IDD | VDD Supply Current | $T_{A}=+25^{\circ} \mathrm{C}$ |  | 50 | 90 | mA |
|  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  | 95 |  |
|  |  | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ |  |  | 100 |  |
| CO | Output Capacitance | $\mathrm{fc}=1.0 \mathrm{MHz}$, Inputs $=0 \mathrm{~V}$ |  | 8 | 10 | pF |
| Cl | Input Capacitance |  |  | 5 | 8 | pF |
| ClO | I/O Capacitance |  |  | 10 | 12 | pF |

Am9512

## SWITCHING CHARACTERISTICS

| Parameters | Description |  | Am9512DC |  | Am9512-1DC |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| TAPW | EACK LOW Pulse Width |  | 100 |  | 75 |  | ns |
| TCDR | $\mathrm{C} / \overline{\mathrm{D}}$ to $\overline{\mathrm{RD}}$ LOW Set-up Time |  | 0 |  | 0 |  | ns |
| TCDW | $\mathrm{C} / \overline{\mathrm{D}}$ to $\overline{\mathrm{WR}}$ LOW Set-up Time |  | 0 |  | 0 |  | ns |
| TCPH | Clock Pulse HIGH Width |  | 200 | 500 | 140 | 500 | ns |
| TCPL | Clock Pulse LOW Width |  | 240 |  | 160 |  | ns |
| TCSP | $\overline{\mathrm{CS}}$ LOW to $\overline{\text { PAUSE }}$ LOW Delay (Note 5) |  | 150 |  | 100 |  | ns |
| TCSR | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ LOW Set-up Time |  | 0 |  | 0 |  | ns |
| TCSW | $\overline{\mathrm{CS}}$ LOW to $\overline{W R}$ LOW Set-up Time |  | 0 |  | 0 |  | ns |
| TCY | Clock Period |  | 480 | 5000 | 320 | 2000 | ns |
| TDW | Data Valid to $\overline{W R}$ HIGH Delay |  |  | 150 |  | 100 | ns |
| TEAE | EACK LOW to END LOW Delay |  |  | 200 |  | 175 | ns |
| TEHPHR | END HIGH to PAUSE HIGH Data Read when Busy |  |  | 5.5TCY +300 |  | 5.5TCY +200 | ns |
| TEHPHW | END HIGH to $\overline{\text { PAUSE }}$ HIGH Write when Busy |  |  | 200 |  | 175 | ns |
| TEPW | END HIGH Pulse Width |  | 400 |  | 300 |  | ns |
| TEX | Execution Time |  | See Table 2 |  |  |  | ns |
| TOP | Data Bus Output Valid to $\overline{\text { PAUSE }}$ HIGH Delay |  | 0 |  | 0 |  | ns |
| TPPWR | $\overline{\text { PAUSE LOW Pulse Width Read }}$ | Data | $3.5 \mathrm{TCY}+50$ | 5.5TCY +300 | $3.5 T C Y+50$ | 5.5TCY +200 | ns |
|  |  | Status | 1.5TCY+50 | 3.5TCY+300 | 1.5TCY +50 | 3.5TCY + 200 |  |
| TPPWRB | END HIGH to $\overline{\text { PAUSE }}$ HIGH Read when Busy | Data | See Table 2 |  |  |  |  |
|  |  | Status | 1.5TCY +50 | 3.5TCY +300 | $1.5 \mathrm{TCY}+50$ | 3.5TCY+200 | ns |
| TPPWW | $\overline{\text { PAUSE LOW Pulse Width Write when Not Busy }}$ |  |  | TCSW+50 |  | TCSW+50 | ns |
| TPPWWB | PAUSE LOW Pulse Width Write when Busy |  | See Table 2 |  |  |  | ns |
| TPR | $\overline{\text { PAUSE }}$ HIGH to Read HIGH Hold Time |  | 0 |  | 0 |  | ns |
| TPW | $\overline{\text { PAUSE }}$ HIGH to Write HIGH Hold Time |  | 0 |  | 0 |  | ns |
| TRCD | $\overline{\mathrm{RD}}$ HIGH to C/D Hold Time |  | 0 |  | 0 |  | ns |
| TRCS | $\overline{\mathrm{RD}}$ HIGH to $\overline{\mathrm{CS}}$ HIGH Hold Time |  | 0 |  | 0 |  | ns |
| TRO | $\overline{\mathrm{RD}}$ LOW to Data Bus On Delay |  | 50 |  | 50 |  | ns |
| TRZ | $\overline{\mathrm{RD}}$ HIGH to Data Bus Off Delay |  | 50 | 200 | 50 | 150 | ns |
| TSAPW | SVACK LOW Pulse Width |  | 100 |  | 75 |  | ns |
| TSAR | SVACK LOW to SVREQ LOW Delay |  |  | 300 |  | 200 | ns |
| TWCD | $\overline{\text { WR }}$ HIGH to C/D Hold Time |  | 60 |  | 30 |  | ns |
| TWCS | $\overline{\text { WR }}$ HIGH to CS HIGH Hold Time |  | 60 |  | 30 |  | ns |
| TWD | $\overline{\text { WR }}$ HIGH to Data Bus Hold Time |  | 20 |  | 20 |  | ns |

NOTES:

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$, nominal supply voltages and nominal processing parameters.
2. Switching parameters are listed in alphabetical order.
3. Test conditions assume transition times of 20 ns or less, output loading of one TTL gate plus 100 pF and timing reference levels of 0.8 V and 2.0 V .
4. END HIGH pulse width is specified for $\overline{\text { EACK }}$ tied to VSS. Otherwise TEAE applies.
5. PAUSE is pulled low for both command and data operations.
6. TEX is the execution time of the current command (see the Command Execution Times table).

## TIMING DIAGRAMS

## READ OPERATION



OPERAND READ WHEN Am9512 IS BUSY


TIMING DIAGRAMS (Cont.)

OPERAND ENTRY


COMMAND OR DATA WRITE WHEN Am9512 IS BUSY

TIMING DIAGRAMS (Cont.)


MOS-213

Figure 1. Am9512 to Am8085 Interface.

# Am9517A <br> Multimode DMA Controller 

## DISTINCTIVE CHARACTERISTICS

- Four indepepndent DMA channels, each with separate registers for Mode Control, Current Address, Base Address, Current Word Count and Base Word Count.
- Transfer modes: Block, Demand, Single Word, Cascade
- Independent autoinitialization of all channels
- Memory-to-memory transfers
- Memory block initialization
- Address increment or decrement
- Master system disable
- Enable/disable control of individual DMA requests
- Directly expandable to any number of channels
- End of Process input for terminating transfers
- Software DMA requests
- Independent polarity control for DREO and DACK signals
- Compressed timing option speeds transfers - up to 2M words/second
- +5 volt power supply
- Advanced N -channel silicon gate MOS technology
- 40 pin Hermetic DIP package
- 100\% MIL-STD-883 reliability assurance testing


## GENERAL DESCRIPTION

The Am9517A Multimode Direct Memory Access (DMA) Controller is a peripheral interface circuit for microprocessor systems. It is designed to improve system performance by allowing external devices to directly transfer information to or from the system memory. Memory-to-memory transfer capability is also provided. The Am9517A offers a wide variety of programmable control features to enhance data throughput and system optimization and to allow dynamic reconfiguration under program control.
The Am9517A is designed to be used in conjunction with an external 8 -bit address register such as the Am74LS373. It contains four independent channels and may be expanded to any number of channels by cascading additional controller chips.
The three basic transfer modes allow programmability of the types of DMA service by the user. Each channel can be individually programmed to Autoinitialize to its original condition following an End of Process (EOP).
Each channel has a full 64 K address and word count capability. An external EOP signal can terminate a DMA or memory-tomemory transfer. This is useful for block search or compare operations using external comparators or for intelligent peripherals to abort erroneous services.



Pin 1 is marked for orientation.
Figure 1.
MOS-034

## INTERFACE SIGNAL DESCRIPTION

VCC: +5 Volt Supply
VSS: Ground

## CLK (Clock, Input)

This input controls the internal operations of the Am9517A and its rate of data transfers. The input may be driven at up to 3 MHz for the standard Am9517A and up to 4 MHz for the Am9517A-4.

## $\overline{\mathbf{C S}}$ (Chip Select, Input)

Chip Select is an active low input used to select the Am9517A as an I/O device during an I/O Read or I/O Write by the host CPU. This allows CPU communication on the data bus. During multiple transfers to or from the Am9517A by the host CPU, $\overline{\mathrm{CS}}$ may be held low providing $\overline{\mathrm{IOR}}$ or $\overline{\mathrm{IOW}}$ is toggled following each transfer.

## RESET (Reset, Input)

Reset is an asynchronous active high input which clears the Command, Status, Request and Temporary registers. It also clears the first/last flip/flop and sets the Mask register. Following a Reset the device is in the Idle cycle.

## READY (Ready, Input)

Ready is an input used to extend the memory read and write pulses from the Am9517A to accommodate slow memories or I/O peripheral devices.

## HACK (Hold Acknowledge, Input)

The active high Hold Acknowledge from the CPU indicates that control of the system buses has been relinc|uished.

## DREQ0-DREQ3 (DMA Request, Input)

The DMA Request lines are individual asynchronous channel request inputs used by peripheral circuits to obtain DMA service. In Fixed Priority, DREQ0 has the highest priority and DREQ3 has the lowest priority. Polarity of DREQ is programmable. Reset initializes these lines to active high.

## DB0-DB7 (Data Bus, Input/Output)

The Data Bus lines are bidirectional three-state signals connected to the system data bus. The outputs are enabled during the I/O Read by the host CPU, permitting the CPU to examine
the contents of an Address register, the Status register, the Temporary register or a Word Count register. The Data Bus is enabled to input data during a host CPU I/O write, allowing the CPU to program the Am9517A control registers. During DMA cycles the most significant eight bits of the address are output onto the data bus to be strobed into an external latch by ADSTB. In memory-to-memory operations data from the source memory location comes into the Am9517A's Temporary register on the read-from-memory half of the operation. On the write-to-memory half of the operation, the data bus outputs the Temporary register data into the destination memory location.

## $\overline{\text { IOR (I/O Read, Input/Output) }}$

I/O Read is a bidirectional active low three-state line. In the Idle cycle, it is an input control signal used by the CPU to read the control registers. In the Active cycle, it is an output control signal used by the Am9517A to access data from a peripheral during a DMA Write transfer.

## $\overline{\text { IOW }}$ (I/O Write, Input/Output)

I/O Write is a bidirectional active low three-state line. In the Idle cycle it is an input control signal used by the CPU to load information into the Am9517A. In the Active cycle it is an output control signal used by the Am9517A to load data to the peripheral during a DMA Read transfer.
Write operations by the CPU to the Am9517A require a rising $\overline{W R}$ edge following each data byte transfer. It is not sufficient to hold the $\overline{\mathrm{OWW}}$ pin low and toggle $\overline{\mathrm{CS}}$.

## $\overline{\text { EOP }}$ (End of Process, Input/Output)

$\overline{\mathrm{EOP}}$ is an active low bidirectional open-drain signal providing information concerning the completion of DMA service. When a channel's Word Count goes to zero, the Am9517A pulses EOP low to provide the peripheral with a completion signal. $\overline{E O P}$ may also be pulled low by the peripheral to cause premature completion. The reception of $\overline{E O P}$, either internal or external, causes the currently active channel to terminate the service, to set its TC bit in the Status register and to reset its request bit. If Autoinitialization is selected for the channel, the current registers will be updated from the base registers. Otherwise the channel's mask bit will be set and the register contents will remain unaltered.

During memory-to-memory transfers, EOP will be output when the TC for channel 1 occurs. EOP always applies to the channel with an active DACK; external EOPS are disregarded in DACKO-DACK3 are all inactive.
Because $\overline{E O P}$ is an open-drain signal, an external pullup resistor is required. Values of 3.3 K or 4.7 K are recommended; the $\overline{\mathrm{EOP}}$ pin can not sink the current passed by a 1 K pullup.

## A0-A3 (Address, Input/Output)

The four least significant address lines are bidirectional 3-state signals. During DMA Idle cycles they are inputs and allow the host CPU to load or read control registers. When the DMA is active, they are outputs and provide the lower 4-bits of the output address.

## A4-A7 (Address, Output)

The four most significant address lines are three-state outputs and provide four bits of address. These lines are enabled only during DMA service.

## HREQ (Hold Request, Output)

The Hold Request to the CPU is used by the DMA to request control of the system bus. Software requests or unmasked DREQs cause the Am9517A to issue HREQ.

## DACK0-DACK3 (DMA Acknowledge, Output)

The DMA Acknowledge lines indicate that a channel is active. In many systems they will be used to select a peripheral. Only one DACK will be active at a time and none will be active unless the DMA is in control of the bus. The polarity of these lines is programmable. Reset initializes them to active-low.

## AEN (Address Enable, Output)

Address Enable is an active high signal used to disable the system bus during DMA cycles to enable the output of the external latch which holds the upper byte of the address. Note that during DMA transfers HACK and AEN should be used to deselect all other I/O peripherals which may erroneously be accessed as programmed I/O during the DMA operation. The Am9517A automatically deselects itself by disabling the CS input during DMA transfers.

## ADSTB (Address Strobe, Output)

The active high Address Strobe is used to strobe the upper address byte from DB0-DB7 into an external latch.

## MEMR (Memory Read, Output)

The Memory Read signal is an active low three-state output used to access data from the selected memory location during a memory-to-peripheral or a memory-to-memory transfer.

| Name | Size | Number |
| :--- | :---: | :---: |
| Base Address Registers | 16 bits | 4 |
| Base Word Count Registers | 16 bits | 4 |
| Current Address Registers | 16 bits | 4 |
| Current Word Count Registers | 16 bits | 4 |
| Temporary Address Register | 16 bits | 1 |
| Temporary Word Count Register | 16 bits | 1 |
| Status Register | 8 bits | 1 |
| Command Register | 8 bits | 1 |
| Temporary Register | 8 bits | 1 |
| Mode Registers | 6 bits | 4 |
| Mask Register | 4 bits | 1 |
| Request Register | 4 bits | 1 |

Figure 2. Am9517A Internal Registers.

## MEMW (Memory Write, Output)

The Memory Write signal is an active low three-state output used to write data to the selected memory location during a peripheral-to-memory or a memory-to-memory transfer.

## FUNCTIONAL DESCRIPTION

The Am9517A block diagram includes the major logic blocks and all of the internal registers. The data interconnection paths are also shown. Not shown are the various control signals between the blocks. The Am9517A contains 344 bits of internal memory in the form of registers. Figure 2 lists these registers by name and shows the size of each. A detailed description of the registers and their functions can be found under Register Description.

The Am9517A contains three basic blocks of control logic. The Timing Control block generates internal timing and external control signals for the Am9517A. The Program Command Control block decodes the various commands given to the Am9517A by the microprocessor prior to servicing a DMA Request. It also decodes each channel's Mode Control word. The Priority Encoder block resolves priority contention among DMA channels requesting service simultaneously.
The Timing Control block derives internal timing from the clock input. In Am9080A systems this input will usually be the $\phi 2$ TTL clock from an Am8224. However, any appropriate system clock will suffice.

## DMA Operation

The Am9517A is designed to operate in two major cycles. These are called Idle and Active cycles. Each device cycle is made up of a number of states. The Am9517A can assume seven separate states, each composed of one full clock period. State 1 (S1) is the inactive state. It is entered when the Am9517A has no valid DMA requests pending. While in S1, the DMA controller is inactive but may be in the Program Condition, being programmed by the processor. State $0(\mathrm{SO})$ is the first state of a DMA service. The Am9517A has requested a hold but the processor has not yet returned an acknowledge. An acknowledge from the CPU will signal that transfers may begin. S1, S2, S3 and S4 are the working states of the DMA service. If more time is needed to complete a transfer than is available with normal timing, wait states (SW) can be inserted before S4 by the use of the Ready line on the Am9517A.
Memory-to-memory transfers require a read-from and a write-to-memory to complete each transfer. The states, which resemble the normal working states, use two digit numbers for identification. Eight states are required for each complete transfer. The first four states (S11, S12, S13, S14) are used for the read-from-memory half and the last four states (S21, S22, S 23 and S 24 ) for the write-to-memory half of the transfer. The Temporary Data register is used for intermediate storage of the memory byte.

## IDLE Cycle

When no channel is requesting service, the Am9517A will enter the Idle cycle and perform " S 1 " states. In this cycle the Am9517A will sample the DREQ lines every clock cycle to determine if any channel is requesting a DMA service. The device will also sample $\overline{\mathrm{CS}}$, looking for an attempt by the microprocessor to write or read the internal registers of the Am9517A. When $\overline{\mathrm{CS}}$ is low and HACK is low the Am9517A enters the Program Condition. The CPU can now establish, change or inspect the internal definition of the part by reading from or writing to the internal registers. Address lines A0-A3 are inputs to the device and select which registers will be read or written. The $\overline{\mathrm{IOR}}$ and $\overline{\text { IOW }}$ lines are used to select and time reads or writes. Due to the
number and size of the internal registers, an internal flip/flop is used to generate an additional bit of address. This bit is used to determine the upper or lower byte of the 16 -bit Address and Word Count registers. The flip/flop is reset by Master Clear or Reset. A separate software command can also reset this flip/ flop.
Special software commands can be executed by the Am9517A in the Program Condition. These commands are decoded as sets of addresses when both $\overline{\mathrm{CS}}$ and $\overline{\mathrm{IOW}}$ are active and do not make use of the data bus. Functions include Clear First/Last Flip/Flop and Master Clear.

## ACTIVE CYCLE

When the Am9517A is in the Idle cycle and a channel requests a DMA service, the device will output a HREQ to the microprocessor and enter the Active cycle. It is in this cycle that the DMA service will take place, in one of four modes:
Single Transfer Mode: In Single Transfer mode, the Am9517A will make a one-byte transfer during each HREQ/HACK handshake. When DREQ goes active, HREQ willgo active. After the CPU responds by driving HACK active, a one-byte transfer will take place. Following the transfer, HREQ will go inactive, the word count will be decremented and the address will be either incremented or decremented. When the word count goes to zero a Terminal Count (TC) will cause an Autoinitialize if the channel has been programmed to do so.
To perform a single transfer, DREQ must be held active only until the corresponding DACK goes active. If DREQ is held continuously active, HREQ will go inactive following each transfer and then will go active again and a new one-byte transfer will be made following each rising edge of HACK. In 8080A/9080A systems this will ensure one full machine cycle of execution between DMA transfers. Details of timing between the Am9517A and other bus control protocols will depend upon the characteristics of the microprocessor involved.
Block Transfer Mode: In Block Transfer mode, the Am9517A will continue making transfers until a TC (caused by the word count going to zero) or an external End of Process (EOP) is encountered. DREQ need be held active only until DACK becomes active. An autoinitialize will occur at the end of the service if the channel has been programmed for it.
Demand Transfer Mode: In Demand Transfer mode the device will continue making transfers until a TC or external $\overline{\mathrm{EOP}}$ is encountered or until DREQ goes inactive. Thus, the device requesting service may discontinue transfers by bringing DREQ inactive. Service may be resumed by asserting an active DREQ once again. During the time between services when the microprocessor is allowed to operate, the intermediate values of address and word count may be read from the Am9517A Current Address and Current Word Count registers. Autoinitialization will only occur following a TC or EOP at the end of service. Following Autoinitialization, an active-going DREQ edge is required to initiate a new DMA service.

Cascade Mode: This mode is used to cascade more than one Am9517A together for simple system expansion. The HREQ and HACK signals from the additional Am9517A are connected to the DREQ and DACK signals of a channel of the initial Am9517A. This allows the DMA requests of the additional device to propagate through the priority network circuitry of the preceding device. The priority chain is preserved and the new device must wait for its turn to acknowledge requests. Since the cascade channel in the initial device is used only for prioritizing the additional device, it does not output any address or control
signals of its own. These would conflict with the outputs of the active channel in the added device. The Am9517A will respond to DREQ with DACK but all other outputs except HREQ will be disabled.

Figure 3 shows two additional devices cascaded into an initial device using two of the previous channels. This forms a two level DMA system. More Am9517As could be added at the second level by using the remaining channels of the first level. Additional devices can also be added by cascading into the channels of the second level devices forming a third level.


Figure 3. Cascaded Am9517As.

## TRANSFER TYPES

Each of the three active transfer modes can perform three different types of transfers. These are Read, Write and Verify. Write transfers move data from an I/O device to the memory by activating $\overline{\mathrm{IOR}}$ and $\overline{M E M W}$. Read transfers move data from memory to an I/O device by activating $\overline{M E M R}$ and $\overline{\mathrm{IOW}}$. Verify transfers are pseudo transfers; the Am9517A operates as in Read or Write transfers generating addresses, responding to $\overline{E O P}$, etc., however, the memory and $1 / O$ control lines remain inactive.

Memory-to-Memory: The Am9517A includes a block move capability that allows blocks of data to be moved from one memory address space to another. When Bit C0 in the Command register is set to a logical 1 , channels 0 and 1 will operate as memory-to-memory transfer channels. Channel 0 forms the source address and channel 1 forms the destination address. The channel 1 word count is used. A memory-to-memory transfer is initiated by setting a software DMA request for channel 0 . Block Transfer Mode should be used for memory-to-memory. When channel 0 is programmed for a fixed source address, a single source word may be written into a block of memory.
When setting up the Am9517A for memory-to-memory operation, it is suggested that both channels 0 and 1 be masked out. Further, the channel 0 word count should be initialized to the same value used in channel 1. No DACK outputs will be active during memory-to-memory transfers.
The Am9517A will respond to external EOP signals during memory-to-memory transfers. Data comparators in block search schemes may use this input to terminate the service when a match is found. The timing of memory-to-memory transfers may be found in Timing Diagram 4.

Autointlalize: By programming a bit in the Mode register a channel may be set up for an Autoinitialize operation. During Autoinitialization, the original values of the Current Address and Current Word Count registers are automatically restored from the Base Address and Base Word Count registers of that channel following $\overline{E O P}$. The base registers are loaded simultaneously with the current registers by the microprocessor and remain unchanged throughout the DMA service. The mask bit is not set by EOP when the channel is in Autoinitialize. Following Autoinitialize the channel is ready to repeat its service without CPU intervention

Priority: The Am9517A has two types of priority encoding available as software selectable options. The first is Fixed Priority which fixes the channels in priority order based upon the descending value of their number. The channel with the lowest priority is 3 followed by 2,1 and the highest priority channel, 0.
The second scheme is Rotating Priority. The last channel to get service becomes the lowest priority channel with the others rotating accordingly. With Rotating Priority in a single chip DMA system, any device requesting service is guaranteed to be recognized after no more than three higher priority services have occurred. This prevents any one channel from monopolizing the system.


The priority encoder selects the highest priority channel requesting service on each active-going HACK edge. Once a channel is started, its operation will not be suspended if a request is received by a higher priority channel. The high priority channel will only gain control after the lower priority channel releases HREQ. When control is passed from one channel to another, the CPU will always gain bus control. This ensures generation of rising HACK edge to be used to initiate selection of the new highest-priority requesting channel.

Compressed Timing: In order to achieve even greater throughput where system characteristics permit, the Am9517A can compress the transfer time to two clock cycles. From Timing Diagram 3 it can be seen that state S3 is used to extend the access time of the read pulse. By removing state S3 the read pulse width is made equal to the write pulse width and a transfer consists only of state S2 to change the address and state S4 to perform the read/write. S1 states will still occur when A8-A15 need updating (see Address Generation). Timing for compressed transfers is found in Timing Diagram 6.
Address Generation: In order to reduce pin count, the Am9517A multiplexes the eight higher order address bits on the data lines. State S1 is used to output the higher order address
bits to an external latch from which they may be placed on the address bus. The falling edge of Address Strobe (ADSTB) is used to load these bits from the data lines to the latch. Address Enable (AEN) is used to enable the bits onto the address bus through a 3-state enable. The lower order address bits are output by the Am9517A directly. Lines A0-A7 should be connected to the address bus. Timing Diagram 3 shows the time relationships between CLK, AEN, ADSTB, DBO-DB7 and A0-A7.
During Block and Demand Transfer mode services which include multiple transfers, the addresses generated will be sequential. For many transfers the data held in the external address latch will remain the same. This data need only change when a carry or borrow from A7 to A8 takes place in the normal sequence of addresses. To save time and speed transfers, the Am9517A executes S1 states only when updating of A8-A15 in the latch is necessary. This means for long services, S1 states may occur only once every 256 transfers, a savings of 255 clock cycles for each 256 transfers.

## REGISTER DESCRIPTION

Current Address Register: Each channel has a 16-bit Current Address register. This register holds the value of the address used during DMA transfers. The address is automatically incremented or decremented after each transfer and the intermediate values of the address are stored in the Current Address register during the transfer. This register is written or read by the microprocessor in successive 8 -bit bytes. It may also be reinitialized by an Autoinitialize back to its original value. Autoinitialization takes place only after an EOP.

Current Word Count Register: Each channel has a 16-bit Current Word Count register. This register should be programmed with, and will return on a CPU read, a value one less than the number of words to be transferred. The word count is decremented after each transfer. The intermediate value of the word count is stored in the register during the transfer. When the value in the register goes to zero, a TC will be generated. This register is loaded or read in successive 8-bit bytes by the microprocessor in the Program Condition. Following the end of a DMA service it may also be reinitialized by an Autoinitialize back to its original value. Autoinitialize can occur only when an $\overline{E O P}$ occurs. Note that the contents of the Word Count register will be FFFF (hex) following on internally generated EOP.
Base Address and Base Word Count Registers: Each channel has a pair of Base Address and Base Word Count registers. These 16 -bit registers store the original values of their associated current registers. During Autoinitialize these values are used to restore the current registers to their original values. The base registers are written simultaneously with their corresponding current register in 8 -bit bytes during DMA programming by the microprocessor. Accordingly, writing to these registers when intermediate values are in the Current registers will overwrite the intermediate values. The Base registers cannot be read by the microprocessor.

Command Register: This 8 -bit register controls the operation of the Am9517A. It is programmed by the microprocessor in the Program Condition and is cleared by Reset. The following table lists the function of the command bits. See Figure 4 for address coding.


Mode Register: Each channel has a 6-bit Mode register associated with it. When the register is being written to by the microprocessor in the Program Condition, bits 0 and 1 determine which channel Mode register it to be written.


Request Register: The Am9517A can respond to requests for DMA service which are initiated by software as well as by a DREQ. Each channel has a request bit associated with it in the 4 -bit Request register. These are nonmaskable and subject to prioritization by the Priority Encoder network. Each register bit is set or reset separately under software control or is cleared upon generation of a TC or external EOP. The entire register is cleared by a Reset. To set or reset a bit, the software loads the proper form of the data word. See Figure 4 for address coding.


Software requests will be serviced only if the channel is in Block mode. When initiating a memory-to-memory transfer, the software request for channel 0 should be set.

Mask Register: Each channel has associated with it a mask bit which can be set to disable the incoming DREQ. Each mask bit is set when its associated channel produces an EOP if the channel is not programmed for Autoinitialize. Each bit of the 4-bit Mask register may also be set or cleared separately under software control. The entire register is also set by a Reset. This disables all DMA requests until a clear Mask register instruction allows them to occur. The instruction to separately set or clear the mask bits is similar in form to that used with the Request register. See Figure 4 for instruction addressing.


All four bits of the Mask Register may also be written with a single command.


Status Register: The Status registers may be read out of the Am9517A by the microprocessor. It indicates which channels have reached a terminal count and which channels have pending DMA requests. Bits 0-3 are set each time a TC is reached by that channel, including after each Autoinitialization. These bits are cleared by Reset and each Status Read. Bits 4-7 are set whenever their corresponding channel is requesting service.


Temporary Register: The Temporary register is used to hold data during memory-to-memory transfers. Following the completion of the transfers, the last word moved can be read by the microprocessor in the Program Condition. The Temporary register always contains the last byte transferred in the previous memory-to-memory operation, unless cleared by a Reset.

Software Commands: There are two special software commands which can be executed in the Program Condition. They do not depend on any specific bit pattern on the data bus. The two software commands are:

Glear First/Last Flip/Flop: This command may be issued prior to writing or reading Am9517A address or word count information. This initializes the flip/flop to a known state so that subsequent accesses to register contents by the microprocessor will address lower and upper bytes in the correct sequence.
Master Clear: This software instruction has the same effect as the hardware Reset. The Command, Status, Request, Temporary and Internal First/Last Flip/Flop registers are cleared and the Mask register is set. The Am9517A will enter the Idle cycle.
Figure 4 lists the address codes for the software commands.

| Interface Signals |  |  |  |  |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3 | A2 | A1 | AO | $\overline{\text { IOR }}$ | IOW |  |
| 1 | 0 | 0 | 0 | 0 | 1 | Read Status Register |
| 1 | 0 | 0 | 0 | 1 | 0 | Write Command Register |
| 1 | 0 | 0 | 1 | 0 | 1 | Illegal |
| 1 | 0 | 0 | 1 | 1 | 0 | Write Request Register |
| 1 | 0 | 1 | 0 | 0 | 1 | Illegal |
| 1 | 0 | 1 | 0 | 1 | 0 | Write Single Mask Register Bit |
| 1 | 0 | 1 | 1 | 0 | 1 | Illegal |
| 1 | 0 | 1 | 1 | 1 | 0 | Write Mode Register |
| 1 | 1 | 0 | 0 | 0 | 1 | Illegal |
| 1 | 1 | 0 | 0 | 1 | 0 | Clear Byte Pointer Flip/Flop |
| 1 | 1 | 0 | 1 | 0 | 1 | Read Temporary Register |
| 1 | 1 | 0 | 1 | 1 | 0 | Master Clear |
| 1 | 1 | 1 | 0 | 0 | 1 | Illegal |
| 1 | 1 | 1 | 0 | 1 | 0 | Illegal |
| 1 | 1 | 1 | 1 | 0 | 1 | Illegal |
| 1 | 1 | 1 | 1 | 1 | 0 | Write All Mask Register Bits |

Figure 4. Register and Function Addressing.


Figure 5. Word Count and Address Register Command Codes.

Am9517A
MAXIMUM RATINGS above which useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| VCC with Respect to VSS | -0.5 V to +7.0 V |
| All Signal Voltages with Respect to VSS | -0.5 V to +7.0 V |
| Power Dissipation (Package Limitation) | 1.5 W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## OPERATING RANGE

Part Number $\quad T_{A} \quad$ VCC

| Am9517ADC/PC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ |
| :--- | :---: | :---: |
| Am9517A-1DC/PC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ |
| Am9517A-4DC/PC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 5 \%$ |
| Am9517ADM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 10 \%$ |

ELECTRICAL CHARACTERISTICS over operating range (Note 1)

| Paramete | Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $1 \mathrm{OH}=-200 \mu \mathrm{~A}$ | 2.4 |  |  | Volts |
|  |  | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$, (HREQ Only) | 3.3 |  |  |  |
| VOL | Output LOW Voltage | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |  |  | 0.4 | Volts |
| VIH | Input HIGH Voltage |  | 2.0 |  | VCC+0.5 | Volts |
| VIL | Input LOW Voltage |  | -0.5 |  | 0.8 | Volts |
| IIX | Input Load Current | VSS $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| 102 | Output Leakage Current | $V C C \leqslant V O \leqslant V S S+.40$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| ICC | VCC Supply Current | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 65 | 130 | mA |
|  |  | $\mathrm{T}_{\dot{A}}=0^{\circ} \mathrm{C}$ |  | 75 | 150 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  | 175 |  |
| CO | Output Capacitance | $\mathrm{fc}=1.0 \mathrm{MHz}$, Inputs $=0 \mathrm{~V}$ |  | 4 | 8 | pF |
| Cl | Input Capacitance |  |  | 8 | 15 | pF |
| ClO | 1/O Capacitance |  |  | 10 | 18 | pF |

## NOTES:

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$, nominal supply voltage and nominal processing parameters.
2. Input timing parameters assume transition times of 20 ns or less. Waveform measurement points for both input and output signals are 2.0 V for High and 0.8 V for Low, unless otherwise noted.
3. Output loading is 1 Standard TTL gate plus 50pF capacitance unless noted otherwise.
4. The new IOW or $\overline{\text { MEMW }}$ pulse width for normal write will be TCY-100ns and for extended write will be 2TCY-100ns. The net $\overline{\mathrm{OR}}$ or $\overline{\mathrm{MEMR}}$ pulse width for normal read will be 2 TCY-50ns and for compressed read will be TCY-50ns.
5. TDQ is specified for two different output HIGH levels. TDQ1 is measured at 2.0 V . TDQ2 is measured at 3.3 V . The value for TDQ2 assumes an external $3.3 \mathrm{k} \Omega$ pull-up resistor connected from HREQ to VCC.
6. DREQ should be held active until DACK is returned.
7. DREQ and DACK signals may be active high or active low. Timing diagrams assume the active high mode.
8. Output loading on the data bus is 1 Standard TTL gate plus 15 pF for the minimum value and 1 Standard TTL gate plus 100 pF for the maximum value.
9. Successive read and/or write operations by the external processor to program or examine the controller must be timed to allow at least 600 ns for the Am9517A or Am9517A-1 and at least 450ns for the Am9517A-4 as recovery time between active read or write pulses.
10. Parameters are listed in alphabetical order.
11. Pin 5 is an input that should always be at a logic high level. An internal pull-up resistor will establish a logic high when the pin is left floating. Alternatively, pin 5 may be tied to VCC.
12. Signals $\overline{\operatorname{READ}}$ and $\overline{\text { WRITE }}$ refer to $\overline{\overline{O R}}$ and $\overline{\mathrm{MEMW}}$ respectively for peripheral-to-memory DMA operations and to $\overline{M E M R}$ and $\overline{\text { IOW }}$ respectively for memory-to-peripheral DMA operations.
13. If N wait states are added during the write-to-memory half of a memory-to-memory transfer, this parameter will increase by N (TCY).

## SWITCHING CHARACTERISTICS

ACTIVE CYCLE (Notes 2, 3, 10, 11 and 12)

|  |  | Am9517A |  | Am9517A-1 |  | Am9517A-4 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min | Max | Min | Max | Min | Max |  |
| TAEL | AEN HIGH from CLK LOW (S1) Delay Time |  | 300 |  | 300 |  | 225 | ns |
| TAET | AEN LOW from CLK HIGH (S1) Delay Time |  | 200 |  | 200 |  | 150 | ns |
| TAFAB | ADR Active to Float Delay from CLK HIGH |  | 150 |  | 150 |  | 120 | ns |
| TAFC | $\overline{\text { READ }}$ or $\overline{\text { WRITE }}$ Float from CLK HIGH |  | 150 |  | 150 |  | 120 | ns |
| TAFDB | DB Active to Float Delay from CLK HIGH |  | 250 |  | 250 |  | 190 | ns |
| TAHR | ADR from $\overline{\text { READ }}$ HIGH Hold Time | TCY-100 |  | TCY-100 |  | TCY-100 |  | ns |
| TAHS | DB from ADSTB LOW Hold Time | 50 |  | 50 |  | 40 |  | ns |
| TAHW | ADR from WRITE HIGH Hold Time | TCY-50 |  | TCY-50 |  | TCY-50 |  | ns |
| TAK | DACK Valid from CLK LOW Delav Time |  | 280 |  | 280 |  | 220 | ns |
|  | $\overline{\text { EOP }}$ HIGH from CLK HIGH Delay Time |  | 250 |  | 250 |  | 190 | ns |
|  | $\overline{\text { EOP }}$ LOW to CLK HIGH Dalay Time |  | 250 |  | 250 |  | 190 | ns |
| TASM | ADR Stable from CLK HIGH |  | 250 |  | 250 |  | 190 | ns |
| TASS | DB to ADSTB LOW Setup Time | 100 |  | 100 |  | 100 |  | ns |
| TCH | Clock High Time (Transitions $\leqslant 10 \mathrm{~ns}$ ) | 120 |  | 120 |  | 100 |  | ns |
| TCL | Clock Low Time (Transitions $\leqslant 10 \mathrm{~ns}$ ) | 150 |  | 150 |  | 110 |  | ns |
| TCY | CLK Cycle Time | 320 |  | 320 |  | 250 |  | ns |
| TDCL | CLK HIGH to $\overline{\text { READ }}$ or WRITE LOW Delay (Note 4) |  | 270 |  | 270 |  | 200 | ns |
| TDCTR | READ HIGH from CLK HIGH (S4) Delay Time (Note 4) |  | 270 |  | 270 |  | 210 | ns |
| TDCTW | WRITE HIGH from CLK HIGH (S4) Delay Time (Note 4) |  | 200 |  | 200 |  | 150 | ns |
| TDQ1 | HREQ Valid from CLK HIGH Delay Time (Note 5) |  | 160 |  | 160 |  | 120 | ns |
| TDQ2 |  |  | 250 |  | 250 |  | 190 | ns |
| TEPS | $\overline{\text { EOP }}$ LOW from CLK LOW Setup Time | 60 |  | 60 |  | 45 |  | ns |
| TEPW | $\overline{\text { EOP Pulse Width }}$ | 300 |  | 300 |  | 225 |  | ns |
| TFAAB | ADR Float to Active Delay from CLK HIGH |  | 250 |  | 250 |  | 190 | ns |
| TFAC | $\overline{\text { READ }}$ or $\overline{\text { WRITE }}$ Active from CLK HIGH |  | 200 |  | 200 |  | 150 | ns |
| TFADB | DB Float to Active Delay from CLK HIGH |  | 300 |  | 300 |  | 225 | ns |
| THS | HACK valid to CLK HIGH Setup Time | 100 |  | 100 |  | 75 |  | ns |
| TIDH | Input Data from $\overline{\text { MEMR HIGH Hold Time }}$ | 0 |  | 0 |  | 0 |  | ns |
| TIDS | Input Data to MEMR HIGH Setup Time | 250 |  | 250 |  | 190 |  | ns |
| TODH | Output Data from $\overline{\text { MEMW }}$ HIGH Hold Time | 20 |  | 20 |  | 20 |  | ns |
| TODV | Output Data Valid to $\overline{\text { MEMW }}$ HIGH (Note 13) | 200 |  | 200 |  | 125 |  | ns |
| TOS | DREQ to CLK LOW (S1, S4) Setup Time | 120 |  | 120 |  | 90 |  | ns |
| TRH | CLK to READY LOW Hold Time | 20 |  | 20 |  | 20 |  | ns |
| TRS | READY to CLK LOW Setup Time | 100 |  | 100 |  | 60 |  | ns |
| TSTL | ADSTB HIGH from CLK HIGH Delay Time |  | 200 |  | 200 |  | 150 | ns |
| TSTT | ADSTB LOW from CLK HIGH Delay Time |  | 140 |  | 140 |  | 110 | ns |

## Am9517A

## SWITCHING CHARACTERISTICS

PROGRAM CONDITION (IDLE CYCLE)
(Notes 2, 3, 10, 11 and 12)
Am9517A Am9517A-1 Am9517A-4

| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TAR | ADR Valid or $\overline{\text { CS }}$ LOW to $\overline{\text { READ }}$ LOW | 50 |  | 50 |  | 50 |  | ns |
| TAW | ADR Valid to WRITE HIGH Setup Time | 200 |  | 200 |  | 150 |  | ns |
| TCW | $\overline{\text { CS }}$ LOW to WRITE HIGH Setup Time | 200 |  | 200 |  | 150 |  | ns |
| TDW | Data Valid to WRITE HIGH Setup Time | 200 |  | 200 |  | 150 |  | ns |
| TRA | ADR or $\overline{C S}$ Hold from $\overline{\text { READ }}$ HIGH | 0 |  | 0 |  | 0 |  | ns |
| TRDE | Data Access from $\overline{\text { READ L L }}$ (Note 8) |  | 300 |  | 200 |  | 200 | ns |
| TDRF | DB Float Delay from $\overline{\text { READ }}$ HIGH | 20 | 150 | 20 | 100 | 20 | 100 | ns |
| TRSTD | Power Supply HIGH to RESET LOW Setup Time | 500 |  | 500 |  | 500 |  | $\mu \mathrm{S}$ |
| TRSTS | RESET to First $\overline{\text { IOWR }}$ | 2 |  | 2 |  | 2 |  | TCY |
| TRSTW | RESET Pulse Width | 300 |  | 300 |  | 300 |  | ns |
| TRW | READ Width | 300 |  | 300 |  | 250 |  | ns |
| TWA | ADR from WRITE HIGH Hold Time | 20 |  | 20 |  | 20 |  | ns |
| TWC | $\overline{\overline{C S}}$ HIGH from $\overline{\text { WRITE }}$ HIGH Hold Time | 20 |  | 20 |  | 20 |  | ns |
| TWD | Data from WRITE HIGH Hold Time | 30 |  | 30 |  | 30 |  | ns |
| TWWS | Write Width | 200 |  | 200 |  | 200 |  | ns |
| TAD | Data Access from ADR Valid, $\overline{\text { CS }}$ LOW |  | 350 |  | 300 |  | 300 | ns |

## SWITCHING WAVEFORMS



Timing Diagram 1. Program Condition Write Timing (Note 9).
$\qquad$


Timing Diagram 2. Program Condition Read Cycle (Note 9).

## SWITCHING WAVEFORMS (Cont.)



Timing Diagram 3. Active Cycle Timing Diagram.

## SWITCHING WAVEFORMS (Cont.)



Timing Diagram 4. Memory-to-Memory.


Timing Diagram 7. Reset Timing.

## APPLICATION INFORMATION

Figure 6 shows a convenient method for configuring a DMA system with the Am9517A Controller and a microprocessor system. The Multimode DMA Controller issues a Hold Request to the processor whenever there is at least one valid DMA Request from a peripheral device. When the processor replies with a Hold Acknowledge signal, the Am9517A takes control of the Address Bus, the Data Bus and the Control Bus. The address for the first transfer operation comes out in two bytes - the least significant eight bits on the eight Address outputs and the most
significant eight bits on the Data Bus. The contents of the Data Bus are then latched into the Am74LS373 register to complete the full 16 bits of the Address Bus. The Am74LS373 is a high speed, low power, 8 -bit, 3 -state register in a 20 -pin package. After the initial transfer takes place, the register is updated only after a carry or borrow is generated in the least significant address byte. Four DMA channels are provided when one Am9517A is used.


MOS-043

Figure 6. Basic DMA Configuration.

Metallization and Pad Layout


DIE SIZE $0.198^{\prime \prime} \times 0.210^{\prime \prime}$

# Am9519 <br> Universal Interrupt Controller 

## DISTINCTIVE CHARACTERISTICS

- Eight individually maskable interrupt inputs
- Software interrupt request capability
- Fuily programmable 1,2,3 or 4 byte responses
- Unlimited daisy-chain expansion capability
- Fixed or rotating priority resolution
- Common vector option
- Polled mode option
- Optional automatic clearing of acknowledged interrupts
- Bit set/reset capability for Mask register
- Master Mask bit disables all interrupts
- Pulse-catching interrupt input circuitry
- Polarity control of interrupt inputs and output
- Various timing options including 8085A compatible Am9519-1
- Single +5 V supply
- $100 \%$ MIL-STD- 883 reliability assurance testing


## GENERAL DESCRIPTION

The Am9519 Universal Interrupt Controller is a processor support circuit that provides a powerful interrupt structure to increase the efficiency and versatility of microcomputer-based systems. A single Am9519 manages up to eight maskable interrupt request inputs, resolves priorities and supplies up to four bytes of fully programmable response for each interrupt. It uses a simple expansion structure that allows many units to be cascaded for control of large numbers of interrupts. Several programmable control features are provided to enhance system flexibility and optimization.
The Universal Interrupt Controller is designed with a general purpose interface to facilitate its use with a wide range of digital systems, including most popular 8-bit microprocessors. Since the response bytes are fully programmable, any instruction or vectoring protocol appropriate for the host processor may be used.
When the Am9519 controller receives an unmasked Interrupt Request, it issues a Group Interrupt output to the CPU. When the interrupt is acknowledged, the controller outputs the one-to-four byte response associated with the highest priority unmasked interrupt request. The ability of the CPU to set interrupt requests under software control permits hardware prioritization of software tasks and aids system diagnostic and maintenance procedures.



Pin 1 is marked for orientation.
MOS-019

## INTERFACE SIGNAL DESCRIPTION

VCC: +5 Volt Power Supply
VSS: Ground
DB0 - DB7 (Data Bus, Input/Output)
The eight bidirectional data bus signals are used to transfer information between the Am9519 and the system data bus. The direction of transfer is controlled by the $\overline{\mathrm{ACK}}$, $\overline{W R}$ and $\overline{R D}$ input signals. Programming and control information are written into the device; status and response data are output by it.

## $\overline{\mathbf{C S}}$ (Chip Select, Input)

The active low Chip Select input enables read and write operations on the data bus. Interrupt acknowledge responses are not conditioned by $\overline{\mathrm{CS}}$.

## $\overline{\text { RD }}$ (Read, Input)

The active low Read signal is conditioned by $\overline{\mathrm{CS}}$ and indicates that information is to be transferred from the Am9519 to the data bus.

## $\overline{W R}$ (Write, Input)

The active low Write signal is conditioned by $\overline{\mathrm{CS}}$ and indicates that data bus information is to be transferred from the data bus to a location within the Am9519.

## C/D (Control/Data, Input)

The $C / \bar{D}$ control signal selects source and destination locations for data bus read and write operations. Data read or write transfers are made to or from preselected internal registers or memory locations. Control write operations load the command register and control read operations output the status register.

## IREOO - IREQ7 (Interrupt Request, Input)

The Interrupt Request signals are used by external devices to indicate that service by the host CPU is desired. IREQ inputs are accepted asynchronously and they may be programmed for either a high-to-low or low-to-high
edge transition. Active inputs are latched internally in the Interrupt Request Register. After the IRR bit is cleared, an IREQ transition of the programmed polarity must occur to iniciate another request.

## $\overline{\text { RIP }}$ (Response In Process, Input/Output)

Response In Process is a bidirectional signal used when two or more Am9519 circuits are cascaded. It permits multibyte response transfers to be completed without interference from higher priority interrupts. An Am9519 that is responding to an acknowledged interrupt will treat $\overline{\mathrm{RIP}}$ as an output and hold it low until the acknowledge response is finished. An Am9519 without an acknowledged interrupt will treat $\overline{\text { RIP }}$ as an input and will ignore $\overline{\text { IACK }}$ pulses as long as $\overline{\text { RIP }}$ is low. The $\overline{\mathrm{RIP}}$ output is open drain and requires an exiernal pullup iesister to vCC.

## $\overline{\text { IACK }}$ (Interrupt Acknowledge, Input)

The active low Interrupt Acknowledge line indicates that the external system is asking for interrupt response information. Depending on the programmed state of the Am9519, it will accept 1, 2, 3 or 4 IACK pulses; one response byte is transferred per pulse. The first $\overline{\text { IACK }}$ pulse causes selection of the highest priority unmasked pending interrupt request and generates a $\overline{\text { RIP }}$ output signal.

## $\overline{\text { PAUSE }}$ (Pause, Output)

The active-low Pause signal is used to coordinate interrupt responses with data bus and control timing. Pause goes low when the first $\overline{\mathrm{ACK}}$ is received and remains low until $\overline{\mathrm{RIP}}$ goes low. The external system can use Pause to stretch the acknowledge cycle and allow the control timing to automatically adjust to the actual priority resolution delays in the interrupt system. Second, third and fourth response bytes do not cause Pause to go low. Pause is an open drain output and requires an external pullup resistor to VCC.

## EO (Enable Out, Output)

The active high EO signal is used to implement daisychained cascading of several Am9519 circuits. EO is connected to the El input of the next lower priority chip. On receipt of an interrupt acknowledge, each EO will go inactive until it has been determined that no valid interrupt request is pending on that chip. If an active request is present, EO remains low. EO is also held low when the master mask bit is active, thus disabling all lower priority chips.

## El (Enable In, Input)

The active high El signal is used to implement daisychained cascading of several Am9519 circuits. El is connected to EO of the next higher priority chip. It may also be used as a hardware disable input for the interrupt system. When EI is low $\overline{\mathrm{ACK}}$ inputs are ignored. EI is internally pulled up to VCC so that no external pullup is needed when $E l$ is not used.

## GINT (Group Interrupt, Output)

The Group Interrupt output signal indicates that at least one unmasked interrupt request is pending. It may be programmed for active high or active low polarity. When active low, the output is open drain and requires an external pull up resistor to VCC.

## REGISTER DESCRIPTION

Interrupt Request Register (IRR): The 8 -bit IRR is used to store pending interrupt requests. A bit in the IRR is set whenever the corresponding IREQ input goes active. Bits may also be set under program control from the CPU, thus permitting software generated interrupts. IRR bits may be cleared'under program control. An IRR bit is automatically cleared when its interrupt is acknowledged. All IRR bits are cleared by a reset function.

Interrupt Service Register (ISR): The 8-bit ISR contains one bit for each IREQ input. It is used to indicate that a pending interrupt has been acknowledged and to mask all lower priority interrupts. When a bit is set by the acknowledge logic in the ISR, the corresponding IRR bit is cleared. If an acknowledged interrupt is not programmed to be automatically cleared, its ISR bit must be cleared by the CPU under program control when it is desired to permit interrupts from lower priority devices. When the interrupt is programmed for automatic clearing, the ISR bit is automatically reset during the acknowledge sequence. All ISR bits are cleared by a reset function.

Interrupt Mask Register (IMR): The 8 -bit IMR is used to enable or disable the individual interrupt inputs. The IMR bits correspond to the IREQ inputs and all eight may be loaded, set or cleared in parallel under program control. In addition, individual IMR bits may be set or cleared by the CPU. A reset function will set all eight mask bits, disabling all requests. A mask bit that is set does not disable the IRR, and an IREQ that arrives while a corresponding mask bit is set will cause an interrupt later when the mask bit is cleared. Only unmasked interrupt inputs can generate a Group Interrupt output.

Response Memory: An $8 \times 32$ read/write response memory is included in the Am9519. It is used to store up to four bytes of response information for each of the eight interrupt request inputs. All bits in the memory are programmable, allowing any desired vector, opcode, instruction or other data to be entered. The Am9519 transfers the interrupt response information for the highest priority unmasked interrupt from the memory to the data bus when the $\overline{\mathrm{ACK}}$ input is active.

Auto Clear Register: The 8 -bit Auto Clear register contains one bit for each IREQ input and specifies the operating mode for each of the ISR bits. When an auto clear bit is off, the corresponding ISR bit is set when that interrupt is acknowledged and is cleared by software command. When an auto clear bit is on, the corresponding ISR bit is cleared by the hardware before the end of the acknowledge sequence. A reset function clears all auto clear bits.

Status Register: The 8-bit Status register contains information concerning the internal state of the chip. It is especially useful when operating in the polled mode in order to identify interrupting devices. Figure 1 shows the status register bit assignments. The polarity of the GINT bit 7 is not affected by the GINT polarity control (Mode bit 3). The Status register is read by executing a read operation ( $\overline{C S}=0, \overline{R D}=0$ ) with the control location selected ( $C / \bar{D}$ $=1$ ).

Mode Register: The 8-bit Mode register controls the operating options of the Am9519. Figure 2 shows the bit assignments for the Mode register. The five low order mode bits ( 0 through 4) are loaded in parallel by command. Bits 5, 6 and 7 are controlled by separate commands. (See Figure 4.) The Mode register cannot be read out directly to the data bus, but Mode bits 0,2 and 7 are available as part of the Status register.

Command Register: The 8-bit Command register stores the last command entered. Depending upon the command opcode, it may initiate internal actions or precondition the part for subsequent data bus transfers. The Command register is loaded by executing a write operation $(\overline{W R}=0)$ with the control location selected $(C / \bar{D}=1)$, as shown in Figure 3.

Byte Count Register: The length in bytes of the response associated with each interrupt is independently programmed so that different interrupts may have different length responses. The byte count for each response is stored in eight 2-bit Byte Count registers. For a given interrupt the Am9519 will expect to receive a number of $\overline{\mathrm{IACK}}$ pulses that equals the corresponding byte count, and will hold RIP low until the count is satisfied.


Figure 1. Status Register Bit Assignments.

## FUNCTIONAL DESCRIPTION

Interrupts are used to improve system throughput and response time by eliminating heavy dependence on software polling procedures. Interrupts allow external devices to asynchronously modify the instruction sequence of a program being executed. In systems with multiple interrupts, vectoring can further improve performance by allowing direct identification of the interrupting device and its associated service routine. The Am9519 Universal Interrupt Controller contains, on one chip, all of the circuitry necessary to detect, prioritize and manage eight vectored interrupts. It includes many options and operating modes that permit the design of sophisticated interrupt systems.

## Reset

The reset function is accomplished by software command or automatically during power-up. The reset command may be issued by the CPU at any time. Internal power up circuitry is triggered when VCC reaches a predetermined threshold, causing a brief internal reset pulse. In both cases, the resulting internal state of the machine is that all registers are cleared except the Mask register which is set. Thus no Group Interrupt will be generated and no interrupt requests will be recognized. The response memory and Byte Count registers are not affected by reset. Their contents after power-up are unpredictable and must be established by the host CPU during initialization.

## Operating Sequence

A brief description of a typical sequence of events in an operating interrupt system will illustrate the general interactions among the host CPU, the interrupt controller and the interrupting peripheral.

1. The Am9519 controller is initialized by the CPU in order to customize its configuration and operation for the application at hand. Both the controller and the CPU are then enabled to accept interrupts.


Figure 2. Mode Register Bit Assignments.
2. One (or more) of the interrupt request inputs to the controller becomes active indicating that peripheral equipment is asking for service. The controller asynchronously accepts and latches the request(s).
3. If the request is masked, no further action takes place. If the request is not masked, a Group Interrupt output is generated by the controller.
4. The GINT signal is recognized by the CPU which normally will complete the execution of the current instruction, insert an interrupt acknowledge sequence into its instruction execution stream, and disable its internal interrupt structure. The controller expects to receive one or more $\overline{\mathrm{IACK}}$ signals from the CPU during the acknowledge sequence.
5. When the controller receives the $\overline{\mathrm{ACK}}$ signal, it brings PAUSE low and selects the highest priority unmasked pending request. When selection is complete, the $\overline{\text { RIP }}$ output is brought low and the first byte in the response memory associated with the selected request is output on the data bus. $\overline{\text { PAUSE }}$ stays low until RIP goes low. $\overline{\text { RIP }}$ stays low until the last byte of the response has been transferred.
6. During the acknowledge sequence, the IRR bit corresponding to the selected request is automatically cleared, and the corresponding ISR bit is set. When the ISR bit is set, the Group Interrupt output is disabled until a higher priority request arrives or the ISR bit is cleared. The ISR bit will be cleared by either hardware or software.
7. If a higher priority request arrives while the current request is being serviced, GINT will be output by the controller, but will be recognized and acknowledged only if the CPU has its interrupt input enabled. If acknowledged, the corresponding higher priority ISR bit will be set and the requests nested.

## Information Transfers

Figure 3 shows the control signal configurations for all information transfer operations between the Am9519 and the data bus. The following conventions are assumed: $\overline{\mathrm{RD}}$ and $\overline{W R}$ active are mutually exclusive; $\overline{R D}, \overline{W R}$ and $C / \bar{D}$ have no meaning unless $\overline{C S}$ is low; active $\overline{\mathrm{IACK}}$ pulses occur only when $\overline{\mathrm{CS}}$ is high.

For reading, the Status register is selected directly by the $\mathrm{C} / \overline{\mathrm{D}}$ control input. Other internal registers are read by preselecting the desired register with mode bits 5 and 6, and then executing a data read. The response memory can be read only with $\overline{\text { IACK }}$ pulses. For writing, the Command register is selected directly by the C/D control input. The Mask and Auto Clear registers are loaded following specific commands to that effect. To load each level of the response memory, the response preselect command is issued to select the desired level. An appropriate number of data write operations are then executed to load that level.

| CONTROL INPUT |  |  |  |  | DATA BUS OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { cs }}$ | CID | $\overline{\text { RD }}$ | WR | $\overline{\text { IACK }}$ |  |
| 0 | 0 | 0 | 1 | 1 | Transfer contents of preselected data register to data bus |
| 0 | 0 | 1 | 0 | 1 | Transfer contents of data bus to preselected data register |
| 0 | 1 | 0 | 1 | 1 | Transfer contents of status register to data bus |
| 0 | 1 | 1 | 0 | 1 | Transfer contents of data bus to command register |
| 1 | X | X | $x$ | 0 | Transfer contents of selected response memory location to data bus |
| 1 | X | X | X | 1 | No information transferred |

Figure 3. Summary of Data Bus Transfers.

The Pause output may be used by the host CPU to ensure that proper timing relationships are maintained with the Am9519 when $\overline{\mathrm{ACK}}$ is active. The $\overline{\mathrm{ACK}}$ pulse width required depends on several variables, including: operating temperature, internal logic delays, number of interrupt controllers chained together, and the priority level of the interrupt being acknowledged. When delays in these variables combine to delay selection of a request following the falling edge of the first $\overline{\mathrm{IACK}}$, the Pause output may be used to extend the $\overline{\text { IACK }}$ pulse, if necessary. Pause will remain low until a request has been selected, as indicated by the falling edge of RIP. Typically, the internal interrupt selection process is quite fast, especially for systems with a single Am9519, and Pause will consequently remain low for only a very brief interval and will not cause extension of the $\overline{\text { IACK }}$ timing.

## Operating Options

The Mode register specifies the various combinations of operating options that may be selected by the CPU. It is cleared by power-up or by a reset command.
Mode bit 0 specifies the rotating/fixed priority mode (see Figure 2). In the fixed mode, priority is assigned to the request inputs based upon their physical location at the
chip interface, with IREQ0 the highest and IREO7 the lowest. In the rotating mode, relative priority is the same as for the fixed mode and the most recently serviced request is assigned the lowest priority. In the fixed mode, a lower priority request might never receive service if enough higher priority requests are active. In the rotating mode, any request will receive service within a maximum of seven other service cycles no matter what pattern the request inputs follow.
Mode bit 1 selects the individual/common vector option. Individual vectoring provides a unique location in the response memory for each interrupt request. The common vector option always supplies the response associated with IREQO no matter which request is being acknowledged.
Mode bit 2 specifies interrupt or polled operation. In the polled mode the Group Interrupt output is disabled. The CPU may read the Status register to determine if a request is pending. Since $\overline{\mathrm{IACK}}$ pulses are not normally supplied in polled mode, the IRR bit is not automatically cleared, but may be cleared by command. With no $\overline{\text { IACK }}$ input the ISR and the response memory are not used. An Am9519 in the polled mode has El connected to EO so that in multichip interrupt systems the polled chip is functionally removed from the priority hierarchy.

Mode bit 3 specifies the sense of the GINT output. When active high polarity is selected the output is a two-state configuration. For active low polarity, the output is open drain and requires an external pull-up resistor to provide the high logic level. The open drain output allows wiredor configurations with other similar output signals.
Mode bit 4 specifies the sense of the IREQ inputs. When active low polarity is selected, the IRR responds to falling edges on the request inputs. When active high is selected, the IRR responds to rising edges.
Mode bits 5 and 6 specify the register that will be read on subsequent data read operations ( $C / \bar{D}=0, \overline{R D}=0$ ). This preselection remains valid until changed by a reset or a command.
Mode bit 7 is the master mask bit that disables all request inputs. It is used to disable all interrupts without modifying the IMR so that the previous IMR contents are valid when interrupts are re-enabled. When the master mask bit is low, it causes the EO line to remain disabled (low). Thus, for multiple-chip interrupt systems, one master mask bit can disable the whole interrupt structure. Alternatively, portions of the structure may be disabled. The state of the master mask bit is available as bit S3 of the Status register.

## Programming

After reset, the Am9519 must be initialized by the CPU in order to perform useful work. At a minimum, the master mask bit and at least one of the IMR bits should be enabled. If vectoring is to be used, the response memory must be loaded; if not, the mode must be changed to a non-vectored configuration. Normally, the first step will be to modify the Mode register and the Auto clear register in order to establish the configuraton desired for the application. Then the response memory and byte count will be loaded for those request levels that will be in use. Finally, the master mask bit and at least portions of the IMR will be enabled to allow interrupt processing to proceed.

## Commands

The host CPU configures, changes and inspects the internal condition of the Am9519 using the set of commands shown in Figure 4. An " X " entry in the table indicates a "don't care" state. All commands are entered by directly loading the Command register as shown in Figure 3 ( $C / \bar{D}=1, \overline{W R}$ $=0$ ). Figure 5 shows the coding assignments for the Byte Count registers. A detailed description of each command is contained in the Am9519 Application Note AMPUB071.

| BY1 | BY0 | COUNT |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 2 |
| 1 | 0 | 3 |
| 1 | 1 | 4 |

Figure 5. Byte Count Coding.

| COMMAND CODE |  |  |  |  |  |  |  | COMMAND DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Reset |
| 0 | 0 | 0 | 1 | 0 | X | X | X | Clear all IRR and all IMR bits |
| 0 | 0 | 0 | 1 | 1 | B2 | B1 | B0 | Clear IRR and IMR bit specified by B2, B1, B0 |
| 0 | 0 | 1 | 0 | 0 | X | X | X | Clear all IMR bits |
| 0 | 0 | 1 | 0 | 1 | B2 | B1 | B0. | Clear IMR bit specified by B2, B1, B0 |
| 0 | 0 | 1 | 1 | 0 | X | X | X | Set all IMR bits |
| 0 | 0 | 1 | 1 | 1 | B2 | B1. | B0 | Set IMR bit specified by B2, B1, B0 |
| 0 | 1 | 0 | 0 | 0 | X | X | X | Clear all IRR bits |
| 0 | 1 | 0 | 0 | 1 | B2 | B1 | B0 | Clear IRR bit specified by B2, B1, B0 |
| 0 | 1 | 0 | 1 | 0 | X | X | X | Set all IRR bits |
| 0 | 1 | 0 | 1 | 1 | B2 | B1 | B0 | Set IRR bit specified by B2, B1, B0 |
| 0 | 1 | 1 | 0 | X | X | X | X | Clear highest priority ISR bit |
| 0 | 1 | 1 | 1 | 0 | X | X | X | Clear all ISR bits |
| 0 | 1 | 1 | 1 | 1 | B2 | B1 | B0 | Clear ISR bit specified by B2, B1, B0 |
| 1 | 0 | 0 | M4 | M3 | M2 | M1 | M0 | Load Mode register bits 0-4 with specified pattern |
| 1 | 0 | 1 | 0 | M6 | M5 | 0 | 0 | Load Mode register bits 5, 6 with specified pattern |
| 1 | 0 | 1 | 0 | M6 | M5 | 0 | 1 | Load Mode register bits 5,6 and set mode bit 7 |
| 1 | 0 | 1 | 0 | M6 | M5 | 1 | 0 | Load Mode register bits 5, 6 and clear mode bit 7 |
| 1 | 0 | 1 | 1 | X | X | X | X | Preselect IMR for subsequent loading from data bus |
| 1 | 1 | 0 | 0 | X | X | X | X | Preselect Auto Clear register for subsequent loading from data bus |
| 1 | 1 | 1 | BY1 | BYO | L2 | L1 | L0 | Load BY1, BYO into byte count register and preselect response memory level specified by L2, L1, L0 for subsequent loading from data bus |

Figure 4. Am9519 Command Summary.

Am9519
MAXIMUM RATINGS above which useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| VCC with Respect to VSS | -0.5 V to +7.0 V |
| All Signal Voltages with Respect to VSS | -0.5 V to +7.0 V |
| Power Dissipation (Pąckage Limitation) | 1.5 W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## OPERATING RANGE

| Part Number | Ambient Temperature | VCC | VSS |
| :--- | :---: | :---: | :---: |
| Am9519DC/CC <br> Am9519-1DC $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ $+5.0 \mathrm{~V} \pm 5 \%$ | 0 V |  |  |
| Am9519DM | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 10 \%$ | 0 V |

ELECTRICAL CHARACTERISTICS Over Operating Range (Note 1)

| Parameter | Description | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage (Note 12) | $1 \mathrm{OH}=-200 \mu \mathrm{~A}$ |  | 2.4 |  |  | Volts |
|  |  | $10 \mathrm{H}=-100 \mu \mathrm{~A}$ (EO only) |  | 2.4 |  |  |  |
| VOL | Output Low Voltage | $10 \mathrm{~L}=3.2 \mathrm{~mA}$$10 \mathrm{~L}=1.0 \mathrm{~mA}$ (EO only) |  |  |  | 0.4 | Volts |
|  |  |  |  |  |  | 0.4 |  |
| VIH | Input High Voltage |  |  | 2.0 |  | VCC | $\begin{aligned} & \hline \text { Volts } \\ & \hline \text { Volts } \end{aligned}$ |
| VIL | Input Low Voltage |  |  | -0.5 |  | 0.8 |  |
| IIX | Input Load Current | VSS $\leqslant$ VIN $\leqslant \mathrm{VCC}$ | El Input | -60 |  | 10 | $\mu \mathrm{A}$ |
|  |  |  | Other Inputs | -10 |  | 10 |  |
| 102 | Output Leakage Current | VSS $\leqslant$ VOUT $\leqslant$ VCC, Output off |  | -10 |  | 10 | $\mu \mathrm{A}$ |
| ICC | VCC Supply Current | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 80 | 125 | mA |
|  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  | 100 | 145 |  |
| CO | Output Capacitance | $\begin{aligned} & \mathrm{fc}=1.0 \mathrm{MHz} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ <br> All pins at 0 V |  |  |  | 15 | pF |
| Cl | Input Capacitance |  |  |  |  | 10 |  |
| CIO | I/O Capacitance |  |  |  |  | 20 |  |


| Parameters | Description | Am9519 |  | Am9519-1 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| TAVRL | C/İ Valid and $\overline{C S}$ LOW to Read LOW | 0 |  | 0 |  | ns |
| TAVWL | C/ $\bar{D}$ Valid and $\overline{C S}$ LOW to Write LOW | 0 |  | 0 |  | ns |
| TCLPH | $\overline{\mathrm{RIP}}$ LOW to PAUSE HIGH (Note 6) | 75 | 375 | 75 | 375 | ns |
| TCLQV | FIIP LOW to Data Out Valid (Note 7) |  | 50 |  | 40 | ns |
| TDVWH | Data In Valid to Write HIGH | 250 |  | 200 |  | ns |
| TEHCL | Enable in HIGH to RIP LOW (Notes 8, 9) | 30 | 300 | 30 | 300 | ns |
| TIVGV. | Interrupt Request Valid to Group Interrupt .Valid |  | 800 |  | 650 | ns |
| TIVIX | Interrupt Request Valid to Interrupt Request Don't Care (IREQ Pulse Duration) | 250 |  | 250 |  | ns |
| TiñiCici |  |  | 450 |  | 350 | ns |
| TKHKL | $\overline{\text { IACK }}$ HIGH to $\overline{\text { IACK }}$ LOW ( $\overline{\text { IACK }}$ Recovery) | 500 |  | 500 |  | ns |
| TKHNH | $\overline{\text { IACK }} \mathrm{HIGH}$ to EO HIGH (Notes 10, 11) |  | 975 |  | 750 | ns |
| TKHQX | $\overline{\text { IACK }}$ HIGH to Data Out Invalid | 20 | 200 | 20 | 100 | ns |
| TKLCL | $\overline{\mathrm{ACK}}$ LOW to $\overline{\mathrm{RIP}}$ LOW (Note 8) | 75 | 600 | 75 | 450 | ns |
| TKLNL | $\overline{\text { IACK }}$ LOW to EO LOW (Notes 10, 11) |  | 125 |  | 100 | ns |
| TKLPL | $\overline{\text { IACK }}$ LOW to $\overline{\text { PAUSE }}$ LOW | 25 | 175 | 25 | 125 | ns |
| TKLQV | IACK LOW to Data Out Valid (Note 7) | 25 | 300 | 25 | 200 | ns |
| TPHKH | $\overline{\text { PAUSE HIGH to IACK }}$ HIGH | 0 |  | 0 |  | ns |
| TRHAX | Read HIGH to C/D and $\overline{C S}$ Don't Care | 0 |  | 0 |  | ns |
| TRHQX | Read HIGH to Data Out Invalid | 20 | 200 | 20 | 100 | ns |
| TRLQV | Read LOW to Data Out Valid |  | 300 |  | 200 | ns |
| TRLQX | Read LOW to Data Out Unknown | 50 |  | 50 |  | ns |
| TRLRH | Read LOW to Read HIGH ( $\widehat{\text { RD }}$ Pulse Duration) | 300 |  | 250 |  | ns |
| TWHAX | Write HIGH to C/D and $\overline{\mathrm{CS}}$ Don't Care | 0 |  | 0 |  | ns |
| TWHDX | Write HIGH to Data In Don't Care | 0 |  | 0 |  | ns |
| TWHRW | Write HIGH to Read or Write LOW (Write Recovery) | 600 |  | 400 |  | ns |
| TWLWH | Write LOW to Write HIGH (产R Pulse Duration) | 300 |  | 250 |  | ns |

## NOTES:

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$, nominal supply voltage and nominal processing parameters.
2. Test conditions assume transition times of 20 ns or less, timing reference levels of 0.8 V and 2.0 V and output loading of one TTL gate plus 100 pF , unless otherwise noted.
3. Transition abbreviations used for the switching parameter symbols include: $\mathrm{H}=\mathrm{High}, \mathrm{L}=$ Low, $\mathrm{V}=$ Valid, $X=$ unknown or don't care, $Z=$ high impedance.
4. Signal abbreviations used for the switching parameter symbols include: $\mathrm{R}=$ Read, $\mathrm{W}=$ Write, $\mathrm{O}=$ Data Out, $\mathrm{D}=$ Data $\operatorname{In}, \mathrm{A}=$ Address ( $\overline{\mathrm{CS}}$ and $\mathrm{C} / \overline{\mathrm{D}}), \mathrm{K}=\operatorname{In}$ terrupt Acknowledge, $\mathrm{N}=$ Enable Out, $\mathrm{E}=$ Enable In, $\mathrm{P}=$ Pause, $\mathrm{C}=\overline{\mathrm{RIP}}$.
5. Switching parameters are listed in alphabetical order.
6. During the first $\overline{\mathrm{ACK}}$ pulse, $\overline{\text { PAUSE }}$ will be low long enough to allow for priority resolution and will not go high until after $\overline{\text { RIP }}$ goes low (TCLPH).
7. TKLQV applies only to second, third and fourth $\overline{\mathrm{ACK}}$ pulses while $\overline{\mathrm{RIP}}$ is low. During the first $\overline{\mathrm{IACK}}$ pulse, Data Out will be valid following the falling edge of $\bar{R} I P$ (TCLQV).
8. $\overline{\mathrm{RIP}}$ is pulled low to indicate that an interrupt request has been selected. $\overline{R I P}$ cannot be pulled low until EI is
high following an internal delay. TKLCL will govern the falling edge of $\overline{\text { RIP }}$ when El is always high or is high early in the acknowledge cycle. TEHCL will govern when El goes high later in the cycle. The rising edge of El will be determined by the length of the preceding priority resolution chain. $\overline{\mathrm{RIP}}$ remains low until after the rising edge of the $\overline{\mathrm{IACK}}$ pulse that transfers the last response byte for the selected IREQ.
9. Test conditions for the El line assume timing reference levels of 0.8 V and 2.0 V with transition times of 10 ns or less.
10. Test conditions for the EO line assume output loading of two LS TTL gates plus 30pF and timing reference levels of 0.8 V and 2.0 V . Since EO normally only drives El of another Am9519, higher speed operation can be specified with this more realistic test condition.
11. The arrival of $\overline{\mathrm{IACK}}$ will cause EO to go low, disabling additional circuits that may be connected to EO. If no valid interrupt is pending, EO will return high when EI is high. If a pending request is selected, EO will stay low until after the last IACK pulse for that interrupt is complete and $\overline{\mathrm{RIP}}$ goes high.
12. VOH specifications do not apply to $\overline{\text { RIP }}$ or to GINT when active-low. These outputs are open-drain and VOH levels will be determined by external circuitry.

## SWITCHING WAVEFORMS



MOS-144
Interrupt Operations


## APPLICATIONS



Figure 6. Base Interrupt System Configuration.


Figure 7. Expanded Interrupt System Configuration.
MOS-147

## AmZ8000 <br> Microprocessor Family

CHAPTER 5

## Analog Interface Components



5

## Am6012

## 12-Bit High-Speed Multiplying D/A Converter

## Distinctive Characteristics

- All grades 12-bit monotonic over temperature
- Differential nonlinearity to $\pm .012 \%$ (13 bits) max. over temperature
- Trimless design is inherently monotonic
- Fast settling output current: 250nsec
- Full scale current 4 mA
- High output impedance and compliance: -5 to +10 V
- Differential current outputs
- Low cost
- High-speed multiplying capability
- Direct interface to TTL, CMOS, ECL, HTL, NMOS
- Performance unchanged over supply range
- Low power consumption: 230 mW
- R OUt,$C_{\text {OUt }}$ independent of logic code


## GENERAL DESCRIPTION

The Am6012 series of 12-bit monolithic multiplying Digital to Analog Converters represent a new level of high speed and accuracy coupled with low cost. The Am6012 is the first 12-bit D/A Converter ever built using standard processing without the requirements of thin film resistors and/or active trimming of individual devices. The Am6012 uses sophisticated new circuit design concepts that give inherent monotonicity without requiring ultra precision internal components.

The Am6012 design guarantees a more uniform step size than is possible with standard binarily weighted DAC's. This $\pm 1 / 2$ LSB differential nonlinearity is desirable in many applications where local linearity is critical. The uniform step size allows finer resolution of levels and in most applications is more useful than conformance to an ideal straight line from zero to full scale.

The Am6012 has high voltage compliance, high impedance dual complementary outputs which increase its versatility and enable differential operation to effectively double the peak to peak output swing. These outputs can be used directly without op amps in many applications. The dual complementary outputs can also be connected in ADD converter applications to present a constant load current and significantly reduce switching transients and increase system throughput. Output full scale current is specified at 4 mA , allowing use of smaller load resistors to minimize the output RC delay which usually dominates settling time at the 12-bit level.

The Am6012 series guarantees full 12-bit monotonicity for all grades and differential nonlinearity as tight as $\pm .012 \%$ (13 bits) over the entire temperature range. Device performance is essentially independent of power supply voltage. The devices work over a wide operating range of $+5,-12$ volts to $\pm 18$ volts.

FUNCTIONAL DIAGRAM


LIC-846

ORDERING INFORMATION

| Order <br> Number | Temperature <br> Range | Differential <br> Nonlinearity |
| :--- | :---: | :---: |
| AM6012ADM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm .012 \%$ |
| AM 6012 DM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm .025 \%$ |
| AM 2012 ADC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm .012 \%$ |
| AM6012DC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm .025 \%$ |

Note:
Pin 1 is marked for orientation.

## CONNECTION DIAGRAM - Top View



Am6012
MAXIMUM RATINGS above which useful life may be impaired

| Operating Temperature |  | Power Supply Voltage | $\pm 18 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: |
| Am6012ADM, Am6012DM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Logic Inputs | -5 V to +18 V |
| Am6012ADC, Am6012DC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Analog Current Outputs | -8 V to +12 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Reference Inputs $\mathrm{V}_{14}, \mathrm{~V}_{15}$ | V - to $\mathrm{V}+$ |
| Lead Temperature (Soldering, 60 sec ) | $300^{\circ} \mathrm{C}$ | Reference Input Differential Voltage ( $\mathrm{V}_{14}$ to $\mathrm{V}_{15}$ ) | $\pm 18 \mathrm{~V}$ |
|  |  | Reference Input Current ( $1_{14}$ ) | 1.25 mA |

## ELECTRICAL CHARACTERISTICS

These specifications apply for $\mathrm{V}_{+}=+15 \mathrm{~V}, \mathrm{~V}_{-}=-15 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=1.0 \mathrm{~mA}$, over the operating temperature range unless otherwise specified.

|  |  |  | Test Conditions |  | Am6012A |  |  | Am6012 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
|  | Resolution |  |  | 12 | 12 | 12 | 12 | 12 | 12 | Bits |
|  | Monotonicity |  | : | 12 | 12 | 12 | 12 | 12 | 12 | Bits |
| D.N.L. | Differential Nonlinearity |  | Deviation from ideal step size | - | - | $\pm .012$ | - | - | $\pm .025$ | \%FS |
|  |  |  | 13 | - | - | 12 | - | - | Bits |
| N.L | Nonlinearity |  |  | Deviation from ideal straight line | - | - | $\pm .05$ | - | - | $\pm .05$ | \%FS |
| Ifs | Full Scale Current |  | $\begin{aligned} & V_{\text {REF }}=10.000 \mathrm{~V} \\ & R_{14}=R_{15}=10.000 \mathrm{k} \Omega \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 3.967 | 3.999 | 4.031 | 3.935 | 3.999 | 4.063 | mA |
| $\mathrm{TCI}_{\text {FS }}$ | Full Scale Tempco |  |  | - | $\pm 5$ | $\pm 20$ | - | $\pm 10$ | $\pm 40$ | ppm $/{ }^{\circ} \mathrm{C}$ |
|  |  |  |  | - | $\pm .0005$ | $\pm .002$ |  | $\pm .001$ | $\pm .004$ | $\% \mathrm{FS} /{ }^{\circ} \mathrm{C}$ |
| VOC | Output Voltage Compliance |  | D.N.L. Specification guaranteed over compliance range ROUT > 10 megohms typ. | -5 | - | +10 | -5 | - | $+10$ | Volts |
| $\mathrm{I}_{\text {FSS }}$ | Full Scale Symmetry |  | $\mathrm{I}_{\mathrm{FS}}-\bar{T}_{\text {FS }}$ | - | $\pm 0.2$ | $\pm 1.0$ | - | $\pm 0.4$ | $\pm 2.0$ | $\mu \mathrm{A}$ |
| Izs | Zero Scale Current |  |  | - | - | 0.10 | - | - | 0.10 | $\mu \mathrm{A}$ |
| ${ }^{\text {ts }}$ | Settling Time |  | To $\pm 1 / 2 \mathrm{LSB}$, all bits ON or OFF, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 250 | 500 | - | 250 | 500 | nsec |
| $t_{\text {PL }}$ <br> tpHL | Propagation Delay - all bits |  | 50\% to 50\% | - | 25 | 50 | - | 25 | 50 | nsec |
| Cout | Output Capacitance |  |  | - | 20 | - | - | 20 | - | pF |
| $\mathrm{V}_{\text {IL }}$ | Logic Input Levels | Logic "0" |  | - | - | 0.8 | - | - | 0.8 | Volts |
| $\mathrm{V}_{1 \mathrm{H}}$ |  | Logic "1" |  | 2.0 | - | - | 2.0 | - | - |  |
| IIN | Logic Input Current |  | $\mathrm{V}_{\text {IN }}=-5$ to +18 V | - | - | 40 | - | - | 40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IS }}$ | Logic Input Swing |  | $\mathrm{V}-=-15 \mathrm{~V}$ | -5 | - | +18 | -5 | - | +18 | Voits |
| IREF | Reference Current Range |  |  | 0.2 | 1.0 | 1.1 | 0.2 | 1.0 | 1.1 | mA |
| $\mathrm{l}_{15}$ | Reference Bias Current |  |  | 0 | -0.5 | -2.0 | 0 | -0.5 | -2.0 | $\mu \mathrm{A}$ |
| d//dt | Reference Input Slew Rate |  | $\begin{aligned} & \mathrm{R}_{14(\mathrm{eq})}=800 \Omega \\ & \mathrm{CC}=0 \mathrm{pF} \end{aligned}$ | 4.0 | 8.0 | - | 4.0 | 8.0 | - | $\mathrm{mA} / \mu \mathrm{s}$ |
| $\mathrm{PSSI}_{\text {FS }+}$ | Power Supply Sensitivity |  | $\mathrm{V}+=+13.5 \mathrm{~V}$ to $+16.5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ | - | $\pm .00005$ | $\pm .001$ | - | $\pm 0.0005$ | $\pm .001$ | \%FS/\% |
| $\mathrm{PSSI}_{\text {FS }-}$ |  |  | $\mathrm{V}-=-13.5 \mathrm{~V}$ to $-16.5 \mathrm{~V}, \mathrm{~V}+=+15 \mathrm{~V}$ | - | $\pm .00025$ | $\pm .001$ | - | $\pm .00025$ | $\pm .001$ |  |
| V+ | Power Supply Range |  | $\mathrm{V}_{\text {OUt }}=0 \mathrm{~V}$ | 4.5 | - | 18 | 4.5 | - | 18 | Volts |
| V - |  |  | -18 | - | -10.8 | -18 | - | -10.8 |  |
| 1+ | Power Supply Current |  |  | $V+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ | - | 5.7 | 8.5 | - | 5.7 | 8.5 | mA |
| 1- |  |  | - |  | -13.7 | -18.0 | - | -13.7 | -18.0 |  |  |
| I+ |  |  | $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ |  | 5.7 | 8.5 | - | 5.7 | 8.5 |  |  |
| I- |  |  | - | -13.7 | $-18.0$ | - | -13.7 | -18.0 |  |  |
| $P_{\text {D }}$ | Power Dissipation |  |  | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ | - | 234 | 312 | - | 234 | 312 | mW |
|  |  |  | $V+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ | - | 291 | 397 | - | 291 | 397 |  |  |

## ACCURACY SPECIFICATIONS

The design of the Am6012 emphasizes differential linearity which is a measure of the uniformity of each step in the transfer characteristic. The circuit design, described in greater detail on page 6 , requires resistor matching and tracking tolerances of 8 times lower than that of previous designs to achieve and maintain monotonicity over temperature. This advantage has been used in the Am6012A to provide 13-bit differential nonlinearity over temperature, a level of performance not generally available in previous designs, even when using thin film resistors.

The figures illustrate that $\pm 1 / 2$ LSB (13-bit) differential nonlinearity guarantees a converter with 4096 distinct output levels. $\pm 1$ LSB D.N.L. guarantees monotonicity, so that when the input code is increased the output will not decrease. Note that nonlinearity, or deviation from an ideal straight line through zero and full scale, cannot be visually determined from the figures. In most applications, 12 -bit resolution and differential linearity are more important than linearity. This is especially true in video and graphics, where the human eye has difficulty discerning nonlinearity of less than $5 \%$.

## DIFFERENTIAL NONLINEARITY WORST CASE AT TEMPERATURE EXTREME




## APPLICATION HINTS:

1. Reference current and reference resistor.

There is a 1 to 4 scale factor between the reference current ( $\mathrm{I}_{\mathrm{REF}}$ ) and the full scale output current ( $\mathrm{I}_{\mathrm{FS}}$ ). If $\mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V}$ and $I_{F S}=4 \mathrm{~mA}$, the value of the $R_{14}$ is:
$R_{14}=\frac{4 \times 10 \mathrm{Volt}}{4 \mathrm{~mA}}=10 \mathrm{k} \Omega \quad R_{14}=R_{15}$


LIC-849
2. Reference amplifier compensation.

For $A C$ reference applications, a minimum value compensation capacitor $\left(C_{C}\right)$ is normally used. The value of this capacitor depends on the equivalent resistance at pin 14. The values to maximize bandwidth without oscillation are as follows:

MINIMUM SIZE COMPENSATION CAPACITOR $\left(I_{\mathrm{FS}}=4 \mathrm{~mA}, \mathrm{I}_{\mathrm{REF}}=1.0 \mathrm{~mA}\right)$ $\mathrm{R}_{14 \text { (EQ) }}(\mathrm{k} \Omega) \quad \mathrm{C}_{\mathrm{C}}(\mathrm{pF})$

| 10 | 50 |
| ---: | ---: |
| 5 | 25 |
| 2 | 10 |
| 1 | 5 |
| .5 | 0 |



LIC. 850


Output Voitage Compliance

Note: A $0.01 \mu \mathrm{~F}$ capacitor is recommended for fixed reference operation.


LIC-852

| Reference Configuration | $\mathrm{R}_{14}$ | $\mathbf{R}_{15}$ | $\mathrm{R}_{\text {IN }}$ | $\mathrm{C}_{\mathrm{C}}$ | IREF |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Positive Reference | $\mathrm{V}_{\mathrm{R}+}$ | OV | N/C | . $01 \mu \mathrm{~F}$ | $\mathrm{V}_{\mathrm{R}+} / \mathrm{R}_{14}$ |
| Negative Reference | OV | $\mathrm{V}_{\mathrm{R}-}$ | N/C | . $01 \mu \mathrm{~F}$ | $-\mathrm{V}_{\mathrm{R}-} / \mathrm{R}_{14}$ |
| Lo Impedance Bipolar Reference | $V_{\text {R }+}$ | OV | $V_{\text {IN }}$ | (Note 1) | $\begin{aligned} & \left(V_{R+} / R_{14}\right)+\left(V_{I N} / R_{I N}\right) \\ & \text { (Note 2) } \end{aligned}$ |
| Hi Impedance Bipolar Reference | $\mathrm{V}_{\mathrm{R}+}$ | $V_{\text {IN }}$ | N/C | (Note 1) | $\begin{aligned} & \left(V_{R+}-V_{1 N}\right) / R_{14} \\ & (\text { Note 3) } \end{aligned}$ |
| Pulsed Reference (Note 4) | $\mathrm{V}_{\mathrm{R}+}$ | OV | $V_{\text {IN }}$ | $\begin{gathered} \text { No } \\ \text { Cap } \end{gathered}$ | $\left(\mathrm{V}_{\mathrm{R}+} / \mathrm{R}_{14}\right)+\left(\mathrm{V}_{1 \times} / \mathrm{R}_{\text {IN }}\right)$ |

Notes: 1. The compensation capacitor is a function of the impedance seen at the $+\mathrm{V}_{\mathrm{REF}}$ input and must be at least $\mathrm{C}=5 \mathrm{pF} \times \mathrm{R}_{\mathrm{Y} 4(\mathrm{eq})}$ in $\mathrm{k} \Omega$. For $R_{14}<800 \Omega$ no capacitor is necessary.
2. For negative values of $\mathrm{V}_{I N}, \mathrm{~V}_{\mathrm{R}+} / \mathrm{R}_{14}$ must be greater than $-\mathrm{V}_{I N} \mathrm{Max} / \mathrm{R}_{I N}$ so that the amplifier is not turned off.
3. For positive values of $\mathrm{V}_{I N}, \mathrm{~V}_{\mathrm{R}}+$ must be greater than $\mathrm{V}_{I N}$ Max so the amplifier is not turned off.
4. For pulsed operation, $\mathrm{V}_{\mathrm{R}+}$ provides a DC offset and may be set to zero in some cases. The impedance at pin 14 should be $800 \Omega$ or less.
5. For optimum settling time, decouple V - with $20 \Omega$ and bypass with $22 \mu \mathrm{~F}$ tantulum capacitor.


LIC-853


## ADDITIONAL CODE MODIFICATIONS

1. Any of the offset binary codes may be complemented by reversing the output terminal pair.

## SEGMENTED DAC DESIGN INFORMATION

The design of a 12-bit D/A converter has traditionally required precision thin film resistors, a trimming method, and a binarily weighted ladder network. The Am6012 is a 12-bit DAC which uses diffused resistors and requires no trimming, cutting, blowing, or zapping to guarantee monotonicity for all grades over the temperature range. A proprietary design technique, departing from the traditional R-2R approach used in virtually all high speed high resolution converters, provides inherent monotonicity and differential linearity as high as 13 bits. This guarantees a more uniform step size over the temperature range than available trimmed 12-bit converters. The converter's performance is immune to variations in temperature, time, process, and mechanical stress. The circuit also features differential high compliance current outputs, wide supply range, and a multiplying reference input.
In most converter applications, uniform step size is more important than conformance to an ideal straight line. Most 12-bit converters are used for high resolution rather than high linearity, since few transducers are more linear than $\pm 0.1 \%$. All classic binarily weighted converters require $\pm 1 / 2$ LSB ( $\pm .012 \%$ ) linearity in order to guarantee monotonicity, which requires very tight resistor matching and tracking. This new circuit uses conventional bipolar processing to achieve high differential linearity and monotonicity without requiring correspondingly high linearity, or conformance to an ideal straight line.
One design approach which provides monotonicity without requiring high linearity is the MOS switch-resistor string. This circuit is actually a full complement to a current switched R-2R DAC since it is slower, has a voltage output, and if implemented at the 12 -bit level would use 4096 low tolerance resistors rather than a minimum number of high tolerance resistors as in the R-2R network. Its lack of speed and density for 12 bits are its drawbacks.

The technique used in the Am6012 combines the advantages of both the $\mathrm{R}-2 \mathrm{R}$ and $2^{\mathrm{n}} \mathrm{R}$ approaches. It is inherently monotonic, fast, and uses untrimmed resistors which are actually fewer in number than the classic R-2R ladder.
In order to properly describe the new design technique, the standard R-2R ladder approach used in previous 12-bit DAC's will first be discussed. Figure 1 shows the twelve-bit currents which are used in all possible binary combinations to generate 4096 analog output levels. The resistor ladder tolerance is most critical for the major carry, where the 11 least significant bits turn off and the most significant bit turns on. If the MSB is more than $1 \mu \mathrm{~A}$ low, or $-.05 \%$, the converter will be nonmonotonic. Table 1 shows the maximum tracking error which can be allowed over a $100^{\circ} \mathrm{C}$ range to maintain monotonicity, which is $\pm 1$ LSB D.N.L. Achieving $\pm 1 / 2$ LSB differential nonlinearity is especially difficult since it requires a tracking temperature coefficient of $\pm 1.25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

Figure 2 shows the transfer characteristic for the new technique, called the segmented DAC. The 4096 output levels are composed of 8 groups of 512 steps each. Each step group is gener-
ated by a 9 -bit DAC, and each of the segment slopes is determined by one of 8 equal current sources, as shown in Figure 3. The resistors which determine monotonocity are in the 9-bit DAC. The major carry of the 9 -bit DAC is repeated in each of the 8 segments, and requires eight times lower initial resistor accuracy and tracking to maintain a given differential nonlinearity over temperature.
The operation of the segmented DAC may be visualized by assuming an input code of all zeroes. The first segment current $I_{0}$ is divided into 512 levels by the 9 -bit multiplying DAC and fed to the output, lout. As the input code increases, a new segment current is selected for each 512 counts. The previous segment is fed to output lout where the new step group is added to it, thus ensuring monotonicity independent of segment resistor values. All higher order segments feed $\overline{\text { Out }}$.
At each segment endpoint, monotonicity is assured because no critical resistor tolerances are involved. For example, at the midpoint of the transfer characteristic, as shown in Figure 2, $\mathrm{t}_{4,0}$ is actually generated by the same segment resistor as $I_{3,511}$ and has been incremented by the remainder current of the 9 -bit DAC.
In the segmented DAC, the precision of the 8 main resistors determines linearity only. The influence of each of these resistors on linearity is four times lower than that of the MSB resistor in an R-2R DAC. Hence, assuming the same resistor tolerances for both, the linearity of the segmented approach would actually be higher than that of an R-2R design.

The step generator or 9-bit DAC is composed of a master and a slave ladder. The slave ladder generates the four least significant bits from the remainder of the master ladder by active current splitting utilizing scaled emitters. This saves ladder resistors and greatly reduces the range of emitter scaling required in the 9 -bit DAC. All current switches in the step generator are high speed fully differential switches which are capable of switching low currents at high speed. This allows the use of a binary scaled network all the way to the least significant bit which saves power and simplifies the circuitry.
Diffused resistors have advantages over thin film resistors beyond simple economy and bipolar process compatibility. The resistors are fabricated in single crystal rather than amorphous material which gives them better long term stability and tracking and much higher moisture resistance. They are diffused at $1000^{\circ} \mathrm{C}$ and so are resistant to changes in value due to thermal and chemical causes. Also, no burn-in is required for stability. The contact resistance between aluminum and silicon is more predictable than between aluminum and an amorphous thin film, and no sandwich metals are required to enhance or protect the contact or limit alloying. The initial match between two diffused resistors is similar to that of thin film since both are defined by photomasks and chemical etching. Since the resistors are not trimmed or altered after fabrication, their tracking and long term characteristics are not degraded.

TABLE 1
RESISTOR SPECIFICATIONS

| Ladder Type | No. of Resistors | Initial Matching Required for $\pm 1$ LSB DNL (\%) | Tracking Required for $\pm 1$ LSB DNL (ppm $/{ }^{\circ} \mathrm{C}$ ) |  | Tracking Req'd. for $\pm 1 / 2$ LSB DNL (ppm/ ${ }^{\circ} \mathrm{C}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 0 Initial DNL | 1/2 LSB Initial DNL | 1/4 LSB Initial DNL |
| Straight R-2R | 37 | $\pm .05$ | 5 | 2.5 | 1.25 |
| $\begin{aligned} & \text { Segmented } \\ & 3 \text { Bits }+9 \text { Bits } \end{aligned}$ | 24 | $\pm .4$ | 40 | 20 | 10 |



Figure 1. Traditional R-2R D/A Converter.


Figure 2. Transfer Characteristic of Segmented Design.


Figure 3. Segmented DAC Functional Diagram Used in Am6012.
LIC-856


## Notes:

1. Set the voltage " $A$ " to the desired logic input switching theshold.
2. Allowable range of logic threshold is typically -5 V to +13.5 V when operating the DAC on $\pm 15 \mathrm{~V}$ supplies.

Interfacing Circuits for ECL, CMOS, HTL Logic Inputs
CRT DISPLAY DRIVER


Notes: 1. Full differential drive lowers power supply voltage.
2. Eliminates inverting amplifiers and transformers.
3. independent beam centering controls.

HIGH-SPEED 12-BIT A/D CONVERTER


## Am6080

## DISTINCTIVE CHARACTERISTICS

- 8-Bit D/A with 8-Bit input data latch
- Compatible with most popular microprocessors including the AmZ8000 and the Am2900 Families
- Write, Chip Select and Data Enable logic on chip
- DAC appears as memory location to microprocessor
- MSB inversion under logic control
- Differential current output
- Choice of 6 coding formats
- Fast settling current output -160 ns
- Nonlinearity to $\pm 0.1 \%$ max over temperature range
- Full scale current pre-matched to $\pm 1$ LSB
- High output impedance and voltage compliance
- Low full scale current drift $- \pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
- Wide range multiplying capability -2.0 MHz bandwidth
- Direct interface to TTL, CMOS, NMOS
- High speed data latch - 80ns min write time


## GENERAL DESCRIPTION

The Am6080 is a monolithic 8 -bit multiplying Digital-to-Analog converter with an 8-bit data latch, chip select and other control signal lines which allow direct interface with microprocessor buses.
The converter allows a choice of 6 different coding formats. The most significant bit ( $\mathrm{D}_{7}$ ) can be inverted or non-inverted under the control of the code select input. The code control also provides a zero differential current output for 2's complement coding. A high voltage compliance, complementary current output pair is provided. The data latch is very high speed which makes the Am6080 capable of interfacing with high speed microprocessors.
Monotonic multiplying performance is maintained over a more than 40 to 1 reference current range. Matching within $\pm 1$ LSB
between reference and full scale current eliminates the need for full scale trimming in most applications.

The Am6080 guarantees full 8-bit monotonicity. Nonlinearities as tight as $0.1 \%$ over the entire operating temperature range are available. Device performance is essentially unchanged over the full power supply voltage and temperature range.

Applications for the Am6080 include microprocessor compatible data acquisition systems and data distribution systems, 8-bit A/D converters, servo-motor and pen drivers, waveform generators, programmable attenuators, analog meter drivers, programmable power supplies, CRT display drivers and high speed modems.


Am6080
MAXIMUM RATINGS

| Operating Temperature | Power Supply Voltage | $\pm 18 \mathrm{~V}$ |  |
| :--- | ---: | :--- | ---: |
| Am6080ADM, Am6080DM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Logic Inputs | -5 V to +18 V |
| Am6080ADC, Am6080DC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Analog Current Outputs | -12 V to +18 V |
| Am6080APC, Am6080PC |  | $\mathrm{V}-$ to $\mathrm{V}+$ |  |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Reference Input Differential Voltage $\left(\mathrm{V}_{14}\right.$ to $\left.\mathrm{V}_{15}\right)$ | $\pm 18 \mathrm{~V}$ |
| Lead Temperature (Soldering, 60 sec$)$ |  | $300^{\circ} \mathrm{C}$ | Reference Input Current $\left(\mathrm{l}_{14}\right)$ |

## ELECTRICAL CHARACTERISTICS

These specifications apply for $\mathrm{V}_{+}=+5 \mathrm{~V}, \mathrm{~V}_{-}=-15 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=0.5 \mathrm{~mA}$, over the operating temperature range unless otherwise specified. Output characteristics refer to all outputs.

|  | Description |  | Conditions | Am6080A |  |  | Am6080 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Unit |
|  | Resolution |  |  |  | 8 | 8 | 8 | 8 | 8 | 8 | bits |
|  | Monotonicity |  |  | 8 | 8 | 8 | 8 | 8 | 8 | bits |
| D.N.L. | Differential Nonlinearity |  |  | - | - | $\pm 0.19$ | - | - | $\pm 0.39$ | \%FS |
| N.L. | Nonlinearity |  |  | - | - | $\pm 0.1$ | - | - | $\pm 0.19$ | \%FS |
| $I_{\text {FS }}$ | Full Scale Current |  | $\begin{aligned} & V_{R E F}=10.000 \mathrm{~V} \\ & R_{14}=R_{15}=20.000 \mathrm{k} \Omega \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 1.984 | 1.992 | 2.000 | 1.976 | 1.992 | 2.008 | mA |
| TCl ${ }_{\text {FS }}$ | Full Scale Tempco |  |  | - | $\pm 5$ | $\pm 20$ | - | $\pm 10$ | $\pm 40$ | ppm $/{ }^{\circ} \mathrm{C}$ |
|  |  |  |  | - | . 0005 | $\pm .002$ | - | . 001 | $\pm .004$ | $\% \mathrm{FS} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{OC}}$ | Output Voltage Compliance |  |  | -10 | - | +18 | -10 | - | +18 | Volts |
| $I_{\text {FSS }}$ | Full Scale Symmetry |  | $I_{F S 1}-\overline{I_{F S 1}}$ | - | $\pm 0.1$ | $\pm 1.0$ | - | $\pm 0.2$ | $\pm 2.0$ | $\mu \mathrm{A}$ |
| Izs | Zero Scale Current |  |  | - | 0.01 | 0.4 | - | 0.01 | 0.8 | $\mu \mathrm{A}$ |
| $I_{R R}$ | Reference Current Range |  | $V-=-5 \mathrm{~V}$ | 0 | 0.5 | 0.55 | 0 | 0.5 | 0.55 | mA |
|  |  |  | $\mathrm{V}-=-15 \mathrm{~V}$ | 0 | 0.5 | 1.1 | 0 | 0.5 | 1.1 |  |
| $V_{\text {IL }}$ | Logic Input Levels | Logic "0" |  | - | - | 0.8 | - | - | 0.8 | Volts |
| $V_{\text {IH }}$ |  | Logic "1" |  | 2.0 | - | - | 2.0 | - | - |  |
| In | Logic Input Current |  | $V_{1 N}=-5 \mathrm{~V}$ to +18 V | - | - | 40 | - | - | 40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IS }}$ | Logic Input Swing |  | $\mathrm{V}-=-15 \mathrm{~V}$ | -5 | - | +18 | -5 | - | +18 | Volts |
| $\mathrm{l}_{15}$ | Reference Bias Current |  |  | - | -0.5 | -2.0 | - | -0.5 | -2.0 | $\mu \mathrm{A}$ |
| di/dt | Reference Input Slew Rate |  | $\begin{aligned} & \mathrm{R}_{14(\mathrm{EQ})}=800 \Omega \\ & \mathrm{CC}=0 \mathrm{pF} \end{aligned}$ | 4.0 | 8.0 | - | 4.0 | 8.0 | - | $\mathrm{mA} / \mu \mathrm{s}$ |
| $\mathrm{PSSI}_{\text {FS }+}$ | Power Supply Sensitivity |  | $\begin{aligned} & \mathrm{V}+=+4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ & \mathrm{~V}=-13.5 \mathrm{~V} \text { to }-16.5 \mathrm{~V}, \mathrm{~V}+=+5 \mathrm{~V} \end{aligned}$ | - | $\pm 0.0003$ | $\pm 0.01$ | - | $\pm 0.0005$ | $\pm 0.01$ | \%FS |
| $\mathrm{PSSI}_{\mathrm{FS}}$ - |  |  | - | $\pm 0.0005$ | $\pm 0.01$ | - | $\pm 0.0005$ | $\pm 0.01$ |  |
| V+ | Power Supply Range |  |  | ${ }^{\prime}$ REF $=0.5$ mA, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 4.5 | - | 18 | 4.5 | - | 18 | Volts |
| $\mathrm{V}-$ |  |  | -18 |  | - | -4.5 | -18 | - | -4.5 |  |  |
| I+ | Power Supply Current |  | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}$ | - | 9.8 | 14.7 | - | 9.8 | 14.7 | mA |  |
| 1- |  |  | - | -7.4 | -9.9 | - | -7.4 | -9.9 |  |  |
| 1+ |  |  | $V+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ | - | 9.8 | 14.7 | - | 9.8 | 14.7 |  |  |
| 1- |  |  | - | -7.4 | -9.9 | - | -7.4 | -9.9 |  |  |
| I+ |  |  | $V+=+15 \mathrm{~V}, \mathrm{~V}_{-}=-15 \mathrm{~V}$ |  | 9.8 | 14.7 | - | 9.8 | 14.7 |  |  |
| 1- |  |  | - | -7.4 | -9.9 | - | -7.4 | -9.9 |  |  |
| $P_{D}$ | Power Dissipation |  |  | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}$ | - | 86 | 123 | - | 86 | 123 | mW |
|  |  |  | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ | - | 160 | 222 | - | 160 | 222 |  |  |
|  |  |  | $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ | - | 258 | 369 | - | 258 | 369 |  |  |

# Am6081 <br> Microprocessor System Compatible 8-Bit High Speed Multiplying D/A Converter 

## DISTINCTIVE CHARACTERISTICS

- 8-Bit D/A with 8 -Bit input data latch
- Compatible with most popular microprocessors including the AmZ8000 and the Am2900 Families
- Write, Chip Select and Data Enable logic on chip
- DAC appears as memory location to microprocessor
- MSB inversion under logic control
- Differential current outputs
- Output current mode multiplexer with logic selection
- 2-Bit status latch for output select and code select
- Choice of 8 coding formats
- Fast settling current output - 200ns
- Nonlinearity to $\pm 0.1 \%$ max over temperature range
- Full scale current pre-matched to $\pm 1$ LSB
- High output impedance and voltage compliance
- Low full scale current drift - $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
- Wide range multiplying capability -2.0 MHz bandwidth
- Direct interface to TTL, CMOS, NMOS
- Output renge selection with on chip multiplexer
- High speed data latch - 80ns min write time


## GENERAL DESCRIPTION

The Am6081 is a monolithic 8-bit multiplying Digital-to-Analog converter with an 8 -bit data latch, a 2 -bit status latch, chip select and other control signal lines which allow direct interface with microprocessor buses.
The converter allows a choice of 8 different coding formats. The most significant bit ( $\mathrm{D}_{7}$ ) can be inverted or non-inverted under the control of the code select input. The code control also provides a zero differential current output for 2's complement coding. A pair of high voltage compliance, dual complementary current output channels is provided and is selected by the output status command. The output multiplexer also allows analog bus connection of several converters, range or output load selection, and time-shared operation between D/A and A/D functions. The data and status latches are high speed which makes the Am6081 capable of interfacing with high speed microprocessors. The DE and SE control signals allow the data and status latches to be updated
individually or simultaneously.
Monotonic multiplying performance is maintained over a more than 40 to 1 reference current range. Matching within $\pm 1$ LSB between reference and full scale current eliminates the need for full scale trimming in most applications.

The Am6081 guarantees full 8-bit monotonicity. Nonlinearities as tight as $0.1 \%$ over the entire operating temperature range are available. Device performance is essentially unchanged over the full power supply voltage and temperature range.

Applications for the Am6081 include microprocessor compatible data acquisition systems and data distribution systems, 8 -bit A/D converters, servo-motor and pen drivers, waveform generators, programmable attenuators, analog meter drivers, programmable power supplies, CRT display drivers and high speed modems.


## CONNECTION DIAGRAM Top View



## Am6081 FUNCTIONAL PIN DESCRIPTION

## Symbol Function

$\overline{\mathbf{C S}} \quad$ Chip Select - This active low input signal enables the Am6081. Writing into the data or status latches occurs only when the device is selected.
$\overline{\mathrm{DE}} \quad$ Data Latch Enable - This active low input is used to enable the data latch. The $\overline{C S}, \overline{D E}$, and $\bar{W}$ must be active in order to write into the data latch.

SE Status Latch Enable - This active high input is used to enable the status latches. The $\overline{\mathrm{CS}}, \mathrm{SE}$, and $\bar{W}$ must be active in order to write into the status latches.
$\bar{W} \quad$ Write - This active low control signal enables the data and status latches when the $\overline{\mathrm{CS}}, \overline{\mathrm{DE}}$, and SE inputs are active.
$D_{0}-D_{7} \quad D_{0}-D_{7}$ are the input bits $1-8$ to the input data latch. Data is transferred to the data latch when $\overline{C S}, \overline{D E}$, and $\bar{W}$ are active and is latched when any of the enable signals go inactive.

CODE Code Select - Input to the CODE SEL latch. The SEL latch is transparent when $\overline{C S}$, SE and $\bar{W}$ are active and is latched when any of the above signals go inactive. When CODE SEL latch $=0$, the MSB $\left(D_{7}\right)$ is inverted and 1 LSB balance current is added to the $\bar{T}_{0}$ output.
OUT Output Select - Input to the OUT SEL latch. The SEL latch is transparent when $\overline{C S}, S E$ and $\bar{W}$ are active and is latched when any of the above signals go inactive. When the OUT SEL latch is low, the channel 1 output pair ( $I_{01}, \overline{I_{01}}$ ) is selected. When the OUT SEL latch is high, the channel 2 output pair ( $\mathrm{I}_{\mathrm{O} 2}, \overline{\bar{I}_{\mathrm{O}}}$ ) is selected.
$\mathbf{V}_{\text {REF }(+)}$ Positive and negative reference voltage to the ref-
$\mathbf{V}_{\mathrm{REF}(-)}$ erence bias amplifier. These differential inputs allow the use of positive, negative and bipolar references.
COMP Compensation - Frequency compensating terminal for the reference amplifier.
$\mathrm{I}_{\mathrm{O} 1}, \overline{\overline{\mathrm{O}}_{1}}$ These high impedance current output pairs are $\mathrm{I}_{\mathrm{O} 2}, \overline{\mathrm{I}_{\mathrm{O} 2}}$ selected by the output select latch. $\mathrm{I}_{\mathrm{O} 1}$ and $\mathrm{I}_{\mathrm{O} 2}$ are true outputs and $\overline{\mathrm{I}_{\mathrm{O}}}$ and $\overline{\mathrm{I}_{\mathrm{O} 2}}$ are complementary outputs.

## FUNCTION TABLES

DATA LATCH CONTROL

| $\overline{\mathbf{C S}}$ | $\overline{\mathrm{W}}$ | $\overline{\mathrm{DE}}$ | Data Latch |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Transparent |
| $X$ | $X$ | 1 | Latched |
| $X$ | 1 | $X$ | Latched |
| 1 | $X$ | $X$ | Latched |

STATUS LATCH CONTROL
CODE SEL and

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{W}}$ | $\mathbf{S E}$ | CODE SEL and |
| :---: | :---: | :---: | :---: |
| 0 | OUT SEL Latch |  |  |
| 0 | 0 | 1 | Transparent |
| $X$ | $X$ | 0 | Latched |
| $X$ | 1 | $X$ | Latched |
| 1 | $X$ | $X$ | Latched |

CODE SELECT AND OUTPUT SELECT

CODE OUT
SEL SEL Function

| 0 | - | MSB Inverted (Note 1) |
| :---: | :---: | :--- |
| 1 | - | MSB Non-inverted |
| - | 0 | Output Channel 1 |
| - | 1 | Output Channel 2 |

> X = Don't Care

Note 1. 1 LSB balance current is added to the $\bar{\Gamma}_{0}$ output.

## MAXIMUM RATINGS

| Operating Temperature | Power Supply Voltage | $\pm 18 \mathrm{~V}$ |  |
| :--- | ---: | :--- | ---: |
| Am6081ADM, Am6081DM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Logic Inputs | -5 V to +18 V |
| Am6081ADC, Am6081DC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Analog Current Outputs | -12 V to +18 V |
| Am6081APC, Am6081PC |  | $\mathrm{V}-$ to $\mathrm{V}+$ |  |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Reference Input Differential Voltage $\left(\mathrm{V}_{15}\right.$ to $\left.\mathrm{V}_{16}\right)$ | $\pm 18 \mathrm{~V}$ |
| Lead Temperature (Soldering, 60 sec$)$ | $300^{\circ} \mathrm{C}$ | Reference Input Current $\left(\mathrm{l}_{15}\right)$ | 1.25 mA |

## GUARANTEED FUNCTIONAL SPECIFICATIONS

| Resolution |  |
| :--- | :--- |
| Monotonicity |  |

# Am6108 <br> Microprocessor System Compatible 8-Bit A/D Converter 

## PRELIMINARY DATA

## DISTINCTIVE CHARACTERISTICS

- $1 \mu \mathrm{~s}$ conversion time
- Trimmed internal voltage reference
- $0.1 \%$ nonlinearity
- Ratiometric operation
- Low operating voltages
- Internal matched gain reference and offset resistors
- Microprocessor compatible
- 3-state outputs
- Pin-programmable unipolar or bipolar twos complement conversion
- Conversion complete available as interrupt or as multiplexed output on data bus


## GENERAL DESCRIPTION

The Am6108 is a microprocessor compatible 8-bit high-speed analog-to-digital converter. The Am6108 is the first fully monolithic high-speed A/D to include a precision reference, DAC, comparator, SAR, scale resistors, output 3-state buffers and control logic. The Am6108 is capable of completing an 8-bit conversion in under one microsecond and can handle input voltage ranges of 0 to $10 \mathrm{~V}, 0$ to 5 V , and $\pm 5 \mathrm{~V}$ without external components. With appropriate external resistors, the user can program the device to operate on other input signal ranges (2 or 3 precision resistors are required). Full 8 -bit performance is guaranteed over temperature. The device has 3 -state outputs for bus compatibility and two status outputs - one a standard TTL signal and the other available as a status output on the data bus.
The Am6108 is useful in microprocessor-based systems, or can be used in a stand-alone mode. The conversion time is short enough to allow most microprocessors to accept data immediately after requesting a conversion. Applications include Analog I/O subsystems and servomechanism control.



## AmZ8000 Microprocessor Family

## CHAPTER

Memories


6

## AMD MOS ROM Selector Guide

| AMD P/N | Size | Organization | tacc | Power <br> Supplies | Pins | Operating <br> Range | Package Type |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Am3514 | 4 K | $512 \times 8$ | 700 nsec | +5 | 24 | C | Plastic, hermetic |
| Am9214 | 4 K | $512 \times 8$ | 500 nsec | +5 | 24 | C, M | Plastic, hermetic |
| Am9208B | 8 K | $1024 \times 8$ | 400 nsec | $+5,+12$ | 24 | C, M | Plastic, hermetic |
| Am9208C | 8 K | $1024 \times 8$ | 300 nsec | $+5,+12$ | 24 | C, M | Plastic, hermetic |
| Am9208D | 8 K | $1024 \times 8$ | 250 nsec | $+5,+12$ | 24 | C | Plastic, hermetic |
| Am9216B | 16 K | $2048 \times 8$ | 400 nsec | $+5,+12$ | 24 | C, M | Plastic, hermetic |
| Am9216C | 16 K | $2048 \times 8$ | 300 nsec | $+5,+12$ | 24 | C | Plastic, hermetic |
| Am9217A | 16 K | $2048 \times 8$ | 550 nsec | +5 | 24 | C, M | Plastic, hermetic |
| Am9217B | 16 K | $2048 \times 8$ | 450 nsec | +5 | 24 | C, M | Plastic, hermetic |
| Am9218B | 16 K | $2048 \times 8$ | 450 nsec | +5 | 24 | C, M | Plastic, hermetic |
| Am9218C | 16 K | $2048 \times 8$ | 350 nsec | +5 | 24 | C | Plastic, hermetic |
| Am9232B | 32 K | $4096 \times 8$ | 450 nsec | +5 | 24 | C, M | Plastic, hermetic |
| Am9232C | 32 K | $4096 \times 8$ | 300 nsec | +5 | 24 | C | Plastic, hermetic |
| Am9233B | $32 K$ | $4096 \times 8$ | 450 nsec | +5 | 24 | C, M | Plastic, hermetic |
| Am9233C | $32 K$ | $4096 \times 8$ | 300 nsec | +5 | 24 | C | Plastic, hermetic |

## Ordering Information

| Package Type | Operating Temp. Range | Access Time |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 550ns | 500ns | 450ns | 400ns | 350ns | 300ns | 250ns |
| Plastic | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | $\begin{array}{\|l} \text { Am9217APC } \\ \text { P8316A } \end{array}$ | Am9214PC | Am9217BPC <br> Am9218BPC <br> P8316E <br> Am9232BPC <br> Am9233BPC | $\begin{aligned} & \text { Am9208BPC } \\ & \text { Am9216BPC } \end{aligned}$ | Am9218CPC | Am9208CPC <br> Am9216CPC <br> Am9232CPC <br> Am9233CPC | Am9208DPC |
| Cerdip | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { Am9217ACC } \\ & \text { C8316A } \end{aligned}$ | Am9214CC | Am9217BCC <br> Am9218BCC <br> C8316E <br> Am9232BCC <br> Am9233BCC | $\begin{aligned} & \text { Am9208BCC } \\ & \text { Am9216BCC } \end{aligned}$ | Am9218CCC | Am9208CCC <br> Am9216CCC <br> Am9232CCC <br> Am9233CCC | Am9208DCC |
| Side-Brazed | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | Am9217ADC | Am9214DC | Am9217BDC <br> Am9218BDC <br> Am9232BDC <br> Am9233BDC | $\begin{aligned} & \text { Am9208BDC } \\ & \text { Am9216BDC } \end{aligned}$ | Am9218CDC | Am9208CDC <br> Am9216CDC <br> Am9232CDC <br> Am9233CDC | Am9208DDC |
| Side-Brazed | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | Am9217ADM | Am9214DM | Am9217BDM <br> Am9218BDM <br> Am9232BDM <br> Am9233BDM | $\begin{aligned} & \text { Am9208BDM } \\ & \text { Am9216BDM } \end{aligned}$ |  | Am9208CDM |  |

## Understanding the AMD ROM P/N



## AMD ROM Flow

## Key Points

1. Be sure to specify all Chip Selects.
2. Be sure to specify device marking.
3. Be sure that the format for the input data is included with the data.
4. Delivery times for both prototypes and production units are dependent on the turnaround time required by the customer for verification.

1 Week after receipt of customer data, a printout in Hexadecimal and/or AMD Hexadecimal IBM cards will be sent for customer verification.

4 Weeks after verification of the printouts, 10 prototypes per code are shipped to the customer for verification.

6 Weeks after verification of prototypes, production quantities (up to 1000 pcs. per code) can be shipped.

## Preferred Data Format:

AMD HEXADECIMAL
Acceptable Formats:
E-PROMs (2708/2716)
Intel Hexadecimal
Intel BPNF
E-A Octal
G.I. Binary

Motorola Hexadecimal
T.I. Octal


## AMD Preferred Format

## PROGRAMMING INSTRUCTIONS

Custom Pattern Ordering Information
The Am9208/Am9216/Am9217/C8316A/
Am9218/C8316E/Am9232/Am9233 are programmed from punched cards, card coding forms or from paper tape in card
image form in the format as shown below.
Logic "1" = a more positive voltage (normally +5.0 V )
Logic " 0 " = a more negative voltage (normally 0 V )

## FIRST CARD

Column Number
10 tinougin 29
32 through 37

50 through 62

65 through 72

Description
Customer ivame
Total number of " 1 "s contained in the data.
This is optional and should be left blank if not used.
9208B, 9208C, 9208D, 9216B, 9216C,
8316A, 9217A, 9217B, 8316E, 9218B
9218C, 9232B, 9232C, 9233B or 9233C
Data.

## SECOND CARD

Column Number 23

31
33

35

Description
$\mathrm{CS}_{3}$ input requited to select chip
(0 or 1) only for 9217, 8316A, 9218, 8316E
$\mathrm{CS}_{2}$ input required to select chip (0 or 1)
$\mathrm{CS}_{1}$ input required to select chip (0 or 1)
$\mathrm{CS}_{0}$ input required to select chip (0 or 1) only for 9214

The Hexadecimal Option is a compact way of presenting the data. This format requires only 32/64/128/256 data cards. Each data card contains the 8 -bit output information for 16 storage locations in the memory. The address indicated in columns 21,22 and 23 is the address of the data presented in columns 30 and 31. Addresses for successive data are assumed to be in incremental ascending order from the initial address. Since
the address in columns 21, 22 and 23 indexes the first data on the card, column 23 is always a zero. Columns 21 and 22 take all hex values from 00 through 1 F/3F/7F/FF cards in all. Data is entered in hex values and may be any combination of 8 bits, that is, hex values from 00 through FF.


## Connection Diagrams (Top Views)



Am9214


Am9216


Am9217 8316A

ADDAESS 7

Am9218 8316E


Am9233


## Bipolar Memory <br> Cross Reference Guide

## PROMs COMMON GENERIC SERIES CHARACTERISTICS

- High speed
- Temperature and voltage compensated for excellent military performance
- High reliability fuse technology - platinum-silicide
- Ultra-fast programming
- High programming yields
- Over 4 billion life test hours - no fuse failures
- Low current PNP inputs
- Access time tested with $N^{2}$ patterns


## PROMs CROSS REFERENCE GUIDE

|  |  |  |  |  |  |  |  |  |  |  |  |  | 人 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27LS18 <br> (Note 2) | 256 | $32 \times 8$ | OC | 16 | 50/65 |  |  |  |  | 53/63LS080 |  | N/S82S23 |  |
| Am27LS19 (Note 2) | 256 | $32 \times 8$ | 3S | 16 | 50/65 |  |  |  |  | 53/63LS081 |  | N/S82S123 |  |
| Am27S18 | 256 | $32 \times 8$ | OC | 16 | 40/50 |  | HM7602 |  | IM5600 | 53/6330-1 | $\begin{aligned} & \text { DM75/8577 } \\ & \text { DM54/74S188 } \end{aligned}$ | N/S82S23 | SN54/74188A <br> SN54/74S188 |
| Am27S19 | 256 | $32 \times 8$ | 35 | 16 | 40/50 |  | HM7603 |  | IM5610 | 53/6331-1 | $\begin{aligned} & \text { DM75/8578 } \\ & \text { DM54/74S288 } \end{aligned}$ | N/S82S123 | SN54/74S288 |
| Am27S20 | 1024 | $256 \times 4$ | OC | 16 | 45/60 | 93417 | HM7610 | 3601 | $\begin{aligned} & \text { IM5603A } \\ & \text { IM56S03 } \end{aligned}$ | 53/6300-1 | DM54/74S387 | N/S82S126 | SN54/74S387 |
| Am27S21 | 1024 | $256 \times 4$ | 35 | 16 | 45/60 | 93427 | HM7611 | 3621 | $\begin{aligned} & \text { IM5623 } \\ & \text { IM56S23 } \end{aligned}$ | 53/6301-1 | DM54/74S287 | N/S82S129 | SN54/74S287 |
| Am27S12 | 2048 | $512 \times 4$ | OC | 16 | 50/60 | 93436 | HM7620 | 3602 | $\begin{aligned} & \text { IM5604 } \\ & \text { IM56S04 } \end{aligned}$ | 53/6305-1 | DM54/74S570 | N/S82S130 |  |
| Am27S13 | 2048 | $512 \times 4$ | 3S | 16 | 50/60 | 93446 | HM7621 | 3622 | $\begin{array}{\|l\|} \hline \text { IM5624 } \\ \text { IM56S24 } \\ \hline \end{array}$ | 53/6306-1 | DM54/74S571 | N/S82S131 |  |
| Am27S15 | 4096 | $512 \times 8$ | 35 | 24 | 60/90 |  | HM7647R |  |  |  |  | N/S82S115 |  |
| $\begin{aligned} & \text { Am27S25* } \\ & \text { (Note 3) } \\ & \hline \end{aligned}$ | 4096 | $512 \times 8$ | 35 | 24 | (Note 4) |  |  |  |  |  |  |  |  |
| Am27S26 | 4096 | $512 \times 8$ | OC | 22 | N.A. (Note 4) |  |  |  | . |  |  |  |  |
| Am27S27 | 4096 | $512 \times 8$ | 3S | 22 | N.A. (Note 4) |  |  |  |  |  |  |  |  |
| Am27S28 | 4096 | $512 \times 8$ | OC | 20 | 55/70 |  | HM7648 |  |  | 53/6348 | DM54/74S473 | -N/S82S146 | SN54/74S473 |
| Am27S29 | 4096 | $512 \times 8$ | 35 | 20 | 55/70 |  | HM7649 |  |  | 53/6349 | DM54/74S472 | N/S82S147 | SN54/74S472 |
| Am27S30 | 4096 | $512 \times 8$ | OC | 24 | 55/70 | 93438 | HM7640 | 3604 | IM5605 | 53/6340 | DM77/87S475 | N/S82S140 | SN54/74S475 |
| Am27S31 | 4096 | $512 \times 8$ | 35 | 24 | 55/70 | 93448 | HM7641 | 3624 | IM5625 | 53/6341 | DM77/87S474 | N/S82S141 | SN54/74S474 |
| Am27S32 | 4096 | $1024 \times 4$ | OC | 18 | 55/70 | 93452 | HM7642 | 3605 | IM5606 | 53/6352 | DM54/74S572 | NS82S136 | SN54/74S477 |
| Am27533 | 4096 | $1024 \times 4$ | 3S | 18 | 55/70 | 93453 | HM7643 | 3625 | IM5626 | 53/6353 | DM54/74S573 | N/S82S137 | SN54/74S476 |
| Am27S180 | 8192 | $1024 \times 8$ | OC | 24 | 60/80 | 93450 | HM7680 | 3608 |  | 53/6380 | DM77/87S180 | N/S82S 180 | SN54/74S479 |
| Am27S181 | 8192 | $1024 \times 8$ | 3S | 24 | 60/80 | 93451 | HM7681 | 3628 |  | 53/6381 | DM77/87S181 | N/S82S181 | SN54/74S478 |
| Am27S184** | 8192 | $2048 \times 4$ | OC | 18 |  |  | HM7684 |  |  | 53/63100 | DM77/87S184 | N/S82S184 |  |
| Am27S185** | 8192 | $2048 \times 4$ | 35 | 18 |  |  | HM7685 |  |  | 53/63101 | DM77/87S185 | N/S82S185 |  |

-Available 4th Qtr. 1979
-•Available 1st Qtr. 1980
Notes: 1. $\mathrm{COM}^{\prime} \mathrm{L}=0$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$
MIL $=-55$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$
2. Replaces Am27LS08/09.
3. Slimirre 24 -pin package - 300 mil lateral centers.
4. Normal access time not applicable - this product contains built in pipeline registers - nominal address to clock set up time 40 ns , clock to output $15 n \mathrm{~ns}$.

## Blpolar Memory Cross Reference Guide



## RAMs COMMON CHARACTERISTICS

- High speed
- Low power
- Temperature and voltage compensated for excellent military performance
- Internal ECL circuitry for optimum speed/power performance
- Functional and switching characteristics tested for all data and address patterns

| RAMs CR $\stackrel{3}{2}^{0^{\circ}}$ |  |  |  |  |  |  |  |  |  |  |  | 人 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am27S02A $03 A$ | Ultra-High Speed | $16 \times 4$ | 0C/3S | 25/30 | 525/580 |  |  |  |  |  |  |  |
| Am27S02 <br> Am74/54S289 <br> Am3101A | High Speed | $16 \times 4$ | OC | 35/50 | 550/580 | 745289 | 3101A |  | 65/5560 | DM74/54S289 | N/S82S25 <br> N/S74/54S289 N/S3101A | SN74/54S289 |
| $\begin{aligned} & \hline \text { Am27S03 } \\ & \text { Am74/54S189 } \end{aligned}$ | High Speed | $16 \times 4$ | 35 | 35/50 | 550/580 | 74S189 |  |  | 65/5561 | DM85/7599 | N/S74/54S189 | SN74/54S189 |
| Am27S06/07 | Ulitra-High <br> Speed <br> Non-Inverting Output | $16 \times 4$ | OC/3S | 25/30 | 525/580 |  |  |  |  |  |  |  |
| Am3101-1 Am74/5489-1 |  | $16 \times 4$ | OC | 60/75 | 525/580 | 7489 | 3101 |  |  | DM74/5489 |  | SN74/5489 |
| Am27LS02 | Low Power High Speed | $16 \times 4$ | OC | 55/65 | 185/210 |  |  |  | L65/5560 | DM74/54LS289 |  |  |
| Am27LS03 | Low Power High Speed | $16 \times 4$ | 35 | 55/65 | 185/210 |  |  |  | L65/5561 | DM74/54LS189 DM86L99 |  |  |
| Am27LS06/07 | Low Power High Speed Non-Inverting Output | $16 \times 4$ | OC/3S | 55/65 | 185/210 |  |  |  |  |  |  |  |
| Am31L01A | Low Power <br> Transparent | $16 \times 4$ | OC | 55/65 | 185/210 |  |  |  |  |  |  |  |
| Am27LS00A01A | Ultra-High Speed | $256 \times 1$ | 3S/OC | 35/45 | 525/550 |  |  |  |  |  |  |  |
| Am27LS00 | Low Power High Speed | $256 \times 1$ | 35 | 45/55 | 370/385 | $\begin{aligned} & 93 L 420 \\ & 93421 \\ & 93 L 421 \end{aligned}$ | 3106 |  | 65/5531 | DM74/54S200 | N/S82S116 <br> N/S82S16 <br> N/S74/54S200 <br> N/S74/54S201 | $\begin{aligned} & \text { SN74/54S201 } \\ & \text { SN74/54S200 } \\ & \text { SN74/54LS200 } \end{aligned}$ |
| Am27LS01 | Low Power High Speed | $256 \times 1$ | OC | 45/55 | 370/385 | $\begin{aligned} & 93411 \\ & 93 L 411 \end{aligned}$ | 3107 |  | 65/5530 | DM74/54S206 | N/S82S117 N/S82S17 N/S74/54S301 | SN74/54S301 SN74/54S300 SN74/54LS300 |
| Am93415 ${ }^{\circ}$ | High Speed | $1 \mathrm{~K} \times 1$ | OC | 45/60 | 814/935 | 93415 |  | MCM93415 |  |  | N/S82S10 | SN74/54S314 |
| Am93425* | High Speed | $1 \mathrm{~K} \times 1$ | 3 S | 45/60 | 814/935 | 93425 |  | MCM93425 |  |  | N/S82S11 | SN74/54S214 |
| Am93412** | High Speed | $256 \times 4$ | OC | 45/60 | 814/935 | 93412 |  |  |  |  |  |  |
| Am93422** | High Speed | $256 \times 4$ | 3S | 45/60 | 814/935 | 93422 |  |  |  |  |  |  |
| *Available 4th Otr. $1979 \quad$ * Available 1st Otr. 1980 |  |  |  |  |  |  |  |  |  |  |  |  |

## Am9016

## 16,384 x 1 Dynamic R/W Random Access Memory

## DISTINCTIVE CHARACTERISTICS

- High density $16 \mathrm{k} \times 1$ organization
- Direct replacement for MK4116
- Low maximum power dissipation 462 mW active, 20 mW standby
- High speed operation -150 ns access, 320 ns cycle
- $\pm 10 \%$ tolerance on standard $+12,+5,-5$ voltages
- TTL compatible interface signals
- Three-state output
- RAS only, RMW and Page mode clocking options
- 128 cycle refreshing
- Unlatched data output
- Standard 16 -pin, .3 inch wide dual in-line package
- Double poly N-channel silicon gate MOS technology
- 100\% MIL-STD-883 reliability assurance testing


## GENERAL DESCRIPTION

The Am9016 is a high speed, 16 k -bit, dynamic, read/write random access memory. It is organized as 16,384 words by 1 bit per word and is packaged in a standard 16 -pin DIP. The basic memory element is a single transistor cell that stores charge on a small capacitor. This mechanism requires periodic refreshing of the memory cells to maintain stored information. All input signals, including the two clocks, are TTL compatible. The Row Address Strobe ( $\overline{\mathrm{RAS}}$ ) loads the row address and the Column Address Strobe ( $\overline{\mathrm{CAS}}$ ) loads the column address. The row and column address signals share 7 input lines. Active cycles are initiated when $\widehat{R A S}$ goes low, and standby mode is entered when RAS goes high. In addition to normal read and write cycles, other types of operations are available to improve versatility, performance, and power dissipation.

The three-state output buffer turns on when the column access time has elapsed and turns off after $\overline{\mathrm{CAS}}$ goes high. Input and output data are the same polarity.



MAXIMUM RATINGS beyond which useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Voltage on Any Pin Relative to VBB | -0.5 V to +20 V |
| VDD and VCC Supply Voltages with Respect to VSS | -1.0 V to +15.0 V |
| VBB - VSS (VDD - VSS $>0 \mathrm{~V}$ ) | 0 V |
| Power Dissipation | 1.0 W |
| Short Circuit Output Current | 50 mA |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulation of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling, and use in order to avoid exposure to excessive voltages.

## OPERATING RANGE

| Amblent Temperature | VDD | VCC | VSS | VBB |
| :---: | :---: | :---: | :---: | :---: |
| $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | $+12 \mathrm{~V} \pm 10 \%$ | $+5 \mathrm{~V} \pm 10 \%$ | 0 | $-5.0 \mathrm{~V} \pm 10 \%$ |

ELECTRICAL CHARACTERISTICS over operating range (Notes 1, 11)
Am9016X
Parameters
Description
Test Conditions
Min. Typ. Max. Units

| VOH | Output HIGH Voltage |  |  | $1 \mathrm{OH}=-5.0 \mathrm{~mA}$ | 2.4 |  | VCC | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOL | Output LOW Voltage |  |  | $1 \mathrm{OL}=4.2 \mathrm{~mA}$ | Vss |  | 0.40 | Volts |
| VIH | Input HIGH Voltage for Address, Data In |  |  |  | 2.4 |  | 7.0 | Volts |
| VIHC | Input HIGH Voltage for $\overline{\mathrm{CAS}}, \overline{\mathrm{RAS}}, \overline{\text { WE }}$ |  |  |  | 2.7 |  | 7.0 | Volts |
| VIL | Input LOW Voltage |  |  |  | -1.0 |  | 0.80 | Volts |
| IIX | Input Load Current |  |  | VSS $\leqslant \mathrm{VI} \leqslant 7 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| IOZ | Output Leakage Current |  |  | VSS $\leqslant$ VO $\leqslant$ VCC, Output OFF | -10 |  | 10 | $\mu \mathrm{A}$ |
| ICC | VCC Supply Current |  |  | Output OFF (Note 4) | -10 |  | 10 | $\mu \mathrm{A}$ |
| IBB | VBB Supply Current, Average |  |  | Standby, $\overline{\text { RAS }} \geqslant$ VIHC |  |  | 100 |  |
|  |  |  |  | Operating, Minimum Cycle Time |  |  | 200 | $\mu \mathrm{A}$ |
| IDD | VDD Supply Current, Average | Operating | IDD1 | RAS Cycling, CAS Cycling, Minimum Cycle Times |  |  | 35 |  |
|  |  | Page Mode | IDD4 | $\overline{\mathrm{RAS}} \leqslant \mathrm{VIL}, \overline{\mathrm{CAS}}$ Cycling, Minimum Cycle Times |  |  | 27 | mA |
|  |  | $\overline{\text { RAS Only }}$ Refresh | IDD3 | $\overline{\mathrm{RAS}}$ Cycling, $\overline{\mathrm{CAS}} \geqslant \mathrm{VIHC}$, Minimum Cycle Times |  |  | 27 |  |
|  |  | Standby | IDD2 | $\overline{\mathrm{RAS}} \geqslant \mathrm{VIHC}$ |  |  | 1.5 |  |
| Cl | Input Capacitance | $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$, |  | Inputs at $\mathrm{OV}, \mathrm{f}=1 \mathrm{MHz}$, Nominal Supply Voltages |  |  | 10 |  |
|  |  | Address, Da |  |  |  |  | 5.0 | pF |
| CO | Output Capacitance |  |  | Output OFF |  |  | 7.0 |  |

SWITCHING CHARACTERISTICS over operating range (Notes 2, 3, 5, 10)

| Parameters Descript |  | Am9016C |  | Am9016D |  | Am9016E |  | Am9016F |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| tAR | $\overline{\text { RAS }}$ LOW to Column Address Hold Time | 200 |  | 160 |  | 120 |  | 95 |  | ns |
| tASC | Column Address Set-up Time | -10 |  | -10 |  | -10 |  | -10 |  | ns |
| tASR | Row Address Set-up Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tCAC | Access Time from $\overline{\mathrm{CAS}}$ (Note 6) |  | 185 |  | 165 |  | 135 |  | 100 | ns |
| tCAH | $\overline{\text { CAS }}$ LOW to Column Address Hold Time | 85 |  | 75 |  | 55 |  | 45 |  | ns |
| tCAS | $\overline{\mathrm{CAS}}$ Pulse Width | 185 | 10,000 | 165 | 10,000 | 135 | 10,000 | 100 | 10,000 | ns |
| tCP | Page Mode $\overline{\mathrm{CAS}}$ Precharge Time | 100 |  | 100 |  | 80 |  | 60 |  | ns |
| tCRP | $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ Precharge Time | -20 |  | -20 |  | -20 |  | -20 |  | ns |
| tCSH | $\overline{\text { CAS }}$ Hold Time | 300 |  | 250 |  | 200 |  | 150 |  | ns |
| tCWD | $\overline{\mathrm{CAS}}$ LOW to $\overline{W E}$ LOW Delay (Note 9) | 145 |  | 125 |  | 95 |  | 70 |  | ns |
| tCWL | $\overline{\text { WE }}$ LOW to $\overline{\text { CAS }}$ HIGH Set-up Time | 100 |  | 85 |  | 70 |  | 50 |  | ns |
| tDH | $\overline{\mathrm{CAS}}$ LOW or $\overline{\mathrm{WE}}$ LOW to Data in Valid Hold Time (Note 7) | 85 |  | 75 |  | 55 |  | 45 |  | ns |
| tDHR | $\overline{\mathrm{RAS}}$ LOW to Data In Valid Hold Time | 200 |  | 160 |  | 120 |  | 95 |  | ns |
| tDS | Data In Stable to $\overline{\text { CAS }}$ LOW or $\overline{W E}$ LOW Set-up Time (Note 7) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tOFF | $\widehat{\text { CAS }}$ HIGH to Output OFF Delay | 0 | 60 | 0 | 60 | 0 | 50 | 0 | 40 | ns |
| tPC | Page Mode Cycle Time | 295 |  | 275 |  | 225 |  | 170 |  | ns |
| tRAC | Access Time from $\overline{\mathrm{RAS}}$ (Note 6) |  | 300 |  | 250 |  | 200 |  | 150 | ns |
| tRAH | $\overline{\mathrm{RAS}}$ LOW to Row Address Hold Time | 45 |  | 35 |  | 25 |  | 20 |  | ns |
| tRAS | $\overline{\mathrm{RAS}}$ Pulse Width | 300 | 10,000 | 250 | 10,000 | 200 | 10,000 | 150 | 10,000 | ns |
| tRC | Random Read or Write Cycle Time | 460 |  | 410 |  | 375 |  | 320 |  | ns |
| tRCD | $\overline{\mathrm{RAS}}$ LOW to $\overline{\mathrm{CAS}}$ LOW Delay (Note 6) | 35 | 115 | 35 | 85 | 25 | 65 | 20 | 50 | ns |
| tRCH | Read Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tRCS | Read Set-up Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tREF | Refresh Interval |  | 2 |  | 2 |  | 2 |  | 2 | ms |
| tRMW | Read Modify Write Cycle Time | 600 |  | 500 |  | 405 |  | 320 |  | ns |
| tRP | RAS Precharge Time | 150 |  | 150 |  | 120 |  | 100 |  | ns |
| tRSH | $\overline{\text { CAS LOW to } \overline{\text { RAS }} \text { HIGH Delay }}$ | 185 |  | 165 |  | 135 |  | 100 |  | ns |
| tRWC | Read/Write Cycle Time | 525 |  | 425 |  | 375 |  | 320 |  | ns |
| tRWD | $\overline{\mathrm{RAS}}$ LOW to $\overline{\mathrm{WE}}$ LOW Delay (Note 9) | 260 |  | 210 |  | 160 |  | 120 |  | ns |
| tRWL | $\overline{\text { WE }}$ LOW to $\overline{\text { RAS }}$ HIGH Set-up Time | 100 |  | 85 |  | 70 |  | 50 |  | ns |
| tT | Transition Time | 3 | 50 | 3 | 50 | 3 | 50 | 3 | 35 | ns |
| tWCH | Write Hold Time | 85 |  | 75 |  | 55 |  | 45 |  | ns |
| tWCR | $\overline{\mathrm{RAS}}$ LOW to Write Hold Time | 200 |  | 160 |  | 120 |  | 95 |  | ns |
| tWCS | $\overline{\mathrm{WE}}$ LOW to $\overline{\mathrm{CAS}}$ LOW Set-up Time (Note 9) | -20 |  | -20 |  | -20 |  | -20 |  | ns |
| tWP | Write Pulse Width | 85 |  | 75 |  | 55 |  | 45 |  | ns |

## NOTES

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$, nominal supply voltages and nominal processing parameters.
2. Signal transition times are assumed to be 5 ns. Transition times are measured between specified high and low logic levels.
3. Timing reference levels for both input and output signals are the specified worst-case logic levels.
4. VCC is used in the output buffer only. ICC will therefore depend only on leakage current and output loading. When the output is ON and at a logic high level, VCC is connected to the Data Out pin through an equivalent resistance of approximately $135 \Omega$. In standby mode VCC may be reduced to zero without affecting stored data or refresh operations.
5. Output loading is two standard TTL loads plus 100 pF capacitance.
6. Both $\overline{R A S}$ and $\overline{C A S}$ must be low to read data. Access timing will depend on the relative positions of their falling edges. When tRCD is less than the maximum value shown, access time depends on $\overline{R A S}$ and tRAC governs. When tRCD is more than the maximum value shown access time depends on $\overline{C A S}$ and tCAC governs. The
maximum value listed for tRCD is shown for reference purposes only and does not restrict operation of the part.
7. Timing reference points for data input set-up and hold times will depend on what type of write cycle is being performed and will be the later falling edge of $\overline{C A S}$ or $\overline{W E}$.
8. At least eight initialization cycles that exercise $\overline{\mathrm{RAS}}$ should be performed after power-up and before valid operations are begun.
9. The tWCS, tRWD and tCWD parameters are shown for reference purposes only and do not restrict the operating flexibility of the part. When the falling edge of $\overline{W E}$ follows the falling edge of $\overline{C A S}$ by at most tWCS, the data output buffer will remain off for the whole cycle and an "early write" cycle is defined. When the falling edge of $\overline{W E}$ follows the falling edges of $\overline{\operatorname{RAS}}$ and $\overline{\mathrm{CAS}}$ by at least tRWD and tCWD respectively, the Data Out from the addressed cell will be valid at the access time and a "read/write" cycle is defined. The falling edge of $\overline{W E}$ may also occur at intermediate positions, but the condition and validity of the Data Out signal will not be known.
10. Switching characteristics are listed in alphabetical order.
11. All voltages referenced to VSS.

Am9016
SWITCHING WAVEFORMS
READ CYCLE


WRITE CYCLE (EARLY WRITE)


MOS- 193
READ-WRITE/READ-MODIFY-WRITE CYCLE


## SWITCHING WAVEFORMS (Cont.)

$\overline{\text { RAS }}$ ONLY REFRESH CYCLE


PAGE MODE CYCLE


6

## APPLICATION INFORMATION

The Am9016 electrical connections are such that if power is applied with the device installed upside down it will be permanently damaged. Precautions should be taken to avoid this mishap.

## OPERATING CYCLES

Random read operations from any location hold the $\overline{W E}$ line high and follow this sequence of events:

1) The row address is applied to the address inputs and $\overline{\mathrm{RAS}}$ is switched low.
2) After the row address hold time has elapsed, the column address is applied to the address inputs and $\overline{\mathrm{CAS}}$ is switched low.
3) Following the access time, the output will turn on and valid read data will be present. The data will remain valid as long as $\overline{\mathrm{CAS}}$ is low.
4) $\overline{\mathrm{CAS}}$ and $\overline{\mathrm{RAS}}$ are then switched high to end the operation. A new cycle cannot begin until the precharge period has elapsed.
Random write operations follow the same sequence of events, except that the $\overline{W E}$ line is low for some portion of the cycle. If the data to be written is available early in the cycle, it will usually be convenient to simply have $\overline{W E}$ low for the whole write operation.
Sequential Read and Write operations at the same location can be designed to save time because re-addressing is not necessary. A read/write cycle holds $\overline{W E}$ highuntil a valid read is established and then strobes new data in with the falling edge of $\overline{W E}$.

After the power is first applied to the device, the internal circuit requires execution of at least eight initialization cycles which exercise RAS before valid memory accesses are begun.

## ADDRESSING

14 address bits are required to select one location out of the 16,384 cells in the memory. Two groups of 7 bits each are multiplexed onto the 7 address lines and latched into the internal address registers. Two negative-going external clocks are used to control the multiplexing. The Row Address Strobe ( $\overline{\mathrm{RAS}}$ ) enters the row address bits and the Column Address Strobe ( $\overline{\mathrm{CAS}}$ ) enters the column address bits.

When $\overline{R A S}$ is inactive, the memory enters its low power standby mode. Once the row address has been latched, it need not be changed for successive operations within the same row, allowing high-speed page-mode operations.

Page-mode operations first establish the row address and then maintain $\overline{R A S}$ low while $\overline{\text { CAS }}$ is repetitively cycled and designated operations are performed. Any column address within the selected row may be accessed in any sequence. The maximum time that RAS can remain low is the factor limiting the number of page-mode operations that can be performed.

Multiplexed addressing does not introduce extra delays in the access path. By inserting the row address first and the column address second, the memory takes advantage of the fact that the delay path through the memory is shorter for column addresses. The column address does not propagate through the cell matrix as the row address does and it can therefore arrive somewhat later than the row address without impacting the access time.

## REFRESH

The Am9016 is a dynamic memory and each cell must be refreshed at least once every refresh interval in order to maintain the cell contents. Any operation that accesses a row serves to refresh all 128 cells in the row. Thus the refresh requirement is met by accessing all 128 rows at least once every refresh interval. This may be accomplished, in some applications, in the course of performing normal operations. Alternatively, special refresh operations may be initiated. These special operations could be simply additional conventional accesses or
 be addressed, $\overline{\text { CAS }}$ may be held high while $\overline{\mathrm{RAS}}$ is cycled and the appropriate row addresses are input. Power required for refreshing is minimized and simplified control circuitry will often be possible.

## DATA INPUT/OUTPUT

Data is written into a selected cell by the combination of $\overline{W E}$ and $\overline{\mathrm{CAS}}$ while $\overline{\mathrm{RAS}}$ is low. The later negative transition of $\overline{\mathrm{WE}}$ or $\overline{\text { CAS }}$ strobes the data into the internal register. In a write cycle, if the $\overline{W E}$ input is brought low prior to $\overline{\mathrm{CAS}}$, the data is strobed by $\overline{\mathrm{CAS}}$, and the set-up and hold times are referenced to $\overline{C A S}$. If the cycle is a read/write cycle then the data set-up and hold times are referenced to the negative edge of $\overline{W E}$.

In the read cycle the data is read by maintaining $\overline{W E}$ in the high state throughout the portion of the memory cycle in which $\overline{\text { CAS }}$ is low. The selected valid data will appear at the output within the specified.access time.

## DATA OUTPUT CONTROL

Any time $\overline{\mathrm{CAS}}$ is high the data output will be off. The output contains either one or zero during read cycle after the access time has elapsed. Data remains valid from the access time until $\overline{\mathrm{CAS}}$ is returned to the high state. The output data is the same polarity as the input data.

The user can control the output state during write operations by controlling the placement of the $\overline{W E}$ signal. In the "early write" cycle (see note 9) the output is at a high impedance state throughout the entire cycle.

## POWER CONSIDERATIONS

$\overline{\text { RAS }}$ and/or $\overline{\text { CAS }}$ can be decoded and used as a chip select signal for the Am9016 but overall system power is minimized if $\overline{\text { RAS }}$ is used for this purpose. The devices which do not receive $\overline{\text { RAS }}$ will be in low power standby mode regardless of the state of $\overline{C A S}$.

At all times the Absolute Maximum Rating Conditions must be observed. During power supply sequencing VBB should never be more positive than VSS when power is applied to VDD.

## TYPICAL CHARACTERISTICS

Typical Access Time
(Normalized)
tRAC Versus VDD


Typical Access Time
(Normalized)
tRAC Versus
Case Temperature


Typical Refresh Current IDD3 Versus VDD


Typical Standby Current IDD2 Versus
Case Temperature


Typical Access Time
(Normalized)
tRAC Versus VBB


Typical Operating Current IDD1 Versus VDD


Typical Page Mode Current IDD4 Versus VDD


Typical Refresh Current IDD3 Versus
Case Temperature


Typical Access Time
(Normalized)
tRAC Versus VCC


Typical Standby Current IDD2 Versus VDD


Typical Operating Current IDD1 Versus Case Temperature


Typical Page Mode Current IDD4 Versus Case Temperature




## Metallization and Pad Layout



DIE SIZE 0.106" $\times 0.205^{\prime \prime}$

# Am9044•Am9244 <br> $4096 \times 1$ Static R/W Random Access Memory 

DISTINCTIVE CHARACTERISTICS

- LOW OPERATING POWER (MAX)

Am9044/Am9244 385mW (70mA)
Am90L44/Am92L44 275 mW ( 50 mA )

- LOW STANDBY POWER (MAX) Am92L44 110mW (20mA)
- Access times down to 200ns (max)
- Military temperature range available to 250 ns (max)
- AmSO44 is a direct plug-in replacement for 4044
- Am9244 pin and function compatible with Am9044 and 4044 plus $\overline{\mathrm{CS}}$ power down feature
- Fully static - no clocking
- Identical access and cycle time
- High output drive -
4.0mA sink current @ 0.4V
- TTL identical interface logic leveis
- $100 \%$ MIL-STD-883 reliability assurance testing


## GENERAL DESCRIPTION

The Am9044 and Am9244 are high performance, static, NChannel, read/write, random access memories organized as $4096 \times 1$. Operation is from a single 5V supply, and all input/ output levels are identical to standard TTL specifications. Low power versions of both devices are available with power savings of about $30 \%$. The Am9044 and Am9244 are the same except that the Am9244 offers an automatic $\overline{\mathrm{CS}}$ power down feature.

The Am9244 remains in a low power standby mode as long as $\overline{C S}$ remains high, thus reducing its power requirements. The Am9244 power decreases from 385 mW to 165 mW in the standby mode, and the Am92L44 from 275 mW to 110 mW . The $\overline{\mathrm{CS}}$ input does not affect the power dissipation of the Am9044.

Data readout is not destructive and the same polarity as data input. $\overline{\mathrm{CS}}$ provides for easy selection of an individual package when the outputs are OR-tied. The outputs of 4.0 mA for Am9244 and Am9044 provide increased short circuit current for improved compacitive drive.

BLOCK DIAGRAM


MOS-256

## CONNECTION DIAGRAM



Top View
Pin 1 is marked for orientation.
MOS-257

## ORDERING INFORMATION

| Ambient Temperature | Package Type | ICC Current Level | Access Times |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Am9044 |  |  |  | Am9244 |  |  |  |
|  |  |  | 450 ns | 300ns | 250ns | 200ns | 450ns | 300ns | 250ns | 200ns |
| $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | Plastic <br> Hermetic | 70 mA <br> 50mA <br> 70 mA <br> 50 mA | AM9044BPC <br> AM90L44BPC <br> AM9044BDC <br> AM90L44BDC | AM9044CPC <br> AM90L44CPC <br> AM9044CDC <br> AM90L44CDC | AM9044DPC AM90L44DPC AM9044DDC AM90L44DDC | AM9044EPC <br> AM9044EDC | AM9244BPC <br> AM92L44BPC <br> AM9244BDC <br> AM92L44BDC | AM9244CPC AM92L44CPC <br> AM9244CDC AM92L44CDC | AM9244DPC <br> AM92L44DPC <br> AM9244DDC <br> AM92L44DDC | AM9244EPC <br> AM9244EDC |
| $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | Hermetic | 90 mA 60mA | AM9044BDM AM90L44BDM | AM9044CDM AM90L44CDM | AM9044DDM |  | AM92448DM AM92L44BDM | AM9244CDM AM92L44CDM | AM9244DDM |  |

## Am9044 • Am9244

MAXIMUM RATINGS beyond which useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| VCC with Respect to VSS | -0.5 V to +7.0 V |
| All Signal Voltages with Respect to VSS | -0.5 V to +7.0 V |
| Power Dissipation (Package Limitation) | 1.0 W |
| DC Output Current | 10 mA |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## OPERATING RANGE

| Part Number | Ambient Temperature | VSS | VCC | Part Number | Ambient Temperature | VSS | vcc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am9044DC/PC <br> Am90L44DC/PC <br> Am9244DC/PC <br> Am92L44DC/PC | $0^{\circ} \mathrm{C} \leqslant T_{A} \leqslant+70^{\circ} \mathrm{C}$ | OV | +5.0V $\pm 10 \%$ | Am9044DM <br> Am90L44DM <br> Am9244DM <br> Am92L44DM | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | OV | $+5.0 \mathrm{~V} \pm 10 \%$ |

## ELECTRICAL CHARACTERISTICS over operating range

Am9244XX Am92L44XX

Am9044XX Am90L44XX


ELECTRICALCHARACTERISTICS over operating range

## Am92L44 Am9244 Am90L44 Am9044

Parameter Description

| ICC | vcc Operating | Max. VCC $\overline{\text { CS }} \leqslant$ VIL | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | 50 | 70 | 50 | 70 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | 60 | 80 | 60 | 80 |  |
| IPD | Automatic CS Power Down Current | $\begin{aligned} & \operatorname{Max} . V_{C C} \\ & \left(\overline{C S} \geqslant V_{I H}\right) \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ | 20 | 30 | - | - | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | 22 | 33 | - | - |  |

Notes:

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$, nominal supply voltage and nominal processing parameters.
2. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
3. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V and output loading of one standard TTL gate plus 100 pF .
4. The internal write time of the memory is defined by the overlap of $\overline{C S}$ low and $\overline{W E}$ low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
5. Chip Select access time ( $\mathrm{t}_{\mathrm{co}}$ ) is longer for the Am9244 than for the Am9044. The specified address access time will be valid only when Chip Select is low soon enough for $t_{c o}$ to elapse.

SWITCHING CHARACTERISTICS over operating range (Note 3)

| Am9044B | Am9044C | Am9044D | Am9044E |
| :--- | :--- | :--- | :--- |
| Am9244B | Am9244C | Am9244D | Am9244E |

Parameter
Description
Min. Max. Min. Max. Min. Max. Min. Max. Units
Read Cycle

| tRC | Address Valid to Address Do Not Care Tim (Read Cycle Time) |  | 450 |  | 300 |  | 250 |  | 200 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tA | Address Valid to Data Out Valid Delay (Address Access Time) |  |  | 450 |  | 300 |  | 250 |  | 200 |  |
| tco |  | Am9044 |  | 100 |  | 100 |  | 70 |  | 70 |  |
|  | Chip Select Low to Daka Our Valid (Note S) | Am9244 |  | 450 |  | 300 |  | 250 |  | 200 |  |
| tCX | Chip Select Low to Data Out On |  | 20 |  | 20 |  | 20 |  | 20 |  |  |
| tOTD | Chip Select High to Data Out Off |  |  | 100 |  | 80 |  | 60 |  | 60 |  |
| tOHA | Address Unknown to Data Out Unknown Time |  | 20 |  | 20 |  | 20 |  | 20 |  |  |

Write Cycle

| tWC | Address Valid to Address Do Not Care Time (Write Cycle Time) |  | 450 |  | 300 |  | 250 |  | 200 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tw | Write Enable Low to Write Enable High Time (Note 4) | Am9044 | 200 |  | 150 |  | 100 |  | 100 |  |  |
|  |  | Am9244 | 250 |  | 200 |  | 150 |  | 150 |  |  |
| tWR | Write Enable High to Address Do Not Care Time |  | 0 |  | 0 |  | 0 |  | 0 |  |  |
| toTw | Write Enable Low to Data Out Off Delay |  |  | 100 |  | 80 |  | 60 |  | 60 |  |
| tDW | Data In Valid to Write Enable High Time |  | 200 |  | 150 |  | 100 |  | 100 |  |  |
| tDH | Write Enable Low to Data In Do Not Care Time |  | 0 |  | 0 |  | 0 |  | 0 |  |  |
| taw | Address Valid to Write Enable Low Time |  | 0 |  | 0 |  | 0 |  | 0 |  |  |
| tPD | Chip Select High to Power Low Delay (Am9244 only) |  |  | 200 |  | 150 |  | 100 |  | 100 |  |
| tPU | Chip Select Low to Power High Delay (Am9244 only) |  | 0 |  | 0 |  | 0 |  | 0 |  |  |
| tCW | Chip Select Low to Write Enable High Time | Am9044 | 200 |  | 150 |  | 100 |  | 100 |  |  |
| ICW | (Note 4) Arser | Am9244 | 250 |  | 200 |  | 150 |  | 150 |  |  |
| two | Write Enable High To Output Turn On |  |  | 100 |  | 100 |  | 70 |  | 70 |  |

## SWITCHING WAVEFORMS



DATA IN

POWER DOWN WAVEFORM (Am9244 ONLY)


## TYPICAL CHARACTERISTICS



Normalized tacc
Versus Ambient Temperature


Normalized ICC Versus Ambient Temperature


BIT MAP

| Address Designators |  |
| :---: | :---: |
| External | Internal |
| A0 | A2 |
| A1 | A1 |
| A2 | A0 |
| A3 | A8 |
| A4 | A9 |
| A5 | A10 |
| A6 | A3 |
| A7 | A4 |
| A8 | A5 |
| A9 | A7 |
| A10 | A6 |
| A11 | A11 |

Figure 1. Bit Mapping Information.

# Am9114 • Am9124 <br> $1024 \times 4$ Static R/W Random Access Memory 

## DISTINCTIVE CHARACTERISTICS

- LOW OPERATING POWER (MAX) Am9124/Am9114 368mW (70mA) Am91L24/Am91L14 262mW ( 50 mA )
- LOW STANDBY POWER (MAX) Am9124 $158 \mathrm{~mW}(30 \mathrm{~mA})$ Am91L24 $105 \mathrm{~mW}(20 \mathrm{~mA})$
- Access times down to 200 ns (max)
- Military temperature range available to $300 n s$ (max)
- Am9114 is a direct plug-in replacement for 2114
- Am9124 pin and function compatible with Am9114 and 2114, plus $\overline{C S}$ power down feature
- Fully static - no clocking
- Identical access and cycle time
- High output drive -
4.0mA sink current @ 0.4V-9124
3.2mA sink current @ 0.4V - 9114
- TTL identical input/output levels
- $100 \%$ MIL-STD-883 reliability assurance testing


## GENERAL DESCRIPTION

The Am9114 and Am9124 are high performance, static, NChannel, read/write, random access memories organized as $1024 \times 4$. Operation is from a single 5V supply, and all input/ output levels are identical to standard TTL specifications. Low power versions of both devices are available with power savings of over 30\%. The Am9114 and Am9124 are the same except that the Am9124 offers an automatic CS power down feature.
The Am9124 remains in a low power standby mode as long as $\overline{\mathrm{CS}}$ remains high, thus reducing its power requirements. The Am9124 power decreases from 368 mW to 158 mW in the standby mode, and the Am91L24 from 262 mW to 105 mW . The $\overline{\mathrm{CS}}$ input does not affect the power dissipation of the Am9114. (See Figure 1, page 4).
Data readout is not destructive and the same polarity as data input. $\overline{\mathrm{CS}}$ provides for easy selection of an individual package when the outputs are OR-tied. The outputs of 4.0 mA for Am9124 and 3.2mA for Am9114 provides increased short circuit current for improved capacitive drive.


## ORDERING INFORMATION

| Ambient Temperature | Package Type | ICC Current Level | Access Times |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Am9114 |  |  | Am9124(Power Down Option) |  |  |
|  |  |  | 450ns | 300ns | 200ns | 450ns | 300ns | 200ns |
| $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ | Plastic | 70 mA | Am9114BPC | Am9114CPC | Am9114EPC | Am9124BPC | Am9124CPC | Am9124EPC |
|  |  | 50 mA | Am91L14BPC | Am91L14CPC |  | Am91L24BPC | Am91L24CPC |  |
|  | Hermetic | 70 mA | Am91148DC | Am9114CDC | Am9114EDC | Am9124BDC | Am9124CDC | Am9124EDC |
|  |  | 50 mA | Am91L14BDC | Am91L14CDC |  | Am91L24BDC | Am91L24CDC |  |
| $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | Hermetic | 80 mA | Am91148DM | Am9114CDM |  | Am9124BDM | Am9124CDM |  |
|  |  | 60 mA | Am91L14BDM | Am91L14CDM |  | Am91L24BDM | Am91L24CDM |  |

## Am9114•Am9124

MAXIMUM RATINGS beyond which useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {CC }}$ with Respect to $\mathrm{V}_{\mathrm{SS}}$ | -0.5 V to +7.0 V |
| All Signal Voltages with Respect to $\mathrm{V}_{\mathrm{SS}}$ | -0.5 V to +7.0 V |
| Power Dissipation (Package Limitation) | 1.0 W |
| DC Output Current | 10 mA |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## OPERATING RANGE

| Part Number | Ambient Temperature | $\mathbf{V}_{\text {SS }}$ | $\mathrm{v}_{\mathrm{CC}}$ | Part Number | Ambient Temperature | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{v}_{\mathrm{CC}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am9114DC/PC Am91L14DC/PC Am9124DC/PC Am91L24DC/PC | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | OV | $+5.0 \mathrm{~V} \pm 5 \%$ | Am9114DM <br> Am91L14DM <br> Am9124DM <br> Am91L24DM | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | OV | +5.0V $\pm 10 \%$ |

ELECTRICAL CHARACTERISTICS over operating range

Am9124XX
Am91L24XX

Am9114XX
Am91L14XX

| Parameter | Description | Test Conditions |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IOH}^{\text {l }}$ | Output High Current | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | $\mathrm{V}_{C C}=4.75 \mathrm{~V}$ | -1.4 |  |  | -1.0 |  |  | mA |
|  |  | $\mathrm{V}_{\mathrm{OH}}=2.2 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | -1.0 |  |  | -1.0 |  |  |  |
|  | Output Low Current |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ | 4.0 |  |  | 3.2 |  |  | A |
| IOL | Output Low Current | V | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | 3.2 |  |  | 2.4 |  |  | A |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  |  | 2.0 |  | $\mathrm{V}_{\mathrm{Cc}}$ | 2.0 |  | $\mathrm{v}_{\mathrm{Cc}}$ | Voits |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | -0.5 |  | 0.8 | -0.5 |  | 0.8 | Volts |
| ${ }_{1} \mathrm{X}$ | Input Load Current | $\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{1} \leqslant \mathrm{~V}_{\text {cc }}$ |  |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
|  | Output Leakage Curre | $0.4 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{O}} \leqslant \mathrm{V}_{\mathrm{CC}}$ | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | -50 |  | 50 | -50 |  | 50 | $\mu \mathrm{A}$ |
| loz | put Leakage Current | Output Disabled | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ | -10 |  | 10 | -10 |  | 10 | A |
|  | Output Short Circuit Current | (Note 2) | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  | 95 |  |  | 75 | mA |
| los | Oupur Shor Cicur Curren | (Note 2) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | 115 |  |  | 75 |  |
| Cl | Input Capacitance (Note 1) | Test Frequency = | . MHz |  | 3.0 | 5.0 |  | 3.0 | 5.0 |  |
| Cl/O | I/O Capacitance (Note 1) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{All}$ pins |  |  | 5.0 | 6.0 |  | 5.0 | 6.0 | pF |

ELECTRICAL CHARACTERISTICS over operating range

Parameter Description Test Conditions


## Notes:

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$, nominal supply voltage and nominal processing parameters.
2. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
3. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V and output loading of one standard TTL gate plus 100pF.

## Am91L24 Am9124 Am91L14 Am9114

Typ. Max. Typ. Max. Typ. Max. Typ. Max. Units
4. The internal write time of the memory is defined by the overlap of $\overline{C S}$ low and $\overline{W E}$ low. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
5. Chip Select access time ( ${ }^{( } \mathbf{c o}$ ) is longer for the Am9124 than for the Am9114. The specified address access time will be valid only when Chip Select is low soon enough for tco to elapse.

SWITCHING CHARACTERISTICS over operating range (Note 3)
Parameter
Description
Read Cycle

| tRC | Address Valid to Address Do Not Care Time (Read Cycle Time) |  | 450 |  | 300 |  | 200 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tA | Address Valid to Data Out Valid Delay (Address Access Time) |  |  | 450 |  | 300 |  | 200 |  |
| tCO |  | Am9114 |  | 120 |  | 100 |  | 70 |  |
| to | Chip Select Low to Data Out Valid (Note 5) | Am9124 |  | 420 |  | 280 |  | 185 |  |
| tCx | Chip Select Low to Data Out On |  | 20 |  | 20 |  | 20 |  |  |
| tOTD | Chip Select High to Data Out Off |  |  | 100 |  | 80 |  | 60 |  |
| tOHA | Address Unknown to Data Out Unknown Time |  | 50 |  | 50 |  | 50 |  |  |

Write Cycle

| twC | Address Valid to Address Do Not Care Time (Write Cucle Time) |  | 450 |  | 300 |  | 200 |  | n |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tW | Write Enable Low to Write Enable High Time (Note 4) | Am9114 | 200 |  | 150 |  | 120 |  |  |
|  |  | Am9124 | 250 |  | 200 |  | 150 |  |  |
| tWR | Write Enable High to Address Do Not Care Time |  | 0 |  | 0 |  | 0 |  |  |
| tOTW | Write Enable Low to Data Out Off Delay |  |  | 100 |  | 80 |  | 60 |  |
| tDW | Data In Valid to Write Enable High Time |  | 200 |  | 150 |  | 120 |  |  |
| tDH | Write Enable Low to Data In Do Not Care Time |  | 0 |  | 0 |  | 0 |  |  |
| tAW | Address Valid to Write Enable Low Time |  | 0 |  | 0 |  | 0 |  |  |
| tPD | Chip Select High to Power Low Delay (Am9124 only) |  |  | 200 |  | 150 |  | 100 |  |
| tPU | Chip Select Low to Power High Delay (Am9124 only) |  | 0 |  | 0 |  | 0 |  |  |
| tCW | Chip Select Low to Write Enable High Time (Note 4) | Am9114 | 200 |  | 150 |  | 120 |  |  |
|  |  | Am9124 | 250 |  | 200 |  | 150 |  |  |

## SWITCHING WAVEFORMS



POWER DOWN WAVEFORM (Am9124 ONLY)


MOS-069

## TYPICAL CHARACTERISTICS

Typical ICC
Versus VCC Characteristics


Typical tacc
Versus VCC Characteristics


Typical C Load Versus Normalized tacc Characteristics


Normalized tacc Versus Ambient Temperature


Normalized ICC Versus Amblent Temperature


BIT MAP


Figure 2. Bit Mapping Information.

## Am2716

## $2048 \times 8$-Bit UV Erasable PROM

## DISTINCTIVE CHARACTERISTICS

- Direct replacement for Intel 2716
- Interchangeable with Am9218-16K ROM
- Single +5 V power supply
- Fast access time - 450ns
- Low power dissipation
-525 mW active
-132mW standby
- Fully static operation - no clocks
- Three-state outputs
- TTL compatible inputs/outputs
- $100 \%$ MIL-STD-883 reliability assurance testing


## GENERAL DESCRIPTION

The Am2716 is a 16384-bit ultraviolet erasable and programmable read-only memory. It is organized as 2048 words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming.
Because the Am2716 operates from a single +5 V supply, it is ideal for use in microprocessor systems. All programming signals are TTL levels, requiring a single pulse. For programming outside of the system, existing EPROM programmers may be used. Locations may be programmed singly, in blocks, or at random. Total programming time for all bits is 100 seconds.


## ORDERING INFORMATION

| Package <br> Type | Ambient Temperature <br> Specification | Order <br> Number |
| :---: | :---: | :---: |
| Hermetic DIP <br> Transparent Window | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | AM2716DC |

Am2716
MAXIMUM RATINGS above which the useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |
| Voltage on all inputs/outputs (except VPP) with respect to GND | +6 V to -0.3 V |
| Voltage on VPP During Program with Respect to GND | +26.5 V to -0.3 V |

## READ OPERATION

## DC CHARACTERISTICS

$0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}, \mathrm{VCC}($ Notes 1,2$)=+5 \mathrm{~V} \pm 5 \%$, VPP (Note 2$)=\mathrm{VCC}$

| Parameters | Description | Test Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Load Current | $\mathrm{VIN}=5.25 \mathrm{~V}$ |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | VOUT $=5.25 \mathrm{~V}$ |  | 10 | $\mu \mathrm{A}$ |
| IPP1 (Note 2) | VPP Current | $\mathrm{VPP}=5.25 \mathrm{~V}$ |  | 5 | mA |
| ICC1 (Note 2) | VCC Current (Standby) | $\overline{C E}=V I H, \overline{O E}=$ VIL |  | 25 | mA |
| ICC2 (Note 2) | VCC Current (Active) | $\overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{VIL}$ |  | 100 | mA |
| VIL | Input Low Voltage |  | -0.1 | 0.8 | Volts |
| VIH | Input High Voltage |  | 2.0 | VCC+1 | Volts |
| VOL | Output Low Voltage | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  | 0.45 | Volts |
| VOH | Output High Voltage | $10 \mathrm{H}=-400 \mu \mathrm{~A}$ | 2.4 |  | Volts |

## AC CHARACTERISTICS

$0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$, VCC (Notes 1,2$)=+5 \mathrm{~V} \pm 5 \%$, VPP (Note 2$)=$ VCC

| Param | Description | Test Conditions |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tACC | Address to Output Delay | Output Load: 1 TTL gate and $\mathrm{CL}=100 \mathrm{pF}$ Input Rise and Fall Times: $\leqslant 20 \mathrm{~ns}$ Input Pulse Levels: 0.8 V to 2.2 V <br> Timing Measurement Reference Level: <br> Inputs: 1 V and 2 V <br> Outputs: 0.8 V and 2 V | $\overline{C E}=\overline{O E}=\mathrm{VIL}$ |  | 450 | ns |
| tCE | $\overline{\mathrm{CE}}$ to Output Delay |  | $\overline{\mathrm{OE}}=\mathrm{VIL}$ |  | 450 | ns |
| toe | Output Enable to Output Delay |  | $\overline{\mathrm{CE}}=\mathrm{VIL}$ |  | 120 | ns |
| tDF | Output Enable High to Output Float |  | $\overline{\mathrm{CE}}=\mathrm{VIL}$ | 0 | 100 | ns |
| tOH | Output Hold from Addresses, $\overline{C E}$ or $\overline{O E}$ Whichever Occurred First |  | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{VIL}$ | 0 |  | ns |

## CAPACITANCE (Note 3)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Parameters | Description | Test Conditions | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 4 | 6 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

Notes: 1. VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP.
2. VPP may be connected directly to VCC except during programming. The supply current would then be the sum of ICC and IPP1.
3. This parameter is only sampled and is not $100 \%$ tested.

## AC WAVEFORMS (Note 1)



MOS-201

Notes: 1. VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP.
2. $\overline{O E}$ may be delayed up to tACC - tOE after the falling edge of $\overline{C E}$ without impact on tACC.
3. tDF is specified from $\overline{O E}$ or $\overline{C E}$, whichever occurs first.

## Am2716

## PROGRAM OPERATION

## DC PROGRAMMING CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \operatorname{VCC}($ Note 1$)=5 \mathrm{~V} \pm 5 \%, \mathrm{VPP}($ Notes 1,2$)=25 \mathrm{~V} \pm 1 \mathrm{~V}$

| Parameters | Description | Test Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Current | $\mathrm{VIN}=5.25 \mathrm{~V} / 0.45 \mathrm{~V}$ |  | 10 | $\mu \mathrm{A}$ |
| IPP1 | VPP Supply Current | $\overline{C E} / \mathrm{PGM}=\mathrm{VIL}$ |  | 5 | mA |
| IPP2 | VPP Supply Current During Programming Pulse | $\overline{\mathrm{CE} / \text { PGM }}=\mathrm{VIIH}$ |  | 30 | mA |
| ICC | VCC Supply Current |  |  | 100 | mA |
| VIL | Input Low Leyel |  | -0.1 | 0.8 | Volts |
| VIH | Input High Level |  | 2.0 | $\mathrm{VCC}+1$ | Volts |

Notes: 1. VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP.
2. VPP must not be greater than 26 volts including overshoot. Permanent device damage may occur if the device is taken out of or put into the socket when VPP $=25$ volts is applied. Also, during $\overline{O E}=\overline{C E} / P G M=V I H$, VPP must not be switched from 5 volts to 25 volts or vice versa.

## AC PROGRAMMING CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{VCC}($ Note 1$)=5 \mathrm{~V} \pm 5 \%, \mathrm{VPP}($ Notes 1,2$)=25 \mathrm{~V} \pm 1 \mathrm{~V}$

| Parameters | Description | Test Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tAS | Address Set-up Time | Input tR and tF ( $10 \%$ to $90 \%$ ) $=20$ ns <br> Input Signal Levels $=0.8 \mathrm{~V}$ to 2.2 V <br> Input Timing Reference Level $=1 \mathrm{~V}$ and 2 V <br> Output Timing Reference Level $=0.8 \mathrm{~V}$ and 2 V | 2 |  | $\mu \mathrm{s}$ |
| toes | Output Enable Set-up Time |  | 2 |  | $\mu \mathrm{S}$ |
| tDS | Data Set-up Time |  | 2 |  | $\mu \mathrm{S}$ |
| tAH | Address Hold Time |  | 2 |  | $\mu \mathrm{s}$ |
| toen | Output Enable Hold Time |  | 2 |  | $\mu \mathrm{s}$ |
| tDH | Data Hold Time |  | 2 |  | $\mu \mathrm{s}$ |
| tDF | Output Disable to Output Float Delay ( $\overline{\mathrm{CE}} / \mathrm{PGM}=$ VIL) |  | 0 | 120 | ns |
| toe | Output Enable to Output Delay ( $\overline{\mathrm{CE} / \mathrm{PGM}}=\mathrm{VIL}$ ) |  | - | 120 | ns |
| tPW | Program Pulse Width |  | 45 | 55 | ms |
| tPRT | Program Pulse Rise Time |  | 5 | - | ns |
| tPFT | Program Pulse Fall Time |  | 5 | - | ns |

## PROGRAMMING WAVEFORMS



## ERASING THE Am2716

In order to clear all locations of their programmed contents, it is necessary to expose the Am2716 to an ultraviolet light source. A dosage of 15 W seconds $/ \mathrm{cm}^{2}$ is required to completely erase an Am2716. This dosage can be obtained by exposure to an ultraviolet lamp [(wavelength of 2537 Angstroms $(\AA)$ ] with intensity of $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ for 15 to 20 minutes. The Am2716 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.
It is important to note that the Am2716, and similar devices, will erase with light sources having wavelengths shorter than 4000 Angstroms. Although erasure times will be much longer than with UV sources at $2537 \AA$, nevertheless the exposure to florescent light and sunlight will eventually erase the Am2716, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

## PROGRAMMING THE Am2716

Upon delivery, or after each erasure the Am2716 has all 16384 bits in the "1", or high state. "Os" are loaded into the Am2716 through the procedure of programming.
The programming mode is entered when +25 V is applied to the VPP pin and when $\overline{O E}$ is at VIH. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 50 msec, TTL high level pulse is applied to the CE/PGM input to accomplish the programming.
The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55 msec . Therefore, applying a DC level to the $\overline{C E} / P G M$ input is prohibited when programming.

## READ MODE

The Am2716 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device
selection. Output Enable ( $\overline{\mathrm{OE}})$ is the output control and should be used to gate data to the output pins, indepiendent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from $\overline{\mathrm{CE}}$ to output (tCE). Data is available at the outputs 120 ns (tOE) after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{\mathrm{CE}}$ has been low and addresses have been stable for at least tACC - tOE.

## STANDBY MODE

The Am2716 has a standby mode which reduces the active power dissipation by $75 \%$, from 525 mW to 132 mW . The Am2716 is placed in the standby mode by applying a TTL high signal to the $\overline{\mathrm{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}}$ input.

## OUTPUT OR-TIEING

To accommodate multiple memory connections, a 2 -line control function is provided to allow for:

1. Low memory power dissipation
2. Assurance that output bus contention will not occur.

It is recommended that $\overline{\mathrm{CE}}$ be decoded and used as the primary device selecting function, while $\overline{\mathrm{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

## PROGRAM INHIBIT

Programming of multiple Am2716s in parallel with different data is also easily accomplished. Except for $\overline{C E} / P G M$, all like inputs (including $\overline{\mathrm{OE}}$ ) of the parallel Am2716s may be common. A TTL level program pulse applied to an Am2716's $\overline{\mathrm{CE}} / \mathrm{PGM}$ input with VPP at 25 V will program that Am2716. A low level $\overline{\mathrm{CE}} / \mathrm{PGM}$ input inhibits the other Am2716 from being programmed.

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify may be performed with VPP at 25V. Except during programming and program verify, VPP must be at 5 V .

# Am9218/8316E 

2048 x 8 Read Only Memory

## DISTINCTIVE CHARACTERISTICS

- $2048 \times 8$ organization
- Plug-in replacement for 8316E
- Access times as fast as 350 ns
- Fully capacitive inputs - simplified driving
- 3 fully programmáble Chip Selects - increased flexibility
- Logic voltage levels compatible with TTL
- Three-state output buffers - simplified expansion
- Drives two full TTL loads
- Single supply voltage -+5.0 V
- Low power dissipation
- N-channel silicon gate MOS technology
- 100\% MIL-STD-883 reliability assurance testing


## FUNCTIONAL DESCRIPTION

The Am9218 devices are high performance, 16384-bit, static, mask programmed, read only memories. Each memory is implemented as 2048 words by 8 bits per word. This organization simplifies the design of small memory systems and permits incremental memory sizes as small as 2048 words. The fast access times provided allow the ROM to service high performance microcomputer applications without stalling the processor

Three programmable Chip Select input signals are provided to control the output buffers. Each Chip Select polarity may be specified by the customer thus allowing the addressing of 8 memory chips without external gating. The outputs of unselected chips are turned off and assume a high impedance state. This permits wire-ORing with additional Am9218 devices and other three-state components.

These memories are fully static and require no clock signals of any kind. A selected chip will output data from a location specified by whatever address is present on the address input lines. Input and output voltage levels are compatible with: TTL specifications.

BLOCK DIAGRAM


CONNECTION DIAGRAM


ORDERING INFORMATION

| Package Type | Ambient Temperature <br> Specifications | Access Time |  |
| :---: | :---: | :---: | :---: |
|  |  | AM9218BP <br> P8316E | AM9218CPC |
|  | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ | AM9218BCC | AM9218CCC |
| Cerdip | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ | AM9218BDC <br> C 8316 E | AM9218CDC |
| Side-Brazed <br> Ceramic | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | AM9218BDM |  |
|  |  |  |  |

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| VCC with Respect to VSS | +7.0 V |
| DC Voltage Applied to Outputs | -0.5 V to +7.0 V |
| DC Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation | 1.0 W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.
ELECTRICAL CHARACTERISTICS

| Am92188 | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Am9218 |  |  |  |  |  |  |  |  |
| C8316A | $\mathrm{VCC}=5.0 \mathrm{~V}$ |  |  |  | 8XDC |  | 16E |  |
| Paramet | Description |  | nultions | Anin. | Max. | Min. | Max. | Units |
| VOH | Output HIGH Voltage | 9218 | $10 \mathrm{H}=-200 \mu \mathrm{~A}$ | 2.4 |  |  |  | Volts |
| VOH | Output HGG Voltage | 8316 E | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ |  |  | 2.4 |  | Vols |
| VOL | Output LOW Voltage | 9218 | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |  | 0.4 |  |  | Volts |
|  | Output LOW Voltage | 8316E | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  |  | 0.4 | Vols |
| VIH | Input HIGH Voltage |  |  | 2.0 | VCC + 1.0 | 2.0 | $\mathrm{VCC}+1.0$ | Volts |
| VIL | Input LOW Voltage |  |  | -0.5 | 0.8 | -0.5 | 0.8 | Volts |
| ILO | Output Leakage Current | Chip Di |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| ILI | Input Leakage Current |  |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| ICC | VCC Supply Current |  |  |  | 70 |  | 95 | mA |

## ELECTRICAL CHARACTERISTICS

| Am9218BDM | $\mathrm{T}_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | :--- |
|  | VCC $=5.0 \mathrm{~V} \pm 10 \%$ |


| $V C C=5.0 \mathrm{~V} \pm 10 \%$ |  |  | Am9218B |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Description | Test Conditions | Min. | Max. |  |
| VOH | Output HIGH Voltage | $10 \mathrm{H}=-200 \mu \mathrm{~A}$ | 2.2 |  | Volts |
| VOL | Output LOW Voltage | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |  | 0.45 | Volts |
| VIH | Input HIGH Voltage |  | 2.0 | VCC + 1.0 | Volts |
| VIL | Input LOW Voltage |  | -0.5 | 0.8 | Volts |
| ILO | Output Leakage Current | Chip Disabled |  | 10 | $\mu \mathrm{A}$ |
| ILI | Input Leakage Current |  |  | 10 | $\mu \mathrm{A}$ |
| ICC | VCC Supply Current |  |  | 80 | mA |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE



Notes: 1. Timing reference levels: $\mathrm{High}=2.0 \mathrm{~V}$, Low $=0.8 \mathrm{~V}$.


## Am9218/8316E

## PROGRAMMING INSTRUCTIONS

## CUSTOM PATTERN ORDERING INFORMATION

The Am9218 is programmed from punched cards, card coding forms or paper tape in card image format as shown below.
Logic " 1 " = a more positive voltage (normally +5.0 V )
Logic " 0 " = a more negative voltage (normally 0 V )

## FIRST CARD

Column Number 10 thru 29
32 thru 37

50 thru 62
65 thru 72
SECOND CARD
Column Number 29
31
33

## Description

Customer Name
Total number of " 1 ' $s$ " contained in the data.
This is optional and should be left blank if not used.
83165 or 9218
Optional information

## Description

CS3 input required to select chip (0 or 1)
CS2 input required to select chip (0 or 1)
CS1 input required to select chip (0 or 1)

Two options are provided for entering the data pattern with the remaining cards.
OPTION 1 is the Binary Option where the address and data are presented in binary form on the basis of one word per card. With this option 2048 data cards are required.

## Column Number

10, 12, 14, 16, 18 Address input pattern with the most significant bit (A10) in column 10 and the least significant bit $20,22,24,26,28,30$ (AO) in column 30.
$40,42,44,46,48$,
50, 52, 54
73 thru 80 column 54.
Coding these columns is not essential and may be used for card identification purposes.
OPTION 2 is the Hexadecimal Option and is a much more compact way of presenting the data. This format requires only 128 data cards. Each data card contains the 8 -bit output information for 16 storage locations in the memory. The address indicated in columns 21, 22 and 23 is the address of the data presented in columns 30 and 31 . Addresses for successive data are assumed to be in incremental ascending order from the initial address. Since the address in columns 21,22 and 23 always points only to the first data on the card, column 23 is always zero. Columns 21 and 22 take all hex values from 00 through 7F: 128 cards in all. Data in entered in hex values and may be any combination of 8 bits, that is, hex values from 00 through $F F$.


# Am9232•Am9233 <br> 4096 X 8 Read Only Memory 

## PRELIMINARY DATA

## DISTINCTIVE CHARACTERISTICS

- 4096 X 8 organization
- No clocks or refresh required
- Access time selected to 300 ns
- Fully capacitive inputs - simplified driving
- 2 mask programmable chip selects - increased flexibility
- Logic voltage levels compatible with TTL
- Three state output buffers - simplified expansion
- Drives two TTL loads
- Single +5 volt power supply
- Two different pinouts for universal application
- Low power dissipation
- $100 \%$ MIL-STD-883 reliability assurance testing
- Non-connect option on chip selects.


## FUNCTIONAL DESCRIPTION

The Am9232/33 devices are high performance, 32,768-bit, static, mask programmed, read only memories. Each memory is implemented as 4096 words by 8 bits per word. This organization simplifies the design of small memory systems and permits incremental memory sizes of 4096 words. The fast access times provided allow the ROM to service high performanco microcomputer applications without sta!!ing the processor.
Two programmable Chip Select input signals are provided to control the output buffers. Each Chip Select polarity may be specified by the customer thus allowing the addressing of 4 memory chips without external gating. The outputs of unselected chips are turned off and assume a high impedance state. This permits wire-ORing with additional Am9232/33 devices and other three-state components.
These memories are fully static and require no clock signals of any kind. A selected chip will output data from a location specified by the address present on the address input lines. Input and output voltage levels are compatible with TTL specifications.

## CONNECTION DIAGRAMS

Top Views


MOS-103 Note: Pin 1 is marked for orientation. MOS-104

ORDERING INFORMATION

|  | Access Time |  |  |
| :---: | :---: | :---: | :---: |
| Package Type |  | 450ns |  |
|  | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | AM9232/33BPC | AM9232/33CPC |
| Molded | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | AM9232/33BCC | AM9232/33CCC |
| Cerdip | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | AM9232/33BDM |  |
| Side-Brazed <br> Ceramic | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | AM9232/33BDC | AM9232/33CDC |

Am9232•Am9233
MAXIMUM RATINGS beyond which the useful life may be impaired

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Ambient Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| VCC with Respect to VSS | +7.0 V |
| DC Voltage Applied to Outputs | -0.5 V to +7.0 V |
| DC Input Voltage | -0.5 V to +7.0 V |
| Power Dissipation (Package Limitation) | 1.0 W |

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## OPERATING RANGE

| Part Number | Ambient Temperature | VCC | VSS |
| :--- | :---: | :---: | :---: |
| Am9232DC/PC/CC | $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 5 \%$ | 0 V |
| Am9232/33DM | $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 10 \%$ | 0 V |

ELECTRICAL CHARACTERISTICS over operating range
Am9232/Am9233

| Parameter | Description | Test C | ditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $1 \mathrm{OH}=-200 \mu \mathrm{~A}$ | $\mathrm{VCC}=4.75$ | 2.4 |  | Volts |
|  |  |  | $\mathrm{VCC}=4.50$ | 2.2 |  |  |
| VOL | Output LOW Voltage | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |  |  | 0.4 | Volts |
| VIH | Input HIGH Voltage |  |  | 2.0 | VCC +1.0 | Volts |
| VIL | Input LOW Voltage |  |  | -0.5 | 0.8 | Volts |
| ILI | Input Load Current | VSS $\leqslant \mathrm{VI} \leqslant \mathrm{VCC}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IOZ | Output Leakage Current | $v s s \leqslant v O \leqslant v c c$ <br> Chip Disabled | $+70^{\circ} \mathrm{C}$ |  | 10 | $\mu \mathrm{A}$ |
|  |  |  | $+125^{\circ} \mathrm{C}$ (DM) |  | 50 |  |
| ICC | VCC Supply Current |  | $0^{\circ} \mathrm{C}$ |  | 80 | mA |
|  |  |  | $-55^{\circ} \mathrm{C}$ (DM) |  | 100 |  |
| Cl | Input Capacitance | $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ <br> All pins at $0 V$ |  |  | 7.0 | pF |
| CO | Output Capacitance |  |  |  | 7.0 | pF |

SWITCHING CHARACTERISTICS over operating range
Am9232/33B Am9232/33C

| Parameter | Description | Test Conditions | Min. | Max. | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ta | Address to Output Access Time | $\mathbf{t r}=\mathbf{t t}=20 \mathrm{~ns}$ <br> Output Load: one standard TTL gate plus 100pF (Note 1) |  | 450 |  | 300 | ns |
| tCO | Chip Select to Output ON Delay |  |  | 150 |  | 120 | ns |
| tOH | Previous Read Data Valid with Respect to Address Change |  | 20 |  | 20 |  | ns |
| tDF | Chip Select to Output OFF Delay |  |  | 150 |  | 120 | ns |



## PROGRAMMING INTRUCTIONS

## CUSTOM PATTERN ORDERING INFORMATION

The Am9232 is programmed from punched cards, card coding forms or paper tape in card image format as shown below.
Logic " 1 " = a more positive voltage (normally +5.0 V )
Logic " 0 " = a more negative voltage (normally 0 V )

## FIRST CARD

Column Number
10 thru 29
32 thru 37
50 thru 62
65 thru 72
SECOND CARD Columin inumber 31 33

## Description

Customer Name
Total number of " 1 ' $s$ " contained in the data.
This is optional and should be left blank if not used.
9232 or 9233
Optional information

Esscription
CS2 input required to select chip (0 or 1); If CS2 $=$ NC, column 31 $=2$.
CS1 input required to select chip (0 or 1); If CS1 $=N C$, column $33=2$.

Two options are provided for entering the data pattern with the remaining cards.
OPTION 1 is the Binary Option where the address and data are presented in binary form on the basis of one word per card. With this option 4096 data cards are required.

## Column Number

8, 10, 12, 14, 16, 18
$20,22,24,26,28,30$
40, 42, 44, 46, 48
50, 52, 54
73 thru 80

Address input pattern with the most significant bit (A11) in column 8 and the least significant bit (AO) in column 30.
Output pattern with the most significant bit (O8) in column 40 and the least significant bit (O1) in column 54.
Coding these columns is not essential and may be used for card identification purposes.

OPTION 2 is the Hexadecimal Option and is a much more compact way of presenting the data. This format requires only 256 data cards. Each data card contains the 8 -bit output information for 16 storage locations in the memory. The address indicated in columns 21,22 and 23 is the address of the data presented in columns 30 and 31 . Addresses for successive data are assumed to be in incremental ascending order from the initial address. Since the address in columns 21, 22 and 23 always points only to the first data on the card, column 23 is always zero. Columns 21 and 22 take all hex values from 00 through $\mathrm{FF}: 256$ cards in all. Data is entered in hex values and may be any combination of 8 bits, that is, hex values from 00 through FF .



## Am27S28•Am27S29 <br> 4096-Bit Generic Series Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- High Speed - 55ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- High current open collector and three-state outputs
- Fast chip select
- Access time tested with $\mathrm{N}^{2}$ patterns
- Pin for pin replacements for industry standard products
- Common Generic PROM series electrical characteristics and simple programming procedures.


## GENERIC SERIES CHARACTERISTICS

The Am27S28 and Am27S29 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.
All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test rows are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.
Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large nonconductive gaps that ensure very stable long term reliabily. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.
Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.
\(\left.$$
\begin{array}{ccc}\hline & \begin{array}{c}\text { ORDERING INFORMATION } \\
\text { Package } \\
\text { Type }\end{array} & \begin{array}{c}\text { Temperature } \\
\text { Range }\end{array}\end{array}
$$ \begin{array}{c}Order <br>

Number\end{array}\right]\)|  | Open Collectors |  |
| :---: | :---: | :---: |
| Hermetic DIP <br> Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ <br> $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM27S28DC <br> AM27S28DM |
|  | Three-State Outputs |  |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | AM27S29DC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM27S29DM |

## FUNCTIONAL DESCRIPTION

The Am27S28 and Am27S29 are high speed electrically programmable Schottky read only memories. Organized in the industry standard $512 \times 8$ configuration, they are available in both open collector Am27S28 and three-state Am27S29 output versions. After programming, stored information is read on outputs $\mathrm{O}_{0}-\mathrm{O}_{7}$ by applying unique binary addresses to $\mathrm{A}_{0}-\mathrm{A}_{8}$ and holding the chip select input, $\overline{\mathrm{CS}}$, at a logic LOW. If the chip select input goes to a logic $\mathrm{HIGH}, \mathrm{O}_{0}-\mathrm{O}_{7}$ go to the oií or higin impedance state.

BLOCK DIAGRAM


BPM-083
LOGIC SYMBOL


BPM-084

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 20 to Pin 10) Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs (Except During Programming) | -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ max. |
| DC Voltage Applied to Outputs During Programming | 21 V |
| Output Current into Outputs During Programming (Max. Duration of 1 sec.) | 200 mA |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Input Current | -30 mA to +5 mA |

## OPERATING RANGE

| COM'L | Am27S28XC, Am27S29XC | $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ |
| :--- | :--- | :--- | :--- |
| MIL | Am27S28XM, Am27S29XM | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted) PRELIMINARY DATA

| Parameters | Description | Test Conditions |  |  | Min. | Typ. <br> (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ <br> (Am27S29 only) | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { MIN., } I_{O H}=-2.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 2.4 |  |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  |  | 0.50 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $I_{\text {IL }}$ | Input LOW Current | $V_{C C}=$ MAX., $V_{\text {IN }}=0.45 \mathrm{~V}$ |  |  |  | -0.010 | -0.250 | mA |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 25 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| $\begin{aligned} & \text { ISC } \\ & \text { (Am27S29 only) } \end{aligned}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}($ Note 2) |  |  | -20 | -40 | -90 | mA |
| ${ }^{\text {I CC }}$ | Power Supply Current | All inputs = GND $V_{C C}=M A X$. |  |  |  | 105 | 160 | mA |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., IIN $=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| ${ }^{\text {I Cex }}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=\mathrm{MAX} \\ & V_{\overline{C S}}=2.4 \mathrm{~V} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | Am27S29 | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 40 |  |
|  |  |  | only | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -40 |  |
| $\mathrm{CIN}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 3) |  |  |  | 4 |  | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 3) |  |  |  | 8 |  |  |

Notes: 1. Typical limits are at $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. These parameters are not $100 \%$ tested, but periodically sampled.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE PRELIMINARY DATA

| PRELIMINA Parameter | Description | Test Conditions | $\begin{gathered} 5 \mathrm{~V} \\ 25^{\circ} \mathrm{C} \end{gathered}$ | COM'L | MIL | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AA }}$ | Address Access Time | AC Test Load (See Notes 1-3) | 35 | 55 | 70 | ns |
| $t_{\text {EA }}$ | Enable Access Time |  | 15 | 25 | 30 | ns |
| $\mathrm{t}_{\mathrm{ER}}$ | Enable Recovery Time |  | 15 | 25 | 30 | ns |

Notes: 1. $t_{A A}$ is tested with switch $S_{1}$ closed and $C_{L}=30 \mathrm{pF}$.
2. For open collector outputs, $t_{E A}$ and $\mathrm{t}_{\mathrm{ER}}$ are tested with $\mathrm{S}_{1}$ closed to the 1.5 V output level. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.
3. For three state outputs, $t_{E A}$ is tested with $C_{L}=30 \mathrm{pF}$ to the 1.5 V level; $S_{1}$ is open for high impedance to HIGH tests and closed for high impedance to LOW tests. $t_{E R}$ is tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$. HIGH to high impedance tests are made with $S_{1}$ open to an output voltage of $V_{O H}$ -0.5 V ; LOW to high impedance tests are made with $\mathrm{S}_{1}$ closed to the $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$ level.


## PROGRAMMING

The Am27S28 and Am27S29 are manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to the memory output after the $\overline{C S}$ input is at a logic HIGH. Current is gated through the addressed fuse by raising the $\overline{\mathrm{CS}}$ input from a logic HIGH to 15 volts. After $50 \mu \mathrm{sec}$, the 20 volt supply is removed, the chip is enabled and the output level is sensed to determine if the link has opened. Most links will open within $50 \mu \mathrm{sec}$. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec . If a link has not opened after a total elapsed programming time of 400 msec , further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.

Typical current into an output during programming will be approximately 140 mA until the fuse link is opened, after which the current drops to approximately 40 mA . Current into the $\overline{\mathrm{CS}}$ pin when it is raised to 15 volts is typically 1.5 mA .

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be continuously applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including $V_{c c}$ should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading ail words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.

## PROGRAMMING PARAMETERS.

| Parameter | Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CCP }}$ | $V_{\text {CC }}$ During Programming | 5.0 | 5.5 | Volts |
| $V_{\text {IHP }}$ | Input HIGH Level During Programming | 2.4 | 5.5 | Volts |
| $V_{\text {ILP }}$ | Input LOW Level During Programming | 0.0 | 0.45 | Volts |
| $V_{\text {CSP }}$ | $\overline{\mathrm{CS}}$ Voltage During Programming | 14.5 | 15.5 | Volts |
| $V_{\text {OP }}$ | Output Voltage During Programming | 19.5 | 20.5 | Volts |
| $V_{\text {ONP }}$ | Voltage on Outputs Not to be Programmed | 0.0 | $V_{\text {CCP }}+0.3$ | Volts |
| IONP | Current into Outputs Not to be Programmed |  | 20 | mA |
| $d\left(V_{\text {OP }}\right) / d t$ | Rate of Output Voltage Change | 20 | 250 | $\mathrm{V} / \mu \mathrm{sec}$ |
| $d\left(\mathrm{~V}_{\mathrm{EN}}\right) / \mathrm{dt}$ | Rate of $\overline{\mathrm{CS}}$ Voltage Change | 100 | 1000 | $v / \mu \mathrm{sec}$ |
| $t_{p}$ | Programming Period - First Attempt | 50 | 100 | $\mu \mathrm{sec}$ |
|  | Programming Period - Subsequent Attempts | 5.0 | 15 | msec |

Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.
2. Delays $t_{1}$ through $t_{4}$ must be greater than 100 ns ; maximum delays of $1 \mu \mathrm{sec}$ are recommended to minimize heating during programming.
3. During $t_{V}$, a user defined period, the output being programmed is switched to the load $R$ and read to determine if additional pulses are required.
4. Outputs not being programmed are connected to $V_{\text {ONP }}$ through resistor $R$ which provides output current limiting.


SIMPLIFIED PROGRAMMING DIAGRAM


BPM-089

## PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic
programmers to program all AMD generic series bipolar PROMs; individual adapters are required for each basic part type in the series.

| SOURCE AND LOCATION | Data I/O Corp. <br> P.O. Box 308 Issaquah, Wash. 98027 | Pro-Log Corp. <br> 2411 Garden Road <br> Monterey, Ca. 93940 |
| :---: | :---: | :---: |
| PROGRAMMER MODEL(S) | Model 5, 7 and 9 | M900 and M920 |
| AMD GENERIC BIPOLAR PROM PERSONALITY BOARD | 909-1286-1 | PM9058 |
| Am27S28 - Am27S29 ADAPTERS AND CONFIGURATOR | 715-1413 | PA20-4 and $512 \times 8(\mathrm{~L})$ |

## ORTA!N!NG PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, however, much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

## ASCII BPNF

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype ${ }^{\circledR}$ or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

1. A leader of at least 25 rubouts.
2. The data patterns for all 512 words, starting with word 0 , in the following format:
a. Any characters, including carriage return and line feed, except "B".
b. The letter " $B$ ", indicating the beginning of the data word.
c. A sequence of eight Ps or Ns , starting with output $\mathrm{O}_{7}$.
d. The letter " $F$ ", indicating the finish of the data word.
e. Any text, including carriage return and line feed, except the letter " $B$ ".
3. A trailer of at least 25 rubouts.

A $P$ is a HIGH logic level $=2.4$ volts.
An $N$ is a LOW logic level $=0.4$ volts.
A convenient pattern to use for the data words is to prefix the word (or every few words) with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the eight Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B , then the word re-typed beginning with the $B$.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.

## TYPICAL PAPER TAPE FORMAT

$\phi \varnothing \varnothing$ BPNPPNUNP WORD ZERO
BPPPPPPNTF
$\phi \varnothing 2$ BNNTPPPPNF
$\phi \varnothing 4$ BPMNNNNNPF BNPPNPPNNF

| $\phi \not \subset 6$ | BPNNPPPNNF |
| :---: | :---: |
| $\vdots$ | $::::::::$ |
| 5il |  |

(®) $=$ CARRIAGE RETURN
(L) = LINE FEED

## RESULTING DEVICE TRUTH TABLE ( $\overline{C S}$ LOW)

| $\mathrm{A}_{8}$ | $\mathrm{~A}_{7}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{0}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | L | L | L | L | L | L | H | L | H | H | L | L | L | H |  |
| L | L | L | L | L | L | L | L | H | H | H | H | H | H | H | L | L |  |
| L | L | L | L | L | L | L | H | L | L | L | L | H | H | H | H | L |  |
| L | L | L | L | L | L | L | H | H | L | L | L | L | L | L | L | L |  |
| L | L | L | L | L | L | H | L | L | H | L | L | L | L | L | L | H |  |
| L | L | L | L | L | L | H | L | H | L | H | H | L | H | H | L | L |  |
| L | L | L | L | L | L | H | H | L | H | L | L | H | H | H | L | L |  |
|  |  |  |  | $:$ |  |  |  |  |  |  |  |  | : |  |  |  |  |
| H | H | H | H | H | H | H | H | H | L | L | L | L | H | H | H | L |  |



## Am27S30•Am27S31

## DISTINCTIVE CHARACTERISTICS

- High Speed - 55 ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- High current open collector and three-state outputs
- Fast chip select
- Access time tested with $\mathrm{N}^{2}$ patterns
- Pin for pin replacements for industry standard products
- Common Generic PROM series electrical characteristics and simple programming procedures.


## GENERIC SERIES CHARACTERISTICS

The Am27S30 and Am27S31 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.
All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test rows are preprogrammed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.
Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large nonconductive gaps that ensure very stable long term reliabilty. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.
Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.

ORDERING INFORMATION

| Package Type | Temperature Range | Order Number |
| :---: | :---: | :---: |
| Open Collectors |  |  |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | AM27S30DC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Am27S30DM |
| Three-State Outputs |  |  |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | AM27S31DC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM27S31DM |

## FUNCTIONAL DESCRIPTION

The Am27S30 and Am27S31 are high speed electrically programmable Schottky read only memories. Organized in the industry standard $512 \times 8$ configuration, they are available in both open collector Am27S30 and three-state Am27S31 output versions. After programming, stored information is read on outputs $\mathrm{O}_{0}-\mathrm{O}_{7}$ by applying unique binary addresses to $\mathrm{A}_{0}-\mathrm{A}_{8}$ and holding $\overline{\mathrm{CS}}_{1}$ and $\overline{\mathrm{CS}}_{2}$ LOW and $\mathrm{CS}_{3}$ and $\mathrm{CS}_{4} \mathrm{HIGH}$. All other valid input conditions on $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}, \mathrm{CS}_{3}$ and $\mathrm{CS}_{4}$ place $\mathrm{O}_{0}-\mathrm{O}_{7}$ into the OFF or high impedance state.

## BLOCK DIAGRAM



BPM-114
LOGIC SYMBOL
$V_{C C}=\operatorname{Pin} 24$
GND $=$ Pin 12
(Pin 22 Open)


BPM- 115

## CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs (Except During Programming) | -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ max. |
| DC Voltage Applied to Outputs During Programming | 21 V |
| Output Current into Outputs During Programming (Max. Duration of 1 sec.) | 200 mA |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Input Current | -30 mA to. +5 mA |

## OPERATING RANGE

| COML | Am27S30XC, Am27S31XC | $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ |
| :--- | :--- | :--- | :--- |
| MIL | Am27S30XM, Am27S31XM | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted) PRELIMINARY DATA

| Parameters | Description | Test Conditions |  |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ <br> (Am27531 only) | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-2.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 2.4 |  |  | Volts |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN} ., 1 \mathrm{OL}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  |  | 0.50 | Volts |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Levei | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  |  |  | -0.010 | -0.250 | mA |
| ${ }_{1 / \mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 25 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| $\begin{aligned} & \text { ISC } \\ & \text { (Am27S31 only) } \end{aligned}$ | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ (Note 2) |  |  | -20 | -40 | -90 | mA |
| Icc | Power Supply Current | $\begin{aligned} & \text { All inputs }=\text { GND } \\ & \mathrm{V}_{\mathrm{CC}}=\text { MAX. } \end{aligned}$ |  |  |  | 115 | 175 | mA |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| Icex | Output Leakage Current | $\begin{aligned} & V_{C C}=\mathrm{MAX} \\ & \mathrm{~V}_{\mathrm{CS1}}=2.4 \mathrm{~V} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | Am27S31 only | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 40 |  |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -40 |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 3) |  |  |  | 4 |  | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 3) |  |  |  | 8 |  |  |

Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. These parameters are not $100 \%$ tested, but periodically sampled.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

 PRELIMINARY DATA| Parameter | Description | Test Conditions | Typ | Max |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} 5 \mathrm{~V} \\ 25^{\circ} \mathrm{C} \end{gathered}$ | COM'L | MIL |  |
| $t_{\text {AA }}$ | Address Access Time | AC Test Load (See Notes 1-3) | 35 | 55 | 70 | ns |
| ${ }^{\text {t }}$ A | Enable Access Time |  | 15 | 25 | 30 | ns |
| $\mathrm{t}_{\mathrm{ER}}$ | Enable Recovery Time |  | 15 | 25 | 30 | ns |

Notes: 1. $t_{A A}$ is tested with switch $S_{1}$ closed and $C_{L}=30 \mathrm{pF}$.
2. For open collector outputs, $t_{E A}$ and $t_{E R}$ are tested with $S_{1}$ closed to the 1.5 V output level. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.
3. For three state outputs, $\mathrm{t}_{\mathrm{EA}}$ is tested with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ to the 1.5 V level; $\mathrm{S}_{1}$ is open for high impedance to HIGH tests and closed for high impedance to LOW tests. $t_{E R}$ is tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$. HIGH to high impedance tests are made with $\mathrm{S}_{1}$ open to an output voltage of $\mathrm{V}_{\mathrm{OH}}$ -0.5 V ; LOW to high impedance tests are made with $\mathrm{S}_{1}$ closed to the $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$ level.


## AC TEST LOAD



## PROGRAMMING

The Am27S30 and Am27S31 are manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to the memory output after the $\overline{\mathrm{CS}}_{1}$ input is at a logic HIGH. Current is gated through the addressed fuse by raising the $\overline{\mathrm{CS}}_{1}$ input from a logic HIGH to 15 volts. After $50 \mu \mathrm{sec}$, the 20 volt supply is removed, the chip is enabled and the output level is sensed to determine if the link has opened. Most links will open within $50 \mu \mathrm{sec}$. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec . If a link has not opened after a total elapsed programming time of 400 msec , further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.
Typical current into an output during programming will be approximately 140 mA until the fuse link is opened, atter which the current drops to approximately 40 mA . Current into the $\overline{\mathrm{CS}}_{1}$ pin when it is raised to 15 volts is typically 1.5 mA .

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be continuously applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including $V_{C C}$ should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.

## PROGRAMMING PARAMETERS.

| Parameter | Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CCP }}$ | $\mathrm{V}_{\mathrm{CC}}$ During Programming | 5.0 | 5.5 | Volts |
| $V_{\text {IHP }}$ | Input HIGH Level During Programming | 2.4 | 5.5 | Volts |
| $V_{\text {ILP }}$ | Input LOW Level During Programming | 0.0 | 0.45 | Volts |
| $\mathrm{V}_{\text {CSP }}$ | $\overline{\mathrm{CS}}_{1}$ Voltage During Programming | 14.5 | 15.5 | Volts |
| $V_{\text {OP }}$ | Output Voltage During Programming | 19.5 | 20.5 | Volts |
| $\mathrm{V}_{\text {ONP }}$ | Voltage on Outputs Not to be Programmed | 0.0 | $\mathrm{V}_{\mathrm{CCP}}+0.3$ | Volts |
| lonp | Current into Outputs Not to be Programmed |  | 20 | mA |
| $\mathrm{d}\left(\mathrm{V}_{\text {OP }}\right) / \mathrm{dt}$ | Rate of Output Voltage Change | 20 | 250 | $\mathrm{V} / \mu \mathrm{sec}$ |
| $\mathrm{d}\left(\mathrm{V}_{\mathrm{EN}}\right) / \mathrm{dt}$ | Rate of $\overline{\mathrm{CS}}_{1}$ Voltage Change | 100 | 1000 | $v / \mu \mathrm{sec}$ |
| $t_{p}$ | Programming Period - First Attempt | 50 | 100 | $\mu \mathrm{sec}$ |
|  | Programming Period - Subsequent Attempts | 5.0 | 15 | msec |

.Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.
2. Delays $t_{1}$ through $t_{4}$ must be greater than 100 ns ; maximum delays of $1 \mu \mathrm{sec}$ are recommended to minimize heating during programming.
3. During $t_{V}$, a user defined period, the output being programmed is switched to the load $R$ and read to determine if additional pulses are required.
4. Outputs not being programmed are connected to $V_{O N P}$ through resistor $R$ which provides output current limiting.


## PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic
programmers to program all AMD generic series bipolar PROMs; individual adapters are required for each basic part type in the series

| SOURCE AND LOCATION | Data I/O Corp. | Pro-Log Corp. |
| :--- | :--- | :--- |
|  | P.O. Box 308 |  |
| Issaquah, Wash. 98027 | 2411 Garden Road |  |
| Monterey, Ca. 93940 |  |  |

## OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, however, much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

## ASCII BPNF

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype ${ }^{\circledR}$ or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

1. A leader of at least 25 rubouts.
2. The data patterns for all 512 words, starting with word 0 , in the following format:
a. Any characters, including carriage return and line feed, except "B".
b. The letter " $B$ ", indicating the beginning of the data word.
c. A sequence of eight Ps or Ns , starting with output $\mathrm{O}_{7}$.
d. The letter "F", indicating the finish of the data word.
e. Any text, including carriage return and line feed, except the letter " B ".
3. A trailer of at least 25 rubouts.

A $P$ is a HIGH logic level $=2.4$ volts.
An $N$ is a LOW logic level $=10.4$ volts.
A convenient pattern to use for the data words is to prefix the word (or every few words) with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the eight Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B, then the word re-typed beginning with the $B$.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.

## TYPICAL PAPER TAPE FORMAT



RESULTING DEVICE TRUTH TABLE ( $\overline{\mathrm{CS}}_{1}$ AND $\overline{\mathrm{CS}}_{2}$ LOW, $\mathrm{CS}_{3}$ AND CS ${ }_{4}$ HIGH)

| $A_{8}$ | $A_{7}$ | $A_{6}$ | $A_{5}$ | $A_{4}$ | $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | $O_{7}$ | $O_{6}$ | $O_{5}$ | $O_{4}$ | $O_{3}$ | $O_{2}$ | $O_{1}$ | $O_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $H$ | $L$ | $H$ | $H$ | $L$ | $L$ | $L$ | $H$ |
| $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $H$ | $H$ | $H$ | $H$ | $H$ | $H$ | $H$ | $L$ | $L$ |
| $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $H$ | $L$ | $L$ | $L$ | $L$ | $H$ | $H$ | $H$ | $H$ | $L$ |
| $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $H$ | $H$ | $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $L$ |
| $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $H$ | $L$ | $L$ | $H$ | $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $H$ |
| $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $H$ | $L$ | $H$ | $L$ | $H$ | $H$ | $L$ | $H$ | $H$ | $L$ | $L$ |
| $L$ | $L$ | $L$ | $L$ | $L$ | $L$ | $H$ | $H$ | $L$ | $H$ | $L$ | $L$ | $H$ | $H$ | $H$ | $L$ | $L$ |
|  |  |  |  | $\vdots$ |  |  |  |  |  |  |  |  | $\vdots$ |  |  |  |
| $H$ | $H$ | $H$ | $H$ | $H$ | $H$ | $H$ | $H$ | $H$ | $L$ | $L$ | $L$ | $L$ | $H$ | $H$ | $H$ | $L$ |



# Am27S180 • Am27S181 <br> 8192-Bit Generic Series Bipolar PROM 

## PRELIMINARY DATA

## DISTINCTIVE CHARACTERISTICS

- High Speed - 60ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- High current open collector and three-state outputs
= Fast chip select
- Access time tested with $N^{2}$ patterns
- Pin for pin replacements for industry standard products
- Common Generic PROM series electrical characteristics and simple programming procedures.


## GENERIC SERIES CHARACTERISTICS

The Am27S180 and Am27S181 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.
All parts are fabricated with AMD's fast programming highly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation.
Platinum-Silicide was selected as the fuse link material to achieve a well controlled melt rate resulting in large nonconductive gaps that ensure very stable long term reliabilty. Extensive operating testing has proven that this low-field, large-gap technology offers the best reliability for fusible link PROMs.
Common design features include active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.

|  | ORDERING INFORMATION |  |
| :---: | :---: | :---: |
| Package <br> Type | Temperature <br> Range | Order <br> Number |
|  | Open Collectors |  |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | AM27S180DC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM27S180DM |
|  | Three-State Outputs |  |
| Hermetic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | AM27S181DC |
| Hermetic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | AM27S181DM |

## FUNCTIONAL DESCRIPTION

The Am27S180 and Am27S181 are high speed electrically programmable Schottky read only memories. Organized in the industry standard $1024 \times 8$ configuration, they are available in both open collector Am27S180 and three-state Am27S181 output versions. After programming, stored information is read on outputs $\mathrm{O}_{0}-\mathrm{O}_{7}$ by applying unique binary addresses to $\mathrm{A}_{0}-\mathrm{A}_{9}$ and enabling the chip ( $\overline{\mathrm{CS}}_{1}, \overline{\mathrm{CS}}_{2}$, low and $\mathrm{CS}_{3}, \mathrm{CS}_{4}$ high). Changes of chip select input levels disables the outputs causing them to go to the off or high impedance state.


6

Am27S180 • Am27S181
MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | -65 to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | -55 to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous | -0.5 to +7.0 V |
| DC Voltage Applied to Outputs (Except During Programming) | -0.5 V to $+\mathrm{V}_{\mathrm{cc}}$ max. |
| DC Voltage Applied to Outputs During Programming | 21 V |
| Output Current into Outputs During Programming (Max. Duration of 1 sec.$)$ | 200 mA |
| DC Input Voltage | -0.5 to +5.5 V |
| DC Input Current | -30 to +5 mA |

## OPERATING RANGE

| COM' | Am27S180XC, Am27S181XC | $T_{A}=0$ to $75^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ |
| :--- | :--- | :--- | :--- |
| MIL | Am27S180XM, Am27S181XM | $T_{C}=-55$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$ |

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted) PRELIMINARY DATA

| Parameters | Description | Test Conditions |  |  | Min. | Typ. (Note 1) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ (Am27S181 only) | Output HIGH Voltage | $\begin{aligned} & V_{\mathrm{CC}}=M I N ., \mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA} \\ & V_{\mathrm{IN}}=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ |  |  | 2.4 |  |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=V_{I H} \text { or } V_{I L} . \end{aligned}$ |  |  |  | 0.38 | 0.50 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| IIL | Input LOW Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  |  |  | -0.010 | -0.250 | mA |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 25 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| $I_{s c}$ (Am27S181 only) | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ (Note 2) |  |  | -20 | -40 | -90 | mA |
| Icc | Power Şupply Current | $\begin{aligned} & \text { All inputs }=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{MAX} . \end{aligned}$ |  |  |  | 120 | 185 | mA |
| $\mathrm{v}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{C C}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| Icex | Output Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$, <br> $\mathrm{V}_{\overline{\mathrm{CS}} 1,2}=2.4 \mathrm{~V}$ <br> $V_{\mathrm{cs3}, 4}=0.4 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | Am27S181 | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 40 |  |
|  |  |  | Only | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -40 |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 3) |  |  |  | 5 |  | pF |
| $\mathrm{C}_{\text {OUt }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 3) |  |  |  | 12 |  |  |

Notes: 1. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. These parameters are not $100 \%$ tested, but are periodically sampled.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE PRELIMINARY DATA

| Parameter | Description | Test Conditions | Typ | Max |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} 5 \mathrm{~V} \\ 25^{\circ} \mathrm{C} \end{gathered}$ | COM'L | MIL |  |
| ${ }^{\text {t }}$ A | Address Access Time | AC Test Load <br> (See Notes 1-3) | 40 | 60 | 80 | ns |
| $\mathrm{t}_{\text {EA }}$ | Enable Access Time |  | 20 | 40 | 50 | ns |
| $t_{\text {ER }}$ | Enable Recovery Time |  | 20 | 40 | 50 | ns |

Notes: 1. $t_{A A}$ is tested with switch $S_{1}$ closed and $C_{L}=30 \mathrm{pF}$.
2. For open collector outputs, $t_{E A}$ and $t_{E R}$ are tested with $S_{1}$ closed to the 1.5 V output level. $C_{L}=30 \mathrm{pF}$.
3. For three state outputs, $t_{E A}$ is tested with $C_{L}=30 \mathrm{pF}$ to the 1.5 V level; $\mathrm{S}_{1}$ is open for high impedance to HIGH tests and closed for high impedance to LOW tests. $\mathrm{t}_{\mathrm{ER}}$ is tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$. HIGH to high impedance tests are made with $\mathrm{S}_{1}$ open to an output voltage of $\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}$; LOW to high impedance tests are made with $\mathrm{S}_{1}$ closed to the $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$ level.


## PROGRAMMING

The Am27S180 and Am27S181 are manufactured with a conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. To program the device, the fusible links are selectively opened.
The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to one memory output after the $\overline{\mathrm{CS}}_{1}$ input is at a logic HIGH. Current is gated through the addressed fuse by raising the $\overline{\mathrm{CS}}$, input from a logic HIGH to. 15 volts. After $50 \mu \mathrm{sec}$, the 20 volt supply is removed, the chip enabled, and the output level sensed to determine if the link has opened. Most links will open within $50 \mu \mathrm{sec}$. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec . If a link has not opened after a total elapsed programming time of 400 msec , further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.
Typical current into an output during programming will be approximately 140 mA until the fuse link is opened, after which
the current drops to approximately 40 mA . Current into the $\overline{\mathrm{CS}}_{1}$ pin when it is raised to 15 volts is typically 1.5 mA .

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including $\mathrm{V}_{\mathrm{cc}}$ should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.

## PROGRAMMING PARAMETERS

| Parameter | Description | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCP }}$ | $\mathrm{V}_{\text {CC }}$ During Programming | 5.0 | 5.5 | Volts |
| $V_{\text {IHP }}$ | Input HIGH Level During Programming | 2.4 | 5.5 | Volts |
| $V_{\text {ILP }}$ | Input LOW Level During Programming | 0.0 | 0.45 | Volts |
| $V_{\text {cSP }}$ | $\overline{\mathrm{CS}}_{1}$ Voltage During Programming | 14.5 | 15.5 | Volts |
| $V_{\text {OP }}$ | Output Voltage During Programming | 19.5 | 20.5 | Volts |
| $\mathrm{V}_{\text {ONP }}$ | Voltage on Outputs Not to be Programmed | 0 | $\mathrm{V}_{\mathrm{CCP}}+0.3$ | Volts |
| IoNP | Current into Outputs Not to be Programmed |  | 20 | mA |
| $\mathrm{d}\left(\mathrm{V}_{\text {OP }}\right) / \mathrm{dt}$ | Rate of Output Voltage Change | 20 | 250 | $\mathrm{V} / \mu \mathrm{sec}$ |
| $\mathrm{d}\left(\mathrm{V}_{\mathrm{CS}}\right) / \mathrm{dt}$ | Rate of $\overline{\mathrm{CS}}_{1}$, Voltage Change | 100 | 1000 | $\mathrm{V} / \mu \mathrm{sec}$ |
| $t_{P}$ | Programming Period - First Attempt | 50 | 100 | $\mu \mathrm{sec}$ |
|  | Programming Period - Subsequent Attempts | 5.0 | 15 | msec |

Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.
2. Delays $t_{1}, t_{2}, t_{3}$ and $t_{4}$ must be greater than 100 ns ; maximum delays of $1 \mu \mathrm{sec}$ are recommended to minimize heating during programming.
3. During $t_{v}$, a user defined period, the output being programmed is switched to the load $R$ and read to determine if additional pulses are required.
4. Outputs not being programmed are connected to $V_{O N P}$ through resistor $R$ which provides output current limiting.


## SIMPLIFIED PROGRAMMING DIAGRAM



## PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic
programmers to program all AMD generic series bipolar PROMs; individual adapters are required for each basic part type in the series.

| SOURCE AND LOCATION | Data I/O Corp. P.O. Box 308 Issaquah, Wash. 98027 | Pro-Log Corp. 2411 Garden Road Monterey, Ca. 93940 |
| :---: | :---: | :---: |
| PROGRAMMER MODEL(S) | Model 5, 7 and 9 | M900 and M920 |
| AMD GENERIC BIPOLAR PROM PERSONALITY BOARD | 909-1286-1 | PM9058 |
| Am27S180 • Am27S181 ADAPTERS AND CONFIGURATOR | 715-1545-2 | PA24-13 and $1024 \times 8$ (L) |

## OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, however, much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

## ASCII BPNF

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype ${ }^{\circledR}$ or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

1. A leader of at least 25 rubouts.
2. The data patterns for all 1024 words, starting with word 0 , in the following format:
a. Any characters, including carriage return and line feed, except "B".
b. The letter " $B$ ", indicating the beginning of the data word.
c. A sequence of eight Ps or Ns , starting with output $\mathrm{O}_{7}$.
d. The letter " $F$ ", indicating the finish of the data word.
e. Any text, including carriage return and line feed, except the letter " $B$ ".
3. A trailer of at least 25 rubouts.

A $P$ is a HIGH logic level $=2.4$ volts.
An $N$ is a LOW logic level $=0.4$ volts.
A convenient pattern to use for the data words is to prefix the word (or every few words) with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the B and the F except for the eight Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter $B$, then the word re-typed beginning with the $B$.

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.

## TYPICAL PAPER TAPE FORMAT

| $\emptyset \emptyset \emptyset$ | BPNPPNNNPF | WORD ZERO (R) (1) |
| :---: | :---: | :---: |
|  | BPPPPPPNNF | COMMENT FIELD (1) (1) |
| $\emptyset \emptyset 2$ | BNNNPPPPNF | ANY (R) (1) |
|  | BNnNNNNNNF | TEXT (8) (L) |
| ¢04 | BPNNNNNNPF | CAN (8) (1) |
|  | BNPPNPPNNF | GO (®) (L) |
| $\emptyset 06$ | BPNNPPPNNF | HERE (1) (L) |
| : | :: :: :: :: : : : : | : |
| 1023 | BNNNNPPPNF | END (B) (1) |
| $(1)=0$ | Rriage return |  |

RESULTING DEVICE TRUTH TABLE ( ${\overline{\mathrm{CS}_{1}}{ }_{1} \text { AND } \overline{\mathrm{CS}}_{2} \text { LOW, } \mathrm{CS}_{3} \text { AND CS }}_{4} \mathrm{HIGH}$ )



L $L$
L L L L L L L H L L H L L L L L L H



## ASCII PAPER TAPE



# Am27S184•Am27S185 

## 8192-Bit Generic Series Bipolar PROM

## PRELIMINARY DATA

## DISTINCTIVE CHARACTERISTICS

- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- High current open collector and three-state outputs
- Fast chip select
- Access time tested with $\mathrm{N}^{2}$ patterns
- Pin for pin replacements for industry standard products
- Common Generic PROM series electrical characteristics and simple programming procedures.


## GENERIC SERIES CHARACTERISTICS

The Am27S184 and Am27S185 are members of an Advanced PROM series incorporating common electrical characteristics and programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.
All parts are fabricated with AMD's fast programming tighly reliable Platinum-Silicide Fuse technology. Utilizing easily implemented programming (and common programming personality card sets) these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields, and produce excellent parametric correlation. Platinum-Silicide was selected as the fuse-link material to achieve a well controlled melt rate resulting in large nont conductive gaps that ensure very stable long term yellabilty. Extensive operating testing has proven that-this low-field, large-gap technology offers the best feliability for fusible link PROMs.
Common design fleatures incluge active loading of all critical AC paths regulated by a built-in temperature and voltage compensated bias network to provide excellent parametric performance over-MIL supply and temperature ranges. Selective feedback techniques have been employed to minimize delays through all critical paths producing the fastest speeds possible from Schottky processed PROMs.

## ORDERING INFORMATION

| Package Type | Temperature Range | Order Number |
| :---: | :---: | :---: |
| Open Collectors |  |  |
| Hermetic DIP | 0 to $+75^{\circ} \mathrm{C}$ | AM27S184DC |
| Hermetic DIP | -55 to $+125^{\circ} \mathrm{C}$ | AM27S184DM |
| Three-State Outputs |  |  |
| Hermetic DIP | 0 to $+75^{\circ} \mathrm{C}$ | AM27S185DC |
| Hermetic DIP | -55 to $+125^{\circ} \mathrm{C}$ | AM27S185DM |

## FUNCTIONAL DESCRIPTION

The Am27S184 and Am27S185 are high speed electrically programmable Schottky read only memories. Organized in the industry standard $2048 \times 4$ configuration, they are available in both open collector Am27S184 and three-state Am27S185 output versions. After programming, stored information is read on outputs $\mathrm{O}_{0}-\mathrm{O}_{3}$ by applying unique binary addresses to $\mathrm{A}_{0}-\mathrm{A}_{10}$ and holding the chip select input CS LOW. If the chip select input goes to a logic $\mathrm{HIGH}, \mathrm{O}_{0}-\mathrm{O}_{3}$ go to the off or high-impedance state.


## CONNECTION DIAGRAM Top View



Note 1: Pin 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | -65 to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | -55 to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 18 to Pin 9) Continuous | -0.5 to +7.0 V |
| DC Voltage Applied to Outputs (Except During Programming) | -0.5 V to $+\mathrm{V}_{\mathrm{cc}} \mathrm{max}$. |
| DC Voltage Applied to Outputs During Programming | 21 V |
| Output Current into Outputs During Programming (Max. Duration of 1 sec.) | 200 mA |
| DC Input Voltage | -0.5 to +5.5 V |
| DC Input Current | -30 to +5 mA |

## OPERATING RANGE

| COM'L | Am27S184XC, Am27S185XC | $T_{A}=0$ to $75^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ |
| :--- | :--- | :--- | :--- |
| MIL | Am27S184XM, Am27S185XM | $T_{C}=-55$ to $+.125^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 10 \%$ |

## ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted) PRELIMINARY DATA

| Parameters | Description | Test Conditions |  |  | Min | $\begin{aligned} & \text { Typ } \\ & \text { (Note 1) } \end{aligned}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ <br> (Am27S185 only) | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., I_{O H}=-2.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 2.4 |  |  | Volts |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  |  |  | 0.50 | Volts |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  | 0.8 | Volts |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current | $V_{C C}=M A X ., V_{I N}=0.45 \mathrm{~V}$ |  |  |  | -0.020 | -. 250 | mA |
| $\mathrm{I}_{\mathbf{I H}}$ | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  | 25 | $\mu \mathrm{A}$ |
| 1 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 40 | mA |
| Isc (Am27S185 only) | Output Short Circuit Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ (Note 2) |  |  | -20 | -45 | -90 | mA |
| Icc | Power Supply Current | $\begin{aligned} & \text { All inputs }=G N D \\ & V_{C C}=M A X . \end{aligned}$ |  |  |  | 80 | 130 | mA |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ., \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | Volts |
| ${ }^{\text {ICEX }}$ | Output Leakage Current | $\begin{aligned} & V_{C C}=M A X \\ & V_{\overline{C S}}=2.4 \mathrm{~V} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | Am27S185 only | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{cc}}$ |  |  | 40 |  |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -40 |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 3) |  |  |  | 5 |  | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz}$ (Note 3) |  |  |  | 8 |  |  |

Notes: 1. Typical limits are at $V_{C C}=5.0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$.
2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. These parameters are not $100 \%$ tested, but are periodically sampled.

Am27S184•Am27S185
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
PRELIMINARY DATA

| Parameter | Description | Test Conditions | Typ | Max |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} 5 \mathrm{~V} \\ 25^{\circ} \mathrm{C} \end{gathered}$ | COM'L | MIL |  |
| $t_{\text {AA }}$ | Address Access Time | AC Test Load (See Notes 1-3) | 40 | - | - | ns |
| ${ }^{\text {E EA }}$ | Enable Access Time |  | 10 | - | - | ns |
| ${ }_{\text {ter }}$ | Enable Recovery Time |  | 10 | - | - | ns |

Notes: 1. $t_{A A}$ is tested with switch $S_{1}$ closed and $C_{L}=30 \mathrm{pF}$.
2. For open collector outputs, $t_{E A}$ and $t_{E R}$ are tested with $S_{1}$ closed to the 1.5 V output level. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.
3. For three state outputs, $t_{E A}$ is tested with $C_{L}=30 \mathrm{pF}$ to the 1.5 V level; $\mathrm{S}_{1}$ is open for high impedance to HIGH tests and closed for high impedance to LOW tests. $\mathrm{t}_{E R}$ is tested with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{FF}$. HIGH to high impedance tests are made with $\mathrm{S}_{1}$ open to an output voltage of $\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}$; LOW to high impedance tests are made with $\mathrm{S}_{1}$ closed to the $\mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}$ level.
(

## PROGRAMMING

The Am27S184 and Am27S185 are manufactured with conductive Platinum-Silicide link at each bit location. The output of the memory with the link in place is LOW. To program the device, the fusible links are selectively opened.
The fusible links are opened one at a time by passing current through them from a 20 volt supply which is applied to one memory output after the $\overline{\mathrm{CS}}$ input is a logic HIGH. Current is gated through the addressed fuse by raising the $\overline{\mathrm{CS}}$ input from a logic HIGH to 15 volts. After $50 \mu \mathrm{sec}$, the 20 volt supply is removed, the chip enabled, and the output level sensed to determine if the link has opened. Most links will open within $50 \mu \mathrm{sec}$. Occasionally a link will be stronger and require additional programming cycles. The recommended duration of additional programming periods is 5 msec . If a link has not opened after a total elapsed programming time of 400 msec , further programming of the device should not be attempted. Successive links are programmed in the same manner until all desired bit locations have been programmed to the HIGH level.
Typical current into an output during programming will be approximately 140 mA until the fuse link is opened, after which
the current drops to approximately 40 mA . Current into the $\overline{\mathrm{CS}}$ pin when it is raised to 15 volts is typically 1.5 mA .

The memories may become hot during programming due to the large currents being passed. Programming cycles should not be applied to one device more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip including $\mathrm{V}_{\mathrm{Cc}}$ should be removed for a period of 5 seconds after which programming may be resumed.

When all programming has been completed, the data content of the memory should be verified by sequentially reading all words. Occasionally this verification will show that an extra undesired link has been fused. Should this occur, immediately check the programming equipment to make sure that all device pins are firmly contacting the programming socket, that the input signal levels exhibit sufficient noise margins, and that the programming voltages are within the specified limits. All of these conditions must be maintained during programming. AMD PROMs are thoroughly tested to minimize unwanted fusing; fusing extra bits is generally related to programming equipment problems.

## PROGRAMMING PARAMETERS

| Parameter | Description | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CCP }}$ | $\mathrm{V}_{\text {CC }}$ During Programming | 5.0 | 5.5 | Volts |
| $V_{\text {IHP }}$ | Input HIGH Level During Programming | 2.4 | 5.5 | Volts |
| $V_{\text {ILP }}$ | Input LOW Level During Programming | 0.0 | 0.45 | Volts |
| $\mathrm{V}_{\text {CSP }}$ | $\overline{\mathrm{CS}}$ Voltage During Programming | 14.5 | 15.5 | Volts |
| $V_{\text {OP }}$ | Output Voltage During Programming | 19.5 | 20.5 | Volts |
| VONP | Voltage on Outputs Not to be Programmed | 0 | $\mathrm{V}_{\text {CCP }}+0.3$ | Volts |
| Ionp | Current into Outputs Not to be Programmed |  | 20 | mA |
| $\mathrm{d}\left(\mathrm{V}_{\mathrm{OP}}\right) / \mathrm{dt}$ | Rate of Output Voltage Change | 20 | 250 | $\mathrm{V} / \mu \mathrm{sec}$ |
| $d\left(V_{\text {CS }}\right) / d t$ | Rate of $\overline{C S}$, Voltage Change | 100 | 1000 | $\mathrm{V} / \mu \mathrm{sec}$ |
| $t_{p}$ | Programming Period - First Attempt | 50 | 100 | $\mu \mathrm{sec}$ |
|  | Programming Period - Subsequent Attempts | 5.0 | 15 | msec |

Notes: 1. All delays between edges are specified from completion of the first edge to beginning of the second edge; i.e., not to the midpoints.
2. Delays $t_{1}, t_{2}, t_{3}$ and $t_{4}$ must be greater than 100 ns ; maximum delays of $1 \mu \mathrm{sec}$ are recommended to minimize heating during programming.
3. During $t_{v}$, a user defined period, the output being programmed is switched to the load $R$ and read to determine if additional pulses are required.
4. Outputs not being programmed are connected to $V_{O N P}$ through resistor $R$ which provides output current timiting.


## PROGRAMMING EQUIPMENT

Generic programming boards and device adapters are available from the sources listed below. In each case, the programming boards are used in these manufacturer's automatic
programmers to program all AMD generic series bipolar PROMs; individual adapters are required for each basic part type in the series.

| SOURCE AND LOCATION | Data I/O Corp. <br> P.O. Box 308 <br> Issaquah, Wash. 98027 | Pro-Log Corp. 2411 Garden Road Monterey, Ca. 93940 |
| :---: | :---: | :---: |
| PROGRAMMER MODEL(S) | Model 5, 7 and 9 | M900 and M920 |
| AMD GENERIC BIPOLAR PROM PERSONALITY BOARD | 909-1286-1 | PM9058 |
| Am27S184•Am27S185 ADAPTERS AND CONFIGURATOR | 715-1616 | PA18-8 and $2048 \times 4$ (L) |

## OBTAINING PROGRAMMED UNITS

Programmed devices may be purchased from your distributor or Advanced Micro Devices. The program data should be submitted in the form of a punched paper tape and must be accompanied by a written truth table. The punched tape can be delivered with your order or may be transmitted over a TWX machine or time-sharing terminal. ASCII BPNF is our preferred paper tape format.

Truth tables are also acceptable, but are much less desirable especially for larger density PROMs. Submission of a truth table requires the generation of a punched paper tape at the distributor or factory resulting in longer lead times, greater possibility of error, and higher cost.

## ASCII BPNF

An example of an ASCII tape in the BPNF format is shown below. They can be punched on any Teletype ${ }^{\circledR}$ or on a TWX or Telex machine. The format chosen provides relatively good error detection. Paper tapes must consist of:

1. A leader of at least 25 rubouts.
2. The data patterns for all 2048 words, starting with word 0 , in the following format:
a. Any characters, including carriage return and line feed, except "B".
b. The letter " B ", indicating the beginning of the data word.
c. A sequence of four Ps or Ns, starting with output $\mathrm{O}_{3}$.
d. The letter " $F$ ", indicating the finish of the data word.
e. Any text, including carriage return and line feed, except the letter " B ".
3. A trailer of at least 25 rubouts.

A $P$ is a HIGH logic level $=2.4$ volts.
An $N$ is a LOW logic level $=0.4$ volts.

A convenient pattern to use for the data words is to prefix the word (or every few words with the word number, then type the data word, then a comment, then carriage return and line feed as shown below. There must be no characters between the $B$ and the F except for the four Ps and Ns. If an error is made in a word, the entire word must be cancelled with rubouts back to the letter B , then the word re-typed beginning with the B .

When TWXing your tape, be sure the tape is in even parity. Parity is not necessary if the tape is mailed.

TYPICAL PAPER TAPE FORMAT


RESULTING DEVICE TRUTH TABLE ( $\overline{C S}$ LOW)

| $\mathrm{A}_{10} \mathrm{~A}^{\text {d }}$ |  | $\mathrm{A}_{8}$ | $A_{7}$ | $\mathrm{A}_{6}$ |  |  | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $A_{1}$ | $\mathrm{A}_{0}$ |  | $\mathrm{O}_{2}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | L | L | L | L | L | L | L | L | L | L | L | H |
| L | L | L | L | L | L | L | L | L | L | H | H | H | 1 | 1 |
| L | L | L | L | L | L | L | L. | L. | H | L | H | H | H | $L$ |
| L | 1 | L | L | L | L | L | L | L | H | H | , | L | L | L |
| L | L | L | L | L | L | L | L | H | L | L | L | L | 1 | H |
| L | 1 | L | L | L | L | L | L | H | L | H | H | H | L | L |
| L | L | L | L | L | L | L | L | H | H | L | H | H | L | L |
| H | H | H | H | H | H | H | H | H | H | H | H | H | H | L |

## ASCII PAPER TAPE



## AmZ8000 Microprocessor Family

CHAPTER<br>7

# AmSYS ${ }^{\text {TM }} 8 / 8$ Microcomputer Development System 

Especially Designed to Support the AmZ8000 Microprocessor and the 8080A, 8085A, Z80 \& 8048

## For Total Capability, AMC gives you the AmSYS 8/8 Microcomputer Development System

## SYSTEM DESCRIPTION

The AmSYS $8 / 8$ is designed to support a variety of microprocessors that include the AmZ8000, Z80, Am9080, Am8085, and Am8048.

This system is especially designed to support the AmZ8000 CPU in both hardware and software development. An AmZ8000 Macro Assembler, linker and line oriented editor give the system powerful software development tools. The use of the RTE $8 / 8050 \mathrm{In}$-Circuit Emulator for AmZ8000 hardware/software debug and availability of high level languages allow the user great flexibility in development of AmZ8000 products.

The basic system is contained in a single enclosure that fits on a desk top. It has the option of being rack mountable in a $19^{\prime \prime}$ relay rack by the addition of slide mounts. It has 64 K bytes of main memory, two single density floppy disk drives, providing 512 K bytes of storage, an RS232 serial port and two parallel I/O channels as standard features in the system. This system contains extra card slots for use for prototyping hardware.
The AmSYS $8 / 8$ has a multi-master bus structure that allows multiple 8 and 16 bit CPUs to be used at the same time. This bus structure allows the system to be easily upgraded to a full 16 bits by replacing the CPU board on the bus and adding the appropriate software.
The AmSYS $8 / 8$ has very powerful software included as part of the standard system to be delivered. This software includes a Disk Operating system, an excellent text editor, debugger, library manager and linking loader. The powerful macroassemblers included support the AmZ8000 and the 8080, 8085, \& Z80. Optionally, an 8048 macroassembler can be added.
The AmSYS $8 / 8$ features the use of Pascal along with extended Basic, Fortran IV and Cobol for high level language support. A Pascal program can be compiled to generate either Am9080 or AmZ8000 code.
In-Circuit Emulation capability is available for both 8 \& 16 bit processors. This emulation support is optional for the AmZ8000, Z80, 8080, 8085, \& 8048 microprocessors.
The AmSYS $8 / 8$ also has a number of peripherals that are optional to the system. These include double density Floppy Disk Drives, 60,120 CPS and 300 LPM Line Printers, CRT's, and soon a cartridge disk drive.

## SYSTEM FEATURES

Complete Turnkey Development System with
Powerful Hardware including:
$\square$ Microprocessor CPU
$\square 64$ kilobytes of read/write main memory

- Serial interface RS232 compatible
- Two parallel Channels
$\square$ Power up Monitor
- Dual Floppy Disk Drives with 512K bytes of storage capacity
- Extra card slots for prototypingMulti-master bus
Powerful Software Including:
$\square$ AMDOS Disk Operating System
$\square$ Sophisticated Editor
$\square$ Debugger
Macroassemblers for AmZ8000, Z80, 8080, 8085
- Translator to Z8000
$\square$ Linkers
Powerful Options Including:
$\square$ High level languages
- Pascal
- Extended Basic
- Fortran
- Cobol

Line Printers 60 \& 120 CPS \& 300 LPMCRT w/extra keypad
PROM ProgrammerDouble Density Floppy Disk DrivesExpansion Chassis containing two additional Disk Drives
Additional Serial I/O lines

- In-Circuit Emulation for
- AmZ8000
- 8080, 8085
- 8048, 8021, 8049, \& 8035

Additional Features that will be available in the near future include:
Expansion to 1 megabyte of main memoryUpgrade to AmZ8000 CPU
Cartridge Disk

- Additional High level languages
- 

Expansion chassis for more Main Memory

## System Hardware Features

The AmSYS $8 / 8$ features the use of a multiple master bus structure. This allows the system to use both 8 and 16 bit microprocessors. The SYS 8/8 can be upgraded to include a 16 bit CPU board and appropriate software so that both microprocessors may operate simultaneously using the multimaster bus structure. This allows the system user maximum flexibility in the development of hardware $\&$ software.

## MAIN CPU MODULE

The Central Processor (CPU) module uses an 8-bit Am9080 microprocessor. This module includes a ROM based auto bootstrap that first performs a diagnostic confidence check of the system and next loads the operating system from the system disk drives. The CPU module has multi-master capability allowing operation in a master/slave environment with other 8-bit CPU modules or the 16 -bit CPU module. The CPU module also includes 4 high speed DMA channels and 8 vectored interrupt channels. An optional Am9511A/Am9512 Arithmetic Processing Unit can be added to provide high speed fixed and floating point computations and floating point transcendental functions to the system. A 1.2 KHz crystal controlled Real Time Clock is also part of this module.

## MEMORY MODULE

This memory module is organized as a 64 Kilobyte storage unit. This module is organized to provide either 8 or 16 -bit compatibility. It also contains internal memory refresh capability and is multimaster bus compatible.

## FLOPPY DISK MODULE

This module features a controller with its own internal microprocessor and controls up to 4 single or double sided floppy disks. This controller has a 20-bit address and DMA capability allowing it to address up to 1 megabyte of main memory.
This module is IBM 3740 soft sector compatible. AmSYS $8 / 8$ provides a capacity of 512 K bytes of disk storage in the basic system. This storage capacity is contained on two floppy disk drives each with 256 K bytes of storage.
On board buffer memory allows high speed data transfer to the CPU module. Additional storage is available by the use of the optional double density disk controller or by the addition of a double disk drive expansion chassis.

## CHASSIS

The AmSYS $8 / 8$ is normally supplied as a desk top chassis. As an option, this chassis can be rack mounted with the addition of a slide mount kit. It contains seven card slots with three available for use with prototyping or additional I/O P.C. cards. This chassis is totally self contained with cooling and internal power supplies.

The front of the chassis contains an illuminated off/on switch and also a system reset button. The rear of this unit contains all I/O and power connections including fuses.
The system includes as standard, one serial port and two parallel channels. The serial port is RS232 compatible and allows the user to connect a variety of terminals to the system. The parallel channels can be used to connect high and low speed printers or other peripheral devices. Additional I/O ports can be added to the System by the use of plug in cards.
The parallel channels each consist of 24 parailel I/O lines. These lines can be configured under software control as sets of input, output, or bidirectional I/O lines. Sockets are provided within the system to add drivers or terminators to each line.

The Am96/4016 Evaluation Board can be plugged into one of the empty card cage slots to provide a 16 bit execution module within AmSYS 8/8. The board is powered by the system power supplies and uses the system floppy disks via the parallel up-load/down-load link to the CPU module. A second card cage slot can be used to upgrade the Evaluation Board RAM to 64 k .

## Development Software

The AmSYS $8 / 8$ combines a sophisticated set of hardware along with an even more powerful set of software to make the complex process of product development easier to handle for the user. This software includes an Editor, File Manager, Macroassemblers, disk operating system, and a number of high level languages.
The software that comes standard with the AmSYS $8 / 8$ is the AMDOS ${ }^{\circledR}$ Operating System, AmZ8000, 8080, 8085, and Z80 Macro Assemblers, a linking loader, a powerful Editor, debugger and Translator. Optional software includes an 8048 Macroassembler, Pascal, Fortran, Basic, Cobol, and upload/download packages for execution of AmZ8000 code. The following describes the major software modules provided with or as options to the system.

## OPERATING SYSTEM

AMDOS 8 is the disk operating system for the AmSYS 8/8 and provides rapid access to programs through a comprehensive file management structure. A file subsystem supports a named file structure allowing the dynamic allocation of file space as well as sequential and random file access. System calls are provided permitting files to be opened, closed, renamed, read, written onto disk, or searched for by name. The AMDOS 8 file system allows a large number of distinct programs to be stored in both source and machine executable forms. AMDOS 8 also provides the ability to access disk storage, Terminal, Printer, and support for PROM programming.
LIBR is an object file library manager that permits the creation and listing of user libraries for the Am8080, Am8085, and Z80 microcomputers. Individual objectmodule files may be selectively processed to extract modules from existing libraries or relocatable object files to build libraries for later selective searching by the LINK linkage editor.

EDIT is a line-oriented context editor providing the user the ability to create and modify ASCII source text for the AmSYS 8/8 compilers and assemblers. A powerful set of user commands is available to simplify the task of generating line oriented or character oriented files.
In the line oriented mode, numbers will automatically be added to new lines as they are appended to the file. Also, as lines are inserted or deleted within the text, these numbers are updated. The users position within the file can then be controlled by referring to the desired line number. The ALTER mode allows the user to insert, delete, and replace individual characters, strings in a line, or a range of lines in the source file. Searching for occurrences of characters or strings is also included along with substitution of characters or strings into the source text.
DEBUG is designed to provide dynamic interactive testing and debugging of 8-bit programs generated in the AmSYS 8/8 system. This program consists of two parts: The debug nucleus and the assembler/disassembler module. These along with powerful user commands make debug a very valuable tool for debugging software programs.

## MACRO ASSEMBLERS

Two macroassemblers come as part of the standard AmSYS 8/8. These are MACRO 8 supporting the 8080, 8085, and Z80. microprocessors and MACRO 8000 for support of the AmZ8000 microprocessor. An optional macroassembler supports the 8048 family.
MACRO 8 is a comprehensive macroassembler providing the ability to assemble relocatable 8080/8085/ Z80 programs. These can be combined with object files produced by high-level language compilers (using LINK) to form composite executable programs. In addition to comprehensive conditional assembly directives, hierarchical expression evaluation, definition of alternate entry-points and external symbols, MACRO 8 provides a companion cross-reference facility (CREF8) which lists the assembler output with line numbers.An alphabetic variable-name directory is also provided and includes line number references for each occurrence of the variable name.

MACRO 8000 is a powerful macroassembler providing the ability to assemble relocatable AmZ8000 programs. This assembler includes sophisticated features like segmentation, block-structured program organization, algorithmic assignment statements, IF-THEN-ELSE conditional assembly, and execution provisions as well as recursive macro calls.

LINK 8 \& LINK 8000 are linkage editors used to combine the relocatable module ready for loading as a program. Link 8 supports the editing of 8 bit segments. The linkers process a series of interactive subcommands that specify files to be linked, files to be searched for satisfaction of unresolved external references, and specific directives which allow a memory map to be printed or direct execution to be initiated.

TRANZ 8000 is an AmZ8000 translator program accepting standard 8080,8085 , and $Z 80$ source code as input and provides standard AmZ8000 source code as output, aiding the user in conversion of existing 8-bit programs to the AmZ8000 environment.


## HIGH LEVEL LANGUAGES

PASCAL is a new, up-to-date, language developed for users who are seeking new features to solve today's problems. PASCAL incorporates new features like the concept of variable data types: bits, bytes, words, records, sets, scalars ... and others that are appropriate to the solution of complex problems. The block structured nature of the language permits the user to create software in a structured environment resulting in a lower development costs, more concise documentation and lower maintenance costs.

The AMC PASCAL is upwards compatible with Jensen and Wirth PASCAL. Extensions provided include:

Interactive files
Untyped files
Random access of files
Strings intrinsics
The Pascal user can compile a Pascal program and then execute the program on AmSYS 8/8 with the Pascal interpreter and run-time library. The output of this compiler is a special code called P-code and is compatible with the well-known UCSD P-code. The Pascal interpreter executes the P-code instructions when running the Pascal program. The run-time library routines are used as needed in Pascal program execution.
The Pascal user can compile a Pascal program and then generate either 8080, or AmZ8000 code. For 8080 code generation, an 8080 macro library, the MACRO 8 8-bit assembler, and the linker LINK 8 are automatically used. For AmZ8000 code generation, the AmZ8000 macro library, MACRO8000 16-bit assembler, and the linker LINK 8000 are used automatically.

FORTRAN has long been accepted as the standard for scientific programming and is the "native" language of many professional programmers. AMC supports FORTRAN with a compiler conforming to the ANSI 1966 specification for the 8080 microprocessor in the AmSYS 8/8 system.
Full conformance to the ANSI standard insures that accumulated libraries of FORTRAN programs will be immediately usable in the AmSYS 8/8 environment. AMC FORTRAN opens the door to the richest traditions of scientific programming in a small, inexpensive environment.
BASIC is one of the most comprehensive 8-bit BASIC language software programs available today. It contains many unique features not found in other implementations, like:
a. Direct access to the CPU I/O Ports
b. Full Print Using Capability
c. Trace facilities
d. Four variable types - Integer, String, Single (7 digits) and Double (16 digits) precision floating point.
These are only a few of the features available in AMC's BASIC. It also has one of the largest sets of statements making it a very powerful language available to the AmSYS 8/8 user.

COBOL has been developed in strict accordance to ANSI '74 standards for support of the 8080 within the AmSYS System. At the root of the language is a full ANSI ' 74 Level 1 COBOL. Beyond that, many Level 2 features have been incorporated to make AMC's COBOL more powerful in every instance where the fundamental speed and size of the package is extremely important. In addition to this, special dis-play-oriented features (ACCEPT, DISPLAY, etc.) have been added to the language in anticipation of a strong emphasis on interactive data entry applications in the microcomputer environment. A powerful interactive debug structure has also been added to greatly decrease program development time.

## In-Circuit Emulation

The AmSYS 8/8 Development System provides optional In-Circuit Emulation capability to support a wide range of microprocessors including the AmZ8000, 8080, 8085, Z80, and 8048. The AmSYS series of emulators contain many unique features to assist the designer in the debugging of hardware and software. There are two types of emulators in the AmSYS 8/8 Development System Series. These are:
(1) AmSYS 8/8800 In-Circuit Emulator series for 8-bit microprocessors including individual emulators for the 8080, 8085, Z80, and 8048.
(2) AmSYS $8 / 8050 \mathrm{In}$-Circuit Emulator for the AmZ8001 and 8002 mi croprocessors.
These in-circuit emulators come as complete subsystems and are connected to the AmSYS $8 / 8$ by a high speed serial I/O interface. Each emulator provides its own internal memory storage to give the user real time emulation.

## AmSYS 8/8050 16 BIT IN-CIRCUIT EMULATION SUBSYSTEM

The AmSYS RTE 8/8050 Emulator has been designed especially to support the AmZ8000 microprocessor. This subsystem provides real time emulation for both the AmZ8001 segmented and AmZ8002 non-segmented versions.
The AmSYS RTE 8/8050 Emulator has a number of key features including TRACE, 8 trigger points, memory mapping of internal high speed static RAM, and medium speed dynamic RAM providing real time emulation in the user's target system. The AmSYS RTE 8/8050 Emulator has two modes of operation:

1) Interrogation - this mode allows the user to access AmZ8000 resources, registers, I/O ports, and target RAM.
2) Emulation - this mode allows the designer the choice of an internal or user designated clock for software execution or emulation in his target system
RTE 8/8050 provides two types of memory for the user. One type is high speed static memory providing the user with real time emulation at up to 4 MHz for the AmZ8000 with no wait states.It is available in 4 K or 8 K bytes. The second type is medium speed dynamic RAM available in 64 K or 128 K byte increments with one wait state at 4 MHz and is expandable up to 192K bytes.
RTE 8/8050 allows for memory mapping on 1K byte boundaries within the AmZ8000 8M byte address space .
There are up to 8 trigger points available to the user that can be used as breakpoints, enabling patching trace qualifiers or allowing selective trace after the breakpoint is encountered. Two compound breakpoints are also permitted. These allow breakpoints on a value within or outside a specified range, i.e., address, data, address and data, I/O address, I/O data, I/O, address and data.
$\qquad$
 ---
$\qquad$

Trace is an integral part of the system. This feature provides for two basic modes of operation. These are:

Micro Trace - this saves Address/Data bus and status together with 8 or 16 user designated probes every machine cycle.
Macro Trace - this saves Address bus and status during T1 displaying address bus in HEX format and status in binary and symbolically decoded form. Also saved is Data Bus during T3 in disassembled form with operand values in HEX format.
The Micro or Macro trace can be enabled only for selected cycles by use of a trigger point match. A user option is available to tag each traced event with a 16 bit number for counting the number of machine states since the counter was enabled. A unique feature of the RTE $8 / 8050$ is the PATCH allowing patching of ROM/ RAM code while running in user memory. Up to 4 patches are allowed with up to 16 locations each providing a substantial improvement over conventional patching techniques that require subroutines.

## AmSYS 8/8800 8-BIT IN-CIRCUIT EMULATION SUBSYSTEM

The RTE 8/8800 in-circuit emulator is designed to allow replacement of the target microprocesser during the debugging and prototyping phase. It provides the user with real time emulation of each designated microprocessor together with sophisticated debug tools for hardware/software integration resulting in a reduction of overall development time.
AmSYS RTE $8 / 8800$ provides versatile emulation capabilities for the 8080, 8085, Z80A, or 8048 depending upon the personalily module being used. It also has the capability to examine and alter registers, memory, and I/O ports. The emulator utilizes the users system clock, thus eliminating potential timing problems caused by separate clocks.
There are up to 8 K bytes of high speed Static RAM Emulator memory for mapping on 1 K byte boundaries in the target system, thereby utilizing known memory into the target system. This unit has a real time trace for storing the last 128 bus operations as well as the 8 external probes. During selected emulator operations, 16 address lines, 8 data lines, and the clock signal are stored during emulator operation. Disassemblers for each supported microprocessor are provided together with host software for the AmSYS 8/8 Development System.


The trace RAM buffer is 256 words deep and 48 bits wide and is expandable to 1024 words. This unit has the ability to time stamp each entry in the trace buffer.
The RTE 8/8050 Emulation Subsystem is provided as a stand-alone unit with integral power supplies,emulator module, trace module and serial I/O port. Programs prepared on the AmSYS 8/8 development system are down-line loaded to the emulator subsystem under the control of the emulator control processor, which services and issues all emulator commands. RTE 8/8050 Emulator commands and results can be displayed via the AmSYS 8/8 Development System CRT or via a separate CRT console plugged into the RTE 8/8050 Subsystem. (This configuration leaves the AmSYS 8/8 Development System free to perform software development, i.e., assembly, editing, etc.) The RTE 8/8050 Emulator has been designed to give the designer maximum support in system debugging.

The AmSYS RTE 8/8800 in-circuit emulator consists of a basic sub-system containing a trace module, emulator module, serial communications module and 8 K bytes of high speed static RAM. The connection to the AmSYS 8/8 Development System is via a serial I/O port. Each microprocessor personality module is supplied with its own emulator pod attached to a cable terminating in a 40-pin connector to provide the interface to the target system. Host software operating on AmSYS $8 / 8$ provides interrogation mapping and a command structure for the RTE 8/8800 in-circuit emulators.

## The AmSYS 8/8 is Easy to Adapt

The AmSYS $8 / 8$ is designed to allow easy addition or reconfiguration into a more powerful system. These optional additions and configurations allow execution and debug of AmZ8000 programs, the addition of Double Density Floppy Disks, Hard memory expansion, and reconfiguration as an AmZ8000 based development system.


## AmZ8000 EXECUTION AND DEBUG (8/8610 and 8620) <br> The 8/8610 up-load/down-load package provides an

 ideal breadboarding, software execution, and debug tool when used with the AmSYS 8/8 development system. It features the AMC 96/4016 AmZ8000 Evaluation Board. AmZ8000 programs generated on AmSYS 8/8 can be down-loaded into or up-loaded from RAM on the Evaluation board where the resident monitor allows execution and debugging to take place under the control of the AmSYS 8/8 console. This Evaluation board provides the user with 8 K byte RAM. The $8 / 8610$ can be upgraded to the $8 / 8620$ package with the addition of the 64k RAM board and the AmZ bus motherboard. This expands the RAM storage of the Evaluation Board to 64 k . The connection between the RAM board and the Evaluation Board is via the AmZ address and data bus. These options are conveniently packaged as options to AmSYS 8/8.ADDITIONAL FLOPPY DISK DRIVES
The Floppy Disk controller contained within the AmSYS S $8 / 8$ has the capability of addressing up to four (4) Floppy Disk drives. The addition of the optional $8 / 8510$ Floppy Disk chassis gives the user two (2) additional Floppy Disk drives.

## DUAL DENSITY FLOPPY DISK EXPANSION

AmSYS $8 / 8$ can be configured to accept Dual Density Floppy Disk capability. This will give the user Floppy Disk storage capacity of up to 1024 K bytes within the AmSYS $8 / 8$. This expansion can be accomplished as a field upgrade.


## HARD DISK

AmSYS $8 / 8$ is designed for the addition of a Hard Disk with bulk storage of up to 24 megabytes. This Hard Disk option will be available in the near future to be added to the present 8 bit operating system and also as part of an upgrade to the AmZ8000 based development system.
This Hard Disk option will give the user access to larger amounts of bulk storage and also increases his system throughput.

## AmZ8000 EVALUATION BOARD

For evaluation of the AmZ8000, the 96/4016 provides a standalone monoboard computer. The 4016 has 8 k bytes of dynamic RAM, 2 serial RS- 232 ports, 24 parallel I/O lines, and 3-16 bit counters. A 4 k byte monitor program provides debug capability and an interface to the optional 8 k line by-line assembler. The monitor also provides the drivers necessary to up-load or down-load files through the parallel or serial interface. The $96 / 4016$ is SBC form factor compatible and can plug into AmSYS $8 / 8$ to get its power from the P1 connector. The memory and I/O on the board can be expanded through the AmZ bus on the P2 connector.


## AmZ8000 UPGRADE

The AmSYS 8/8 multimaster bus provides an $8 / 16$ bit data bus with 20 address lines. The peripheral controllers and memory boards all have 8/16 bit compatibility and allow the reconfiguration of the AmSYS 8/8 into a powerful AmZ8000 based development system. The Am9080 board is replaced by the AmZ8000 CPU board, allowing up to 1 M byte addressing capability. The addition of AMC's multitasking foreground background system, together with additional 64 K or 128K byte RAM memory modules and AmZ8000 software development programs provide the user with a powerful 16-bit system with greatly increased utility and performance.

## SPECIFICATIONS

## CPU

Am9080 Upgradable to AmZ8000 (see sections entitled "Options")

## Memory

64K bytes standard
Disk Storage
512K bytes (2 Single Density Floppy disks, 256K bytes each) (Dual Density is optional) (see section entitled "Optional Upgrades")

## I/O Channels

1 serial port RS232 compatible
2 parallel I/O channels consisting of three 8 -bit ports each

## Interrupt

8 fully programmable vectored channels
AC Power Requirement
$60 \mathrm{~Hz}, 115$ VAC std.
100, 120, 220, 240 VAC optional
$50 / 60 \mathrm{~Hz}$ Optional

## Environmental Requirements

Operating Temperature: $10^{\circ} \mathrm{C}$ to $+40^{\circ} \mathrm{C}$
Humidity: $\quad 10 \%-90 \%$ relative (noncondensing)

## Physical Characteristics

Dimensions: 24" deep, 17" wide, 11" high
Weight: 60 lbs.
User Panel: Contains: a) on/off switch, power indicator
b) system reset

Chassis: Desk top stds., rack mountable (optional)

## Baud Rates

Selectable 50-9600 Baud

## Cooling

Internal fans
Standard System Includes the Following:
Am9080 CPU
64K Bytes RAM
512K Bytes Disk storage (2 single sided floppy disks)
1 RS232 serial port
6 8-bit parallel ports
1 Chassis consisting of 7 Card slots
AmZ8000 Macroassembler
AmZ8000 Translator
8080, 8085, and Z80 Macroassemblers
Linker
Editor
Debugger
AMDOS 8 Disk Operating System
1 set System Documentation
2 Diskettes
Multi-master Bus
Optional Items
Universal Prototyping Board
High-Speed Extender Board
Additional Serial and Parallel I/O Ports
Expansion Chassis with 2 floppy disk drives
CRT Terminal
Line Printers 60 CPS, 120 CPS, and 300 LPM
FORTRAN (8 bit)
Extended BASIC (8 bit)
PASCAL (8 bit and 16 bit)
COBOL (8 bit)
9511/9512 Arithmetic Processing Unit
8048, 8049, 8021 Macroassembler
8048, 8049, 8021 In-Circuit Emulation/TRACE
8080 In-Circuit Emulation/TRACE
8085 In-Circuit Emulation/TRACE
Z80 In-Circuit Emulation/TRACE
Options and Upgrades
(not available with initial shipments-contact your
AMD salesman for delivery information)
Z8000 In-Circuit Emulation/TRACE
Double Density Floppy Disk Drives
Expansion to 1 megabyte of Main Memory
AmZ8000 Microcomputer Board Upgrades
Cartridge Disk with Capabilities of 12 or24 Megabytes
High Level 16-bit languages
Additional Expansion chassis
A

Standard System Includes the Following:
CPU
64K Bytes RAM
1 RS232 serial port
6 8-bit parallel ports
1 Chassis consisting of 7 Card slots
AmZ8000 Macroassembler
AmZ8000 Translator

Linker
Editor
Debugger
AMDOS 8 Disk Operating System
System Documentation
2 Diskettes
Multi-master Bus

## pional Items

High Spal Extying Board
Additional Serial and Parallel I/O Ports
Expansion Chassis with 2 floppy disk drives
CRT Terminal
Printers 60 CPS, 120 CPS, and 300 LPM
ORTRAN (B bit)
Extended BASIC (8 bit)
COBOL (8 bit)
112 Arithmetic Processing Unit 8048, 8049, 8021 Macroassembler
8048, 8049, 8021 In-Circuit Emulation/TRACE
8080 In-Circult Emulation/TRACE
8085 In-Circuit Emulation/TRACE
Z80 In-Circuit Emulation/TRACE
Options and Upgrades
(not available with initial shipments - contact your AMD salesman for delivery information)
8000 ln -Circuit Emulation/TRACE
保
AmZ8000 Microcomputer Board Upgrad s
Cartridge Disk with Capabilities of 12 or 24 Megabytes
High Level 16-bit languages
Additional Expansion chassis

## AmSYS 8/8 Ordering Information

| PART NO. | DESCRIPTION |
| :---: | :---: |
| 8/8010 | Standard AmSYS 8/8 Development System 117V, 60 Hz |
| 8/8012 | Standard AmSYS 8/8 Development System 117V, 60 Hz Double Density Floppy Disks |
| 8/8020 | Standard AmSYS 8/8 Development System 220V, 50 Hz |
| 8/8022 | Standard AmSYS 8/8 Development System 220V, 50 Hz Double Density Floppy Disks |
| 8/8030 | Standard AmSYS 8/8 Development System 100V, 50 Hz |
| 8/8032 | Standard AmSYS 8/8 Development System 100V, 50 Hz Double Density Disks |
| 8/3310 | Serial I/O Board (4 Ports) |
| 8/5032 | ROM/EPROM Board I/O Board |
| 8/6410 | Univ. Prototyping Board |
| 8/6420 | High Speed Extender Board |
| 8/8210 | CRT with extra key pad |
| 8/8310 | Line Printer 120 CPS |
| 8/8340 | Line Printer 300 LPM |
| 8/8410 | Fortran 8 |
| 8/8420 | Basic 8 |
| 8/8430 | Cobol 8 |
| 8/8440 | Pascal compiler (with code generators) |
| 8/8610 | Up/Down Load Execution Package w/8K bytes |
| 8/8620 | Up/Down Load Execution Package w/64K bytes |
| 8/8800 | In-Circuit Emulator Subsystem |
| 8/8880 | 8080 In-Circuit Emulator POD |
| 8/8885 | 8085 In-Circuit Emulator POD |
| 8/8888 | Z80 In-Circuit Emulator POD |
| 8/8848 | 8048 In-Circuit Emulator POD |
| 8/8050 | Z8000 In-Circuit Emulator Subsystem |
| 8/8250 | Diskette Package of 10 |
| 8/8510 | Optional Floppy Disk Chassis (adds add' two Floppy Disk drives to system) |

## NOW! Evaluate the features of the AmZ8000 . . . develop software . . . execute programs with THE AMC 96/4016 EVALUATION BOARD.



The new generation of microprocessors is here. Now you can evaluate the AmZ8000 with the systemoriented AMC 96/4016 Evaluation Board that makes it easy to utilize the latest microcomputer technology. The AMC 96/4016 Evaluation Board puts a versatile and intelligent tool in the hands of engineers, designers and programmers allowing them to explore the exceptional capabilities of the AmZ8000. The AMC 96/4016 integrates powerful hardware and extensive software resources on an assembled and tested printed-circuit board that allows the evaluation of the AmZ8000 by the addition of a power supply and I/O device. Power can be provided by plugging the board into an SBC 80 type card cage, AMC's development system, or with a lab supply. Two ports are provided to interface to a CRT terminal or to the 96/4016-KBD keyboard/display board.

Some of the features of the AMC 96/4016 Evaluation Board are:

The AmZ8000 architecture - in terms of CPU resources, instruction set, system interface and software-oriented features - represents a major advance in microprocessor sophistication and systemlevel performance. It is efficient enough to service simple tasks effectively, yet can easily handle complex, high-performance applications as well.
The AmZ8000 architecture and partitioning is well suited for loday's technology and for a very wide range of today's applications. It is also a significant departure from the constraints of past architectures, and establishes a clean attractive and nearly open-ended base for evolution and development.
The AMC 96/4016 Board makes use of these features and assists software and system engineers in evaluating these features of the AmZ8000 for existing and future needs. Moreover, with the cleaner architecture of this new-generation microprocessor, the Evaluation Board can help hardware and software professionals develop better interface circuits and programs.

## ABUNDANT CPU RESOURCES

The AmZ8000 offers sixteen 16-bit general-purpose registers in addition to special system registers. All 16 registers may be used as accumulators and all but one can serve as index registers. The first eight of these 16 -bit registers may be used as sixteen 8 -bit byte registers if needed. The AmZ8000 also supports seven main data types; bits, BCD digits, bytes, words (16 bits), long words ( 32 bits), byte strings and word strings. Additionally, many other data elements such as memory addresses, I/O addresses, segment table entries and program status words are also provided.
The AMC 96/4016 gives the user access to the AmZ8000 and the ability to reduce programming overhead and shorten product and project development time. Hands-on experience with the Evaluation Board can help demonstrate the effectiveness of the AmZ8000 to provide fewer program modifications and less debug time.
Compared to other microprocessors or even 16 -bit minicomputers, the number and power of individual instructions have greatly increased. Over 110 distinct instruction types are available with the AmZ8000, compared to approximately 60 for the PDP 11/45. With few exceptions, byte, word and long-word data elements can be processed by all the instructions. Each instruction - again with few exceptions - can use any of the five main addressing modes.
System designers, and especially programmers, will find the AMC 96/4016 Board useful in evaluating the AmZ8000's instruction set and its ability to generate higher code densities that can result in significant memory savings and shorter execution times.

## HIGHER THROUGHPUT COMPILERS

Many applications normally involve high-level languages, operating systems and data-base management. The AmZ8000, with proven N-channel MOS technology and a 4 MHz clock, allows the use of lowercost dynamic RAMs. The AmZ8000 overlaps instruction execution with next instruction fetch to avoid the problems associated with deep unconditional prefetching.
The AmZ8000 can achieve this high degreee of performance because its regular architecture does not have critical bottlenecks and because the sophisticated instruction set substantially reduces the number of instructions. Some examples of this sophistication are:
a. 32-bit operations (including multiply and divide in single instructions)
b. String manipulation, including compare \& translate
c. Block I/O instructions
d. Direct addressing of the entire memory
e. Two operating modes (systems/normal or supervisor/user)
f. Powerful interrupt handling

The AMC 96/4016 Evaluation Board makes effective use of these features so designers and managers can interpret these appealing features in specific terms and assess the capability for improved systems that can be designed quicker, easier and with more efficient results.
The AmZ8000 is designed to span a wide variety of applications. It's features allow it to be used effectively in complex high-throughput systems, yet it remains efficient for simpler systems as well.


Photo showing use of the AMC 95/6440 Card Cage to house and power the 96/4016 Evaluation Board. Optional Keyboard/Display Unit shown.above (or standard CRT Terminal) attaches via cable to edge-card connector. This arrangement provides both convenience and expansion capabilities for specific project and product development.

# THE AmZ8000 EVALUATION BOARD NOW FOR BEST RESULTS 



## 24 LINE PARALLEL I/O

 ALSO PROVIDES COMMUNICATION L̇INK WITH SYSTEM 8/8 DEVELOPMENT SYSTEM
## PROGRAMMABLE

INTERVAL
TIMER
(3 COUNTERS)

4MHz AmZ8000


8K BYTES
RAM

ROM MONITOR


7

## With Powerful Software Support

## AMC 96/4016 ROM MONITOR

The Monitor Program provides the capability to examine and change data in RAM and in any and all of the AmZ8000 registers. It features a hardware breakpoint command along with a single-step routine to provide precise monitoring and debugging capability through step-by-step execution of AmZ8000 code. Additional commands allow users to load registers from memory and execute routines. The combination of 'Breakpoint/Load/Single Step' (with display) provides a versatile and efficient debugging capability. This monitor also supports the Evaluation Board when it is used with Advanced Micro Computer's AmSYS 8/8 Development System as an up/down-load device through its SAVE (to disk) and LOAD (disk to RAM) commands. The monitor resides in 4 K bytes of EPROM and uses two of the six ROMEPROM sockets available on the Evaluation Board.

## AMC 96/4016 ASSEMBLER

The AMC 96/4016 Evaluation Board is supported by a one-pass line-by-line ASCII code Assembler (AMC 96/4016-ASM). This PROM-resident assembler provides the capability to enter symbolic programs into RAM and translates mnemonic op codes, symbolic labels and symbolic or absolute operands to machine code. The assembler reads user-supplied symbolic assembly statements from the command console and assembles the statements as received. Diagnostic messages are displayed when incorrect statements are entered as well as at the end-of-assembly for unsatisfied references with associated locations. Forward references are also permitted. The assembler features:
$\square$ A set of ten special characters for syntax and definition
$\square$ Seven pseudo op codesSix register formats to handle various word lengths
$\square$ Six direct-addressing formats to reference counter locations, labels and strings (ASCII, decimal, hex)Eight diagnostic messages for errors involving syntax, system operation, duplication, overfiow and undefined references.

## ... and many ways to use it

## AS A STANDALONE MICROCOMPUTER

The 96/4016 Evaluation Board, along with available options, has the capability of standalone operation. On-board resources, including RAM, I/O interfaces, monitor and interval timer, allow it to serve as a seifcontained single-board computer. A terminal or optional keyboard/display can be attached as a command console. Communications to peripherals and other equipment can be achieved through the I/O ports.

## EXECUTION DEVICE WITH CROSS-ASSEMBLERS

Many users will want to evaluate the AmZ8000 execution speed and throughput performance with respect to existing programs and system designs. The AMC 96/ 4016 is designed to serve as a vehicle to execute AmZ8000 machine codes that may have originated from development systems and cross assemblers. I/O ports on the Evaluation Board provide the necessary parallel and serial interfaces. AmZ8000 CPU signals are brought out to an edge connector which allows the needed connection for other circuitry.

## UP-LOAD/DOWN-LOAD CAPABILITY

The AMC 96/4016 Evaluation Board features both up-load and down-load capability when used as an execution vehicle with other computer systems, such as the AmSYS $8 / 8$. Programs generated in a development system can be down-loaded to the RAM on the Evaluation Board. Similarly, programs in the board's RAM memory can be up-loaded to the system for further development and for disk storage.
The Evaluation Board is hardware and software compatible with Advanced Micro Computer's AmSYS 8/8 Development System. It can plug directly into the AmSYS $8 / 8$ as an execution vehicle to run developed AmZ8000 code. The on-board ROM monitor provides SAVE and LOAD commands that control bidirectional data flow between the RAM on the Evaluation Board and disk files on the Development System.
The A'MC AmSYS 8/8 Development System contains a comprehensive set of hardware and software resources to fully utilize AmZ8000 capabilities. The system contains dual floppy-disk drives, 64 K bytes of RAM, serial and parallel ports, hardware computation and an SBC 80 Multi-Master bus. Existing programming support includes an operating system with linking loader, editor and debugger and, of particular interest, an AmZ8000 macroassembler, 8080 macroassembler and AmZ8000 translator. High-level languages, including PASCAL, are available. See the AmSYS 8/8 brochure for more details or contact one of the sales offices listed on the rear of this brochure.

## AMC's PASCAL Compiler



## Features

$\square$ The Compiler Runs in the AmSYS 8/8 or the AmSYS 29 Microcomputer Development Systems EnvironmentsObject Program may be one of the Following:

- P-code (Executed by an Interpreter)
- Am9080 Machine Code
- AmZ8000 Machine Code

Block Structured High Level Language that Supports Structured Design and Programming
Many Extensions such as Separate Compilation, Strings, etc.

The AMC PASCAL compiler gives the AmSYS $8 / 8$ user a powerful language for software development. The PASCAL language offers structured design capabilities to the user. The AMC PASCAL user can work with data of varying types and can manipulate sets, arrays, records and files with great flexibility. A large number of intrinsic functions and procedures are available to the user. In general, PASCAL provides powerful language constructs that are combined with an efficient block structure to produce PASCAL programs.
PASCAL is fast becoming a widely used language on microcomputers. The PASCAL language itself is an Algol derivative invented by Niklaus Wirth. AMC PASCAL is a PASCAL implementation with additional features that extend the capabilities for a broad range of software development.
Producing an AMC PASCAL program is a two-step process. First the source program is converted (compiled) into an intermediate pseudo code (P-code). At this point, the user has the following choice: to execute the P -code interpretively on AmSYS 8/8, or to generate native machine code for the 8080 or AmZ8000 microprocessor (see Figure 1).

## Interpretive Execution

The AMC PASCAL user can compile a PASCAL program and then execute the compiled program on AmSYS 8/8 with the PASCAL interpreter and run-time library. The AMC P-code is compatible with Version 1.4 of the P-code developed at the University of California at San Diego. In this mode of execution, the interpreter in fact simulates in AmSYS $8 / 8$ the run time environment of a P -machine which is the host hardware to which P -code is native. A run time library supports the interpreter in executing built-in functions or procedures (intrinsics) or system defined operators (see Figure 2).

## Code Generation

Alternatively, the P -code generated by the compiler may be converted into object code for the 8080 or AmZ8000 microprocessors. The code generation process involved is as follows (see Figure 3). First the P-code file is translated to produce an assembly language file which can then be assembled by MACRO8 for the 8080 or MACRO8000 for AmZ8000 to produce a relocatable object module. This module contains only the user written part of the PASCAL program; all the intrinsic operators and functions are as yet undefined external subroutines at this point. These subroutines have been prewritten and preassembled, and are contained in a library file. The runtime routines in this library are then selectively combined with the user object module through a linker, generating an executable object code file.

## Data Types

PASCAL is very specific about the "type" of a variable. The type defines precisely the set of values a variable may assume (its domain), which in turn indirectly determines the set of operators that may act upon it. In addition to the predefined standard types, the user may create his own types of data. A variable may also be either static or dynamic, defining storage requirement at compile time or run time respectively. With such rich data typing and data structuring facilities, the programming job becomes much easier for the user.

- Integer - A 16-bit number, $-32768 \leqslant n \leqslant 32767$
- Real - A 32 -bit floating point number, $10^{-38} \leqslant n \leqslant 10^{38}$
- Boolean - True or false
- Character - Alphabets, digits, blank and some special characters
- Scalar - Domain is user program defined; this allows great flexibility in creating new data types and provides a means for a more explanatory statement of the problem
- Subrange - A proper subset of a previously defined type; increases program clarity by being very specific about the intended domain of variable
- Set - A collection of components of the same type; components in a set are also ordered
- Array - A fixed number of components arranged in consecutive order either linearly or as a multidimensional matrix; any arbitrary element may be randomly accessed directly
- File - A structure consisting of components which may be accessed sequentially
- String - A linear array of characters
- Record - A structure consisting of a fixed number of unordered components which need not be of the same type
- Pointer - A dynamic structure bounded only to a type at compile time and remains otherwise free until binding to a specific variable occurs at runtime when memory space is allocated; very useful in creating and processing data structures like linked lists and trees


## Functions and Procedures

A function is a "subroutine" that returns a single value. Syntactically, a function call may appear anywhere in place of a variable within an expression. Its effect as a constituent of an expression amounts to the result value that it yields. A procedure, however, is a "subroutine" that may indirectly return more than a single value. Syntactically, it is a stand alone statement. Some common properties of both are given below:

- May be recursive, very useful in system programming
- Parameters may be passed by "value"; a parameter, possibly an expression, is evaluated at call time to a value which is bounded to the formal parameter at that time and remains unchanged
- Parameters may also be passed by "variable"; at call time, the formal parameter is bounded only to a variable, whose value does not necessarily remain constant throughout the function or procedure


## Dynamic Memory Allocation

Being a block structured language, scopes of variables are limited to procedures or functions within which they are declared, and have no significance externally. As long as a procedure or function has not been activated, variables local to it need not exist. The P-code has been designed to take advantage of this fact. Memory spaces for variables are allocated on top of stack only upon a function or procedure entry, and relinquished automatically upon exit. Expression evaluation is also performed on this stack.


Therefore the total memory space required for data storage dynamically expands and contracts at run time coinciding with function or procedure entries and exists, taking up memory space only as needed. This allows execution of much larger programs than would otherwise be possible. It is also possible to dynamically create, at run-time, data structures such as lists and trees whose storage space sizes vary throughout their lifetimes. In order to avoid conflict, memory allocation for this purpose is at the opposite end of memory (heap) for optimum memory utilization. Intrinsics are provided within the language for user control (MARK and RELEASE) of the heap.

## AMC PASCAL Operators and Intrinsics

A summary of operators that may be used in an expression is shown in Figure 5. An intrinsic is a system defined function or procedure. A PASCAL intrinsic function is a function in the mathematical sense; its net effect is the result value yielded without any other side effects. A summary of intrinsic functions is shown in Figure 6. An intrinsic procedure produces either return values through variable parameters, or its purpose may be to produce some side effects, or it may be a combination of both. A summary of intrinsic procedures is shown in Figure 7.


FIGURE 5. Summary of Operations.

| String: | Character Array: | Input/Output: | Mathematical: |
| :--- | :---: | :---: | :--- |
| LENGTH | SCAN | EOF | ABS |
| POS | SIZE OF | EOLN | SQR |
| CONCAT |  | IORESULT | SQRT |
| COPY |  |  | SIN |
|  |  |  | COS |
|  |  |  | ARCTAN |
|  |  |  | EXP |
|  |  |  | SN |
|  |  |  |  |

FIGURE 6. Summary of Intrinsic Functions.

| String: | Character Array: | Input/Output: | Dynamic Memory <br> Allocation: |
| :---: | :---: | :--- | :--- |
| DELETE | MOVELEFT | RESET | NEW |
| INSERT | MOVERIGHT | REWRITE | MARK |
|  |  | UNITREAD | RELEASE |
|  |  | UNITWRIIE |  |
|  |  | BLOCKREAD |  |
|  |  | BLOCKWRITE |  |
|  |  | CLOSE |  |
|  |  | GET |  |
|  |  | PUT |  |
|  |  | READ |  |
|  |  | READLN |  |
|  |  | WRITE |  |
|  |  | WRITELN |  |
|  |  | PAGE |  |
|  |  |  | SEEK |

FIGURE 7. Summary of Intrinsic Procedures.

## Compiler Options

AMC PASCAL provides a number of compilation options for the user. The most important options are:

GOTO - PASCAL GOTO statements can be disabled within the program.
IOCHECK - Code can be added by the compiler to verify the completion of l/O Operations.

INCLUDE - Different source files can be included during the compilation process.
LISTING - Listing can be selectively disabled.
QUIET COMPILATION - Console device output during compilation can be suppressed.
RANGECHECK - Code can be added by the compiler to check array subscript range and assignment to variables of subrange types.


FIGURE 9. Example PASCAL Program - Data Types.

```
1 
VAP SWAPS. INMFGER:
    THIS: INTEGER;
    THISVAL:CFAR;
    FCS: INTEGER;
    BUFFER: STFING;
EEGIN
(* READ INPUT LINE *
READLA(INFUT, RUPFE\overline{I});
* SAVE CHARACTEF COUNT *)
DOS := IENGTH(BUFFEA);
* IF LINE HAS > 1 CKARACTEF *)
IF POS: 1
THEN
(* SOFT CHARACTEFS IN TEE LINE **)
EPPEAT
BEGIN
(* RESET SWAP COUNTEF*)
SVAFS := %;
TCF THIS := 1 TC (POS - 1) DC
            (* CHECK EACH PAIK OF CHARACTERS *)
            IF BUFFER[THIS] > BUFFER[THIS + 1]
                THEN
                                    BEGIN
                                    (* SWAP THE CHARACTERS *)
                                    THISVAL := BUFFER[THIS];
                                    BUFFER[THIS] := BUFFER[THIS + 1];
                                    GUFFER[THIS + 1] := THISVAL;
                                    SWAFS : = SVAFS + 1
                                    END;
            END;
            UNTIL SWAPS = Z;
            (* WRITE CUT SORTED IINE *)
        HFITEIN(CLTPUT, BUFFEF);
        END.
SYS'EM 8 PASCAL RUNNING... ..
TEL OLIGA EPOKN FOX ILMPED OVEK THE LAZY DCG
ABCDDEEEEFGHHIJKLMNCOOCFQARTTUUVWXYZ
```

FIGURE 10. Example PASCAL Program - Bubble Sort.

## AMC PASCAL Extensions

AMC PASCAL has a number of extensions to the standard PASCALs defined by Jensen and Wirth. The most important extensions are:

- Separate compilation - A PASCAL program may be written in many UNITS and compiled separately one at a time. This also allows linkage of assembly language subroutines to PASCAL programs.
- Interactive files - An additional predeclared type INTERACTIVE is provided, and the files INPUT and OUTPUT are automatically typed as INTERACTIVE.
- Untyped files - The BLOCKREAD and BLOCKWRITE intrinsics are provided for read and write operations on untyped files.
- Random access - For typed files, the SEEK intrinsic provides random access to records. For untyped files BLOCKREAD and BLOCKWRITE provide random access.
- Strings - An additional predeclared type STRING is provided. The STRING type is essentially equivalent to PACKED ARRAY OF CHAR.
- EXIT - Before the normal end of any procedure or function, the user can exit with the EXIT intrinsic.
- Comparisons - The user can compare entire arrays or records with the equal and not equal operators.
- Dynamic Memory Allocation - The MARK and RELEASE intrinsics are provided instead of the DISPOSE intrinsic. MARK and RELEASE are used to set a pointer in the user heap and then release heap space from the pointer to the top of the heap.


## What is PASCAL and P-Code

PASCAL is a block structured high level language with strong typing of variables. Virtues of block structured languages are much discussed and well understood. In addition, PASCAL offers rich data types that are not found in most languages. Some more notable ones are: set, scalar, structured array and record, and dynamic pointer. This allows data structures to be constructed both statically and dynamically making the language a very useful tool not only at the application level, but at the systems programming level as well. The major strength of PASCAL, however, lies in the fact that it is a powerful language even with a relatively few number of basic constructs. This is attributed significantly to its powerful and flexible data types. As a result, PASCAL has gained the following advantages: easy to learn, simple to program, straight-forward to compile, efficient object code, fast execution, program clarity, self documenting and easy to maintain.
Being a block structured language, it lends itself to efficient execution on a host CPU with a stack architecture. Instructions of a stack machine typically require zero operand specification since they are implicitly assumed to be on top of the stack. As a result, the instructions are very compact.

A companion part to the language definition of PASCAL itself is just such a pseudo machine level instruction set (called P-code) for a hypothetical pseudo stack machine ( P -machine). The instruction set has been tailor designed to represent PASCAL programs very compactly and concisely.
Due to this well defined transformation from PASCAL statements to P-code instructions, a compiler can be written very efficiently to generate P-code instructions from PASCAL source programs. Execution of a PASCAL program via its $P$-code equivalent can then be done in one of two ways. It can be either executed in its native P-machine environment as simulated by a software interpreter, or alternatively, P-code instructions may be translated into native instructions of host CPUs such as AmS080 or AmZ8000 to be executed.
The AMC PASCAL is upward compatible with that developed at the University of California at San Diego both at the source program level and at the P-code level. It includes a number of extensions to the standard PASCAL to enhance its usefulness in the microcomputer environment where hardware resources are more directly controlled by programmer at a lower level.

## Specifications:

## Operating Environment <br> <br> Required Hardware

 <br> <br> Required Hardware}AmSYS Development System:
AmSYS 8/8, AmSYS 29
64 K bytes of RAM memory
Floppy diskette drive, single or double density
System console: CRT or interactive hard copy device

Required Software<br>64 K version of AMDOS operating system<br>Shipping Media<br>Flexible diskette<br>Reference Manuals<br>AmSYS PASCAL User's Manual 00680127

## Ordering Information

AmSYS Software can only be purchased as part of or as an addition to an AmSYS 8 or AmSYS 29 computer development system.

| Part Number | Description |
| :---: | :--- |
| $8 / 8440 \dagger$ | AMC PASCAL compiler, with interpreter, run-time library, <br> Am9080 code generator and AmZ8000 code generator |
| $298450^{*}$ | AmZ8000 16-bit macroassembler; 8080, 8085 and Z80 <br> 8 -bit assemblers |

$\dagger 298440$ for AmSYS29.
*Provided as part of the AmSYS 8/8 Sottware package.

## AMC's MACRO8000 AmZ8000 Macro Assembler



## Features

Functions in the AmSYS 8/8 or AmSYS 29 microcomputer development system environmentsGenerates absolute or relocatable AmZ8000 object codeSupports the full AmZ8000 instruction setSymbolic operands that are constants or variablesSyntactic macrosProgram segmentation for address space controlArithmetic expressions, string expressions, and comparisonsSuperior assembly speed and a variety of assembly optionsThe AMC MACRO8000 assembler gives the AmSYS $8 / 8$ or AmSYS 29 user a dynamic way to develop AmZ8000 code for any application. A typical MACRO8000 program is a combination of AmZ8000 assembly instructions and higher-level constructs. MACRO8000 provides great flexibility in structuring the program and in fine-tuning to produce the most efficient AmZ8000 code for the application.

## Assembler Output Format

MACRO8000 produces an output file of either absolute or relocatable AmZ8000 code. The user can choose to write absolute or relocatable code for either the nonsegmented AmZ8002 or segmented AmZ8001 processor. An absolute source program is monolithic in structure, and the program is assembled as a single unit. The output from the assembler can be an object file which can be loaded into the target system for the execution. A modular source program is relocatable and the user can choose to write separate modules or routines that are later merged into a coherent program. A linking procedure handles the merging of the program components and produces a single relocatable file containing the program modules linked together. A loading procedure assigns absolute addresses to a relocatable file and loads the resulting object file into memory for subsequent execution in the target system.

## Instruction Format

The full AmZ8000 instruction set can be used in writing programs. The general format of an instruction is the opcode (instruction mnemonic such as ADD) followed by the operands. MACRO8000 generates the appropriate bit pattern for each instruction, which is 1 to 5 words in length. The user can specify whatever operands are appropriate for the instruction. AmZ8000 instructions have from zero to four operands, and the operands can be in various addressing modes.

## Addressing Modes

The AmZ8000 addressing modes are for different types of operands and are supported through the hardware. The addressing modes give the user great flexibility in choosing whether an operand is directly or indirectly specified to be in a register, in memory or in part of the instruction.

- The immediate mode specifies an operand which is a constant imbedded within the instruction itself.
- The register mode specifies an 8 -bit (byte) register, 16-bit (word) register, 32-bit (long word) register, or 64 -bit (quad word) register that contains the operand value.
- The indirect register mode specifies a word register (nonsegmented AmZ8002) or register pair (segmented AmZ8001) that contains the address of the operand.
- The direct address mode specifies a label. The label is associated with the address of a data value that is used as the operand, or the label is associated with an instruction to which a jump or call instruction branches to.
- The relative address mode specifies an operand whose location is found relative to the present instruction location.
- The indexed mode is a directly addressed operand followed by a displacement that is in a register. The label and displacement added together forms the address of the operand value.
- The base address mode consists of an indirect register specification followed by a displacement. The address of the operand is calculated by adding together the content of the register and the displacement value.
- The base indexed mode is a register indirect address specification followed by a displacement that is in another register. The address of the operand is calculated by adding together the contents of the two specified registers.



Modular Program for AmZ8002 or AmZ8001

- The port immediate mode consists of a port address for I/O operations that is specified as a 16-bit immediate value.
- The port register mode specifies a register that contains a 16-bit port address for I/O operations.


## Opcodes

The AmZ8000 instruction opcodes are the names for the individual instructions. The naming scheme involves a few characters for the basic name of the instruction, such as LD for load, and sometimes additional characters that specify other properties of the instruction. For instance, LDIRB is a Load with auto Increment and Repeat for Byte operands. Well over 200 different opcodes can be written.

- CLR - Clear (byte, word or long word)
- EX - Exchange (byte or word)
- LD - Load (byte, word, or long word; special form for multiple registers; special form for addresses; optional autoincrement or autodecrement; optional repeat)
- POP and PUSH - Pop and Push stack (word or long word)
- ADD - Add (byte, word, or long word; optionally with carry)
- CP - Compare (byte, word, or long word; optional autoincrement or autodecrement; optional repeat)
- DAB - Decimal adjust (byte)
- DEC - Decrement (byte or word)
- DIV - Divide (word or long word dividend)
- EXTS - Extend sign (byte, word or long word)
- INC - Increment (byte or word)
- MULT - Multiply (word or long word result)
- NEG - Negate (byte or word)
- SUB - Subtract (byte, word, or long word; optionally with carry)
- AND - Logical AND (byte or word)
- COM - Complement (byte or word)
- OR - Logical OR. (byte or word)
- TEST - Logical test (byte, word, or long word)
- TCC - Test condition code (byte or word)
- XOR - Exclusive OR (byte or word)
- R - Rotate (left or right; special form for digit; optionally through carry; byte or word)
- S - Shift (left or right; optionally dynamic; arithmetic or logical; byte, word, or long word)
- BIT - Bit test (static or dynamic; byte or word)
- RES - Reset bit (static or dynamic, byte or word)
- SET - Set bit (static or dynamic, byte or word)
- TSET - Test and set (byte or word)
- CPS - Compare strings (autoincrement or autodecrement; optional repeat; byte or word)
- TR - Translate (autoincrement or autodecrement; optional repeat; byte)
- TRT - Translate and test (autoincrement or autodecrement; optional repeat; byte)
- IN - Input (optional autoincrement or autodecrement; optional repeat; optional special input; byte or word)
- OUT - Output (optional autoincrement or autodecrement; optional repeat; optional special output; byte or word)
- CALL - Call routine (normal or relative)
- RET - Return
- JP - Jump (normal or relative)
- DJNZ - Decrement and jump on non-zero (byte or word)
- SC - System call
- INRET - Interrupt return
- COMFLG, RESFLG, SETFLG - Flag complement, reset, or set
- DI, EI - Interrupt disable or enable
- HALT - Halt
- NOP - No operation
- MBIT, MRES, MSET, MREQ - Multi-micro test, reset, set, or request
- LDCTL - Load control (flag byte or special control word)
- LDPS - Load program status


## High Level Constructs

MACRO8000 offers a variety of high-level constructs that can be used in assembler programs. High-level constructs make most programs easier to write, simpler to debug and maintain than functionally-equivalent programs containing only instructions. The constructs in MACRO8000 are either very similar or identical to PASCAL statements. Programmers familiar with PASCAL or another block-structured language will be comfortable with the MACRO8000 high-level constructs.

- IF-THEN-ELSE is for conditional assembly, or for runtime code generation. A test such as register equal to register generates code.
- FOR-DO is for repetitive assembly.


## Symbolic Operands

MACRO8000 supports symbolic constants and symbolic variables. The values of symbolic constants and variables are essentially any operands that can be used in the program, including arithmetic expressions. The symbolic constants are names used for constant values. This provides for the assignment of meaningful names such as BLOCK_COUNT to a register used as the block count. The symbolic variables are defined and then throughout the program can be redefined to new values such as different registers. All of the evaluation of the variables occurs at assembly time, so that the generated code reflects the values substituted for the symbolic constants and variables.

## Syntactic Macros

The macro capability allows the programmer to reduce the amount of source code that must be written. Identical or similar sections of code can be prepared as a macro and called out as appropriate. During assembly the call is replaced by the code of the macro body. The macros in MACRO8000 are internally processed as syntactic macros, which are assembled at up to over an order of magnitude faster than the conventional lexical macros.

## Program Segmentation

The MACRO8000 relocatable module system is based on the concept of "segment" meaning "a piece or part of a program." Thus, a "program" may be defined as a collection or sequence of program segments. Named program segments may be assigned attributes, and arranged and combined in any arbitrary manner by LINK8000. This simple unifying concept applies to both the AmZ8001 and AmZ8002 CPUs. In the case of the AmZ8001 (segmented CPU), program segments may be identified with (i.e., equated to) logical segments. Program segmentation has many uses beyond the specification of logical segments for the AmZ8001 - for example, the partitioning of program space into RAM space and ROM space.

LINK8000 offers simple default modes of operation for the novice user. For more advanced users, LINK8000 offers incremental linking, providing an enhanced program segment mapping capability.

## Expressions

The ability to write expressions often reduces the work involved in writing programs and helps to keep the programs smaller.

- Arithmetic expressions can be written to produce 32 -bit signed results.
- Arithmetic signed or unsigned comparisons can be written to yield true or false values for logical tests.
- Strings can be used and concatenated in string expressions.
- String comparisons can be used to compare strings by collating sequence and yield true or false values for logical tests.


## Assembly Options

In addition to fast assembly, with one pass through the source and a second pass for the listing, MACRO8000 offers a variety of options.

- Option to suppress first pass listing.
- Option to direct listing to the console, to the printer, to a default file, or to a user-specified file. The listing shows the source program, any diagnostic messages produced by the assembler, and the AmZ8000 code and data values generated by the program.
- Option for error messages only, and option to suppress warning messages.
- Option for macro trace that displays code expansion.
- Option for object file generation.


## Linker

The LINK8000 linker is a separate module used for linking together relocatable modules of any size. The linker can bring in library routines to satisfy external references. The user can control the mapping of modules into the object file, as well as the mapping of user segments within modules. LINK8000 can also handle relative address references across segments. Output of the linker is an object file that can be run on either the nonsegmented AmZ8002 or the segmented AmZ8001.

0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
21034000
0004
0004
0008
0008
000 C
0010
0014
0014
0014
$0014 \quad 5 E 08 \quad 0038$
$0018 \quad 41.03 \quad 0038$
$001 \mathrm{C} \quad 41030038$
0020 .
0020
$00 \geq 0$
0020
0020 שE08 003C
$0024 \quad 41.03003 \mathrm{C}$
61034000
61034000

MODULE 'EXAMFLESS...' $\hat{\prime}$
(* SYMEOL IC CDNSTANTS AND NUMERXC VALUE:S ARE ALWAYS TFEATED THE SAME * * * *)

CONST AEC $=\$ 4000$,
DEF $\quad=15 \%$
FEE $\quad=\mathrm{F} 3$.
FIE = $=$ F4个,
FESS = Fist (F7 ) ,
SLIAE: $\quad=$ LAEEL.
NLAE: $\quad=\# 4000 \hat{\mathrm{i}} \mathrm{i}$
\% USE OF SYMEOLIC CONSTANTS:

LD REG. AE:C

LD FEEG AECA ${ }^{\circ}$
LD FEG NLAE;
$\%$ LAEELS:
JF LAEEE $\hat{\text { F }} \quad$ SAME AS M80
ADD Fi 3 , LAEEL;
ADD FEEG*SLAE:
\% LAEELS WITH OFFSET:
JF' LAEELL (4)
ADD F'3 \% LAEEL (4) ;

EXAMFLES... . MACFO E/8000 28000 ASSEMELER 1. 2.1 IE FAGE 2


NETYHEFK WAFNTNG NOF EFFFOF MESSAGES
**** (EXECUTIUE)
NOFMAL TEFMMINATION

## Specifications:

## Operating Environment

## Required Hardware

AMC Microcomputer Development System:
AmSYS 8/8 or AmSYS 29
64K bytes of RAM memory
Dual Floppy diskette drives, single or double density
System console: CRT or interactive hardcopy device

## Required Software

64 K version of AMDOS Operating System

## Shipping Media

Floppy diskette, single or double density
Reference Manual
MACRO8000 Macro Assembler Manual \#00680119

## Ordering Information*

AmSYS Software can only be purchased as part of or as an addition to an AmSYS Microcomputer Development System.

| Part Number | Description |
| :---: | :---: |
| AmSYS MACRO Z8000 | AmZ8000 16-bit macroassembler with relocatable output <br> and Linker LINK8000 to produce complete relocatable <br> modules or absolute programs. |

[^4]
## AmZ8000 Microprocessor Family

## APPENDICES

## Advanced Micro Devices Commitment to Excellence

## Product Assurance Programs for Military and Commercial Integrated Circuits



## A COMMITMENT TO EXCELLENCE

Advanced Micro Devices was conceived on the premise that there was a place in the semiconductor community for a manufacturer dedicated to excellence.

In product assurance procedures, Advanced Micro Devices is unique. Only Advanced Micro Devices processes all integrated circuits, commercial as well as military, to the demanding requirements of MIL-STD-883. The Rome Air Development Center (RADC), which is the Air Force's principal authority on component reliability, has issued MIL-HDBK-217B which indicates that parts processed to Military Standard 883, Level C (Advanced Micro Devices' standard processing) yield a product nearly ten times better in failure rates than the industry commercial average.
Our Sunnyvale facility has been certified by the Defense Electronics Supply Center (DESC) to produce parts to JAN Class B and C under Military Specification MIL-M-38510. The National Aeronautics and Space Administration (NASA) has certified this production line for the manufacture of Class A products for programs requiring the highest levels of reliability. Advanced Micro Devices is the only integrated circuit company formed within the last ten years to achieve such line certification.
This brochure outlines Advanced Micro Devices' standard programs for Class B, C and A devices for military and commercial operating range applications. These will cover the majority of system requirements today. Alternative screening flows for specific user needs can be performed on request. Check with your local sales office for further information.

## ADVANCED MICRO DEVICES' STANDARD PRODUCTS ARE MANUFACTURED TO MIL-STD-883 REQUIREMENTS

Advanced Micro Devices' product assurance programs are based on two key documents.
MIL-M-38510 - General Specification for Microcircuits
MIL-STD-883 - Test Methods and Procedures for Microelectronics
The screening charts in this brochure show that every integrated circuit shipped by Advanced Micro Devices receives the critical screening procedures defined in MLL-STD-883, Method 5004 for Class C product. This includes molded plastic devices.
In addition, documentation, design, processing and assembly workmanship guidelines are patterned after MIL-M38510 specifications.
Commercial and industrial users receive the quality and reliability benetits of this aerospace-type screening and documentation at no additional cost.

## STANDARD PRODUCT TESTING CATEGORIES

Advanced Micro Devices offers integrated circuits to four standard testing categories.

1. Commercial operating range product (typically $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ )
2. Commercial product with $100 \%$ temperature testing
3. Military operating range product (typically $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
4. JAN qualified product

Categories 1, 2 and 3 are available on most Advanced Micro Devices circuits. Category 4 is offered on a more limited line. Check with your local sales office for details.

## STANDARD PRODUCT ASSURANCE CATEGORIES

Devices produced to the above testing categories are available to the three standard classes of product assurance defined by MIL-STD-883. As a minimum, every device shipped by Advanced Micro Devices meets the screening requirements of Class C .

Class C - For commercial and ground-based military systems where replacement can be accomplished without difficulty.
According to MIL-HDBK-217B, this assures relative failure rates 9.4 times better than that of regular industry commercial product.

Class B - For flight applications and commercial systems where maintenance is difficult or expensive and where reliablity is vital.
Devices are upgraded from Class C to Class B by burn-in screening and additional testing.
According to MIL-HDBK-217B, Class B failure rate is improved 30 times over regular industry commercial product. Advanced Micro Devices Class B processing conforms to MIL-STD-883 requirements. MIL-HDBK-217B indicates that this may provide failure rates as much as two times better than some other manufacturers' "equivalent" or "pseudo" Class B programs.

Class S - For space applications where replacement is extremely difficult or impossible and reliability is imperative.
Class S screening includes $x$-ray and other special inspections tailored to the specific requirements of the user.

The $100 \%$ screening and quality conformance testing performed within these Advanced Micro Devices programs is shown in TABLES I, II and III. A full description of the process flow is provided in Product Assurance Document 15-010, available on request.

CLASS C SCREENING FLOW FOR COMMERCIAL SYSTEMS AND GROUND BASED MILITARY SYSTEMS


TABLE II

## GROUP A QUALITY CONFORMANCE LEVELS

Advanced Micro Devices employs the military-recommended LTPD sampling system to assure quality. MIL-STD-883, Method 5005, TABLE I, Group A, subgroups 1 through 9 as appropriate to the device family are performed on every lot. Quality levels defined for Class B product are applied by Advanced Micro Devices to both Class B and Class C orders.

|  | LTPD | SAMPLE SIZE |
| :---: | :---: | :---: |
| Subgroup 1-Static tests at $25^{\circ} \mathrm{C}$ | 5 | 45 |
| Subgroup 2 - Static tests at maximum rated operating temperature | 7 | 32 |
| Subgroup 3-Static tests at minimum rated operating temperature | 7 | 32 |
| Subgroup 4 - Dynamic tests at $25^{\circ} \mathrm{C}$ - LINEAR devices | 5 | 45 |
| Subgroup 5 - Dynamic tests at maximum rated operating temperature <br> - LINEAR devices | 7 | 32 |
| Subgroup 6 - Dynamic tests at minimum rated operating temperature <br> - LINEAR devices | 7 | 32 |
| Subgroup 7 - Functional tests at $25^{\circ} \mathrm{C}$ | 5 | 45 |
| Subgroup 8 - Functional tests at maximum and minimum rated operating temperatures | 10 | 22 |
| Subgroup 9 - Switching tests at $25^{\circ} \mathrm{C}$ - DIGITAL devices <br> Subgroup 10 - Switching tests at maximum rated operating temperatures - DIGITAL devices | 7 $*$ | 32 |
| Subgroup 11 - Switching tests at minimum rated operating temperatures - DIGITAL devices | * |  |

[^5]
## CLASS B SCREENING FLOW FOR HIGH RELIABILITY COMMERCIAL AND MILITARY SYSTEMS

TABLE III
CLASS B
INTEGRATED CIRCUITS
(Class C plus burn in screening
and additional testing.)

## STANDARD PRODUCT SCREENING SUMMARY AND ORDERING INFORMATION

## 1. COMMERCIAL PRODUCT

- Screened per MIL-STD-883, Method 5004.
- Electrically tested per AMD Data Sheet.
- Supplied in hermetic and molded packages.
- Quality conformance testing, Method 5005, Group A, performed to levels specified for Class B on both Class C and Class B options.


## Class C (Flow C1)

- Order standard AMD part number.
- Marked same as order number.

Example: Am2901ADC

## Class B (Flow B1)

- Burn in performed in AMD circuit condition.
- Order standard AMD part number, add suffix B (or /883B for 1, 2 and 300 Series Linear devices).
- Marked same as order number.

Example: Am2901ADC-B
2. COMMERCIAL PRODUCT WITH $100 \%$ TEMPERATURE TESTING

- Identical to standard commercial operating range product with the addition of $100 \%$ dc and functional testing at $100^{\circ} \mathrm{C}$ and power supply extremes.


## Class C (Flow C2)

- Order standard AMD part number, add suffix T.
- Marked same as order number.

Example: Am2901ADC-T

## Class B (Fiow B2)

- Burn in performed in AMD circuit condition.
- Order standard AMD part number, add suffix TB.
- Marked same as order number.

Example: Am2901ADC-TB

## 3. MILITARY PRODUCT

- Screened per MIL-STD-883, Method 5004.
- Electrically tested per AMD Data Sheet.
- Supplied in hermetic package only.
- Quality conformance testing, Method 5005, Group A, performed to levels specified for Class B on both Class B and Class C options.


## Class C (Flow C3)

- Order standard AMD part number.
- Marked same as order number.

Example: Am2901ADM

## Class B (Fiow B3)

- Burn in performed in AMD circuit condition.
- AC at $25^{\circ} \mathrm{C}$, dc and functional testing at $25^{\circ} \mathrm{C}$ as well as temperature and power supply extremes performed on $100 \%$ of every lot.
- Quality conformance testing, Method 5005, Groups B, C and D available to special order.
- Order standard AMD part number, add suffix B.
- Maıked same as order number.

Example: Am2901ADM-B

## 4. JAN QUALIFIED PRODUCT

- Screened per MIL-STD-883, Method 5004.
- Electrically tested to JAN detail specification (slash sheet).
- Manufactured in Defense Logistics Agency certified facility.
- Quality conformance testing, Method 5005, Groups $A, B, C$ and $D$ performed as standard and must be completed prior to shipment.
- It is a product for which AMD has gained QPL listing.*


## Class C (Flow C4)

- Order per military document.
- Marked per military document. Example: JM38510/44001CQB


## Class B (Flow B4)

- Burn in performed in circuit condition approved for JAN devices.
- Order per military document.
- Marked per military document.

Example: JM38510/44001BRC

[^6]
## PACKAGE OUTLINES

## METAL CAN PACKAGES

## H-8-1



| AMD Pkg. | H-8-1 |  | H-10-1 |  | G-12-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common Name | TO-99 Metal Can |  | T0-100 Metal Can |  | TO-8 <br> Metal <br> Can |  |
| $\begin{aligned} & 38510 \\ & \text { Appendix C } \end{aligned}$ | A-1 |  | A-2 |  | - |  |
| Parameters | Min. | Max. | Min. | Max. | Min. | Max. |
| A | . 165 | . 185 | . 165 | . 185 | . 155 | . 180 |
| e | . 185 | . 215 | . 215 | . 245 | . 390 | . 410 |
| e1 | . 090 | . 110 | . 105 | . 125 | . 090 | . 110 |
| F | . 013 | . 033 | . 013 | . 033 | . 020 | . 030 |
| k | . 027 | . 034 | . 027 | . 034 | . 024 | . 034 |
| k1 | . 027 | . 045 | . 027 | . 045 | . 024 | . 038 |
| L | . 500 | . 570 | . 500 | . 610 | . 500 | . 600 |
| L1 |  | . 050 |  | . 050 |  |  |
| $\mathrm{L}_{2}$ | . 250 |  | . 250 |  |  |  |
| $\alpha$ | $45^{\circ} \mathrm{BSC}$ |  | $36^{\circ} \mathrm{BSC}$ |  | $45^{\circ}$ |  |
| $\phi$ b | . 016 | . 019 | . 016 | . 019 |  |  |
| $\phi \mathrm{b}_{1}$ | . 016 | . 021 | . 016 | . 021 | . 016 | . 021 |
| $\phi \mathrm{D}$ | . 350 | . 370 | . 350 | . 370 | . 590 | . 610 |
| $\phi \mathrm{D}_{1}$ | . 305 | . 335 | . 305 | . 335 | . 540 | . 560 |
| $\phi \mathrm{D}, 2$ | . 120 | . 160 | . 120 | . 160 | . 390 | . 410 |
| Q | . 015 | . 045 | . 015 | . 045 |  |  |

Notes: 1. Standard lead finish is bright acid tin plate or gold plate.
2. $\phi \mathrm{b}$ applies between $\mathrm{L}_{1}$ and $\mathrm{L}_{2} . \phi \mathrm{b}_{1}$ applies between $\mathrm{L}_{1}$ and $0.500^{\prime \prime}$ beyond reference plane.

## PACKAGE OUTLINES (Cont.)

MOLDED DUAL IN-LINE PACKAGES

P-8-1


P-14-1


P-18-1


P-10-1


P-16-1


P-20-1



## PACKAGE OUTLINES (Cont.)

## MOLDED DUAL IN-LINE PACKAGES (Cont.)

P-24-1


P-28-1


P-40-1


| AMD Pkg. | P-8-1 |  | P-10-1 |  | 8-14-1 |  | P-16-1. |  | P-18-1 |  | P-20-1 |  | P-22-1 |  | P-24-1 |  | P-28-1 |  | P-40-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| A | . 150 | . 200 | . 150 | . 200 | . 150 | . 200 | . 150 | . 200 | . 150 | . 200 | . 150 | . 200 | . 150 | . 200 | . 170 | . 215 | . 150 | . 200 | . 150 | . 200 |
| b | . 015 | . 022 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 | . 015 | . 020 |
| b1 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 | . 055 | . 065 |
| c | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 | . 009 | . 011 |
| D | . 375 | . 395 | . 505 | . 550 | . 745 | . 775 | . 745 | . 775 | . 895 | . 925 | 1.010 | 1.050 | 1.080 | 1.120 | 1.240 | 1.270 | 1.450 | 1.480 | 2.050 | 2.080 |
| E | . 240 | . 260 | . 240 | . 260 | . 240 | . 260 | . 240 | . 260 | . 240 | . 260 | . 250 | . 290 | . 330 | . 370 | . 515 | . 540 | . 530 | . 550 | . 530 | . 550 |
| $E_{2}$ | . 310 | . 385 | . 310 | . 385 | . 310 | . 385 | . 310 | . 385 | . 310 | . 385 | . 310 | . 385 | . 410 | . 480 | . 585 | . 700 | . 585 | . 700 | . 585 | . 700 |
| e | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 |
| L | . 125 | . 150 | . 125 | . 150 | . 125 | . 150 | . 125 | . 150 | . 125 | 1150 | . 125 | . 150 | . 125 | . 160 | . 125 | . 160 | . 125 | . 160 | . 125 | . 160 |
| Q | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 | . 015 | . 060 |
| S1 | . 010 | . 030 | . 040 | . 070 | . 040 | . 065 | . 010 | . 040 | . 030 | . 040 | . 025 | . 055 | . 015 | . 045 | . 035 | . 065 | . 040 | . 070 | . 040 | . 070 |

Notes: 1. Standard lead finish is tin plate or solder dip.
2. Dimension $\mathrm{E}_{2}$ is an outside measurement.

PACKAGE OUTLINES (Cont.)
hermetic dual in-line packages

D.14-3


D-16-1


D-16-2


PACKAGE OUTLINES (Cont.)

HERMETIC DUAL IN-LINE PACKAGES (Cont.)

D-18-1


D-18-2


D-20-2


D-22-2


D-24-2


## PACKAGE OUTLINES (Cont.)

## HERMETIC DUAL IN-LINE PACKAGES (Cont.)

D.28-1


D-40-1


D-28-2


D-40-2


D-48-2


## PACKAGE OUTLINES (Cont.)

HERMETIC DUAL IN-LINE PACKAGES (Cont.)

| AMD Pkg. | D-8-1 |  | D-8-2 |  | D-14-1 |  | D-14-2 |  | $\begin{gathered} \text { D-14-3 } \\ \text { (Note 2) } \end{gathered}$ |  | D-16-1 |  | D-16-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common Name | CERDIP |  | SIDE- <br> BRAZED |  | CERDIP |  | $\begin{aligned} & \text { SIDE- } \\ & \text { BRAZED } \end{aligned}$ |  | METAL DIP |  | CERDIP |  | SIDEBRAZED |  |
| $\begin{aligned} & 38510 \\ & \text { Appendix C } \end{aligned}$ | - |  | - |  | D-1(1) |  | D-1(3) |  | D-1(1) |  | D-2(1) |  | D-2(3) |  |
| Parameters | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| A | . 130 | . 200 | . 100 | . 200 | . 130 | . 200 | . 100 | . 200 | . 100 | . 200 | . 130 | . 200 | . 100 | . 200 |
| b | . 016 | . 020 | . 015 | . 022 | . 016 | . 020 | . 015 | . 022 | . 015 | . 023 | . 016 | . 020 | . 015 | . 022 |
| $\mathrm{b}_{1}$ | . 050 | . 070 | . 040 | . 065 | . 050 | . 070 | . 040 | . 065 | . 030 | . 070 | . 050 | . 070 | . 040 | . 065 |
| c | . 009 | . 011 | . 008 | . 013 | . 009 | . 011 | . 008 | . 013 | . 008 | . 011 | . 009 | . 011 | . 008 | . 013 |
| D | . 370 | . 400 | . 500 | . 540 | . 745 | . 785 | . 690 | . 730 | . 660 | . 785 | . 745 | . 785 | . 780 | . 820 |
| E | . 240 | . 285 | . 260 | . 310 | . 240 | . 285 | . 260 | . 310 | . 230 | . 265 | . 240 | . 310 | . 260 | . 310 |
| $\mathrm{E}_{1}$ | . 300 | . 320 | . 290 | . 320 | . 290 | . 320 | . 290 | . 320 | . 290 | . 310 | . 290 | . 320 | . 290 | . 320 |
| e | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 |
| L | . 125 | . 150 | . 125 | . 160 | . 125 | . 150 | . 125 | . 160 | . 100 | . 150 | . 125 | . 150 | . 125 | . 160 |
| Q | . 015 | . 060 | . 020 | . 060 | . 015 | . 060 | . 020 | . 060 | . 020 | . 080 | . 015 | . 060 | . 020 | . 060 |
| $\mathrm{S}_{1}$ | . 004 |  | . 005 |  | . 010 |  | . 005 |  | . 020 |  | . 005 |  | . 005 |  |
| $\alpha$ | $3^{\circ}$ | $13^{\circ}$ |  |  | $3^{\circ}$ | $13^{\circ}$ |  |  | $3^{\circ}$ | $13^{\circ}$ | $3^{\circ}$ | $13^{\circ}$ |  |  |
| Standard Lead Finish | b |  | borc |  | b |  | borc |  | c |  | b |  | borc |  |


| AMD Pkg. | D-18-1 |  | D-18-2 |  | D-20-1 |  | D-20-2 |  | D-22-1 |  | D.22-2 |  | D-24-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common Name | CERDIP |  | SIDE-BRAZED |  | CERDIP |  | SIDEBRAZED |  | CERDIP |  | $\begin{aligned} & \text { SIDE- } \\ & \text { BRAZED } \end{aligned}$ |  | CERDIP |  |
| $\begin{aligned} & 38510 \\ & \text { Appendix C } \end{aligned}$ | - |  | - |  | - |  | - |  | - |  | - |  | D-3(1) |  |
| Parameters | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| A | . 130 | . 200 | . 100 | . 200 | . 140 | . 220 | . 100 | . 200 | . 140 | . 220 | . 100 | . 200 | . 150 | . 225 |
| b | . 016 | . 020 | . 015 | . 022 | . 016 | . 020 | . 015 | . 022 | . 016 | . 020 | . 015 | . 022 | . 016 | . 020 |
| $\mathrm{b}_{1}$ | . 050 | . 070 | . 040 | . 065 | . 050 | . 070 | . 040 | . 065 | . 045 | . 065 | . 030 | . 060 | . 045 | . 065 |
| c | . 009 | . 011 | . 008 | . 013 | . 009 | . 011 | . 008 | . 013 | . 009 | . 011 | . 008 | . 013 | . 009 | . 011 |
| D | . 870 | . 920 | . 850 | . 930 | . 935 | . 970 | . 950 | 1.010 | 1.045 | 1.110 | 1.050 | 1.110 | 1.230 | 1.285 |
| E | . 280 | . 310 | . 260 | . 310 | . 245 | . 285 | . 260 | . 310 | . 360 | . 405 | . 360 | . 410 | . 510 | . 545 |
| $\mathrm{E}_{1}$ | . 290 | . 320 | . 290 | . 320 | . 290 | . 320 | . 290 | . 320 | . 390 | . 420 | . 390 | . 420 | . 600 | . 620 |
| e | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 |
| L | . 125 | . 150 | . 125 | . 160 | . 125 | . 150 | . 125 | . 160 | . 125 | . 150 | . 125 | . 160 | . 120 | . 150 |
| Q | . 015 | . 060 | . 020 | . 060 | . 015 | . 060 | . 020 | . 060 | . 015 | . 060 | . 020 | . 060 | . 015 | . 060 |
| $\mathrm{S}_{1}$ | . 005 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  | . 010 |  |
| $\alpha$ | $3^{\circ}$ | $13^{\circ}$ |  |  | $3^{\circ}$ | $13^{\circ}$ |  |  | $3^{\circ}$ | $13^{\circ}$ |  |  | $3^{\circ}$ | $13^{\circ}$ |
| Standard Lead Finish | b |  | bor c |  | b |  | b or c |  | b |  | bor c |  | b |  |

## HERMETIC DUAL IN-LINE PACKAGES (Cont.)

| AMD Pkg. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common Name |  | E- ZED | CER | IEW | CER | DIP | $\begin{array}{r} \text { SID } \\ \text { BRA } \end{array}$ | $\begin{aligned} & \mathrm{E}- \\ & \text { ZED } \end{aligned}$ |  | IP | $\begin{array}{r} \text { SIL } \\ \text { BRA } \end{array}$ | E- <br> ZD | $\begin{array}{r} \mathrm{SI} \\ \mathrm{BR} \end{array}$ | E- <br> ED |
| 38510 <br> Appendix C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Parameters | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| A | . 100 | . 200 | . 150 | . 225 | . 150 | . 225 | . 100 | . 200 | . 150 | . 225 | . 100 | . 200 | . 100 | . 200 |
| b | . 015 | . 022 | . 016 | . 020 | . 016 | . 020 | . 015 | . 022 | . 016 | . 020 | . 015 | . 022 | . 015 | . 022 |
| $\mathrm{b}_{1}$ | . 030 | . 060 | . 045 | . 065 | . 045 | . 065 | . 030 | . 060 | . 045 | . 065 | . 030 | . 060 | . 030 | . 060 |
| c | . 008 | . 013 | . 009 | . 011 | . 009 | . 011 | . 008 | . 013 | . 009 | . 011 | . 008 | . 013 | . 008 | . 013 |
| D | 1.170 | 1.200 | 1.235 | 1.280 | 1.440 | 1.500 | 1.380 | 1.420 | 2.020 | 2.100 | 1.960 | 2.040 | 2.370 | 2.430 |
| E | . 550 | . 610 | . 510 | . 550 | . 510 | . 550 | . 560 | . 600 | . 510 | . 550 | . 550 | . 610 | . 570 | . 610 |
| $\mathrm{E}_{1}$ | . 590 | . 620 | . 600 | . 630 | . 600 | . 630 | . 590 | . 620 | . 600 | . 630 | . 590 | . 620 | . 590 | . 620 |
| e | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 |
| L | . 120 | . 160 | . 120 | . 150 | . 120 | . 150 | . 120 | . 160 | . 120 | . 150 | . 120 | . 160 | . 125 | . 160 |
| Q | . 020 | . 060 | . 015 | . 060 | . 015 | . 060 | . 020 | . 060 | . 015 | . 060 | . 020 | . 060 | . 020 | . 060 |
| $\mathrm{S}_{1}$ | . 005 |  | . 010 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  |
| $\alpha$ |  |  | $3^{\circ}$ | $13^{\circ}$ | $3^{\circ}$ | $13^{\circ}$ |  |  | $3^{\circ}$ | $13^{\circ}$ |  |  |  |  |
| Standard <br> Lead <br> Finish | borc |  |  |  | b |  | b |  | b |  | b or c |  | bor c |  |

Notes: 1. Load finish b is tin plate. Finish c is gold plate.
2. Used only for LM108/LM108A.
3. Dimensions $E$ and $D$ allow for off-center lid, meniscus and glass overrun.

PACKAGE OUTLINES (Cont.)


F-20-1


F-24-2


F-22-1


F-24-3


F-24-1


F-28-1


## PACKAGE OUTLINES (Cont.)

FLAT PACKAGES (Cont.)

F-28-2


F-42-1


F-48-2


| AMD Pkg. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common NAME | CER | ACK | $\begin{aligned} & \text { ME } \\ & \text { FLAI } \end{aligned}$ | $\overline{\mathbf{A L}}$ PAK | CER | CK |  | $\overline{A L}$ PAK | CER | ACK |  | $\overline{A L}$ PAK | C | ACK | $\begin{aligned} & \text { ME } \\ & \text { FLA } \end{aligned}$ | $\begin{aligned} & \text { AL } \\ & \text { PAK } \end{aligned}$ |
| $\begin{aligned} & 38510 \\ & \text { Appendix C } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Parameters | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| A | . 045 | . 080 | . 045 | . 080 | . 045 | . 080 | . 045 | . 085 | . 045 | . 085 | . 045 | . 085 | . 045 | . 085 | . 045 | . 090 |
| b | . 015 | . 019 | . 012 | . 019 | . 015 | . 019 | . 012 | . 019 | . 015 | . 019 | . 015 | . 019 | . 015 | . 019 | . 015 | . 019 |
| c | . 004 | . 006 | . 003 | . 006 | . 004 | . 006 | . 003 | . 006 | . 004 | . 006 | . 003 | . 006 | . 004 | . 006 | . 003 | . 006 |
| D | . 230 | . 255 | . 235 | . 275 | . 230 | . 255 | . 230 | 270 | . 370 | . 425 | . 370 | . 400 | . 490 | . 520 | . 380 | . 420 |
| $\mathrm{D}_{1}$ |  |  |  | . 275 |  |  |  | . 280 |  |  |  | . 410 |  |  |  | . 440 |
| E | . 240 | . 260 | . 240 | . 260 | . 240 | . 260 | . 240 | . 260 | . 245 | . 285 | . 245 | . 285 | . 245 | . 285 | . 380 | . 420 |
| $E_{1}$ |  | . 275 |  | . 280 |  | . 275 |  | . 280 |  | . 290 |  | . 305 |  | . 290 |  | . 440 |
| e | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 |
| L | . 300 | . 370 | . 300 | . 370 | . 300 | . 370 | . 300 | . 370 | . 300 | . 370 | . 300 | . 370 | . 300 | . 370 | . 250 | . 320 |
| $L_{1}$ | . 920 | . 980 | . 920 | . 980 | . 920 | . 980 | . 920 | . 980 | . 920 | . 980 | . 920 | . 980 | . 920 | . 980 | . 920 | . 980 |
| Q | . 010 | . 040 | . 010 | . 040 | . 010 | . 040 | . 010 | . 040 | . 020 | . 040 | . 010 | . 040 | . 020 | . 040 | . 010 | . 040 |
| $\mathrm{S}_{1}$ | . 005 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  | . 005 |  |  |  |
| Standard Lead Finish | b |  | c |  | b |  | c |  | b |  | c |  | b |  | c |  |


| AMD Pkg. | F-24-1 |  | F-24-2 |  | F-24-3 |  | F-28-1 |  | F-28-2 |  | F-42-1 |  | F-48-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common Name | CERPACK |  | $\begin{aligned} & \text { METAL } \\ & \text { FLAT PAK } \end{aligned}$ |  | $\begin{aligned} & \text { METAL } \\ & \text { FLAT PAK } \end{aligned}$ |  | $\begin{aligned} & \text { METAL } \\ & \text { FLAT PAK } \end{aligned}$ |  | CERAMIC FLAT PAK |  | CERAMIC FLAT PAK |  | CERAMIC FLAT PAK |  |
| $\begin{aligned} & 38510 \\ & \text { Appendix C } \end{aligned}$ | F-6 |  | F-8 |  | - |  | - |  | - |  | - |  | - |  |
| Parameters | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| A | . 050 | . 090 | . 045 | . 090 | . 045 | . 090 | . 045 | . 080 | . 065 | . 085 | . 070 | . 115 | . 070 | . 110 |
| b | . 015 | . 019 | . 015 | . 019 | . 015 | . 019 | . 015 | . 019 | . 016 | . 025 | . 017 | . 023 | . 018 | . 022 |
| c | . 004 | . 006 | . 003 | . 006 | . 003 | . 006 | . 003 | . 006 | . 007 | . 010 | . 006 | . 012 | . 006 | . 010 |
| D | . 580 | . 620 | . 360 | . 410 | . 380 | . 420 | . 360 | . 410 | . 700 | . 720 | 1.030 | 1.090 | 1.175 | 1.250 |
| $\mathrm{D}_{1}$ |  |  |  | . 420 |  | . 440 |  | . 410 |  | . 720 |  | 1.090 |  | 1.250 |
| E | . 360 | . 385 | . 245 | . 285 | . 380 | . 420 | . 360 | . 410 | . 625 | . 650 | . 620 | . 660 | . 615 | . 670 |
| $E_{1}$ |  | . 410 |  | . 305 |  | . 440 |  | . 410 |  | . 650 |  | . 660 |  | . 670 |
| e | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 |
| L | . 265 | . 320 | . 300 | . 370 | . 250 | . 320 | . 270 | . 320 | . 415 | . 435 | . 320 | . 370 | . 320 | . 370 |
| $L_{1}$ | . 920 | . 980 | . 920 | . 980 | . 920 | . 980 | . 955 | 1.000 | 1.475 | 1.500 | 1.300 | 1.370 | 1.310 | 1.365 |
| Q | . 020 | . 040 | . 010 | . 040 | . 010 | . 040 | . 010 | . 040 | . 017 | . 025 | . 020 | . 060 | . 020 | . 055 |
| $\mathrm{S}_{1}$ | . 005 |  | . 005 |  | 0 |  | 0 |  | . 005 |  | . 005 |  | . 015 |  |
| Standard <br> Lead <br> Finish | b |  | c |  | c |  | c |  | c |  | c |  | c |  |

Notes: 1. Lead finish b is tin plate. Finish c is gold plate.
2. Dimensions $E_{1}$ and $D_{1}$ allow for off-center lid, meniscus, and glass overrun.

## PRODUCT ASSURANCE MIL-M-38510 • MIL-STD-883

The product assurance program at Advanced Micro Devices defines manufacturing flow, establishes standards and controls, and confirms the product quality at critical points. Standardization under this program assures that all products meet military and government agency specifications for reliable ground applications. Further screening for users desiring flight hardware and other higher reliability classes is simplified because starting product meets all initial requirements for high-reliability parts.

The quality standards and screening methods of this program are equally valuable for commercial parts where equipment must perform reliably with minimum field service.

Two military documents provide the foundation for this program. They are:

MIL-M-38510 - General Specification for Microcircuits
MIL-STD-883 - Test Methods and Procedures for Microelectronics

MIL-M-38510 describes design, processing and assembly workmanship guidelines for military and space-grade integrated circuits. All circuits manufactured by Advanced Micro Devices for full temperature range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) operation meet these quality requirements of MIL-M-38510.

MIL-STD-883 defines detail testing and inspection methods for integrated circuits. Three of the methods are quality and processing standards directly related to product assurance:

Test Method 2010 defines the visual inspection of integrated circuits before sealing. By confirming fabrication and assembly quality, inspection to this standard assures the user of reliable circuits in long-term field applications. Standard inspection at Advanced Micro Devices includes all the requirements of the latest revision of Method 2010, condition B.

Test Method 5004 defines three reliability classes of parts. All must receive certain basic inspection, preconditioning and screening stresses. The classes are:

Class C - Used where replacement can be readily accomplished. Screening steps are given in the AMD processing flow chart.

Class B - Used where maintenance is difficult or expensive and where reliability is vital. Devices are upgraded from Class C to Class B by 160 -hour burn-in at $125^{\circ} \mathrm{C}$ followed by more extensive electrical measurements. All other screening requirements are the same.

Class S - Used where replacement is extremely difficult and reliability is imperative. Class S screening selects extra reliability parts by expanded visual and X -ray inspection, further burn-in, and tighter sampling inspection.

All hermetically sealed integrated circuits (military and commercial) manufactured by Advanced Micro Devices are screened to MIL-STD-883, Class C. Molded integrated circuits receive Class C screening except that centrifuge and hermeticity steps are omitted.

Optional extended processing to MIL-STD-883, Class B is available for all AMD integrated circuits. Parts procured to this screening are marked with a "- $B$ " following the standard part number, except that linear 100,200 or 300 series are suffixed " $/ 883 B^{\prime \prime}$ ".

Test Method 5005 defines qualification and quality conformance procedures. Subgroups, tests and quality levels are given for Group A (electrical), Group B (mechanical quality related to the user's assembly environment), Group C (die related tests) and Group D (package related tests). Group A tests are always performed; Group B, C and D may be specified by the user.

## MANUFACTURING, SCREENING AND INSPECTION FOR INTEGRATED CIRCUITS

All integrated circuits are screened to MIL-STD-883, Method 5004, Class C; quality conformance inspection where required is performed to Class $B$ quality levels on either Class $B$ or Class $C$ product.

All full-temperature-range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ circuits are manufactured to the workmanship requirements of MIL-M38510.

The flow chart identifies processing steps as they relate to MIL-STD-883 and MIL-M-38510.



C
QUALITY GROUP A ELECTRICAL TEST (TABLE I)
MIL-STD-883, Method 5005. See the table below. Quality levels
as defined for Class B are applied to both Class B and Class C
parts. Proven correlations supported by periodic reconfirma-
tion may be used for some parameters.
MARK, INSPECT, PACK FOR SHIPMENT
25

GROUP A ELECTRICAL TESTS
From MIL-STD-883, Method 5005, Table I

| Subgroups | $\begin{gathered} \text { LTPD } \\ \text { (Note 1) } \end{gathered}$ | Initial Sample Size |
| :---: | :---: | :---: |
| Subgroup 1 - Static tests at $25^{\circ} \mathrm{C}$ | 5 | 45 |
| Subgroup 2 - Static tests at maximum rated operating temperature | 7 | 32 |
| Subgroup 3 - Static tests at minimum rated operating temperature | 7 | 32 |
| Subgroup 4 - Dynamic tests at $25^{\circ} \mathrm{C}$ - Linear devices | 5 | 45 |
| Subgroup 5 - Dynamic tests at maximum rated operating temperature - Linear devices | 7 | 32 |
| Subgroup 6 - Dynamic tests at minimum rated operating temperature - Linear devices | 7 | 32 |
| Subgroup 7 - Functional tests at $25^{\circ} \mathrm{C}$ | 5 | 45 |
| Subgroup 8 - Functional tests at maximum and minimum rated operating temperatures | 10 | 22 |
| Subgroup 9 - Switching tests at $25^{\circ} \mathrm{C}$ - Digital devices | 7 | 32 |
| Subgroup 10 - Switching tests at maximum rated operating temperature - Digital devices (Note 2) | 10 | 10 |
| Subgroup 11 - Switching tests at minimum rated operating temperature - Digital devices (Note 2) | 10 | 10 |

1. Sampling plans are based on LTPD tables of MIL-M-38510. The smaller initial sample size, based on zero rejects allowed, has been chosen unless otherwise indicated. If necessary, the sample size will be increased once to the quantity corresponding to an acceptance number of 2. The minimum reject number in all cases is 3 .
2. These subgroups are usually performed during initial device characterization only.

## OPTIONAL EXTENDED PROCESSING <br> CLASS B <br> Steps 101 Through 110

Advanced Micro Devices offers several extended processing options to meet customer high-reliability requirements. These are defined in AMD document 00-003. The flow chart below outlines Option B, a $160-\mathrm{hr}$ burn in. Military temperature range devices processed to this flow (in the left column) meet the screening requirements of MIL-STD-883, Class B.


BEGINNING MATERIAL
Standard product taken after completion of step 20 (electrical test)

## BURN IN

MIL-STD-883, Method 1015: $160 \mathrm{hr}, 125^{\circ} \mathrm{C}$, or time-temperature equivalents as allowed by Method 1015.

FINAL ELECTRICAL TEST
MIL-STD-883, Method 5004.
Military: Testing subgroups as defined for Class B. Static and functional at 3 temperatures, dynamic or switching at room temperature.
Commercial: Repeat step 20.
QUALITY GROUP A ELECTRICAL SAMPLE (TABLE I)
MIL-STD-883, Method 5005 and Table I. Quality levels as defined for Class B. Temperature correlations may be used on commercial products.

QUALITY CONFORMANCE TESTS, GROUPS B, C, AND D
MIL-STD-883, Method 5005. Sample life and environmental tests if required by purchase order. Further information on specifying this is given in AMD document 00-003.

DATA PREPARATION AND REVIEW

MARK, INSPECT, PACK FOR SHIPMENT
Standard AMD parts with this burn-in option are marked with " $-B^{\prime \prime}$ after the part number, except that linear 100, 200 or 300 series are suffixed " $883 \mathrm{~B}^{\prime \prime}$.

QUALITY INSPECTION, PRE-SHIPMENT
Confirmation of marking, physical quality, and product identity.
QUALITY INSPECTION FOR SHIPMENT RELEASE
Final review of shipment against order.
SHIP TO CUSTOMER


Military temperature range parts meet screening requirements of MIL-STD-883, Class B.

## OTHER OPTIONS

Document 00-003, "Extended Processing Options", further defines Option B as well as other screening or sampling options available or special order. Available options are listed here for reference.

| Option | Description | Effect |
| :---: | :---: | :---: |
| A | Modified Class A screen (Similar to Class S screening) | Provides space-grade product, following most Class $S$ requirements of MIL-STD-883, Method 5004. |
| B | 160-hr operating burn in | Upgrades a part from Class C to Class B. |
| X | Radiographic inspection (X-ray) | Related to Option A. Provides limited internal inspection of sealed parts. |
| S | Scanning Electron Microscope (SEM) metal inspection | Sample inspection of metal coverage of die. |
| V | Preseal visual inspection to MIL-STD-883, Method 2010, Cond. A | More stringent visual inspection of assemblies and die surfaces prior to seal. |
| P | Particle impact noise (PIN) screen with ultrasonic detection. | Detects loose particles of approximately 0.5 mil size or larger, which could affect reliability in zero-G or high vibration applications. |
| Q | Quality conformance inspection (Group B, C and D life and environmental tests) | Samples from the lot are stressed and tested per Method 5005. The customer's order must state which groups are required. Group B destroys 16 devices; Group C, 92 devices; Group D, 60 devices. |

## AmZ8000 Microprocessor Family

## SALES OFFICES

SALES OFFICES AND REPRESENTATIVES

U.S. AND CANADIAN STOCKING DISTRIBUTORS

ALABAMA
Hamilton/Avnet Electronics
4812 Commercial 4812 Commercial Drive
Huntsville, Alabama 35805 Tel: (205) 533-1170

Hall-Mark Electronics
4739 Commercial Drive
Huntsville, Alabama 3580
Tel: (205) 837-8700

## ARIZONA

Wyle Distribution Group
8155 North 24th Avenue
Phoenix. Arizona 8502
Tel: (602) 249.232
Hamilton/Avnet Electronics
2615 S 21st Street Phoenix. Arizona 85034 Tel: (602) $275-7851$

## CALIFORNIA

Avnet Electronics
350 McCormick Av
Irvine Industrial Complex Costa Mesa, California 92626
Tel: ( 714 ) 754.6084 Tel: (714) 754-6084
TWX: $910-595-1928$
Bell Industries
1161 N. Fairoaks Avenue
Sunnyvale, California 94086
TWX: $910-339-9378$
Harnilton Electro Sales
10950 W. Washington Blvd.
$\left.\begin{array}{l}\text { Culver City, Calitornia } \\ \text { Tel } \\ 714 \\ 714 \\ 5\end{array}\right) 528-21000$ TWX: $\begin{aligned} & \text { (14) } \\ & 910-340-6364\end{aligned}$ TELEX: 67-36-92

Hamilton/Avnet Electronics
1175 Bordeaux
Sunnyvale, California 94086
Tel: (408) 743 -3300 TWX: 910-339-9332
Hamilton/Avnet Electronics
4545 View Ridge Road
San Diego, Calitornia 9212
San Diego, Calitornia
Tel: (714) 571.7500
TELEX: $69.54-15$
Hamilton/Avnet Electronics
3170 Pullman
Costa Mesa, California 92626
Tel: ( 714 ) 979.6864
Wyle Distribution Group
9525 Chesapeake Dive
San Diego, California 921
San Diego, California 92123
Tel: (714) $565-9171$
TWX: 910-335-1590
Schweber Electronics 17811 Gillette
Ivine, California 92714 Tel: (213) $537-4320$
TWX: $910-595-1720$

Wyle Distribution Group
EI Segundo, California 90545
Tel: (213) $322-8100$
TWX: $910-348-7140$
910-348-711
Arrow Electronics
720 Palomar Ave
Sunnyvale, California 94086
Tel: (408) 739-3011
Wyle Distribution Group/Santa Clara
3000 Bowers Avenue
Santa Clara, California 95052
Tel:
TWx:
(408)
$910-338-0296$ 910-338-0541
Wyle Distribution Group
17981 Sk
Suite M
Irvine, California 92713
Tel: (714) 751-9850
Wyle Distribution Group
17872 Cowan
Irvine, California 92714
Tel: (714) $641-1600$
CANADA
Hamilton/Avnet Electronics St. Laurent, Quebec, Canada H4S1M2 Tel: (514) 331-6443
TWX: $610-421-3731$

Hamilton/Avnet Electronics
3688 Nashua Road
3688 Nashua Road Tel: (416) 677-7432
TWX: $610-492-8867$
Hamilton/Avnet Electronics
1735 Courtwood Crescent
K2C3J2
TWX: 610-562-1906
RAE Industrial Electronics, Lid
Burnaby, British Columbia
Canada V5G 4J7
Tel: (604) 291-8866
TWX: 610-929-3065
Future Electronic
5647 Ferrier Street
Montreal, Quebec, Canada H4P2K5
TWX: $\mathbf{T}$ 610/421-3251
610/421-325
$05-827789$


4800 Dufferin Str
Cownsview, Ontario
Tel: (416) 663-5563
Future Electronics
Vancouver, British Columbia
Tel: (604) 438-55
TWX: 610-922-1668
Future Electronics
Baxter Centre
1050 Baxter R
Ottawa, Ontario
Tel: (613) 820-8313
COLORADO
Wyle Distribution Group
6777 E . 50th Avenue
Tel: ( 303 ) itit, Colorado 80022
TWX: $910-936$-0770
Hamilton/Avnet Electronics
8765 E. Orchar
Suite 708
Tel: (303) $740-1000$
8155 W 48th
Weatridge, Colorado 80033
TWX: 910-938-0393
CONNECTICUT
643 Danbury Road
(203) 762-0361

Schweber Ele
Danmery. Connecticut 06810
Tel: (203) 792-3500
Arrow Electronics
Hamden, Connecticut 06514
Tel: (203) 248-3801
2554 State Street
Hamden, Connecticut 06517
TWX: 710-465-0747
FLORIDA
115 Palm Road N.W
Suite 10
Tel: ' (305) 725-1480
Arrow Electronics
1001 N.W. $62 n d$ St., Suite 402 Ft. Lauderdale, Florida 33300

Hall-Mark Electronics
Orlando. Florida 32809
Tel: (305) 855-4020
Hall-Mark Electronics
1302 West McNabb Road
Tel: Lauderdale, Florida 33309
TWX: 510-956-9720
6800 N.W. 20th Ave.
Ft. Lauderdale, Florida 33309
Hamilton/Avnet Electronic
St. Petersburg. Florida 33702
Tel: (813) 576 -3930
Pioneer/Florida
6220 S. Orange Blossom Trail
Orlando, Florida 32809
TWX: 810-850-0177
GEORGIA
Arrow Electronics
2979 Pacific Drive
Norcross, Georgia 30071
Tel: (404) 449-8252
Hamilton/Avnet Electronics
67001 1-85
Suite 2B
Norcross, Georgia 3007
Tel: (404) 448 -080
ILLINOIS
492 Lunt Avenue
Schaumburg, llinois 60193
Hall-Mark Electronics
Bensenville, Illinois 60106 Tel: (312) $860-3800$
TWX: $910-222-1815$

Hamilton/Avnet Electronics 3901 North 25 th Avenue
Schiller Park, Illinois 60176 TWX: 910-227-0060

Pioneer/Chicago
1551 Carmen Driv
Elk Grove Village, Illinois 60007
TWX: 910-222-183

## INDIANA

6408 Castle Place Drive
TWX: 810-260-179

KANSAS
Hall-Mark Electronics
11870 West 91 st Street
Congleton Industrial Park
Shawnee Mission, Kansas 66214
Tel:
TWX:
(913)
510-928-1831
Hamilton/Avnet Electronics
9219 Quivira Road
9219 Quivira Road 06
Tel: (913) 888-8900

## MARYLAND

Arrow Electronics
4801 Benson Avenue
Baltimore, Maryland 21227
Tel: (301) 247-5200
Hall-Mark Electronics
Baltimore, Maryland 21227
Baltimore, Maryland
Tel: $(301) 796-9300$
TWX: $710-862-1942$
Hamilton/Avnet Electronics
7235 Standard Drive
Tel: (301) 796-5000
TWX: $710-862-1861$
TWX: $710-862-18$
TELEX: $8-79-68$
Pioneer/Washington
9100 Gaither Road
Gaithersburg, Maryland 20760 Tel: (301) 948-0770

## MASSACHUSETTS

Arrow Electronics
96D Commerce Way
Woburn, Massachusetts 01801 Tel: (617) 933-8130
TWx: $510-224-6494$

Hamilton/Avnet Electronics
50 Tower Office Park
Woburn, Massachusetts 0180 : Tel: (617) 935-9700
TWX: 710-393-0382

Schweber Electronics
25 Wiggins Road
Bedford, Massachusetts 01730
Tel: (617) 275-5100
Wilshire Electronics
One Wilshire Road
Burlington, Massachusetts 01803
Tel: $(617)$ 272-8200
TWX: $710-332-6359$

## MICHIGAN

Arrow Electronics
3810 Varsity Drive
Ann Arbor, Michigan 48104
Ann Arbor, Michigan
Tel: ( 313 ) $971-8220$
TWX: $810-223-6020$
Hamilton/Avnet Electronics
32487 Schoolcraft 48150
Tel: (313) 522-4700
TWX: $810-242-8775$
Pioneer/Michigan
13485 Stamford
Livonia, Michigan 48150
Tel: $(313) 525-1800$
TWX: $810-242-3271$

## minnesota

Arrow Electronics
5230 W. 7 rrd Stre
Edina, Minnesota 55435
Tel: (612) 830-1800
Hall-Mark Electronics
9201 Penn Avenue South
Bloomington, Minnesota 55431
Tel: (612) 884-9056
TWX: $910-576-3187$
Hamilton/Avnet Electronics
7449 Cahill Rd.
Tel: (612) 941 Minnesota 55435

## MISSOURI

Hall-Mark Electronics
13789 Rider Trail
Earth City. Missouri 63045
Tel: (314) 291.5350
TWX: $910-760-0671$
Hamilton/Avnet Electronics
13743 Shoreline Court
Tel: (314) 344-1200

## NEW JERSEY

Arrow Electronics
Moorestown, New Jersey 08057
Tel: (609) 235-1900
Arrow Electronics
Saddle Brook, New Jersey
Tel: (201) 797-5800
TWX: $710-988-2206$
Hamilton/Avnet Electronics
10 Industrial Road
Fairfield. New Jersey 07006
Tel: (201) 575-390
Tel: (201) 575-3390
Hamilton/Avnet Electronics
1 Keystone Avenue
Cherry Hill, New Jersey 08003
Tet: (609) 424-0t00
Schweber Electronics
18 Madison Road
Fairfield. New Jersey 07006
Tel: (201) 227.7880
TWX: 710-480-4733

Wilshire Electronics
1111 Paulison Avenue
Clifton, New Jersey 07015
Tel: $(201) 340-1900$
TWX: $710-989-7052$
NEW MEXICO
Bell Industries
Bell Industries
11728 Linn N.E
Albuquerque, New Mexico 87123
Tel: (505) 292-2700
TWX: $910-989-0625$
Hamilton/Avnet Electronics
2524 Baylor Drive S.E.
Albuquerque, New Mexico 87119
Tel: (505) $765-1500$
Tel: (505) 765-1500
Electronic Devices Co., Inc.
3301 Juan Tabo N.E.
Albuquerque, New Mexico 87111
Tel: (505) 293-1935

## NEW YORK

Arrow Electronics
900 Broad Hollow Road
Farmingdale, New York 11735
Tel: ${ }^{\text {( }}$ ( 516 ) $694-6800$
$510-224-6155$
Arrow Electronics
7705 Maltage Drive
7705 Maltage Drive
Liverpool, New York 13088
Tel: (315) $652-1000$
Tel: (315) 652-1000
Arrow Electronics
3000 South Winton Road
Rochester, New York 14623
Rochester, New York
T.e:: (716) $275-0300$
TWX: $510-253-4766$
Hamilton/Avnet Electronics
167 Clay Road
167 Clay Road
Rochester, New York 14623 Tel: (716) 442-7820
Hamilton/Avnet Electronics
5 Hub Drive
Melville, New York 11746
Tel: $(516)$ 454-6000
TWX: $510-224-6166$
Hamilton/Avnet Electronics
6500 Joy Road
E. Syracuse. New York 13057 Tel: ( $(315$ ) $437-2642$
TWX: 710-541-0959

Summit Distributors, Inc.
916 Main Street
Buffalo, NY 14202
TWel: (7116 884-3450
Wilshire Electronics
110 Parkway South
Hauppauge
Long island, NY 11787
Tel: (516) 543-5599
Wilshire Electronics
1260 Scottsville
1260 Scottsville Road
Rochester, New York 14623
Rochester. New York
Tel: (716), 235-7620
TWX: 510.253 .5226
Wilshire Electronics
10 Hooper Road
Endwel, (607) 754-1570
TWX: 510-252-0194
Schweber Electronics
Jericho Turnpike
Westbury, New York 11590

510-222-9470
$\mathbf{5 1 0 - 2 2 2 - 3 6 6 0}$
NORTH CAROLINA
Arrow Electronics
1337-G South Park Driv
Kernersville, North Carolina 27284
Tel: (919) 996-2039
Hall-Mark Electronics
1208 Front Street, Building
1208 Front Street, Building K
Raleigh, North Carolina 27609
Tel: (919) 832-4465
Tel: (919) 832-4465
Hamilton/Avnet Electronics
2803 Industrial Drive
Raleigh, North Carolina 27609
Tel: (919) 829-8030
OHIO
Arrow Electronics
6238 Cochran
Solon. Ohio 44139
Tel: (216) 248-3990
Arrow Electronics
3100 Plainfield Ro
3100 Plainfield Road
Kettering, Onio 45432
Tel: ( 513 ) 253:9176
TwX: $810-459-1611$
Hamilton/Avnet Electronics
954 Senate Drive
Dayton, Ohio 45459
Tel: (513) 433-0610
TWX: 810-450-2531
Hamilton/Avnet
761 Beta Drive, Suite E
Tel: (216) 461-1400
Arrow Electronics
Cincinnati, Ohio 45222
Tel: ( 513 ) $761-5432$
TWX: $810-461-2670$
Pioneer/Cleveland
4800 E. 131st Street
Cleveland, Ohio 44105
Tel: (216) 587-3600
TWX: 810-422-2211

OKLAHOMA
Hall-Mark Electronics
5460 S . 103 rd E . Avenue
Tulsa, Oklahoma 74145
Tulsa, Oklahoma 74145
Tel: $(918) 835-8458$

OREGON
Hamilton/Avnet Electronics
6024 S.W. Jean Road
Bldg. C, Suite 10
Lake Oswego, Oregon 97034
PENNSYLVANIA
Hall-Mark Electronics
458 Pike Road
Pike Industrial Park
Huntingdon Valley.
Pennsyivania 19006
Tel: (215) $355-7300$
TW:
Schweber Electronics
101 Rock Road
Horsham, Pennsylvania 19044
Tel: 215 ) 441.0600
Pioneer/Pittsburgh
560 Alpha Drive
Pittsburgh, Pennsylvania 15238 Tel: ( 412 ) $782-2300$
TWX: $710.795-3122$

## TEXAS

Hall-Mark Electronics
P.O. Box 22035
P.O. Box 22035

11333 Page Mill Road
Dallas, Texas 75222
Dallas, Texas 75222
Tel (214) 234-7300
TWX: 910-867-4721
Hall-Mark Electron
8000 Westglen
Houston, Texas 77063
Tel: ( 713 ) $781-6100$
Hall-Mark Electronics
10109 McKalla Drive
Suite F
Austin, Texas 78758
Tel: (5t2) 837-2814
Tel: (512) $837-2814$
TWX: $910-874-2010$
Hamilton/Avnet Electronics
4445 Sigma Road
Dallas. Texas 75240
Tel: (214) 661-8661
TELEX: 73-05-11
Hamilton/Avnet Electronics
3939 Ann Arbor Street
P.O. Box 42802
Houston, Texas 77042
Tel: (713) $780-1771$
Hamilton/Avnet Electronics
10508A Boyer Blvd.
Austin, Texas 78757
Tel:
(512) $)$
837-8911
Schweber Electronics
Schweber Electronics
14177 Proton Road
Dallas. Texas 75240
Tel: (214) $661-5010$
TWX: $910-860-5493$
Schweber Electronics
7420 Harwin Drive
Houston, Texas 77036
Tel: ( 713 ) $784-3600$
UTAH
Bell Industries
3639 W. 2150 South


國国國國國国国

国国国国国国国国国



因國國国国国国国


國國國国国国国国 재ํ

國國國國國國国国

國國國國國國国



[^0]:    *Privileged instructions. Executed in system mode only.

[^1]:    Note: Pin 1 is marked for orientation.

[^2]:    *AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

[^3]:    Note: $A^{*}=A$ if Exponent field of $A$ is not zero.
    $A^{*}=0$ if Exponent field of $A$ is zero.

[^4]:    *MACRO8000 is included as a standard part of the AmSYS 8/8 Microcomputer Development System.

[^5]:    *These subgroups, where applicable, are usually performed during initial characterization only for all except JAN Qualified product.

[^6]:    *In certain cases where JAN Qualified product is specified but is not available, Advanced Micro Devices can provide devices to the electrical limits and burn-in criteria of the slash sheet. This class of product has been called JAN Equivalent and marked M38510/by some manufacturers. This identification is no longer permitted by DESC. Check with your local sales office for availability of specific device types.

