



Advanced Micro Devices

AmZ8000 Family Reference Manual

Principles of Operation AmZ8001/2 Processor Instruction Set

Copyright © 1979 by Advanced Micro Devices, Inc.

Material in this document has been generated from information supplied by Zilog, Inc. Advanced Micro Devices, Inc. reserves the right to modify information contained in this document without notice.

AM-PUB086

PREFACE

The present state of MOS LSI semiconductor technology has permitted very powerful and complex general purpose processors to be economically incorporated into a single silicon chip. This capability ushers in a new era of system design, where for the first time low cost tools are available for solving many complex problems. Significant levels of computing power are now available inexpensively and can be used both to lower the cost of high performance systems and to improve the efficiency of programmers in their increasingly more complex tasks.

The AmZ8000 family is the first processor family to fully exploit this new era, breaking tradition with the legacy of compromised performance dictated by past manufacturing technologies. The two processors in the family incorporate many of the features heuristically evolved from both minicomputer and main frame systems. This gives the applications programmer, the systems programmer and the system designer the power and flexibility required for today's complex systems.

This document describes the Processor Instruction Set in detail. The descriptions have been arranged with one instruction per page for completeness and for easy reference. This approach has been found to be suitable for both hardware designers and for programmers. There is no intention to be concise, but instead to provide users with complete, detailed, easy-to-understand descriptions of all the processor instructions.

The information in this document will later be updated and incorporated as the Instruction Chapter in a forthcoming AmZ8000 family reference manual. This document is one of several in support of the AmZ8000 family.

CONTENTS

PROCESSOR ORGANIZATION

Introduction	1
Register Structure	ļ
Stack Pointer	6
Program Counter	7
Processor Status Information	9
New Program Status Area Pointer	2
Refresh Counter	2
Addressing Modes	6
Operand Addressing	0
Memory Addressing	0
Interrupts and Traps	5
Instruction Format 4	0
Input/Output	3
Condition Codes	3
Instruction Set	6
Instructions Arranged by Mnemonic	1

PROCESSOR ORGANIZATION

Introduction

The AmZ8001 and AmZ8002 are initial members of the AmZ8000 sixteen bit microprocessor family. These central processing units (CPUs) are software compatible and hence, unless otherwise indicated, information contained in this document applies to both. The AmZ8001 handles 23-bit addresses giving it 8 Megabyte (8,388,608 bytes) addressing capability. Memory associated with the AmZ8001 system is considered to consist of 128 segments with 64 Kilobytes (65,536 bytes) per segment. Thus, the AmZ8001 is also known as the segmented version. On the other hand, the AmZ8002 has 16-bit (64 Kilobyte) addressing capability and is also known as the non-segmented version.

Register Structure

The CPUs are centered around sixteen 16-bit general purpose registers identified as RØ through R15. The desired register is usually designated by a four bit field in an instruction. In general, the instructions operate on byte (8-bit), word (16-bit), or long word (32-bit) operands. For byte operations, the first eight general purpose registers (RØ through R7) are treated as sixteen 8-bit registers identified as RLØ, RHØ, RL1 and so on to RL7 and RH7. A four bit field in an instruction designates the desired byte register. For operations requiring long-words, the 16-bit general purpose registers are grouped in pairs. For example, the RØ, R1 pair is identified as RRØ, the R2, R3 pair as RR2 and so on to the R14, R15 pair as RR14. Thus, the general purpose registers can also be treated as eight 32-bit registers. The three most significant bits of a 4-bit field in an instruction designate the desired register pair and the fourth bit should be zero. For certain 64-bit operands, the general purpose registers can also be grouped in quads. For example, the RØ, R1, R2 and R3 group is identified as ROØ, the R4, R5, R6 and R7 group as RO4 and so on to the R12, R13, R14 and R15 group as RQ12. The two most significant bits of a four bit field in an instruction designate the desired quad register and the remaining two bits should be zero. Figure 1 depicts the AmZ8001 register structure and Figure 2 shows the AmZ8002 register structure. Table 1 is a summary of register addressing in byte mode and Table 2 is a summary for 16-bit, 32-bit and 64-bit modes.






FIGURE 1 AMZ8001 REGISTERS





Des	ignati	8-Bit Mode		
ø	Ø	RHØ		
ø	ø	ø	1	RH 1
ø	ø	1	ø	RH2
ø	ø	1	1	RH3
ø	1	ø	ø	RH4
ø	1	ø	1	RH5
ø	1	1	ø	RH6
ø	1	1	1	RH7
1	ø	ø	ø	RLØ
1	ø	ø	1	RL1
1	ø	1	ø	RL2
1	ø	1	1	RL3
1	1	ø	ø	RL4
1	1	ø	1	RL5
1	1	1	ø	RL6
1	1	1	1	RL7

Table 1. Byte Mode Register Addressing

64-BIT Mode	32-BIT Mode	16-BIT Mode	Designation Field				
	RRO	RO	0	0	0	0	
RQO	ĸĸu	Rl	1	0	0	0	
RUU	RR2	R2	0	1	0	0	
	KKZ	R3	1	1	0		
RQ4	RR4	R4	0	0	1	0	
	KK4	R5]	0	1	0	
	rr6	R6	0	1	1	0	
	KKO	R7	1	1	1	0	
	rr8	R8	0	0	0	1	
RQ 8	KKO	R9	1	0	0	1	
RUO	RR10	R10	0	1	0	1	
	KKIU	R11	1	1	0	1	
	RR12	R12	0	0	1	1	
0.12	KK I Z	R13	1	0	1	1	
RQ12	RR 14	R14	0	1	1	1	
	KK 14	R15	1	1 1		1	

Table 2. Register Addressing

The registers may contain operands or address information. When a register pair contains a long-word operand, the even numbered register of the pair holds the most significant 16-bit while the odd numbered register of the pair holds the least significant 16-bits. When a register quad is specified for 64-bit data, the first register holds the most significant 16-bits and the last register of the quad holds the least significant 16-bits. For example, RØ is the first register and R3 is the last register of the quad RQØ, R4 is the first and R7 is the last of the quad RQ4 and so on.

In AmZ8001 a register pair will be needed to specify the required 23-bit address. The 7-bit segment number is always specified in the even numbered register and 16-bit offset is specified in the odd numbered register of the pair.

Stack Pointer

The architecture allows the creation and maintenance of stacks in the memory. Any of the general purpose registers (except RRØ in AmZ8001 and RØ in AmZ8002) can be designated as a stack pointer in the PUSH and POP instructions. However, for the CALL and RETURN instructions, specific general purpose registers are implied as stack pointers.

In the AmZ8001, the general purpose register pair RR14 is the implied stack pointer. The seven bit segment number is contained in R14 and R15 contains the 16-bit offset value. The segment number together with the offset value forms a 23-bit segmented address. For the AmZ8002, the general purpose register R15 is the implied stack pointer and contains the required 16-bit address. It should be remembered that the implied stack pointers are still general purpose registers. In other words, certain implied general purpose registers are given stack pointer attributes in addition to their normal general purpose characteristics.


The processors can operate in one of two selectable modes: SYSTEM and NORMAL. The SYSTEM mode is sometimes called supervisor or privileged

mode and the NORMAL mode is sometimes known as problem or non-privileged mode. Separation of system and normal stacks is a desirable in order to facilitate sophisticated system designs. This is accomplished by providing SYSTEM STACK POINTER in addition to NORMAL STACK POINTER.

In the AmZ8001 two additional registers R14¹ and R15¹ are provided corresponding to R14 and R15. When AmZ8001 is operating in the SYSTEM mode, R14¹ will be used as the general purpose register whenever R14 is specified. Similarly R15¹ will be used instead of R15 in the SYSTEM mode for both AmZ8001 and AmZ8002. Thus, the register pair R14¹, R15¹ (identified as RR14¹) is the implied SYSTEM STACK POINTER for the AmZ8001 and R15¹ is the implied SYSTEM mode, instructions are provided such that these two general purpose registers can be accessed without actually switching the operating mode. The SYSTEM STACK POINTER will be used during program interruptions to save the pre-interrupt status irrespective of the selected operating mode.

Program Counter

The CPU operation is controlled by instructions fetched from the memory. The address for instruction fetch is supplied by the PROGRAM COUNTER (PC). Figure 3 shows the AmZ8001 program counter. It consists of two words, seven bits of the first word are used to specify the segment number and 16-bit offset is specified in the second word. The segment number designates one of 128 segments and the 16-bit offset designates a memory location in that segment. The instructions are always word aligned and the PC is incremented by multiples of 2 to fetch instructions from sequential memory locations. It should be noted that incrementing the offset cannot affect the segment number. In other words, carry from offset will not propagate into the segment number of the PC; instead the offset counter will simply wrap around. Figure 4 shows the AmZ8002 PC format consisting of 16 bits. Except for the absence of the segment number portion PC operation of the AmZ8001 and AmZ8002 are identical. When reset, the AmZ8001 PC SEG will be automatically loaded from memory address 4 and PC OFFSET will be automatically loaded from address 6. AmZ8002 PC will be automatically loaded from memory address 2 upon reset. All these memory addresses are located in segment Ø.



15	Ø
PC	C OFFSET

FIGURE 3 AMZ8001 PROGRAM COUNTER



FIGURE 4 AMZ8002 PROGRAM COUNTER

Processor Status Information

The contents of the program counter and FLAG AND CONTROL WORD (FCW) are collectively called the Processor Status Information. The FCW of the AmZ8001 is shown in Figure 5. The most significant byte contains five control bits - Segmentation Enable (SEG), Normal/System (N/S), Stop Enable (SE), Vectored Interrupt Enable (VIE) and Non-Vectored Interrupt Enable (NVIE). The least significant byte contains six CPU flag bits -Carry (C), Zero (Z), Sign (S), Parity/Overflow (P/V), Decimal Adjust (DA), and Half Carry (H). The remaining bits are reserved for future expansion. The FCW for the AmZ8002 is shown in Figure 6. It is identical to Figure 5 except that the SEG bit is not available in the AmZ8002.

The flag portion of the FCW contains processor flags necessary to characterize the results from data manipulation operations. The half carry (H) flag is affected during arithmetic operations involving byte operands. A byte consists of two 4-bit digits. The H flag is used to indicate occurrence of a carry from the least significant digit into the most significant digit.

The Decimal Adjust (DA) flag is provided to facilitate conversion operations required to accomplish BCD arithmetic. The Parity/Overflow (P/V) is used to indicate parity of the result following certain non-arithmetic operations and occurrence of overflow condition following arithmetic operations. If both operands participating in an add operation have the same sign and the result has the opposite sign, an overflow has occurred. Subtraction is addition with the 2's complement of the subtrahend.

The CPU uses two's complement representation of numbers and hence the most significant bit is considered to be the sign bit. A "one" in the most significant bit position represents a negative number. The Sign reflects the state of the most significant bit position of a result after an arithmetic or logic instruction.

The Zero (Z) flag when set to 1 indicates that all bits (including sign) of a result are zero. In general, this flag is affected for both arithmetic and logic instructions.

12 11 10 9 8 15 14 13 7 5 4 6 3 SEG SE S S/N VIENVIE С 7 Η P/V DA

FIGURE 5 AMZ8001 FLAG AND CONTROL WORD

15 14 13 12 11 10 9 8 7 6 5 3 2 4 1 Ø С N/S Ζ S SE VIE NVIE P/V DA Η

FIGURE 6 AMZ8002 FLAG AND CONTROL WORD

The Carry (C) flag is used to indicate occurrence of a carry from the most significant bit position after an arithmetic instruction. By convention, bits are numbered starting from zero, hence bit 7 (eighth bit) is the most significant for bytes, bit 15 (sixteenth bit) is the most significant for words and bit 31 (thirty-second bit) is the most significant for long words.

The CPU can handle three types of external interrupts: non-maskable, nonvectored and vectored. The NVIE and VIE bits control the latter two. The non-maskable interrupt cannot be disabled in the CPU. On the other hand, vectored and non-vectored interrupts can be disabled by clearing the corresponding FCW bit to \emptyset . In other words, an interrupt enable bit must be 1 before the corresponding external interrupt signal will be recognized. The non-maskable interrupt has the highest priority while vectored interrupt has the next lower and non-vectored has the lowest priority.

The Stop Enable (SE) bit is provided to facilitate stopping the processor after executing a single instruction. There is an external input to the processor that participates in this operation. When the SE bit is 1, the external input signal will be honored.

The N/S bit determines the operating mode; logical "one" indicates SYSTEM and logical "zero" indicates NORMAL. In the System mode, all instructions are valid and are executed. In the Normal mode, only those instructions are valid that cannot be used to affect the system integrity. The instructions that are not valid in the Normal mode are called System or Privileged instructions. The System instructions include those that inspect or modify the control bits of the FCW, those that participate in interprocessor communication and those that perform input/output operations. If a system instruction is encountered while operating in the Normal mode, the instruction execution is suppressed and a trap will be generated to cause program interruption.

The AmZ8001 deals with 23-bit segmented addresses whereas AmZ8002 uses 16-bit non-segmented addressing. The SEG bit in the FCW allows the AmZ8001 to operate in the non-segmented mode. When this bit is 1, the CPU is operating in the segmented mode. This bit will always be zero in the AmZ8002.

The most significant byte of the FCW contains the control bits. Hence any instruction that operates on these bits is a privileged instruction. Significance of the FCW bits is summarized in Table 3.


When reset, the FCW in AmZ8001 will be automatically loaded from memory location 2 (segment \emptyset) and the FCW in AmZ8002 will be automatically loaded from location \emptyset .

New Program Status Area Pointer

When a program interruption occurs, the CPU automatically saves the program status in the system stack. The program status consists of the processor status information and information relating to the reason for interruption called Identifier. After storing the pre-interrupt program status, new program status will be loaded into the FCW and PC. This new program status is obtained from pre-determined locations in the memory called New Program Status Area designated by the NEW PROGRAM STATUS AREA POINTER (NPSAP). The NPSAP in AmZ8001 is shown in Figure 7. It consists of two 8-bit registers, one for the 7-bit segment number and the other for the most significant eight bits of the offset. On the other hand, only one 8-bit register is used in the AmZ8002 as shown in Figure 8. This register specifies the most significant 8-bits of the 16-bit address. Access to the NPSAP is by using the LDCTL instruction.

Refresh Counter

Both AmZ8001 and AmZ8002 contain a refresh counter to facilitate dynamic memory system implementations. The refresh counter is illustrated in Figure 9 consisting of a 9-bit binary ROW COUNTER and 6-bit binary RATE COUNTER and a REFRESH ENABLE (RE) bit. The RATE COUNTER is a programmable modulo 64 counter clocked at 25% of the frequency of the clock driving the CPU. The ROW COUNTER is clocked whenever the RATE COUNTER overflows. The








FIGURE 8 AMZ8002 NEW PROGRAM STATUS AREA POINTER

15	14		9	8		Ø
RE		RATE COUNTER			ROW COUNTER	



The automatic refresh feature can be disabled by loading a zero into REFRESH ENABLE bit. When the CPU is reset for initialization, this bit is set to "1" i.e. refresh is enabled. Access to the refresh counter is made using the LDCTL instruction.

Addressing Modes

Operands needed to execute an instruction are designated by register addresses, memory addresses or 1/0 addresses. The addressing mode of a given instruction not only designates the relevant address space but also defines the method to be used in computing the operand address. Addressing modes are either explicitly specified or implied by the instruction. Eight explicit addressing modes are provided: Register (R), Indirect Register (IR), Direct Address (DA), Immediate (IM), Indexed (X), Base Address (BA), Base Indexed (BX) and Relative Address (RA). Autoincrement and Autodecrement are the two implied addressing modes in block and string manipulation instructions.

The following is a detailed explanation of explicit addressing modes.

Register (R) Mode: The operand used by the instruction is located in a general purpose register as shown in Figure 10. The instruction specifies the length of the operand (byte, word or long word) and a 4-bit field in the instruction designates the intended register.

Indirect Register (IR): The instruction designates a general purpose register; contents of the designated register are not the operand but address of the operand. The AmZ8001 deals with 23-bit segmented addresses and hence a register pair is designated by the instruction. The first register contains the 7-bit segment number and the second register contains the 16-bit offset as shown in Figure 11. Any general purpose register pair except RRØ can be designated for this addressing mode. The AmZ8002 requires only 16-bit addresses as shown in Figure 12 and hence any general purpose register except RØ can be designated for IR addressing mode.

Direct Address (DA): The instruction itself explicitly specifies an address and the operand used by the instruction is located at that address. In AmZ8001 direct addresses are specified in one of two formats - long offset and short offset. For the long offset, the memory word immediately




FIGURE 10 AMZ8001 AND AMZ8002 REGISTER ADDRESSING MODE




FIGURE 11 AMZ8001 INDIRECT REGISTER ADDRESSING MODE





FIGURE 12 AMZ8002 INDIRECT REGISTER ADDRESSING MODE

following the instruction opcode word contains the 7-bit segment number and the memory word immediately following the segment number word is the 16-bit offset as shown in Figure 13A. For the shoft offset, the memory word immediately following the instruction opcode word contains both 7-bit segment number and 8-bit offset as shown in Figure 13B. In AmZ8002, the memory word immediately following the instruction opcode word contains the 16-bit address as shown in Figure 14.


Immediate (IM): The instruction itself contains the operand as shown in Figure 15. In general, the memory word immediately following the instruction opcode word contains the immediate operand. In case of 32-bit immediate operand, two memory words immediately following the instruction opcode word are used.

Indexed (X): The instruction designates a 16-bit general purpose register as the index register. Any general purpose register except RØ can be used as the index register. The instruction also specifies an address as in the direct address mode. In the AmZ8001, the 16-bit contents of the designated index register are added to the 16-bit offset value specified in the instruction. Both index and offset are treated as 16-bit unsigned integers and any carry from the most significant bit position during this addition is ignored. The resulting 16-bit sum together with the 7-bit segment number specified in the instruction is used as 23-bit segmented address as depicted in Figure 16A. The operand will be located at this address in memory. If short offset is used in the AmZ8001 for indexed addressing mode, the memory word immediately following the instruction opcode word contains both a 7-bit segment number and an 8-bit offset as shown in Figure 16B.

A 16-bit unsigned integer is formed whose least significant byte is the 8bit offset specified and most significant byte is zero. The 16-bit word thus formed is added to the 16-bit unsigned integer contained in the designated general purpose register. Any carry from the most significant bit position during this addition is ignored. The 16 bits resulting from this addition together with the 7-bit segment number specified is the 23-bit address. The operand will be located in the memory at this address.







WORD OPERAND

IMMEDIATE 16-BIT OPERAND (WORD)

OP CODE

MOST SIGNIFICANT 16 BITS OF OPERAND

LEAST SIGNIFICANT 16 BITS OF OPERAND

IMMEDIATE 32-BIT OPERAND (LONG WORD)

FIGURE 15 AMZ8001 AND AMZ8002 IMMEDIATE ADDRESSING MODE




FIGURE 16B AMZ8001 INDEXED ADDRESSING MODE (SHORT OFFSET)

In AmZ8002, the memory word immediately following the instruction opcode word contains a 16-bit address as shown in Figure 17. This unsigned integer is added to the 16-bit unsigned integer located in the designated index register. The carry from the most significant bit position during this addition is ignored. The resulting 16-bit address is where the operand is located in the memory.

Base Address (BA): The instruction designates a general purpose register as the base address register. In case of AmZ8001, the instruction designates a register pair such that the 7-bit segment number is contained in one register and 16-bit offset is contained in the other as shown in Figure 18. In case of AmZ8002, the designated base address register contains 16-bit address as shown in Figure 19. Any general purpose register except RØ or register pair except RRØ can be designated as the base address register. The memory word immediately following the instruction opcode word contains a 16-bit displacement. Both displacement and base address are treated as unsigned binary integers. The 16-bit displacement is added to the 16-bit base address (16-bit offset is AmZ8001) and carry occurring from the most significant position during this addition is ignored. The resulting 16-bit value (together with the segment number of the base address in AmZ8001) is the address of the operand in memory.

Base Indexed (BX): The instruction designates a general purpose register (register pair in AmZ8001) as the base address register. The instruction also designates a 16-bit general purpose register as displacement. Any general purpose register except RØ (AmZ8002) or any register pair except RRØ (AmZ8001) can be used as the base address register. Similarly any general purpose register except RØ can be used as the displacement register. Both base address and displacement are unsigned integers.

The 16-bit displacement is added to the base address (or offset of the base address in AmZ8001) and carry from the most significant bit position during this addition is ignored. The 16-bit result (together with base address segment number) is the address of the operand in memory. Figure 20 and Figure 21 illustrate this addressing mode for AmZ8001 and AmZ8002.





FIGURE 17 AMZ8002 INDEXED ADDRESSING MODE







FIGURE 19 AMZ8002 BASE ADDRESS MODE






FIGURE 21 AMZ8002 BASE INDEX ADDRESSING MODE

Relative Address (RA): The instruction itself contains a displacement. This displacement is a signed integer using two's complement notation. The number of bits allocated to represent the displacement depend on the instruction where relative addressing mode is available. The displacement is sign extended appropriately to obtain a signed 16-bit displacement. The sign extended displacement is added to the 16-bit program counter (PC OFFSET in AmZ8001). Carry from the most signifi= cant bit position during this addition is ignored. As soon as the instruction using the relative address mode is fetched, the PC will be updated. Hence, updated PC value (i.e. address of the following instruction) will be used for address calculation.

The 16-bit value obtained by adding the PC and displacement (together with the segment number in AmZ8001) is the address of the operand in memory. Figure 22 and Figure 23 illustrate the relative addressing mode.

Autoincrement and Autodecrement: These two implied addressing modes are only used in string manipulating instructions. These addressing modes are a variation of the IR addressing mode. The instruction designates a general purpose register (or a register pair in AmZ8001) whose contents are used as the address. After fetching the operand, the contents of the register are incremented or decremented depending on Autoincrement or Autodecrement. In case of AmZ8001, only the register containing the offset is affected and any carry resulting from this operation is ignored. For byte operations incrementing or decrementing by 1 occurs. For word operations incrementing or decrementing by 2 takes place.




FIGURE 22A AMZ8001 RELATIVE ADDRESSING MODE -- (ONE WORD INSTRUCTION)




FIGURE 22B AMZ8001 RELATIVE ADDRESSING MODE -- (TWO WORD INSTRUCTION)




FIGURE 23A AMZ8002 RELATIVE ADDRESSING MODE--(ONE WORD INSTRUCTION)




FIGURE 23B AMZ8002 RELATIVE ADDRESSING MODE -- (TWO WORD INSTRUCTION)


Operand Addressing


Seven types of operands are handled by the instructions - bits, digits (4-bits), bytes (8-bits), words (16-bits), long words (32-bits), byte strings and word strings. In general, operands may be contained in a general purpose register or located in memory. However, string operands must be located in memory only. The elements of a string reside in consecutive memory locations.


Figure 24 illustrates the conventions used in relating one operand type to another. A byte consists of two digits:; two bytes make a word and two words make a long word. The left most element whether bit, digit or byte is always the most significant. Bits of an operand are numbered from right to left starting with zero for the least significant bit. The bit operand located in a general purpose register is addressed by the designation of the byte register containing the desired bit and specifying the bit number in that byte. Bit operands can also be addressed by designating a 16-bit general purpose register holding the word that contains the desired bit and the bit number in that word. Digits are always addressed by designating the byte register containing the desired digit. Word and long word operands located in registers are addressed by the register or register pair designation. When a long word is specified using a register pair, the even numbered register of the pair contains the least significant 16-bits and the odd numbered register of the pair contains the least significant 16 bits.


Memory Addressing


Memory address space is viewed as a chain of consecutively numbered (in ascending order) bytes as shown in Figure 25. Also note that the numbering starts with zero. The number of each byte is its address. Thus, the byte is the basic addressable element in memory. A word in memory spans two byte addresses. The most significant byte of a word must always be an even address and the least significant byte is the immediately following odd address. This arrangement is called "word aligned". Thus, words are addressed by the address of the most significant byte














FIGURE 25. MEMORY ADDRESSING

or even address. A long word in memory spans two words or four bytes. The most significant 16-bits are contained at a word address and the least significant 16-bits are contained at the immediately following word. For example a long word is contained in memory addresses \emptyset and 2, then location \emptyset contains the most significant 16-bits and location 2 contains the least significant 16 bits. Long word operands in memory are addressed by specifying the address of the most significant byte of the most significant word. For example, address \emptyset is used for a long word operand located at locations \emptyset and 2. Instructions are always addressed as words and hence instructions in memory must be word aligned.

The CPU can handle both byte and word string operands. Two parameters are needed to specify a string - starting address (address of the first element) and the length of the string expressed in terms of the number of elements in the string as depicted in Figure 26. For example, a word string starting at address 100 and 25 words long will be characterized by the starting address 100 and length 25. Similarly a byte string which is 15 bytes long and starts at address 157 will be characterized by the starting address 157 and its length 15. By specifying Autoincrement addressing mode in a string manipulating instruction, successive elements of strings specified in the above manner can be accessed for processing. String operands can also be specified by the ending address (address of the last element) instead of the starting address and the length expressed in terms of number of elements in the string. Autodecrement addressing mode is used to access successive elements of the string in this case. It should be noted that when dealing with byte strings, there are no restrictions on whether the starting and ending addresses are odd or even. However, because of the word alignment requirement, word strings can have only even addresses.

33




Figure 26. String Operands

Interrupts and Traps

Program interruptions are divided into two groups - interrupts and traps. In general, interrupt is an external asynchronous event needing the CPU's attention. Trap usually is a synchronous event resulting from the execution of certain instructions under some specified condition. Also an interrupt may be disabled in the CPU by an appropriate control bit in the FCW; traps cannot be disabled. Procedures followed by the CPU are essentially the same for interrupts and traps.


When an interruption occurs, the current program status information is automatically pushed on the system stack as shown in Figure 27. As discussed before, program status consists of Processor Status (PC and FCW) and a 16-bit word called Identifier. The Identifier contains information relating to the reason for this interruption.

There are three interrupts listed in order of decreasing priority: non-maskable, vectored and non-vectored. There are four traps: system call, unimplemented opcode, privileged instruction in normal mode and segmentation error. For all three interrupts the Identifier is a 16-bit entity supplied by the interrupting device. The Identifier in case of traps (except segmentation error) is the first word of the instruction that caused the trap. This word always contains the instruction opcode.


The segmentation error actually results from several exception conditions that could occur when the Memory Management Unit (AmZ8010) is used in an AmZ8001 system. Detailed discussion of the Memory Management unit is beyond the scope of this document. It is sufficient for the current discussion to know that the Identifier for the segmentation error trap will be supplied by the Memory Management circuitry.

After saving the program status in the system stack, new processor status is automatically obtained from a predetermined area in memory called New Program Status Area. The New Program Status Area Pointer (NPSAP) specifies the area in memory where the New Program Status Area is located. In AmZ8001,

35




AMZ8001 PROGRAM STATUS-SAVING SEQUENCE




172

AmZ8002 PROGRAM STATUS-SAVING SEQUENCE




NPSAP consists of a 7-bit segment number and most significant eight bits of the offset. In AmZ8002 this pointer contains the most significant eight bits of the address. The CPU utilizes a predetermined value in the least significant eight bits of the NPSAP offset. Figure 28 and Figure 29 show the New Program Status Area format. For example, in AmZ8001, the first four locations are used for segmentation error, next four locations for system call trap and so on.

The format of storage for all interruptions is the same. In AmZ8001, New Program Status is contained in four consecutive memory locations. These are in ascending order, Reserved Word, New FCW, new PC SEG and PC OFFSET. The first location for every new processor status area of AmZ8001 is reserved for future CPU expansion and should not be used in the interest of upward software compatibility. In the AmZ8002, only two memory locations are needed for the new processor status information. Two consecutive memory locations in ascending address are used for new FCW and new PC.



FIGRE 28, AMZ8001 New Program Status Area





Instruction Format

The CPU instructions are one to five words long depending on the type of instruction and addressing mode. Instructions are located in memory and must be word aligned. The first word of an instruction always contains the opcode. Depending on the addressing mode, one or more words will follow the opcode word of an instruction. Figure 30 illustrates the general opcode word format. Some instructions contain fields that differ from the generalized format shown. All such variations can be ascertained by referring to the individual instruction descriptions found in later sections of this document. In Figure 30, the Mode Field (bit 14 and bit 15), together with bit 12 and bit 13 and bits 4, 5, y and 7 determine the applicable addressing mode. Bit 8 of the opcode word specified word or byte operand whenever applicable. Table 3 is a summary of addressing mode decoding. Bits 4, 5, 6 and 7 normally designate a general purpose register. Note that when designating a register pair, bit 4 must be zero and only 5, 6 and 7 are used.

From Table 3 it can be seen that for Register Mode of addressing there are no restrictions on the values of bits 4, 5, 6 and 7. Only the Mode field is needed to specify this addressing mode. This allows designating any general purpose register. However, for IM, RA and DA addressing modes, bits 4, 5, 6 and 7 must all be zero. For these addressing modes zeros in bits 4, 5, 6 and 7 are not interpreted as general purpose register number zero. Similarly, for IR, BA, X and BX addressing modes, bits 4, 5, 6 and 7 cannot be zero. In other words, general purpose register number zero cannot be used in these addressing modes. It should be emphasized that if a register pair is needed for these addressing modes, bit 4 is always zero and non-zero comment applies to bits 5, 6 and 7.




FIGURE 30. GENERAL INSTRUCTION FORMAT

MODE BITS 15, 14	OP CODE BITS 13, 12	REG BITS 7,6,5,4	ADDRESSING MODE
10	xx	XXXX	R
0 0	Any Value but 1 1	0	IM
0 0	Any Value but 1 1	Non-Zero	IR
0 0	1 1	0	RA
0 0	1 1	Non-Zero	BA
0 1	XX	0	DA
01	Any Value but 1 1	Non-Zero	x
0 1	1 1	Non-Zero	ΒХ

Table 3. Addressing Mode Encoding

Input/Output

A set of input/output (1/0) instructions is provided to perform 16-bit or 8-bit transfers between the CPU and I/O devices. Input/Output devices are addressed using a 16-bit address called port address. Conceptually the port address is very similar to a memory address. Logically, however, port address space is not a part of the memory address space. Although memory and port address information is physically transmitted on the same bus lines in hardware, means are provided to distinguish memory addresses from I/O addresses using status output lines supplied by the CPU. Port address generation uses the same methodology that is used to generate operand addresses in the non-segmented CPU using IR and DA addressing modes.

Two types of 1/0 instructions are available - standard 1/0 and special 1/0. The address space used by the special 1/0 is logically separate from the standard 1/0. Special 1/0 address space can be distinguished from the standard 1/0 space using the status output lines from the CPU. A byte transferred using the standard 1/0 instruction appears on the least significant 8 bus lines in hardware. However, when transferring a byte using special 1/0 instruction, the byte will be on the most significant 8 bus lines. This is the only major difference between standard 1/0 and special 1/0 operations. Major discussion on the special 1/0 instructions is beyond the scope of this document. It should be enough to mention that special 1/0 instructions are intended for communicating with the Memory Management unit. The 1/0 instructions exist not only to transfer single words or bytes of data, but also blocks of data from contiguous memory locations.

Condition Codes

The Condition Code (CC) is a 4-bit field in some instructions that specifies certain flag settings. The operation performed by the instruction is in most cases determined by the outcome of comparing the actual flag settings with that specified by the CC field. Instructions that specify CC field include conditional jumps, return from subroutine and block/string manipulating instructions. The Condition Code definitions consist of true and

false settings of the C, Z and P/V flags, signed and unsigned comparisons as shown in Table 4. One of the CC values specifies unconditional combination in which flag settings are ignored.

NZ Z NC C PO PE PL MI NE EQ NOV SIGNED C GE LT	- - - - - - - - - - 0MPAR	Not zero Zero No carry Carry Parity odd Parity even Plus Minus Not equal Equal Overflow is reset Overflow is set	$Z = \emptyset$ $Z = 1$ $C = \emptyset$ $C = 1$ $P/V = \emptyset$ $P/V = 1$ $S = \emptyset$ $S = 1$ $Z = \emptyset$ $A = 1$ $P/V = \emptyset$ $P/V = 1$ $S \text{ XOR } P/V = 1$	đ
NC C PO PE PL M1 NE EQ NOV OV SIGNED C GE	- - - - - - - - - - - - - - - - - - -	No carry Carry Parity odd Parity even Plus Minus Not equal Equal Overflow is reset Overflow is set	$C = \emptyset$ $C = 1$ $P/V = \emptyset$ $P/V = 1$ $S = \emptyset$ $S = 1$ $Z = \emptyset$ $A = 1$ $P/V = \emptyset$ $P/V = 1$	đ
C PO PE PL MI NE EQ NOV OV <u>SIGNED C</u> GE	- - - - - - - - - - 0MPAR	Carry Parity odd Parity even Plus Minus Not equal Equal Overflow is reset Overflow is set	$C = 1$ $P/V = \emptyset$ $P/V = 1$ $S = \emptyset$ $S = 1$ $Z = \emptyset$ $A = 1$ $P/V = \emptyset$ $P/V = 1$	đ
P0 PE PL M1 NE EQ NOV OV <u>S1GNED C</u> GE	- - - - - - - - - - - 0MPAR	Parity odd Parity even Plus Minus Not equal Equal Overflow is reset Overflow is set SONS: Greater than	$P/V = \emptyset$ $P/V = 1$ $S = \emptyset$ $S = 1$ $Z = \emptyset$ $A = 1$ $P/V = \emptyset$ $P/V = 1$	đ
PE PL MI NE EQ NOV OV <u>SIGNED C</u> GE	- - - - - 0MPAR -	Parity even Plus Minus Not equal Equal Overflow is reset Overflow is set SONS: Greater than	$P/V = 1$ $S = \emptyset$ $S = 1$ $Z = \emptyset$ $A = 1$ $P/V = \emptyset$ $P/V = 1$	đ
PL M1 NE EQ NOV OV <u>S1GNED C</u> GE	- - - - - 0MPAR -	Plus Minus Not equal Equal Overflow is reset Overflow is set	$S = \emptyset$ $S = 1$ $Z = \emptyset$ $A = 1$ $P/V = \emptyset$ $P/V = 1$	đ
MI NE EQ NOV OV <u>SIGNED C</u> GE	- - - 0MPAR	Minus Not equal Equal Overflow is reset Overflow is set SONS: Greater than	$S = 1$ $Z = \emptyset$ $A = 1$ $P/V = \emptyset$ $P/V = 1$	đ
NE EQ NOV OV <u>SIGNED C</u> GE	- - - 0MPAR	Not equal Equal Overflow is reset Overflow is set SONS: Greater than	$Z = \emptyset$ $A = 1$ $P/V = \emptyset$ $P/V = 1$	đ
EQ NOV OV <u>SIGNED C</u> GE	- - 0MPAR	Equal Overflow is reset Overflow is set SONS: Greater than	$A = 1$ $P/V = \emptyset$ $P/V = 1$	đ
NOV OV <u>SIGNED C</u> GE	- - 0MPAR	Overflow is reset Overflow is set ISONS: Greater than	$P/V = \emptyset$ $P/V = 1$	Ø
OV <u>Signed C</u> Ge	-	reset Overflow is set ISONS: Greater than	P/V = 1	Ø
<u>SIGNED C</u> GE	-	SONS: Greater than		Ø
GE	-	Greater than	S XOR P/V =	đ
			S XOR $P/V =$	đ
LT	_			Ø
		Less than	S XOR $P/V =$	1
GT	-	Greater than	Z OR (S XOR	P/V)
LE ·	-	Less than or equal	Z OR (S XOR	P/V)
UNS I GNE D	COMP	ARISONS:		
LGE	-	Logical greater than or equal	C = Ø	
LLT	-	Logical less than	C = 1	
LGT	-	Logical greater than	$C = \emptyset AND Z$	= Ø
LLE	-	Logical less than or equal	C OR Z = 1	
UNCON	DITIO	NAL .	And the second se	
	LGE	LGE - LLT - LGT - LLE -	LLT - Logical less than LGT - Logical greater than LLE - Logical less	LGE - Logical greater C = Ø $LLT - Logical less C = 1$ $LGT - Logical C = Ø AND Z$ $greater than$ $LLE - Logical less C OR Z = 1$ $than or equal$

INSTRUCTION SET

The following pages contain detailed description of the individual instructions. Figure 31 illustrates a sample of the information presented with each instruction.

Top left hand corner shows the title of the instruction and then the mnemonic at the top center in each page. If an instruction is priviliged, this fact will be noted to the right of the mnemonic. The operation performed by the instruction is represented by symbolic notation or a simple diagram whenever possible. In the symbolic notation, the operand lengths are designated by two integers separated by a colon between two angled brackets. For example dst<0:15> means that the destination operand occupies 16-bits. If there is only one integer contained between the brackets then the integer represents the bit number in an operand. For example, src<8> means bit number 8 of the source operand.

A detailed description of the instruction follows the operation. Also shown with each instruction are the applicable addressing modes for that instruction. The instruction format is shown with appropriate fields labelled. The instruction format shows the pre-assigned bit patterns for the fields whenever appropriate. The number of memory locations occupied by the instruction can also be found in the instruction format. For example, in Figure 31, SETB instruction using R addressing mode occupies one memory word.

To the left of the instruction format are the CPU characteristics and offset representation using the following abbreviations: S = Segmented, NS = Non-segmented, SSO = Segmented Short Offset, SLO = Segmented Long Offset. The numbers to the right of the instruction format represent the execution time for the instruction in number of clock cycles. Above each instruction format is the general notation representing the operands needed for the instruction. At the bottom of each page is a description and summary of the flags affected. Any shaded areas in the instruction formats are reserved for future CPU expansion and should not be used.





FIGURE 31. SAMPLE INSTRUCTION PAGE





Operation

5

dst<0:15> ←src<0:15> + dst<0:15> + C

Description

The contents of the general purpose registers designated by the Rs (source) and Rd (destination) fields of the instruction are added together along with the carry flag to obtain the result. The 16-bit result is loaded into the destination register, whose original contents are lost. The contents of the source are not altered.


F١	ags	:	
----	-----	---	--

- C: Set to 1 if there is carry from the most significant bit position of the word. Reset otherwise.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise. P/V: Set to 1 on arithmetic
- overflow. Reset otherwise.

С	z	s	P/V			AFFECTED
				DA	H	UNAFFECTED

.





Operation

5

Dst<0:7> + Src<0:7>+ Dst<0:7>+ C

Description


The contents of the general purpose byte registers designated by the Rs (source) and Rd (destination) fields of the instruction are added together along with the carry flag to obtain the result. The 8-bit result is loaded into the destination register, whose original contents are lost. The contents of the source are not altered.

-	•			
⊢.	1 =	۱n	c	٠
		ıч	э	٠


- C: Set to 1 if there is a carry from most significant bit position of the byte. Reset otherwise.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 on arithmetic overflow. Reset otherwise.
- DA: Reset always.
- H: Set to 1 on carry from the least significant digit of result. Reset otherwise.

С	z	s	P٧	DA	Н	AFFECTED
						UNAFFECTED














8 Operation

dst<0:31> + src<0:31> + dst<0:31>

14

16

Description

Source operand and destination operand long words are added together and the result is loaded into the destination. The contents of the source


- 14 are not altered and the original contents of the destination are lost. The source is determined by the applicable addressing mode and
- 15 the destination is always a general purpose register pair designated by the Rd field of the instruction.
 - .
- 18
- 16
- 16

19


Flags:

- C: Set to l if there is a carry from the most significant bit position of the long word.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise. P/V: Set to 1 on arithmetic
 - overflow.











BIT test in a word (dynamic)





BIT test in a word (static)





BIT test in a byte (dynamic)





S,NS 00100110 0000 Rs

Operation

10

Description

The selected bit of the byte destination register is tested and the Z flag is affected. The destination byte operand is the general purpose register designated by the Rd field of the instruction. The bit to be tested is determined from a binary decode of the least significant 3 bits of a general purpose word register. This register is designated by the Rs field of the instruction. The contents of the destination are unaltered.

	z					AFFECTED
С		s	ΡŅ	DA	H	UNAFFECTED


Flags:

Z: Set to 1 if selected bit of destination operand is zero. Reset otherwise.


57

BIT test in a byte (static)






CALI








CLEAR word





7 Operation

dst <∅:15≯ ← ∅

8

Description

The 16 bits of the specified destination word are replaced with zeros. The original contents of the destination are lost. The destination is determined by the applicable addressing mode.

14

12

12


12

15

Flags are not affected.

CLEAR byte

CLRB



S,NS

S,NS



Rd

Rd

0 0 0 0

0000

0 0 0 0

OFFSET

OFFSET

ADDRESS

0 0 0 0

0000

0 0 0 0

0000

0 0 0 0

0000

OFFSET

5

11

14

15

17

15

15

18

R

IR

DA

DA

Х

Х

NS

SSO 01011100 0 SEGMENT

CLRL dst

CLRL dst

CLRL dst

CLRL dst

10011100

0 0 0 1 1 1 0 0

0 1 0 1 1 1 0 0

CLRL dst 0 1 0 1 1 1 0 0 DA SLO 1

> CLRL dst 0 1 0 1 1 1 0 0 Rd ≠ 0 0 0 0 0 ADDRESS

> > SEGMENT

SEGMENT

CLRL dst 0 0 0 1 1 1 0 0

0

sso

NS

Х SLO

CLR	Ľ	ds	t											
0	1	0	1	1	1	0	0	Rd	¥	0	0	0	0	0
1		Ş	SEC	GME	EN7	Г								
		_					0F	FSET	-					٦

 $R_d \neq 0$

I							AFFECTED
Į	С	Z	S	P/V	DA	н	UNAFFECTED

Operation

ḋst<0:31> ← Ø

Description


The 32 bits of the specified destination are replaced with zeros. The original contents of the destination are lost.

The destination is determined by the applicable addressing mode.


Flags are not affected.

COMPLEMENT word









65



7

Operation

Description

The CPU flags C,Z,S and P/V are complemented or unaltered, according to the bit settings in the instruction field as described in the table below.

Instruction bit	if = Ø	if 1
7	no effect	complement C flag
6	no effect	complement Z flag
5	no effect	complement S flag
4	no effect	complement P/V flag


Flags:

See above

С	Z	S	P۷			AFFECTED
				DA	н	UNAFFECTED

COMPARE register with word

СР




Use the result of Rd<0:15>- src<0:15> to set flags.

the contents of a general purpose word register designated by the Rd field of the instruction. The source operand is determined by the applicable addressing mode. Both the source contents and destination contents are unaltered.

- C: Reset on carry from most significant bit of result. Otherwise set to 1, indicating a
- Z: Set to 1 if result is zero. Reset otherwise.
- 5: Set to 1 if result is negative. Reset otherwise. P/V: Set to 1 on arithmetic overflow.
- Reset otherwise.





COMPARE register to memory word, autodecrement

IR



0 0 0

CC

20

	CF	۶D	ds	st,	. :	sro	:,	Rc	, CC	
S,NS	1	0	1	1	1	0	1	1	Rs	h
	0	0	0	0		Ro	:		Rd	

Operation

If result of dst<0:15>- src<0:15> meets CC condition in instruction. Z flag + 1

Rs<0:15> ← Rs<0:15>- 2 Rc<0:15> ← Rc<0:15>- 1

Description

The source word operand is compared to the destination word operand by subtraction. The destination operand is the contents of the general purpose word register designated by the Rd field of the instruction. The source operand is a word in memory addressed by the general purpose register designated by the Rs field of the instruction. Both source and destination operands are unaltered, and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are decremented by 2.

	Z		ΡV			AFFECTED
C		S		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

COMPARE

register to memory byte, autodecrement

S,NS

CPDB dst, src, Rc, CC

Rc

10111010

0 0 0 0



Rs

Rd

1000

cc

IR

20 Operation

If result of dst<0:7>- src<0:7>
meets CC condition in instruction
Z flag ← 1

 $R_{s}<0:15> + R_{s}<0:15> - 1$ $R_{c}<0:15> + R_{c}<0:15> - 1$

Description

The source byte operand is compared to the destination byte operand by subtraction. The destination operand is the contents of the general purpose byte register designated by the Rd field of the instruction. The source operand is a byte in memory addressed by the general purpose register designated by the Rs field of the instruction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are decremented by 1.

\Box	z		ΡV			AFFECTED
С		S		DA	Η	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

COMPARE register to memory word, autodecrement and repeat



IR

CPDR dst, src, Rc, CC S,NS 10111011 Rs 1100 0000 Rc Rd CC

> *n is the number of iterations

11 + 9n* Operation

If dst<0:15>- src<0:15>meets
CC condition in instruction.
Z flag ← 1
Rs<0:15> ← Rs<0:15>- 2
Rc<0:15> ← Rc<0:15>- 1
repeat until termination

Description

The source word operand is compared to the destination word operand by subtraction. The source operand is a word in memory addressed by the general purpose register designated by the Rs field of the instruction. The destination operand is the contents of the general purpose word register designated by the Rd field of the instruction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are decremented by 2, and the operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

\Box	z		ΡV			AFFECTED
С		S		DA	н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

COMPARE register to memory byte, autodecrement and repeat

S.NS.



Rs

Rđ

сc

CPDRB dst, src, Rc, CC

Rc

10111010

*n is the number of iterations

0 0 0 0

IR

1100 11 + 9n* Operation

If dst<0:7>- src<0:7>meets
CC condition in instruction.
Z flag ← 1
Rs<0:15> ← Rs<0:15>- 1

Rc<0:15> + Rc<0:15>-1

repeat until termination

Description

The source byte operand is compared to the destination byte operand by subtraction. The source operand is a byte in memory addressed by the general purpose register designated by the Rs field of the instruction. The des-tination operand is the contents of the general purpose byte register designated by the Rd field of the instruction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by I. The contents of Rs are decremented by 1 and th operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

	z		P٧			AFFECTED
С		S		DA	H	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

IR

COMPARE register to memory word, autoincrement



CPI dst, src, Rc, CC

s,Ns	1	0	1	1	1	0	1	1	Rs	0	0	0	0
	0	0	0	0		F	۲c		Rd		С	С	

Operation 20

> If result of dst<0:15>- src<0:15> meets CC condition in instruction. Zflag ← 1

Rs<0:15> ← Rs<0:15>+ 2 Rc<0:15> ← Rc<0:15>-1

Description

The source word operand is compared to the destination word operand by subtraction. The destination operand is the contents of the general purpose word register designated by the Rd field of the instruc-tion. The source operand is a word in memory addressed by the general purpose register designated by the Rs field of the instruction. Both the source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are incremented by 2.

	Z		ΡV			AFFECTED
C		S		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

IR

COMPARE register to memory

byte, autoincrement.

CPIB

	CPIB dst, src, Ro	:, CC	
s,NS	10111010	Rs	0000
	0 0 0 0 · Rc	Rđ	CC

Operation

20

If result of dst<0:7>- src<0:7> meets CC conditon in instruction. Z flag ← l

Rs<0:15> ← Rs<0:15>+ 1 R≪0:15> + Rc<0:15>- 1

Description


The source byte operand is compared to the destination byte operand by subtraction. The destination operand is the contents of the general purpose byte register designated by the Rd field of the instruction. The source operand is a byte in memory addressed by the general purpose register designated by the Rs field of the instruction. Both the source and destination operands are unaltered, and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are incremented by 1.

	Z		P۷			AFFECTED
с		s		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

COMPARE IMMEDIATE word with memory





COMPARE IMMEDIATE byte with memory



	_		
IR		CP IM, dst 0 0 0 0 1 1 0 0 Rd 0 0 0 1 OPERAND	11
DA	NS	CP IM, dst 0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 1 OPERAND	14
DA	SSO	ADDRESS CP IM, dst 0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 1 OPERAND	15
DA	SLO	0 SEGMENT OFFSET CP IM, dst 0 1 0 0 1 1 0 0 0 0 0 0 0 0 1 OPERAND	17
Х	NS	0 SEGMENT OFFSET CP IM, dst 0 1 0 0 1 1 0 0 Rd≠0 0 0 0 1	15
Х	\$\$0	OPERAND ADDRESS CP IM, dst 0 1 0 0 1 1 0 0 Rd≠0 0 0 0 1	15
		OPERAND O SEGMENT OFFSET CP IM, dst	
Х	SLO	0 1 0 0 1 1 0 0 Rd≠0 0 0 0 1 OPERAND 1 SEGMENT 0FFSET	18
		C Z S PV AFFECTED DA H UNAFFECTED	

Operation

Use result of dst<0:7>- src<0:7> to set flags,

Description

The immediate source byte operand is compared with the destination byte operand. The destination operand is determined by the applicable addressing mode. The contents of the destination operand are unaltered.

- C: Reset on carry from most significant bit of result. Otherwise set to 1, indicating a borrow.
- Z: Set to 1 if result is 0. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 on arithmetic over-flow. Reset otherwise.

COMPARE register to memory

IR

word autoincrement and repeat



Rs

Rđ

0100

СС

CPIR dst, src, Rc, CC 10111011 S,NS

0000

*n is the number of iterations

Rc

11 + 9n* Operation

If dst<0:15>- src<0:15>meets CC condition in instruction. Z flag ↔ 1

Rs<0:15> ← Rs<0:15>+ 2 $Rc<0:15> \leftarrow Rc<0:15>-1$

repeat until termination

Description

The source word operand is compared to the destination word operand by subtraction. The source operand is a word in memory addressed by the general purpose register designated by the Rs field of the instruction. The destination operand is the content of the general purpose word register designated by the Rd field of the instruction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are incremented by 2. The operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

	z		P۷			AFFECTED
С		s		DA	н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

COMPARE register to memory byte autoincrement and repeat



IR

	C	P	RB	ds	st	<u>ب</u>	sra	с,	Rc,	00			_			
s,ns	1	0	1	1	1	0	1	1	Τ	Rs	0	1	0	0	1	1
	0	0	0	0.		F	₹c		Γ	Rd		(CC			

*n is the number of
iterations

+ 9n* Operation

If dst<0:7>- src<0:7>meets
CC condition in instruction.
Z flag ← 1
Rs<0:15> ← Rs<0:15>+ 1
Rc<0:15> ← Rc<0:15>- 1
repeat until termination

Description

The source byte operand is compared to the destination byte operand by subtraction The source operand is a byte in memory addressed by the general purpose register designated by the Rs field of the instruction. The destination operand is the contents of the general purpose byte register designated by the Rd field of the instruction. Both the source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are incremented by 1, and the operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

	z		PV			AFFECTED
C		s		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

COMPARE	regist
••••	word.

gister with long



		CPL Rd, src
R	S,NS	The second s
IM	S,NS	CPL Rd, src
TU		31 OPERAND 16
		15 OPERAND O
		CPL Rd, src
IR	S,NS	0 0 0 1 0 0 0 0 Rs≠0 Rd
•••		
τı	NS	CPL Rd, src 0 1 0 1 0 0 0 0 0 0 0 0 Rd
DA	NS	0 1 0 1 0 0 0 0 0 0 0 0 0 Rd ADDRESS
	SSO	CPL Rd, src
DA	550	0 1 0 1 0 0 0 0 0 0 0 0 0 Rd 0 SEGMENT OFFSET
		S SEGNERI OFFSET
		CPL Rd, src
DA	SLO	0 1 0 1 0 0 0 0 0 0 0 0 Rd
		1 SEGMENT OFFSET
х	NS	CPL Rd, src D 1 O 1 O O O O Rs≠O Rd
^		0 1 0 1 0 0 0 0 Rs≠0 Rd ADDRESS
v	SSO	CPL Rd, src
Х	550	0 1 0 1 0 0 0 0 Rs≠0 Rd D SEGMENT OFFSET
v		CPL Rd, src
Х	SLO	0 1 0 1 0 0 0 0 Rs≠0 Rd 1 SEGMENT
		OFFSET
		C Z S PV AFFECTED
		DA H UNAFFECTED

8	Operation
	Use result of Rd<0:31>- src<0:31>
14	to set flags.
	Description
14	The source long word operand is compared by subtraction with the contents of a general purpose register pair designated by the Rd field of the instruction. The source operand is determined by the applicable addression
15	by the applicable addressing mode. Both the source contents and destination contents are unaltered.
16	
18	
16	
16	
19	
	Flags:
	C: Reset on carry from most significant bit of result.
	significant bit of result. Otherwise set to l, indica- ting a borrow.
	Z: Set to 1 if result is zero. Reset otherwise.

- Reset otherwise. S: Set to 1 if result is nega-tive. Reset otherwise. P/V: Set to 1 on arithmetic over-flow. Reset otherwise.

COMPARE

word strings in memory, autodecrement

S,NS



Rs

Rd

010

сс

CPSD dst, src, Rc, CC

Rc

10111011

0 0 0 0

IR

Operation

25

If result of dst<0:15>- src<0:15>

meets CC condition in instruction,

Z flag ↔ 1

Rs<0:15>	*	Rs<0:15>-2
Rd<0:15>	+	Rd<0:15>-2
Rc<0:15>	*	Rc<0:15>-1

Description

The source word operand is compared to the destination word operand. Both the source and destination operands are words in memory addressed by the general pur-pose registers designated in the Rd and Rs fields of the instruction. The comparison is achieved by subtraction. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The source and destination operands are unaltered. The contents of the Rs and Rd registers are decremented by 2.

	Z		ΡV			AFFECTED
с		s		DA	н	UNAFFECTED

Flags:

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

80

COMPARE	bvi
COMPANE	bvt

byte strings in memory, autodecrement

IR

	CPSD dst	, src, P	c, CC	
s,NS	1011	1010	Rs	1010
	0 0 0 0	Rc	Rd	CC .

CPSDE

Operation

25

If result of Dst<0:7> - Src<0:7	>
meets CC condition, Z flag \leftarrow l	
Rs<0:15> ← Rs<0:15> - 1	
Rd<0:15> ← Rd<0:15> - 1	
Rc<0:15> ← Rc<0:15> - 1	

Description

The source byte operand is compared to the destination byte operand. Both the source and destination . operands are bytes in memory addressed by the general purpose registers designated in the Rd and Rs fields of the instruction. The comparison is achieved by subtraction. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both decremented by 1. The source and destination operands are unaltered. The contents of the Rs and Rd registers are decremented by 1.

\Box	z		ΡV			AFFECTED
C		S		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

COMPARE word strings in memory, autodecrement and repeat



. CPSDR dst, src, Rc, CC Rs 10111011 IR S.NS 110 11 + 14n***Operation** 0 0 0 0 Rc Rd СС If result of dst<0:15>- src<0:15> *n = number of meets CC condition in instruction iterations Z flag ← l Rs<0:15> ← Rs<0:15>-2 Rd<0:15> + Rd<0:15>- 2 Rc<0:15> ← Rc<0:15>-1 repeat until termination Description The source word operand is compared to the destination word operand. Both the source and destination operands are words in memory addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The comparison is achieved by subtraction. Both source and destination operands are unaltered. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of the Rs and Rd registers are both decremented by 2. The operation will repeat until termination. Termination occurs when either the contents of Rc are \emptyset or CC condition is met. This instruction is interruptible. Flags: AFFECTED DA н UNAFFECTED Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise. P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

COMPARE byte strings in memory autodecrement and repeat



Rs

Rd

1 1 1 0

сc

CPSDRB dst, src, Rc, CC 10111010 S.NS

IR

0 0 0 0 Rc *n = number of
iterations

11 + 14n* Operation

If result of Dst<0:7> - Src<0:7> meets CC condition, Z flag + 1 Rs<0:15> ← Rs<0:15>- 1 Rd<0:15> ← Rd<0:15> - 1 Rc<0:15> ← Rc<0:15> - 1

repeat until termination

Description

The source byte operand is compared to the destination byte operand. Both the source and destination operands are bytes in memory addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The comparison is achieved by subtraction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of the Rs and Rd registers are both decremented by 1. The operation will repeat until termination. Termination occurs when either: The contents of Rc are ∅ (string exhausted) or CC condition is met. This instruction is interruptible.

Π	Z		P۷			AFFECTED
С		S		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

COMPARE word strings in memory, autoincrement

s,NS



Rs

Rd

0100

СС

CPSI dst, src, Rc, CC

Rc

10111011

0 0 0 0

IR

25 Operation

If result of dst<0:15> - src<0:15>
meets CC condition in instruction.
Z flag ← 1
Rs <\$7:15> ← Rs<0:15>+ 2
Rd<0:15> ← Rd<0:15>+ 2
Rc<0:15> ← Rc<0:15>-1

Description

The source word operand is compared to the destination word operand. Both the source and destination operands are words in memory addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The comparison is achieved by subtraction. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The source and destination operands are unaltered. The contents of the Rs and Rd registers are incremented by 2.

	Z		ΡV			AFFECTED
С		S		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

COMPARE byte strings in memory, autoincrement

IR



 CPSIB dst, src, Rc, CC

 S,NS
 1 0 1 1 1 0 1 0
 Rs
 0 0 1 0

 0 0 0 0
 Rc
 Rd
 CC

25 Operation

If dst<0:7> - src<0:7>

meets CC condition in instruction

Z flag ← 1

Rs<0:15>	÷	Rs<0:15>+ 1
Rd<0:15>	*	Rd<0:15>+ 1
R∝0:15>	÷	Rc<0:15>- 1

Description

The source byte operand is compared to the destination byte operand by subtraction. Both the source and destination operands are bytes in memory addressed by the general purpose registers designated in the Rd and Rs fields of the instruction. The comparison is achieved by subtraction. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. Both source and destination operands are unaltered. The contents of the Rs and Rd registers are incremented by 1.

	Z		P.V			AFFECTED
C		s		DA	H	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

COMPARE word strings in memory, autoincrement and repeat



IR

CPSIR dst, src, Rc, CC

S,NS 10111011 RS 0110 0000 Rc Rd CC

*n = number of
iterations

11 + 14n* Operation

> If result of dst<0:15>- src<0:15> meets CC conditon in instruction. Z flag \leftarrow 1 Rs<0:15> \leftarrow Rs<0:15>+ 2 Rd<0:15> \leftarrow Rd<0:15>+ 2 Rc<0:15> \leftarrow Rc<0:15> - 1 repeat until termination

Description

The source word operand is compared to the destination word operand. Both the source and destination operands are words in memory addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The comparison is achieved by subtraction. Both source and destination operands are unaltered. The contents of the general purpose register designated by the Rc field of the instruction are decremented by I. The contents of the Rs and Rd registers are both incremented by 2. The operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

	Z		ΡV			AFFECTED
С		s		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.


COMPARE byte strings, in memory autoincrement and repeat



<u> </u>		
IR	CPSIRB dst, src, Rc, CC S,NS 1 0 1 1 1 0 1 0 Rs 0 1 1 0 11 + 1 0 0 0 0 Rc Rd CC *n = number of iterations	<pre>4n* Operation If dst<0:7>- src<0:7> meets CC condition in instruction. Z flag ← 1 Rs<0:15> ← Rs<0:15>+ 1 Rd<0:15> ← Rd<0:15>+ 1</pre>
		Rc<0:15> ← Rc<0:15>- 1 repeat until termination
		Description The source byte operand is compared to the destination byte operand. Both the source and destination operands are bytes in memory addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The comparison is achieved by subtraction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general pur- pose register designated by the Rc field of the instruc- tion are decremented by 1. The contents of the Rs and Rd registers are both incremented by 1. The operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.
	Z PV AFFECTED C S DA H UNAFFECTED	 Flags: Z: Set to 1 if a comparison matches condition speci- fied in CC field. Reset otherwise. P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

R





Operation

dst<0:7> ← dst<0:7>+ BCD<0:7>

Description

A destination byte register, designated by the Rd field of the instruction, is adjusted by the addition of the BCD operand given in the table below. This instruction converts a byte (binary representation) into a two digit binary coded decimal representation, following an arithmetic operation.

PRECEDING ARITHMETIC OPERATION	C FLAG BEFORE DAB	dst<4:7> (HEX)	H FLAG BEFORE DAB	dst<0:3> (HEX)	BCD<0:7>	C FLAG AFTER DAB
	0	0-9	0	0-9	00	0
	o	0-8	0	A-F	06	0
ADDB	0	0-9	1	0-3	06	0
ADCB	0	A-F	ა	0-9	60	1
	0	9-F	0	A-F	66	1
	0	A-F	1	0-3	66	1
	1	0-2	0	0-9	60	1
	1	0-2	0	A-F	66	1
	1	0-3	1	0-3	66	1
	0	0-9	0	0-9	00	0
SUBB	0	0-8	1	6-F	FA	0
SBCB	1	7-F	0	0-9	AO	1
	1	6-F	1	6-F	9A	1

Flags:

C: Set or reset according to table. Z: Set to 1 if result is zero.

Reset otherwise.

S: Set to 1 if the most significant bit of the result is set. Reset otherwise.

С	Z	S				AFFECTED
			P۷	DA	н	UNAFFECTED

DECREMENT byte register

RA

and jump on nor zero



DBJNZ Rc, d

Operation

11

Rc<0:7> \leftarrow Rc<0:7> - 1 If Rc<0:7> - 1 \neq 0 Then PC \leftarrow Updated Pc-2x displacement Otherwise PC \leftarrow Updated PC


Description

The contents of the general purpose byte register designated by the Rc field of the instruction are decremented, and if this produces a nonzero result, a jump is executed. The jump address is obtained by subtracting the contents of the 7 bit displacement field, which has been left shifted (ie word aligned) from the contents of the updated program counter (ie incremented by 2). The resultant address is loaded into the program counter and is used as the jump destination. The instruction displacement field is interpreted as a 7 bit unsigned integer. Thus the range of the relative jump is \emptyset to -127 words with respect to the updated PC.


If the register decrementation produces a zero result, then the contents of the program counter are merely updated by incrementing by 2.

						AFFECTED
с	z	s	P۷	DA	н	UNAFFECTED











91





DIVIDE register pair by source word





dst<0:15> + dst<0:31> /src<0:15> dst<16:31> + Remainder

A 32-bit signed integer (dividend) is contained in a destination register pair designated by the Rd field of the instruction.


A 16-bit signed integer source operand (divisor) is determined by the applicable addressing mode. Division is performed to obtain a 16-bit quotient and a 16-bit remainder.

The quotient is loaded into the least significant destination register. The remainder is loaded into the most significant destination register. The source operand is not

The original contents of the destination are lost unless the division operation is aborted. This occurs if the divisor is zero or if the magnitude of the divisor is less than or equal to the magnitude of the high order half of the dividend.

- C: Set to 1 if the quotient is less than -2^{15} or greater than/ equal to 2^{+15} . Reset otherwise.
- Z: Set to 1 if either the quotient or divisor is zero. Reset
- S: Set if quotient is negative. Reset otherwise.
- P/V: Set to 1 if division is aborted. Reset otherwise.

The aborted instruction takes less than 30 clock cycles.



DIV

DECREMENT	word	register
& jump	on non	zero

RA



DJNZ Rc, d

11 Operation

Rc<0:15> ← Rc<0:15> - 1 If Rc<0:15> ≠0 Then PC ← Updated PC-2x displacement Otherwise PC ← Updated PC


Description

The contents of the general purpose word register designated by the Rc field of the instruction are decremented and if this produces a nonzero result, a jump is executed. The jump address is obtained by subtracting the contents of the 7 bit instruction displacement field which has been left shifted (ie word aligned) from the contents of the updated program counter (ie incremented by 2). The resultant address is loaded into the program counter and is used as the jump destination. The displacement field is interpreted as a 7 bit unsigned integer. Thus the range of the relative jump is Ø to -127 words with respect to the updated PC.

If the register decrementation produces a zero result, then the contents of the program counter are merely updated by incrementing by 2.

						AFFECTED
С	z	s	P٧	DA	н	UNAFFECTED





Operation

6

FCW<11>	≁	l for N=∅
FCW<11>	÷	FCW<11>for N=1
FCW<12>	÷	l for V=Ø
FCW<12>	4	FCW<12>for V=1


Description

The interrupt enables in the FCW are set to 1 dependent upon the values of the N & V bits within the instruction. Avalue of 1 in these bit positions causes the relevant interrupt enable to be unaltered, and a value of Ø causes the relevant interrupt enable to be set. The bit designated V in the instruction controls the vectored interrupt enable bit and the bit designated N controls the non-vectored interrupt enable bit.

						AFFECTED
C	z	s	P۷	DA	н	UNAFFECTED

FXCHANGE source word with destination word





Operation \$rc<0:15> ↔ dst<0:15>


Description

The contents of the source operand word are exchanged with the contents of the destination operand word. The destination operand is always a general purpose word register designated by the Rd field of the instruction. The source operand is determined 16 by the appropriate addressing mode.

18

EXCHANGE Source byte with destination byte

EXB



Operation

 $src<0:7> \leftrightarrow dst<0:7>$

Description

The contents of the source operand byte are exchanged with the contents of the destination operand byte. The destination operand is always a general purpose byte register designated by the Rd field of the instruction. The source operand is determined by the appropriate addressing mode.

2



EXTS Rd S.NS 10110001 Rd 1010

Operation

11


If dst<0:15> is negative
dst<16:31> + 1's
otherwise dst<16:31> + Ø

Description

The destination is a general purpose register pair, designated by the Rd field of the instruction. The sign bit of the less significant register of the pair is copied into each bit position of the most significant register. In this manner, the sign of the operand is preserved as the operand is extended from 16 to 32 bits in length.

						AFFECTED
C	Z	S	PV	DA	н	UNAFFECTED





Operation


If dst<0:7> is negative
dst<8:15> + 1's
otherwise dst<8:15> + Ø

Description

The destination is a general purpose register, designated by the Rd field of the instruction. The sign bit of the the less significant byte of the register is copied into each position of the most significant byte. In this manner, the sign of the operand is preserved as the operand is extended from 8 to 16 bits.

						AFFECTED
C	Z	S	P۷	DÀ	Η	UNAFFECTED





Operation

11

If dst<0:31> is negative dst<32:63> \leftarrow 1's Otherwise dst<32:63> $\leftarrow \emptyset$

Description

The destination is a general purpose register quad designated by the Rd field of the instruction. The sign bit of the less significant register pair of the quad is copied into each bit position of the most significant register pair. In this manner, the sign of the operand is preserved as the operand is extended from 32 to 64 bits.

						AFFECTED
C	Z	s	P۷	DA	Н	UNAFFECTED

ŕ



01	1	1	1	0	1	0	0	0	0	0 0	0	0	0		8 +	3n'
----	---	---	---	---	---	---	---	---	---	-----	---	---	---	--	-----	-----

Description


Instruction execution is suspended and CPU will be in a wait state until an interrupt or reset is received.

While in wait state, bus requests will be acknowledged and memory refresh will continue.

						AFFECTED
C	z	s	ΡV	DA	н	UNAFFECTED

INPUT word to register from 1/0 port





) Operation


Rd<0:15> ← src<0:15>

Description

A general purpose word destination register designated by the Rd field of the instruction is loaded from an input port. The port address is determined by the applicable addressing mode. The original contents of the destination are lost.

						AFFECTED
С	Z	s	P۷	DA	Н	UNAFFECTED





Operation

10 Rd <0:7> + src<0:7>

Description


A general purpose byte destination register designated by the Rd field of the instruction is loaded from an input port. The port address is determined by the applicable addressing mode. The original contents of the destination are lost.

						AFFECTED
С	z	s	P۷	DA	Н	UNAFFECTED

Flags are not affected.

INCREMENT word





Operation

dst<0:15> ← dst<0:15> + N + 1

Description


A value between 1 and 16 is added to the destination

- 13 operand word and the result is loaded back into the destination. The desired value to be added is specified by the N field. N = Ø corresponds to value 1 and so on, and N = F
- 4 corresponds to value 16. The destination is determined by the applicable addressing mode.

Flags:

- Z: Set to 1 if result is zero. Reset otherwise.
 S: Set to 1 if result is negative. Reset otherwise.
 P/V: Set to 1 on arithmetic
 - overflow. Reset otherwise.





IR

INPUT word from 1/0 port to memory, autodecrement



1000

1000

IND dst, src, Rc S,NS 00111011 Rs 0000 Rc Rd

Operation 21

> dst<0:15> + src<0:15> Rd<0:15> + Rd<0:15> - 2 $Rc<0:15> \leftarrow Rc<0:15> - 1$

Description

Data word from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose registers designated by Rd are then decremented by 2. The contents of the general purpose register designated by Rc are decremented by 1.

			PV		AFFECTED
С	Z	S	DA	н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise. IR



INDB dst, src, Rc S,NS 0 0 1 1 1 0 1 0 Rs 1 0 0 0 0 0 0 0 Rc Rd 1 0 0 0

21

Operation

dst<0:7> ← src<0:7> Rd<0:15> ← Rd<0:15> - 1 Rc<0:15> ← Rc<0:15> - 1

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose registers designated by Rd and Rc are then decremented by 1.

			ΡV			AFFECTED
C	Z	s		DA	H	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise.

INPUT word from 1/0 port to memory, autodecrement and repeat



IR

	INDR dst	INDR dst, src, Rc									
S,NS	00111011		Rs	1000	11 + 10n*						
	0000	Rc	Rd	0000	0pe						
	*n is ti	ne number	of iter	ations	dst						
	-				Rd<0						
					Rc<0						
					ron						

Operation

dst<0:15> ← src<0:15> Rd<0:15> ← Rd<0:15> - 2 Rc<0:15> ← Rc<0:15> - 1 repeat until termination

Description

Data word from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd is then decre-mented by 2. The contents of the general purpose register designated by Rc are decre-mented by 1. The instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.


			P۷			AFFECTED
C	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1.

INPUT byte from 1/0 port to memory, autodecrement and repeat





INPUT word from 1/0 port to memory, autoincrement



IR

S,NS 000111011 Rs 0000 21

Operation

dst<0:15> ← src<0:15> Rd<0:15> ← Rd<0:15> + 2 Rc<0:15> ← Rc<0:15> - 1

Description

Data word from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then incremented by 2. The contents of the general purpose register designated by Rc are decremented by 1.

			₽V			AFFECTED
С	Z	s		DA	н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise.

INPUT	byte	from	1/0	port	to
	memor	ry, au	itoii	ncreme	ent



IR

INIB dst, src, Rc S,NS 0 0 1 1 1 0 1 0 Rs 0 0 0 0 0 0 0 0 Rc Rd 1 0 0 0

21

Operation

dst<0:7> ← src<0:7> Rd<0:15> ← Rd<0:15> + 1 Rc<0:15> ← Rc<0:15> - 1

Description


Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose registers designated by Rd are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

1

			PV			AFFECTED
С	Z	S		DA	H	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise.





IR

INIR dst, src	, I	Rc
---------------	-----	----

S,NS	0 0	111	1011	Rs	0000
	00	0 0	Rc	Rd	0000

*n is the number of iterations

11 + 10n*

Operation

dst<0:15> ← src<0:15> Rd<0:15> ← Rd<0:15> + 2 Rc<0:15> ← Rc<0:15> - 1 repeat until termination

Description

Data word from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then incremented by 2. The contents of the general purpose register designated by Rc are decremented by 1. This instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

			PV		AFFECTED
C	Z	S	DA	H	UNAFFECTED

Flags:

P/V: Set to 1.

INPUT byte from 1/0 port to memory, autoincrement and repeat



IR	INIRB dst, src, Rc S,NS 0 0 1 1 1 0 1 0 Rs 0 0 0 0 11 1 0 0 0 0 Rc Rd 0 0 0 0 0 *n is the number of iterations.	+ 10n* <u>Operation</u> dst<0:7> + src<0:7> Rd<0:15> + Rd<0:15> + 1 Rc<0:15> + Rc<0:15> - 1 repeat until termination
		Description Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory desti- nation. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then incremented by 1. The contents of the general purpose register designated by Rc are de- cremented by 1. This instruc- tion is terminated when the result of this decrementation reaches zero. This instruc- tion is interruptible.
	C Z S DA H UNAFFECTED	Flags: P/V: Set to 1.





~	,	•

Operation

Non Segmented	Segmented
R15<0:15> ← R15<0:15>+ 2	R15≪0:15> ← R15<0:15>+ 2
FCW ← (R15<0:15>)	FCW ← (RR14<0:22>)
-	R15<0:15> ← R15<0:15>+ 2
-	PC SEGMENT \leftarrow (RR14<0:22>)
R15<0:15> ← R15<0:15>+ 2	R15<0:15> ← R15<0:15>+ 2
PC ← (R15<0:15>)	PC OFFSET ← (RR14<0:22>)
R15<0:15> ← R15<0:15> +2	R15<0:15> ← R15<0:15 + 2>


Description

This instruction causes a return from an interrupt or trap. The program status that was pushed on the system stack is popped to restore the pre-interrupt processor status. The System Stack Pointer contents are modified to reflect the entries that are removed.

C	z	s	P۷	DA	Н	AFFECTED
						UNAFFECTED

Flags:

The flags will be restored to pre-interrupt values.



JP



RA	1 1 1 0 CC	Displacement	6	
			Operation	
			PC ← Updated PC + 2x displacer	nent
			lf condition met Otherwise PC ← Updated PC	
			Description A program jump is taken if the	
			condition code set in the CC field of the instruction is met. If the con- dition is met, the contents of the program counter are updated (incremented by 2 and added to the contents of the 8 bit displacement field of the instruction, after the latter has been sign extended and left shifted (word aligned). The result is then loaded into the program counter as the jump address. If the condition is failed, the program counter is merely incremented by 2. The range of the jump is +127 to -128 words with respect to the updated PC. The program counter segment number remains unchanged.	

LOAD word register into memory

CΖ

s

ΡV DA Н

LD / LDR

	LD dst, Ks		
IR	S,NS00101111 Rd Rs	8	Operation
	LD dst, Rs		dst<0:15> + src<0:15>
DA	S,NS 0 1 1 0 1 1 1 1 0 0 0 0 Rs	11	
	ADDRESS		
	LD dst, Rs		Description
DA	SSO 0 1 1 0 1 1 1 1 0 0 0 0 RS 0 SEGMENT OFFSET	12	The word contents of the source register are loaded into the word destination. The source operand is always a general purpose word
DA	LD dst, Rs		register designated by the Rs field of the instruction. The destination is determined
DA	SL0 0 1 1 0 1 1 1 1 0 0 0 0 Rs 1 SEGMENT	14	by the applicable addressing mode. The contents of the
	OFFSET		source are unaltered, and the original contents of the
	LD dst, Rs		destination are lost.
Х	NS 01101111 Rd≠0 Rs	12	
	ADDRESS		
	LD dst, Rs		
Х	SS0 0 1 1 0 1 1 1 1 Rd≠0 Rs	12	
	O SEGMENT OFFSET		
	LD dst, Rs		
Х	SL0 0 1 1 0 1 1 1 1 Rd≠0 Rs	15	
	1 SEGMENT		
	OFFSET		
	LDR dst, Rs		
RA	S,NS 001100110000 Rs	14	
	DISPLACEMENT		
	LD dst, Rs		
BA	S,NS 0 0 1 1 0 0 1 1 Rd≠0 Rs	14	
	DISPLACEMENT		
	LD dst, Rs		
BX	S,NS 0 1 1 1 0 0 1 1 Rd≠0 Rs	14	
	Rx		
	·		
	AFFECTED		Flags are not affected.


UNAFFECTED

LOAD	word	nto register	LDR	
R	S,NS		3	Operation
IM	S,NS	LD Rd, src 0 0 1 0 0 0 0 1 0 0 0 0 Rd 0PERAND	7	dst<0:15> ← src<0:15> Description
IR	S,NS	LD Rd, src 0 0 1 0 0 G 0 1 Rs≠0 Rd LD Rd, src	7	The source operand word is loaded into the destination word register. The source operand is determined by the applicable addressing mode
DA	NS	0 1 1 0 0 0 0 1 0 0 0 0 Rd ADDRESS	9	and the destination is always a general purpose register designated by the Rd field of the instruction. The contents of the source
DA	SS0	LD Rd, src 0 1 1 0 0 0 0 1 0 0 0 0 Rd C SEGMENT OFFSET	10	operand are unaltered while the original contents of the destination are lost.
DA	SLO	LD Rd, src 0 1 1 0 0 0 0 1 0 0 0 0 Rd 1 SEGMENT	12	
X	NS	OFFSET LD Rd, src 0 1 1 0 0 0 0 1 Rs≠0 Rd ADDRESS	10	
X	SS0	LD Rd, src 0 1 1 0 0 0 0 1 Rs≠0 Rd 0 SEGMENT OFFSET	10	
Х	SLO	LD Rd, src 0 1 1 0 0 0 0 1 Rs≠0 Rd 1 SEGMENT 0FFSET	13	
RA	S,NS	LDR Rd, src 0 0 1 1 0 0 0 1 0 0 0 0 Rd DISPLACEMENT	14	
BA	S,NS	LD Rd, src 0 0 1 1 0 0 0 1 Rs≠0 Rd DISPLACEMENT	14	
ВХ	S,NS	LD Rd, src 0 1 1 1 0 0 0 1 Rs≠0 Rd Rx	14	Flags are not affected.

LOAD IMMEDIATE word into


.....

LD



LOAD , constant	into a	register	LDB	





 $\begin{array}{c} \underline{\text{Operation}}\\ dst<0:3> \leftarrow |M<0:3>\\ dst<4:15> \leftarrow \emptyset \end{array} \right\} 4 \text{ bits}\\ dst<0:7> \leftarrow |M<0:7>\\ dst<8:15> \leftarrow \emptyset \end{array} \right\} 8 \text{ bits}$

Description


The immediate value in the instruction field, IM, is loaded into the least significant bits of the destination. The destination is a general purpose word register designated by the Rd field of the instruction. The remaining bits of the destination register are cleared.

						AFFECTED
C	Z	S	P۷	DA	H	UNAFFECTED

Flags are not affected

LOAD address to register





122


LOAD byte register into memory

LDB / LDRB

		LDB dst, Rs		
IR	S.NS	00101110 Rd Rs	8	
1.11	•,	LDB dst, Rs	Ū	
DA	S,NS	011011,10 0000 Rs	11	Operation
		ADDRESS		dst<0:7> ← src<0:7>
DA	SSO	LDB dst, Rs [.] 01101110 0000 Rs	12	Description
ע	550	D SEGMENT OFFSET	12	The byte contents of the
				source register are loaded into the byte destination.
DA	51.0	LDB dst, Rs	14	The source operand is always a general purpose byte
DA	SL0	0 1 1 0 1 1 1 0 0 0 0 0 Rs 1 SEGMENT	14	register designated by the Rs field of the instruction.
		OFFSET		The destination is determined by the applicable addressing
	1	LDB dst, Rs		mode. The contents of the source are unaltered. The
х	NS	01101110 Rd≠0 Rs	12	original contents of the destination are lost.
		ADDRESS		
		LDB dst, Rs		
х	SS 0	0 1 1 0 1 1 1 0 i Rd≠0 Rs	12	
		O SEGMENT OFFSET		
		LDB dst, Rs		
Х	SL0	01101110 Rd≠0 Rs	15	
		1 SEGMENT		
		OFFSET		
		LDRB dst, Rs		
RA	S,NS	001100100000 Rs	14	
		DISPLACEMENT		
		LDB dst, Rs		
BA	S,NS	<u>00110010 Rd≠0 Rs</u>	14	
		DISPLACEMENT		
υV	• •••	LDB dst, Rs		
BX	S,NS	01110010 Rd≠0 Rs	14	
		Rx		
				Flags are not affected.
		C Z S PV DA H UNAFFECTED		- -

LOAD byte into register





LOAD IMMEDIATE byte into memory



		LDB Rd, IM	
IR	S,NS	0 0 0 0 1 1 0 0 Rd 0 1 0 1 OPERAND	11
	NC	LDB Rd, IM	
DA	NS	0 1 0 0 1 1 0 0 0 0 0 0 0 0 1 0 1 OPERAND	14
		ADDRESS	
DA	S S0	LDB Rd, IM	15
		OPERAND O SEGMENT OFFSET	
DA	SLO	LDB Rd, IM 0100110000000101	17
		OPERAND O SEGMENT	
		OFFSET	
	NC	LDB Rd, IM	
Х	NS	0 1 0 0 1 1 0 0 Rd≠0 0 1 0 1 OPERAND	15
		ADDRESS	
X	SS0	LDB Rd, IM 0 1 0 0 1 1 0 0 Rd≠0 0 1 0 1	15
		OPERAND O SEGMENT OFFSET	
		LDB Rd, IM	
Х	SLO	0 1 0 0 1 1 0 0 Rd≠0 0 1 0 1 OPERAND	18
		1 SEGMENT OFFSET	
		Un del	
		AFFECTED	

Z S PV DA

Н

Operation

dst<0:7> + IM <0:7>

Description

The immediate byte operand following the instruction in memory is loaded into the destination. The destination is determined by the applicable addressing mode. The original contents of the destination are lost.

Flags are not affected.

UNAFFECTED

LOAD control word into a register.



		LDCTL Rd, CW
R	S,NS	0111101 Rd 0 CW 7
		$\frac{\text{Operation}}{\text{Rd} < 0:15 >} \leftarrow CW < 0:15 >$
		Description
		The contents of the control word specified in the CW field of the instruction are loaded into the general purpose destination word register specified by the Rd field of the instruction. The original contents of the destination are lost. Where a control word of less than 16 bits is loaded into the destination register, 0's are loaded into the unused bit positions.
		The CW field decodes are shown below:


CW	Field	Source
0	0 0	
0	0 1	
0	10	FCW
0	11	Refresh register (bits 1 through 8)
١	0 0	NPSAP segment
1	0 1	NPSAP upper offset
1	10	R14
1	1 1	R15

						AFFECTED
c	z	s	P۷	DA	Н	UNAFFECTED

Flags are not affected.

R





Operation

CW<0:15> + Rs<0:15>

Description

The control word specified in the CW field of the instruction is loaded from the general purpose source word register specified by the Rs field of the instruction. The original contents of the control word are lost.

The CW field decodes are shown below:


CW Field	Destination
000	
001	
010	FCW
011	Refresh register (bits 1 through 15)
100	NPSAP segment
101	NPSAP upper offset
110	R14
111	R15
	1

						AFFECTED
С	Z	S	P۷	DA	Н	UNAFFECTED

Flags are affected only if the FCW is selected as the destination.

LOAD	flag byte	e into	а
	register		





Operation

7

dst<0:7> + FCW<0:7>

Description

The flag byte of the FCW is loaded into the general purpose byte destination register designated by the Rd field of the instruction. The previous contents of the destination register are lost.


						AFFECTED
С	z	s	P۷	DA	Н	UNAFFECTED

Flags are not affected.

LCAD	flag	byte	from	а
	regi	ster		

R





Operation

7

FCW<0:7> ← src<0:7>

Description

The flag byte of the FCW is loaded from a general purpose byte source register designated by the Rs field of the instruction. The previous contents of the flag register are lost.

C	Z	s	P۷	DA	Н	AFFECTED
						UNAFFECTED

Flags are affected as described above.

LOAD memory word to memory autodecrement

IR



LDD dst, src, Rc S,NS 10111011 Rd 1001 0000 Rc Rs 1000

Operation

20

dst<0:15>	÷	src<0:15>
Rs<0:15>	*	Rs<0:15>- 2
Rd<0:15>	÷	Rd<0:15>- 2
Rc<0:15>	÷	Rc<0:15>- 1

Description

The source word operand is loaded into the word destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both decremented by 2.

			PV			AFFECTED
C	z	s		DA	Η	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise. LOAD memory byte to memory, auto decrement



CLOCK CYCLES

20

IR

	LDDB dst, src,	Rc
s,ns	10111010	Rd 1001
	0 0 0 C Rc	Rs 1000

Operation

dst<0:7> + src<0:7> Rs<0:15> + Rs<0:15> 1 Rd<0:15> + Rd<0:15> 1 Rc<0:15> + Rc<0:15> 1

Description

The source byte operand is loaded into the byte destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered, and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both decremented by 1.

								5	
			P٧			AFFECTED	P	<u>،</u> ۷۷	Set
C.	Ζ	S		DA	Н	UNAFFECTED			Res

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise. LOAD memory word to memory autodecrement and repeat.

IR

S,NS	10	11	1011	Rd	1001	11 + 9n*	<u>0p</u>
	0 0	0 0	Rc	Rs	0000		ds

LDDR

Operation

dst<0:15> ↔	src<0:15>
Rs<0:15> ↔	Rs<0:15>- 2
Rd<0:15> ←	Rd<0:15>- 2
Rc<0:15> +	Rc<0:15>- 1
repeat until	termination

Description

The source word operand is loaded into the word destination. Both the source and destination operands are addressed by the general pur-pose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered, and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction. are decremented by 1. The contents of Rs and Rd are both decremented by 2 and the operation will repeat until termination. Termination occurs when the contents of Rc are \emptyset . This instruction is interruptible.

			P۷			AFFECTED
C	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1.



IR

	LDDRB dst	, src,	Rc		
s,ns	10111	010	Rd	1001	11 + 9n*
	0 0 0 0	Rc	Rs	0000	
	*n is the	number	of itera	ations	

Operation

dst<0:7> ← src<0:7> Rs<0:15> ← Rs<0:15> - 1 Rd<0:15> ← Rd<0:15> - 1 Rc<0:15> ← Rc<0:15> - 1 repeat until termination

Description

The source byte operand is loaded into the byte destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered, and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both decremented by 1 and the operation will repeat until termination. Termination occurs when the contents of Rc are Ø. This instruction is interruptible.

			P۷			AFFECTED
С	Ζ	S		DA	H	UNAFFECTED

Flags:

P/V: Set to 1.

LOAD

memory word to memory, autoincrement.



IR

	LDI dst, src, Rc	
s,ns	10111011	Rd 0001
	0 0 0 0 Rc	Rs 1000

Operation

20

dst<0:15>	÷	src<0:15>
Rs<0:15>	*	Rs<0:15>+ 2
Rd<0:15>	÷	Rd<0:15>+2
Rc<0:15>	*	Rc<0:15> - 1

Description

The source word operand is loaded into the word destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both incremented by 2.

			₽V			AFFECTED
С	z	S		DA	н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise. LOAD memory byte to memory, autoincrement.



IR

	LDIB dst, src, Re	c	
S,NS	10111010	Rd	0001
	0000 Rc	Rs	1000

20 Operation

dst<0:7> + src<0:7> Rs<0:15> + Rs<0:15>+ 1 Rd<0:15> + Rd<0:15>+ 1 Rc<0:15> + Rc<0:15>- 1

Description

The source byte operand is loaded into the byte destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered, and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both incremented by 1.

			P٧			AFFECTED
C	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

LOAD	memory word
	to memory, auto 🗝
	increment and repeat

IR

	LDIR ds	t, src, F	ιc,	
s,ns	1011	1011	Rd	0001
	0000	Rc	Rs	0 0 0 0

LDIR

*n is the number of iterations.

11 + 9n* 0	peration
------------	----------

dst<0:15>	*	src<0:15>
Rs<0:15>	+	Rs<0:15>+ 2
Rd<0:15>	+	Rd<0:15>+ 2
Rc<0:15>	÷	Rc<0:15>- 1
repeat unt	il t	ermination

Description

The source word operand is loaded into the word destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered, and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both incremented by 2 and the operation will repeat until termination. Termination occurs when the contents of Rc are Ø. This instruction is interruptable.

			P۷			AFFECTED
C	Z	S		DA	Η	UNAFFECTED

Flags:

P/V: Set to 1.


LOAD	memory	byte	to	me
	autoind			



R	S,NS 10111010 Rd 0001 11	+ 9n* Operation
	0000 Rc Rs 0000	dst<0:7> ← src<0:7>
		Rs<0:15> ← Rs×0:15>+ 1
	<pre>*n is the number of iterations.</pre>	Rd<0:15> ← Rd<0:15>+ 1
		Rc<0:15> ← Rc<0:15>- 1
		repeat until termination
		Description
		The source byte operand is loaded into the byte destina- tion. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction The contents of the source are unaltered and the origi- nal destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both incremented by 1 and the operation will repeat until termination. Termination occurs when the contents of Rc are Ø. This instruction is interruptible.
	x	
	PV AFFECTED	Flags:
	C Z S DA H UNAFFECTED	
		P/V: Set to 1.

load	long word register	
	to memory	





11 Operation

> dst<0:31> + src<0:31>

14

Description

The long word contents of the source register are loaded into the destination. The source operand is always a general purpose long word register designated by the Rs field of the instruction. The long word destination is determined from the

18

Flags are not affected.

AFFECTED

UNAFFECTED

Н

D4

applicable addressing mode. The contents of the source are unaffected, and the original contents of the destination are lost.

LOAD long word into register.



			· · · · · · · · · · · · · · · · · · ·
	LDL Rd, src	_	
R	S,NS 10010100 Rs Rd	5	Operation
	LDL Rd, src		dst<0:31> + src<0:31>
I	M S,NS 000101000000 Rd	11	
	31 OPERAND 16		
			Description
			The source operand long word
	LDL Rd, src		is loaded into the destination long word register. The
I	R ^S ,NS00010100 Rs≠0 Rd	11	source operand is determined by the applicable addressing
	LDL Rd, src		mode and the destination is
D		10	always a general purpose register designated by the
וע		12	Rd field of the instruction. The contents of the source
	ADDRESS		operand are unaltered while the original contents of the
	LDL Rd, src		destination are lost.
D	SSO 01010100 0000 Rd	13	
	O SEGMENT OFFSET		
-	LDL Rd, src		
D	A SLO 010101000000 Rd	15	
	1 SEGMENT		
	OFFSET		
	LDL Rd, src		
Х		13	
		()	
	ADDRESS		
	LDL Rd, src		
Х	SS0 01010100 Rs≠0 Rd	13	
	0 SEGMENT OFFSET		
	LDL Rd, src		
v		16	
X		16	
	1 SEGMENT OFFSET		
	LDRL Rd, src		
R/	S, NS 0 0 1 1 0 1 0 1 0 0 0 0 Rd	17	
	DISPLACEMENT		
Bł	LDL Rd, src		
Dı		17	
	DISPLACEMENT		Flags are not affected.
	LDL Rd, src		
BX		17	AFFECTED
	R×		C Z S PV DA H UNAFFECTED

LOAD	IMMEDI	ATE long word to memory		
IR	s,NS	LDL Rd, IM	17	Operation
		31 OPERAND 16 15 OPERAND 0		dst <0:31> ← IM <0:31>
DA	NS	LDL Rd, IM		Description The immediate long word data
DA	10	31 OPERAND 16	20	following the instruction in memory is loaded into the destination long word operand. The destination operand is
		15 OPERAND O ADDRESS		determined by the applicable addressing mode. The original contents of the destination are lost.
DA	SSO	LDL Rd, IM	21	
		31 OPERAND 16 15 OPERAND 0		
		0 SEGMENT OFFSET		
DA	SLO		3	
		31 OPERAND 16 15 OPERAND 0 1 SEGMENT 0		
		OFFSET		
Х	NS	LDL Rd, IM 0 1 0 0 1 1 0 1 Rd≠0 0 1 1 1 2	1	
		31 OPERAND 16 15 OPERAND 0		
		ADDRESS		
Х	SSO	0 1 0 0 1 1 0 1 Rd≠0 0 1 1 1 2 31 OPERAND 16	1	
		15 OPERAND 0 0 SEGMENT OFFSET		
v		LDL Rd, IM		
Х	SLO	31 OPERAND 16	4	Flags are not affected.
		15 OPERAND 0 1 SEGMENT OFFSET		C Z S PV DA H UNAFFECTED

LOAD multiple registers


LDM

into memory

		<i>,,,</i> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
IR	s,ns	LDM dst, Rs, N 0 0 0 1 1 1 0 0 Rd 1 0 0 1 Rs N	Operation
DA	NS	LDM dst, Rs, n 0 1 0 1 1 1 0 0 0 0 0 0 1 0 0 1 Rs N. ADDRESS	Description A specified number of 16-bit general purpose registers are loaded into memory.
DA	SS0	LDM dst, Rs, n 0 1 0 1 1 1 0 0 0 0 0 0 1 0 0 1 Rs N 1 SEGMENT OFFSET	Loading will take place into consecutive memory locations with ascending addresses. The first register to be saved is specified in the Rs field of the instruction and registers will be accessed in ascending order, with Rø following R15. The number of
DA	SLO	LDM dst, Rs, n 0 1 0 1 1 1 0 0 0 0 0 0 1 0 0 1 Rs N 1 SEGMENT	registers to be saved is specified in the N field of the instruction. A Ø in this field represents 1 register, etc. The destination address is determined by the applicable addressing mode using the Rd field of the instruction. The first register will be saved at this address.
X	NS	OFFSET LDM dst, Rs, n 0 i 0 1 1 1 0 0 Rd≠0 1 0 0 1 15 + 3n Rs N ADDRESS	Succeeding registers will be saved at successive memory locations. The contents of the general purpose registers are not altered. This instruc- tion is not interruptible.
Х	SS0	LDM dst, Rs, n 0 1 0 1 1 1 0 0 Rd≠0 1 0 0 1 Rs N 0 SEGMENT OFFSET	
X	SLO	LDM dst, Rs, n 0 1 0 1 1 1 0 0 Rd≠0 1 0 0 1 18 + 3n Rs N 1 SEGMENT OFFSET ·	
		C Z S PV DA H UNAFFECTED	Flags are not affected.

LOAD multiple registers from memory







Description

A specified number of general purpose registers are loaded with words from consecutive memory locations with ascending addresses. The first register to be loaded is specified in the Rd field of the instruction. The registers will be addressed in ascending order for loading. with RØ following R15. The number of registers to be loaded is specified in the 'N' field of the instruction. A Ø in this field represents 1 register, etc. A source operand address is generated according to the applicable addressing mode specified by the Rs field of the instruction. The first register will be loaded from this location. Succeeding registers will be loaded from successive memory locations. The memory contents are not altered. This instruction is not interruptible.














 $\star n$ is the number of decrementations.

 $(n = \emptyset \text{ if initial state of } \mathcal{M}1 \text{ was } 1)$

Description

There is an external input called Micro-in (μ L) and an output called Micro-out (μ O). The MREQ instruction tests the state of the μ LI input. If the μ LI input is 1, the instruction terminates If the μ LI input is zero, the μ O output is activated and the general purpose register designated by the Rc field of the instruction is decremented by 1. The state of the μ LI line is tested, and the contents of Rc are repeatedly decremented until they reach zero. The instruction then terminates with the μ O line active if μ I is set, or with the μ O line inactive if μ I is not set.

F	-1	a	gs	:

s	Z	
0	0	Instruction terminated after initial test of μ
0	1	Instruction terminated due to contents of Rc reaching zero.
1	1	Instruction terminated due to μ l input being 1 after μ 0 input was activated.

	z	s				AFFECTED
С			P۷	DA	Н	UNAFFECTED



UD50	
MRES S,NS 0 1 1 1 1 0 1 1 0 0 0 0 1 0 0	0 1 7
	Operation
	$\mathcal{M} 0 \neq \emptyset$
	2
	Description
	The multi-micro out line \mathcal{M} 0 is reset.
	·
AFFECTED	Flags are not affected.
C Z S PV DA H UNAFFECTED	




MSET S,NS 0 1 1 1 1 0 1 1 0 0 0 0 1 0 0 0	7	
		Operation /LO ← 1
		Description The multi-micro out line MO is set. Note that this operation performs an unconditional setting of the MO line, independent of the state of the multi- micro in line MI.

						AFFECTED
C	z	s	P۷	DA	н	UNAFFECTED

MILTIPY register with word





Operation

dst<0:31> + dst<0:15>X src<0:15>


Description

The least significant word of a destination register pair (multiplicand) is multiplied by the contents of a source word operand (multiplier). The result is loaded into the destination, which is a general purpose register pair, designated by the Rd field of the instruction. The source operand is determined from the applicable addressing mode. Both the multiplicand and multiplier are treated as signed two's complement 16 bit integers. The original contents of the destination are lost. The source contents are unaltered.


- C: Set to 1 if product is less than -215 or greater than/equal to 2^{15} . Reset otherwise.
- Z: Set to 1 if product is zero. Reset otherwise.
- S: Set to 1 if product is negative. Reset otherwise.



MULTIPLY register with long word




NEGATE word




NEG

NEGATE byte




NEGE






OR







OUTPUT word from memory to 1/0 port, autodecrement and repeat.




OTDR dst, src, Rc IR S,NS 00111011 Rs 1010 11 + 10n* Operation 0000 dst<0:15> ↔ src<0:15> 0000 Rc Rd Rs<0:15> ← Rs<0:15>- 2 *n is the number of iterations Rc<0:15> ← Rc<0:15>- 1 repeat until termination Description A Data word in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 2. The contents of the general purpose register designated by Rc are decremented by 1. The instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

-						
			PV			AFFECTED
С	z	S		DA	Н	UNAFFECTED


Flags:

OUTPUT byte to 1/0 port,

and repeat



This is a system instruction.



-		_					
				PV			AFFECTED
[;	Z	s		DA	Н	UNAFFECTED

Flags:

OUTPUT word to 1/0 port,

from memory, autoincrement
and repeat



This is a system instruction.

IR

	OTIR dst	, src, R	c		
S,NS	0011	1011	Rs	0010	11 + 10
	0000	Rc	Rd	0000	
					. ,

*n is the number of iterations

· 10n* Operation

dst<0:15> ↔	src<0:15>
Rs<0:15> ↔	Rs<0:15>+ 2
Rc<0:15> ↔	Rc<0:15>- 1

Description

A data word in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then incremented by 2. The contents of the general purpose register designated by Rc are decremented by 1. This instruction terminates when the result of this decrementation reaches zero. This instruction is interruptible.

		F	v		AFFECTED
С	Z	S	DA	Н	UNAFFECTED

Flags:



This is a system instruction.

IR

	OTIRB dst, src, F	lc		
S,NS	00111010	Rs	0010	11 +
	0000 Rc	Rd	0 0 0 0	

*n is the number of iterations.

+ 10n* Operation

dst<0:7>	+	src<0:7>
Rs<0:15>	*	Rs<0:15>+ 1
Rc<0:15>	~	Rc<0:15>- 1

Description

A data byte in the memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then incremented by 1. The contents of the general purpose register designated by Rc are decre-mented by 1. This instruction terminates when the result of this decrementation reaches zero. This instruction is interruptible.

			P٧			AFFECTED
с	Z	s		DA	Н	UNAFFECTED

Flags:

Flags are not affected.

IR	S,NS	0011111	Rd	Rs	10
		OUT Rs, dst			r
DA	S,NS	00111011	Rs	0110	12
		PORT	ADDRESS		

OUT Rs, dst

OUT

10 Operation

dst<0:15> + Rs<0:15>

Description

The contents of the general purpose word source register designated by the Rs field of the instruction are loaded into an output port. The port address is determined by the applicable addressing mode. The source contents are unaltered.

,

.



DA S,NS 00111010 Rs 0110 PORT ADDRESS 10 Operation

dst<0:7> + Rs<0:7>

12

Description

The contents of the general purpose byte source register designated by the Rs field of the instruction are loaded into an output port. The port address is determined by the applicable addressing mode. The source contents are unaltered.

						AFFECTED
С	z	s	PV	DA	H	UNAFFECTED

() TPUT word to 1/0 Port from memory autodecrement.



		OUTD dst, src, Ro	
IR	S,NS	00111011	Rs 1010
		0000 Rc	Rd 1000

21 Operation

+	src<0:15>
←	Rs<0:15>- 2
←.	Rd<0:15>- 2
←	Rc<0:15>- 1
	← ←.

Description

Data word in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 2. The contents of the general purpose register de-signated by Rc are decremented by 1.

			P۷			AFFECTED
C	Z	S		DA	Н	UNAFFECTED

Flags:

OUTPUT byte to I/O port from memory, autodecrement



This is a system instruction

		OUTDB dst, sr	c, Rc	
IR	S,NS	0011101	0 Rs	1010
		0000 Rc	Rd	1000

21 Operation

dst<0:7>	+	src<0:7>	
Rs<0:15>	*	Rs<0:15>-	1
Rc<0:15>	+	Rc<0:15>-	1

Description

Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

			P۷			AFFECTED
С	z	s		DA	H	UNAFFECTED

Flags:

OUTPUT word to 1/0 port from memory autoincrement

OUTI	dst,	src,	Rc		

OUTI

IR

OUTI dst	, src, Ro			_	_	
0011	1.011	Rs	0	0	1	0
0000	Rc	Rd	1	0	0	0

21	Operation
41	operation

dst<0:15>	*	src<0:15>
Rs <0:15>	*	Rs<0:15>+ 2
Rc <0:15>	*	Rc<0:15>- 1

Description

A Data word in memory, addressed by the contents of the general the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The contents of the general purpose register designated by Rs are then incremented by 2. The contents of the general purpose register designated by Rc are decremented by 1.

			PV			AFFECTED
C	Z	S		DA	Η	UNAFFECTED

Flags:

OUTPUT byte to 1/0 port from memory, autoincrement



		OUTIB	dst, src, B	c	
IR	S,NS	001	11010	Rs	0010
		000	0 Rc	Rd	1000

21 Operation

dst<0:7> ←	src<0:7>
Rs<0:15> ←	Rs<0:15>+ 1
Rc<0:15> ←	Rc<0:15>- 1

Description

Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

			P٧			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:

		POP dst, src	
R	S,NS	10010111 Rs≠0 Rd	8
		POP dst, src	
IR	S,NS	00010111 Rs≠0 Rd	12
		POP dst, src	
DA	NS	0 1 0 1 0 1 1 1 Rs≠0 0 0 0 0	15
		ADDRESS	
		POP dst, src	
DA	SSO	01010111 Rs≠0 0000	16
	,	0 SEGMENT OFFSET	
		POP dst, src	
DA	SLO	01010111 Rs≠0 0000	18
		1 SEGMENT	
		OFFSET	
		POP dst, src	
Х	NS	01010111 Rs≠0 Rd≠0	16
		ADDRESS	
Х	SS0	POP dst, src 0 1 0 1 0 1 1 1 Rs≠0 Rd≠0	16
Λ		O SEGMENT OFFSET	
		POP dst, src	
х	SLO	0 1 0 1 0 1 1 1 Rs≠0 Rd≠0	19
		1 SEGMENT	
		OFFSET	

POP

AFFECTED ۶v DA н S UNAFFECTED Operation

Description

The word from the memory location addressed by the general purpose register designated by Rs, is loaded into the destination. The contents of the register designated by of the register designated by Rs are then automatically incremented by 2. Thus, if the general purpose register designated by Rs is regarded as a stack pointer, then the operation described above con be recorded as a POP. Automatical can be regarded as a POP. Any general purpose register except RØ may be utilized as a stack pointer. The destination is determined by the applicable addressing mode.

R

IR

DA


DA

DA

Х

Х

Х



POP

						AFFECTED
C	Z	S	ΡV	DA	Н	UNAFFECTED

Operation

Description

The long word from the memory location addressed by the general purpose register designated by Rs, is loaded into the destination. The contents of the register designated by Rs are then automatically incremented by 4. Thus, if the general purpose register designated by Rs is regarded as a stack pointer, then the operation described above can be regarded as a POP. Any general purpose register except RØ may be utilized as a stack-pointer. The desti-nation operand is determined by the applicable addressing mode.

	PUSH IR, src		
R	S,NS 10010011 Rd≠0 Rs	9	Operation
	PUSH IR, src		
IM	s,NS00001101 Rd≠0 1001	12	
	OPERAND	•	Description
	PUSH IR, src		The contents of the register
IR	S,NS 0 0 0 1 0 0 1 1 Rd≠0 Rs	13	designated by the Rd field of the instruction are decre- mented by 2. The source word
	PUSH IR, src		operand is then loaded into the the memory location addressed
DA	NS 01010011 Rd≠0 0000	13	by the general purpose register designated in the Rd field of the instruction. Thus, if the
	ADDRESS		general purpose register designated by Rd is regarded
	PUSH IR. src		as a stack pointer, then the operation described above can
DA	SS0 0 1 0 1 0 0 1 1 Rd≠C 0 0 0 0	14	be regarded as a PUSH. Any general purpose register except RO can be utilized as
	O SEGMENT OFFSET		a stack pointer. The source operand is determined by the
	PUSH IR, src		applicable addressing mode.
DA	SL0 0 1 0 1 0 0 1 1 Rd≠0 0 0 0 0	16	
	1 SEGMENT		
	OFFSET		
	PUSH IR, src		
Х	NS 0 1 0 1 0 0 1 1 Rd≠0 Rs≠0	14	
	ADDRESS		
.,	PUSH IR, src		
Х	SSO 0 1 0 1 0 0 1 1 Rd≠0 Rs≠0 0 SEGMENT OFFSET	14	
	U SEGNENT UFFSET		
Х	PUSH IR, src SLO 0 1 0 1 0 0 1 1 Rd≠0 Rs≠0	1-	
^	SLO 0 1 0 1 0 0 1 1 Rd≠0 Rs≠0 1 SEGMENT	17	
	OFFSET		
	······································		

Flags are not affected.


AFFECTED

UNAFFECTED

Н

Z S PV DA





AFFECTED C Z S PV DA H UNAFFECTED 12 Operation

19

Description____

The contents of the register designated by the Rd field of the instruction are decremented by 4. The source long word operand is then loaded into the memory location addressed

- 20 the memory location addressed by the general purpose register designated in the Rd field of the instruction. Thus, if the general purpose register 20 designated by Rd is regarded
- 20 designated by Rd is regarded as a stack pointer, then the operation described above can be regarded as a PUSH. Any general purpose register except RO can be utilized as a stack pointer. The source
- 21 operand is determined by the applicable addressing mode.


23

21

21

24





Flags are not affected.

1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -

Operation

Description The selected bit of the word destination is reset to Ø. The remaining 15 bits are unaltered. The destination is determined by the applicable addressing mode, while the bit to be reset is

determined by the binary value of the b field of

the instruction.


AFFECTED

DA 🛛 H

UNAFFECTED

R






10 Operation

Description

The selected bit of the word destination is reset to Ø. The destination word operand is the general purpose register designated by the Rd field of the instruction. The bit of the destination register to be reset is determined by binary decode of the least significant 4 bits of a general purpose word register. This register is designated by the Rs field of the instruction. The remaining 15 bits of the destination are unaltered.

						AFFECTED
с	Z	s	PV	DA	Н	UNAFFECTED





Flags are not affected.

AFFECTED


UNAFFECTED

DA

н

S PV





Operation

10

Description

The selected bit of the byte destination is reset to Ø. The destination byte operand is the general purpose register designated by the Rd field of the instruction. The bit of the destination register to be reset is determined by binary decode of the least significant 3 bits of a general purpose word register. This register is designated by the Rs field of the instruction. The remaining 7 bits of the destination are unaltered.

					AFFECTED
С	z	s	PV DA	н	UNAFFECTED



Operation

7

Description


The CPU flags C,Z,S, and P/V are reset or unaltered, according to the bit settings in the instruction field as described in the table below.

Instruction bit	if = Ø	if l	
7	no effect	reset C flag	
6	no effect	reset Z flag	
5	no effect	reset S flag	
4	no effect	reset P/V flag	

с	Z	S	PV			AFFECTED
				DA	H	UNAFFECTED

Flags: See above from subroutine






	Operation
Non segmented	Segmented
if CC condition met	if CC condition met
PC + (R15 <0:15>)	PC segment + (RR14<0:22>)
R15<0:15>←R15<0:15>+ 2	R15<0:15> + R15<0:15>+ 3
	PC OFFSET + (RR14<0:22>)
	R15<0:15> + R15<0:15>+ 3
otherwise	otherwise
PC ← PC + 2	PC OFFSET + PC OFFSET +

Description


This instruction conditionally returns the CPU to the calling program. During a subroutine call the return address was automatically stacked. This return address is popped from the stack into the PC to effect the return. If the flags do not satisfy the conditions specified by the CC field, the PC is not loaded with the return address but merely updated to the following instruction. The stack pointer remains unaltered from its original value if there is no return.

						AFFECTED
C	Ż	S	PV	DA	H	UNAFFECTED





Operation



Description


The contents of the general purpose word register designated by the Rd field of the instructions are rotated left. The number of places to be rotated is specified by bit 1 of the instruction; zero corresponds to one place and one corresponds to two places.

Flags:

- C: loaded from last bit rotated out of destination register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of destination register changed during rotation. Reset otherwise.


С	Z	s	P/V			AFFECTED
				DA	н	UNAFFECTED





6 (one place) 7 (two places)





Description

The contents of the general purpose byte register designated by the Rd field of the instruction are rotated left. The number of places to be rotated is specified by bit 1 of the instruction; zero corresponds to one place and one corresponds to two places.


riags:

- C: Loaded from last bit rotated out of destination register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of register changed during rotation. Reset otherwise.


с	z	s	₽/V			AFFECTED
				DA	H	UNAFFECTED

ROTATE word left through carry





Operation




Description

The contents of the destination word register, designated by the Rd field of the instruction, are rotated one or two places left. The most significant bit shifted out of the destination word is loaded into the carry flag, while the previous contents of the carry flag are shifted into the least significant bit of the destination word. The number of places to be rotated is specified by bit 1 of the instruction; zero corresponds to one place and one corresponds to two places.


- C: Loaded from most significant bit rotated out of destination register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of destination contents changed during rotation. Reset otherwise.

с	Z	s	P/V			AFFECTED
				DA	Η	UNAFFECTED





Operation



Description


The contents of the destination byte register, designated by the Rd field of the instruction are rotated one or two places left. The most significant bit out of the destination byte is loaded into the carry flag, while the previous contents of the carry flag are rotated into the least significant bit of the destination byte. The number of places to be rotated is specified by bit 1 of the instruction; zero corresponds to one place and one corresponds to two places.

Fl	ags	:
----	-----	---

- C: Loaded from most significant
- bit rotated out of destination. Z: Set to 1 if result is zero.
- Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of destination changed during rotation. Reset otherwise.


С	z	s	P/v			AFFECTED
				DA	H	UNAFFECTED





Operation

9



Description


The contents of the source and destination byte registers are exchanged as shown in the operation. Both the source and destination are general purpose byte registers designated by the Rs and Rd fields of the instruction respectively. The most significant 4 bits of the destination remain unchanged.

- Z: Set to 1 if destination result is zero. Reset otherwise.
- S: Set to 1 if most significant
 bit of destination result
 is 1. Reset otherwise.

	z	s				AFFECTED
c			PV	DA	Н	UNAFFECTED







Description


Operation

The contents of the general purpose word register designated by the Rd field of the instructions are rotated right. The number of places to be rotated is specified by bit 1 of the instruction; zero corresponds to one place and one corresponds to two places.

- C: loaded from last bit rotated out of destination register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
 P/V: Set to 1 if sign of destina-
- P/V: Set to 1 if sign of destination register changed during rotation. Reset otherwise.


С	Z	s	P/V			AFFECTED
				DA	Н	UNAFFECTED





6 (one place) 7 (two places)






Description

The contents of the general purpose byte register designated by the Rd field of the instructions are rotated right. The number of places to be rotated is specified by bit 1 of the instructions; zero corresponds to one place and one corresponds to two places.

- C: Loaded from least significant bit rotated out of destination register.
- Z: Set to 1 if result is 0. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of destination register changed during rotation. Reset otherwise.

I	С	z	s	P/V			AFFECTED
I					DA	Η	UNAFFECTED





Description


The contents of the destination word register, designated by the Rd field of the instruction are rotated one or two places right. The least significant bit rotated out of the destination word is loaded into the carry flag, while the previous contents of the carry flag are shifted into the most significant bit of the destination word. The number of places to be rotated is specified by by bit 1 of the instruction; zero corresponds to one place and one corresponds to two places.

- C: Loaded from least significant
- bit rotated out of destination.
- Z: Set to 1 if result is zero.
- Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of register changed during rotation. Reset otherwise.

с	z	s	P/V			AFFECTED
				DA	Н	UNAFFECTED


ROTATE	byte right	through	
	carry		L





6 (one place) 7 (two places)

Operation



Description

The contents of the destination byte register, designated by the Rd field of the instruction are rotated one or two places right.

The least significant bit shifted out of the destination byte is loaded into the carry flag, while the previous contents of the carry flag are shifted into the most significant bit of the destination byte.

The number of rotated places to be rotated is specified by bit l of the instruction; zero corresponds to one place and one corresponds to two places.


F1	aas	:

- C: Loaded from least significant bit shifted out of destination register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of destination contents changes during rotation. Reset otherwise.

С	z	s	P/V			AFFECTED
				DA	H	UNAFFECTED


183





Operation

9



Description

The contents of the source and destination byte register are exchanged as shown in the operation. Both the source and destination are general purpose byte registers designated by the Rs and Rd fields of the instruction respectively. The most significant four bits of the destination remain unchanged.

	z	s				AFFECTED
C			PV	DA	Н	UNAFFECTED

- Z: Set to 1 if destination result is zero. Reset otherwise.
- S: Set to 1 if most significant bit of destination result is 1. Reset otherwise.





Operation

dst<0:15> +dst<0:15> -src<0:15>-C

Description

The source operand word is subtracted from the destination operand word, along with carry, to obtain the result. The subtraction is achieved by adding the two's complement of the source operand to the destination operand.

Both the source and destination are general purpose word registers designated by the Rs and Rd fields of the instruction respectively. The 16 bit result is loaded into the destination register, whose original contents are lost. The contents of the source are not affected.

- C: Reset to Ø on carry from most significant bit of result. Set otherwise.
- Z: Set to 1 if result is zero.
- Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if there is arithmetic overflow. Reset otherwise.

C	Z	s	PV			AFFECTED
				DA	A	UNAFFECTED



Operation

5

dst<0:7> ←dst<0:7>- src<0:7>- C

Description


The source operand byte is subtracted from the destination operand byte along with carry, to obtain the result. The subtraction is achieved by adding the two's complement of the source operand to the destination operand.

Both the source and destination are general purpose byte registers designated by the Rs and Rd fields of the instruction respectively. The 8-bit result is loaded into the destination register, whose original contents are lost. The contents of the source are not altered.

- C: Reset to Ø on carry from most significant bit of result. Set otherwise.
- Z: Set to 1 if result is zero. Reset otherwise.
- Reset otherwise. S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if there is arithmetic overflow. Reset otherwise.
- DA: Set to 1 always
- H: Reset to Ø if there is a carry from the most significant bit of the lower 4 bits of the result. Set otherwise.

с	z	s	₽∕v	DA	Н	AFFECTED
						UNAFFECTED





Operation

Non Segmented	Segmented
R15<0:15> + R15<0:15>- 2	R15<0:15> ← R15<0:15> - 2
(R15<0:15>) ← PC<0:15>+ 2	(RR14<0:22>) ← PC OFFSET + 2
-	R15<0:15> ← R15<0:15> - 2
-	(RR14<0:22>) ← PC SEGMENT
R15<0:15> + R15<0:15>- 2	R15<0:15> + R15<0:15>- 2
(R15<0:15>)← FCW	(RR14<0:22>) ← FCW
R15<0:15> + R15<0:15>- 2	R15<0:15> ← R15<0:15>- 2
(R15<0:15>) ← Identifier	(RR14<0:22>) ← Identifier
FCW ← (NPSAP<0:15>+ 4)	FCW ← (NPSAP<0:22>+ 10)
PC ← (NPSAP<0:15>+ 6)	PC SEGMENT ← (NPSAP<0:22> + 12)
	PC OFFSET ← (NPSAP<0:22> + 14)

Description

This instruction produces a system call trap. The system call causes the program status to be pushed into the system stack and then loads the new processor status using NPSAP.

The status stored on the stack comprises the program counter return address, and the flag control word (FCW) as well as the system call instruction itself, as the Identifier.

The new program counter and FCW are obtained from the NPSAP and are loaded into the relevant CPU registers to cause the transfer of control. The 8 bit N field of the instruction is user definable, and thus allows up to 256 identifiers.

Flags:

As specified by the new FCW.

C	z	s	PV	DA	Н	AFFECTED
						UNAFFECTED

SHIFT word arithmetic (dynamic)



S	DA	d	st	, I	Rs							_	
1	0	1	1	0	0	1	1	Rd	1	0	1	1	1
					1	Rs							

*n is the number of places shifted.

Operation

5 + 3n* dst<0:15> + dst<0:15> shifted

Description

The contents of a general purpose word register designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose word register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift, and a negative number indicates a right shift. The magnitude of the shift must be in the range -16 to +16.

This operation is identical to the operation SDL apart from the treatment of the most significant bit of the word, bit 15. This bit is unaltered during right shifts, and shifts into the adjacent bit, bit 14. For left shifts, the bit is treated in an identical manner to other bits of the register. Thus a signed operand has the sign preserved during right shifts.

С	z	s	P۷			AFFECTED
				DA	Н	UNAFFECTED


Flags:

C: Loaded from bit 15 shifted out of destination register (left shift) or from bit \emptyset shifted out of the destination register (right shift).

Z: Set to 1 if the result is zero. Reset otherwise.S: Set to 1 if most significant bit of resultant destination register is 1. Reset otherwise.

P/V: Set to 1 if sign of destination register is changed during shift. Reset otherwise.





*n is the number of places shifted.

Description

The contents of a general purpose byte register designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose word register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift and a negative number indicates a right shift. The magnitude of the shift must be in the range -8 to +8.


This operation is identical to the operation SDLB apart from the treatment of the most significant bit of the byte, bit 7. This bit is unaltered during right shifts, and shifts into the adjacent bit, bit 6. For left shifts, the bit is treated in an identical manner to other bits of the register. Thus a signed operand has the sign preserved during right shifts.

c	z	s	PV			AFFECTED
				DA	Н	UNAFFECTED

Flags .

- C: Loaded from bit 7 shifted out of destination register (left shift) or from bit \emptyset shifted out of the destination register (right shift).
- Z: Set to 1 if the result is zero. Reset otherwise.
- S: Set to 1 if most significant bit of resultant destination register is 1. Reset otherwise.
- $\mathsf{P}/\mathsf{V} \colon$ Set to 1 if sign of destination register is changed during shift. Reset otherwise.





 $\frac{\text{Operation}}{\text{dst}<0:31>\leftarrow} \text{dst}<0:31>\text{ shifted}$

*n is the number of places shifted.

Description

The contents of a general purpose long word register designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift, and a negative number indicates a right shift. The magnitude of the shift must be in the range -32 to +32.

This operation is identical to the operation SDLL apart from the treatment of the most significant bit of the long word, bit 31. This bit is unaltered into the adjacent bit, bit 30. For left shifts, the bit is treated to other bits of the register. Thus a signed operand has the sign preserved during right shifts.

C	Z	S	P٧			AFFECTED
				DA	н	UNAFFECTED

- C: Loaded from bit 31 shifted out of destination register (left shift) or from bit \emptyset shifted out of the destination register (right shift).
- Z: Set to 1 if the result is zero. Reset otherwise.
- S: Set to 1 if most significant bit of resultant destination register is 1. Reset otherwise.
- P/V: Set to 1 if sign of destination register is changed during shift. Reset otherwise.



S	DL	d	st	, I	Rs									
Γ	0	1	1	0	0	1	1	Rd	0	0	1	1	15 +	3n*
					[٦s								-

*n is the number of places shifted

Operation

 $dst<0:15> \leftarrow dst<0:15>$ shifted

Description

The contents of a general purpose word register designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose word register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift, and a negative number indicates a right shift. The magnitude of the shift must be in the range -16 to +16.

- C: Loaded from the last bit shifted out of the destination register.
- Z: Set to 1 if the result is zero. Reset otherwise.
- S: Set to 1 if result is negative.
- Reset otherwise.

P/V:	Undefi	ined.
------	--------	-------

с	z	s	,			AFFECTED
			PV	DA	Н	UNAFFECTED



SI	DLE	3 (ls	t,	R	5			_		_		
1	0	ł	1	0	0	1	0	Rd		þ	0	1	1
					I	Rs							

*n is the number of places shifted

15 + 3n* Operation

dst <0:7> ← dst <0:7> (shifted)

Description

The contents of a general purpose byte register designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose byte register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift, and a negative number indicates a right shift. The magnitude of the shift must be in the range -8 to +8.

- C: Loaded from the last bit shifted out of the destination register
- Z: Set to 1 if the result isØ. Reset otherwise.
- S: Set to 1 if the result is negative. Reset otherwise.
- P/V: Undefined.

с	z	s				AFFECTED
			PV	DA	Н	UNAFFECTED

SHIFT long word logical (dynamic)

.



SI		. (ds	t,	Rs	5	_		-	_			ł	
1	0	1	1	0	0	1	1	Rd	0	1	1	1	15	÷
					1	٦s								

*n is the number of places shifted.

+ 3n* Operation

 $dst < 0:31 > \leftarrow dst < 0:31 > (shifted)$

Description

The contents of a general purpose register pair des-ignated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose word register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift, and a negative number indicates a right shift. The magnitude of the shift must be in the range -32 to +32.

Flags:


- C: Loaded from the last bit shifted out of the destination register.
- Z: Set to 1 if the result is zero.
- Reset otherwise. S: Set to 1 if result is
- negative. Reset otherwise.
- P/V: Undefined.

с	z	s				AFFECTED
			PV	DA	Н	UNAFFECTED

•

SET bit in word (static)





Flags are not affected.

AFFECTED

UNAFFECTED

S PV DA H



SET dst, Rs S,NS 0 0 1 0 0 1 0 1 0 0 0 0 Rs Rd Rd

Operation

10


Description

The selected bit of the word destination is set to 1. The destination word operand is the general purpose register designated by the Rd field of the instruction. The bit of the destination register to be set is determined by a binary decode of the least significant 4 bits of a general purpose word register. This register is designated by the Rs field of the instruction. The remaining 15 bits of the destination are unaltered.

\Box						AFFECTED
С	z	S	PV	DA	н	UNAFFECTED

Flags are not affected.





Flags are not affected.

196

AFFECTED

UNAFFECTED

DA



0000

Rd

SETB dst, Rs s,NS 00100100

10 Rs

Operation

Description

The selected bit of the byte destination is set to 1. The destination byte operand is the general purpose register designated by the Rd field of the instruction. The bit of the destination register to be set is determined by binary decode of the least signficant 3 bits of a general purpose word register. This register is designated by the Rs field of the instruction. The remaining 7 bits of the destination are unaltered.

						AFFECTED
C	Z	S	P٧	DA	н	UNAFFECTED

Flags are not affected.



Operation

7

Description

The CPU flags C,Z,S and P/V are set or unaltered, according to the bit settings in the instruction field as described in the table below.

Instruction bit	lfø	If 1
7	no effect	set C flag
6	no effect	set Z flag
5	no effect	set S flag
4	'no effect	set P/V flag

С	z	S	PV			AFFECTED
				DA	H	UNAFFECTED

Flags:

See above.



DA

0	0	1	1	1	0	1	0	Rd	0	1	0	1
---	---	---	---	---	---	---	---	----	---	---	---	---

12 Operation

Rd<0:7> + src<0:7>

Description

A general purpose byte destination register designated by the Rd field of the instruction is loaded from an input port.

The port address is determined directly from the instruction. The original contents of the destination are lost.

The instruction is similar in operation to the corresponding standard 1/0 instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard 1/0 instructions, transfers take place on the least significant eight lines.

						AFFECTED
c	Z	s	P۷	DA	Н	UNAFFECTED

Flags are not affected.



This is a system instruction.

7	•	
	ĸ	
	11	

	SINDB dst, src,	Rc
S,NS	00111010	Rs 1001
	0000 Rc	Rd 1000

21 Operation

dst<0:7> ← src<0:7> Rd<0:15> ← Rd<0:15> - 1 Rc<0:15> ← Rc<0:15> - 1

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose registers designated by Rd and Rc are then decremented by 1.

This instruction is similar in operation to the corresponding standard 1/0 instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard 1/0 instructions transfers take place on the least significant eight lines.

			PV			AFFECTED
Ċ	Z	s		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise.



This is a system instruction.

SPECIAL INPUT byte from 1/0 port to memory, autodecrement and repeat.

IR

	\$11	١D	RE	3	dst,src.R	c		
s,ns	0 0)	1	1	1010	Rs	1001	11 + 10
	0 ()	0	0	Rc	Rd	0000	

* n is the number of iterations.

n* Operation

dst<0:7> + src<0:7> Rd<0:15> + Rd<0:15> - 1 Rc<0:15> + Rc<0:15> - 1 repeat until termination

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into the memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then decremented by 1. The contents of the general purpose register designated by Rc are decremented by 1. The instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

This instruction is similar in operation to the corresponding standard 1/0 instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard 1/0 instructions transfers take place on the least significant eight lines.

			P۷			AFFECTED
C	Z	S		DA	Н	UNAFFECTED

Flags;

P/V: Set to 1.

SPECIAL INPUT byte from 1/0 port to memory, autoincrement.



		SINIB dst, src, Rc							
IR	S,NS	00111010	Rs 0001						
		0000 Rc	Rd 1000						

Operation

21

dst<0:7> ← src<0:7> Rd<0:15> ← Rd<0:15> + 1 Rc<0:15> ← Rc<0:15> - 1

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose registers designated by Rd are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.

			P۷			AFFECTED
С	z	s		DA	н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise. SPECIAL INPUT byte from 1/0 port to memory, autoincrement and repeat



IR

	SINIRBO	lst, src,	Rc,			
s,ns	0011	1010	Rs	0001	11 + 10n*	0pe
1	0 0 0 0	Rc	Rd	0 0 0 0		dst
	*n is tl	he number	of ite	rations.		Rd<

* Operation

dst<0:7> + src<0:7> Rd<0:15> + Rd<0:15> + 1 Rc<0:15> + Rc<0:15> - 1 repeat until termination

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1. This instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.


This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.

			P۷			AFFECTED
С	Z	s		DA	н	UNAFFECTED

Flags:

P/V: Set to 1.






Description

The contents of the word destination register are shifted left. The destination is a general purpose word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 16. The n field is a 16 bit positive integer in 2's complement notation.

- C: Loaded from the most significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise
- nation is 1. Reset otherwise. P/V: Set the 1 if sign of register changed during shift operation. Reset otherwise.

с	z	s	PV			AFFECTED
				DA	Н	UNAFFECTED





*n is the number of places shifted.


Description

The contents of the byte destination register are shifted left. The destination is a general purpose byte register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 8. The n field is a 16 bit positive integer in 2's complement notation.

- C: Loaded from the most significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.
- P/V: Set to 1 if sign of register changed during shift operation. Reset otherwise.

C	z	s	ΡV	Τ		AFFECTED
				DA	H	UNAFFECTED






Description

The contents of the long word destination register are shifted left. The destination is a general purpose long word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 32. The n field is a 16 bit positive integer in 2's complement notation.

Flags;

- C: Loaded from the most significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise
- wise. P/V: Set to 1 if sign of register changedduring shift operation. Reset otherwise.

с	z	SPV			AFFECTED
			DA	Н	UNAFFECTED



*n is the number of places shifted.

SLL


Description

The contents of the word destination register are shifted left. The destination is a general purpose word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 16. The n field is a 16 bit positive integer in 2's complement notation.

- C: Loaded from the last bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.
- P/V: Undefined.

с	z	s				AFFECTED
			₽₩	DA	Н	UNAFFECTED





*n is the number of places shifted

Operation




Description

The contents of the byte destination register are shifted left. The destination is a general purpose byte register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 8. The n field is a 16 bit positive integer in 2's complement notation.

С	z	s				AFFECTED
			PV	DA	H	UNAFFECTED

- C: Loaded from the last bit shifted out of the
- register. Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.
- P/V: Undefined.



*n is the number of places shifted

.

Description

The contents of the register pair are shifted left. The register pair is designated by the Rd field of the instruction. The magnitude of the shift is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 32. The n field is a 16 bit positive integer in 2's complement notation.

Flags:

- C: Loaded from the most significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.S: Set if the most significant
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.

P/V: Undefined.

с	z	s				AFFECTED
			PV	DA	Н	UNAFFECTED



IR

	SOTDRB dst, src, Rc								
S,NS	0011	1010	Rs	1011	11				
	0000	Rc	Rd	0000					

*n is the number of iterations.

+ 10n* Operation

dst<0:7> ←	src<0:7>
Rs<0:15> ↔	Rs<0:15>- 1
Rc<0:15> ←	Rc<0:15>- 1
repeat until	termination

Description

A Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 1. The contents of the general purpose register designated by the Rc field is decremented by 1. The instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.

		AFFECTED				
С	z	s		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1.

SPECIAL OUTPUT byte from memory to 1/0 port, autoincrement and repeat.

IR



SOTIRBdst, src, Rc 11 + 10n* Operation 00111010 0011 Rs S.NS 0 0 0 0 000 Rc Rc

*n is the number of iterations.

dst<0:7>	*	src<0:7>
Rs<0:15>	+	Rs<0:15>+ 1
Rc<0:15>	÷	Rc<0:15>- 1

Description

A data byte in the memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction. is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1. This instruction terminates when the result of this decrementation reaches zero. This instruction is interruptible.

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard 1/0 instructions transfers take place on the least significant eight lines.

			P۷			AFFECTED
C	Ζ	S		DA	н	UNAFFECTED

Flags:

P/V: Set to 1.



SPECIAL OUTPUT byte from register to 1/0 port



 $\frac{\text{Operation}}{\text{dst}<0:7>} \leftarrow \text{Rs}<0:7>$

Description

The contents of the general purpose byte source register designated by the Rs field of the instruction are loaded into an output port. The port address is determined directly from the instruction. The source contents are unaltered. The instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines, for standard 1/0 instructions transfers take place on the least significant eight lines.

						AFFECTED
C	Z	S	P٧	DA	Н	UNAFFECTED

Flags are not affected.

SPECIAL OUTPUT byte from memory to 1/0 port, autodecrement.



CLOCK CYCLES

IR

	SOUTDB dst, src,	Rc		
s,ns	00111010	Rs	1011	21
	0000 Rc	Rd	1000	

Operation

dst<0:7>	÷	src<0:7>	
Rs<0:15>		Rs<0:15>-	1
Rc<0:15>	←	Rc<0:15>-	1

Description

Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

This instruction is similar in operation to the corresponding standard 1/0 instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard 1/0 instructions transfers take place on the least significant eight lines.

			PV			AFFECTED
. C	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise. SPECIAL OUTPUT

byte from memory to I/O port, autoincrement.



This is a system instruction.

		SOUTIB dst, src,	Rc
IR	S,NS	00111010	Rs 0011
		0000 Rc	Rd 1000

Operation

21

dst<0:7> +	src<0:7>
Rs<0:15> ≁	Rs<0:15>+ 1
Rc<0:15> +	Rc<0:15>- 1

Description

Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

This instruction is similar in operation to the corresponding standard 1/0 instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard 1/0 instructions transfers take place on the least significant eight lines.


Γ		Γ	ΡV			AFFECTED
с	z	s		DA	н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.







Description

The contents of the word destination register are shifted right. The destination is a general purpose word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 16. The n field is a 16 bit negative integer in 2's complement notation.

This operation is identical to the operation SRL apart from the treatment of the most significant bit of the word, bit 15. This bit is unaltered during the shift operation, and shifts into the adjacent bit, bit 14. Thus a signed operand has the sign preserved during the shifting operation.

- C: Loaded from the least significant bit shifted
- out of the register. Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.
- P/V: Reset.


с	z	s	P۷			AFFECTED
				DA	н	UNAFFECTED

SHIFT

byte arithmetic right









┢╱╌╌╸┙╌╱С

Description

The contents of the byte destination register are shifted right. The destination is a general purpose byte register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 8. The n field is a 16 bit negative integer in 2's complement notation.

This operation is identical to the operation SRLB apart from the treatment of the most significant bit of the byte, bit 7. This bit is unaltered during the shift operation, and shifts into the adjacent bit, bit 6. Thus a signed operand has its sign preserved during the shifting operation.

Flags:

- C: Loaded from the least significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.


P/V: Reset.

C	Z	S	PV			AFFECTED
				DA	Н	UNAFFECTED


SHIFT long word right arithmetic







*n is the number of places shifted.



Description

The contents of the long word destination register are shifted right. The destination is a general purpose long word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 32. The n field is a 16 bit negative integer in 2's complement notation.

This operation is identical to the operation SRLL apart from the treatment of the most significant bit of the long word, bit 31. This bit is unaltered during the shift operation, and shifts into the adjacent bit, bit 30. Thus a signed operand has its sign preserved during the shifting operation.

Flags:

- C: Loaded from the least significant bit shifted out of the register.
- Z: Set to I if result is Ø. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.
- P/V: Reset.


21	7

AFFECTED

UNAFFECTED







Description


The contents of the word destination register are shifted right. The destination is a general purpose word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 16. The n field is a 16 bit negative integer in 2's complement notation.

С	Z	S				AFFECTED
			PV	DA	Н	UNAFFECTED

- C: Loaded from the least significant bit shifted
- out of the register. Z: Set to l if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant desti-
- nation is 1. Reset otherwise.
- P/V: Undefined.




R



*n is the number of places shifted.

Operation



Description


The contents of the byte destination register are shifted right. The destination is a general purpose byte register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 8. The n field is a 16 bit negative integer in 2's complement notation.

Flags:


- C: Loaded from the least significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.

P/V: Undefined.

z	s				AFFECTED
		P٧	DA	Н	UNAFFECTED
		ΓV	UA	п	



R



Description


The contents of the long word destination register are shifted right. The destination is a general purpose register pair designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 32. The n field is a 16 bit negative integer in 2's complement notation.

с	z	s				AFFECTED
			PV	DA	Н	UNAFFECTED

- C: loaded from the least significant bit shifted out of the register.
- Z: Set to l if result is ≇ero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.
- P/V: Undefined.

SUBTRACT word from register





- register designated by the Rd field of the instruction. The result is loaded into the destination. The source operand is obtained using the applicable addressing mode. The original

contents of the destination register are lost while those of the source operand are

- C: Reset on carry from most significant bit of result. Set to 1 otherwise (i.e., borrow).
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 on arithmetic overflow. Reset otherwise.

AFFECTED

UNAFFECTED

SUBTRACT byte from register



		SUBB Rd, src		
R	S,NS	10000010	Rs	Rd
		SUBB Rd, src		
IM	S,NS	0 0 0 0 0 0 1 0	0 0 0 0	Rd
		OPERAND		
IR	S.NS	SUBB Rd, src 0 0 0 0 0 0 1 0	Rc+0	Rd
	•,•	0000010	NS F U	NU
		SUBB Rd, src		
DA	NS	0 1 0 0 0 0 1 0	0000	Rd
		ADD	RESS	
		SUBB Rd, src		
DA	\$\$0	0 1 0 0 0 0 1 0	0 0 0 0	Rd
		O SEGMENT	OFF	SET
		SUBB Rd, src		
DA	\$L0	0 1 0 0 0 0 1 0	0 0 0 0	Rd
		1 SEGMENT		
		OFF	SET	
		SUBB Rd, src		
х	NS	01000010	Rs≠0	Rd
Λ			RESS	
		SUBB Rd, src	- <i>(</i>)	
Х	\$\$0	0 1 0 0 0 0 1 0	Rs≠0	Rd
		O SEGMENT	OF	FSET
		SUBB Rd, src		
Х	SLO	0 1 0 0 0 0 1 0	Rs≠0	Rd
		1 SEGMENT		

ţ.

С	z	s	P٧	DA	н	AFFECTED
						UNAFFECTED

Operation

6

7

7

9

dst<0:7> +dst<0:7⁵ - src<0:7>

Description

The source byte operand contents are subtracted from the contents of the general purpose byte register designated by the Rd

- field of the instruction. The result is loaded into the destination. The source operand is obtained using the applicable
- is obtained using the applicable addressing mode. The original contents of the destination register are lost and those of the source operand are unaltered.
- 10

12


10

10

13

- C: Reset on carry from most significant bit of result. Set to 1 otherwise (i.e., borrow).
- Z: Set to 1 if result is 'zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 on arithmetic overflow. Reset otherwise.
- DA: Set to 1 always.
- H: Reset on carry from most significant bit of lower 4 bits of result. Set otherwise (i.e., borrow).

SUBL



С	z	s	P۷			AFFECTED
				DA	Н	UNAFFECTED

8

Operation

dst<0:31> +dst<0:31>- src<0:31>

14

Description

The source long word operand contents are subtracted from the contents of the general purpose register pair designated by the Rd field

- 14 of the instruction. The result is loaded into the destination. The source operand is obtained using the applicable addressing
- 15 mode. The original contents of the destination register are lost while those of the source operand are unaltered.
- 16

18

- 16


16

19

- C: Reset on carry from most significant bit of result. Set to 1 otherwise (i.e., borrow).
- Z: Set to 1 if result is Ø. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 on arithmetic overflow. Reset otherwise.

TEST condition codes and set a bit in word





Operation

5

dst<∅>, ← l if condition is met.

Description


The contents of the flags are compared with those specified by the CC field of the instruction. If the comparison is successful, the least significant bit of the destination word is set to 1. Otherwise this bit is unaffected. Remaining bits of the destination are not altered.

						AFFECTED
С	z	S	₽/V	DA	H	UNAFFECTED

Flags are not affected.

TEST condition codes, and set a bit in byte





Operation

5

Dst <∅> ← 1 if condition is met.

Description

The contents of the flags are compared with those specified by the CC field of the instruction. If the comparison is successful, the least significant bit of the destination byte is set to 1. Otherwise, unaffected. Remaining bits of the destination are not altered.

						AFFECTED
С	z	s	P۷	DA	Н	UNAFFECTED

Flags are not affected.

TEST dst 0100 R 10001101 Rd 7 S.NS TEST dst IR 0 0 0 0 1 1 0 1 Rd 0100 8 S.NS TEST dst 0100 DA NS 0 1 0 0 1 1 0 1 0 0 0 0 11 ADDRESS TES<u>T dst</u> DA 1001101 0 0 0 0 0 1 0 0 12 **SSO** 0 OFFSET SEGMENT 01001101 0 0 0 0 14 DA SLO 0100 SEGMENT OFFSET TEST dst χ 01001101 Rd≠0 0100 NS ADDRESS TEST dst Х SSO 01001101 Rd≠0 0100 12 0 SEGMENT OFFSET TEST dst Х SLO 01001101 Rd≠0 0 1 0 0 15 SEGMENT OFFSET

TEST

	Z	S				AFFECTED
С			PV	DA	Η	UNAFFECTED

Operation

dst<0:15> + dst<0:15> V Ø

Description

The contents of the destination word operand are tested to set the appropriate flags. Testing is done by performing a logical OR operation between destination word and zero. The destination is determined by the applicable addressing mode and the contents of the destination are not altered.


12

Flags;

Z: Set to 1 if result is zero. Reset otherwise.

S: Set to 1 if result is negative. Reset otherwise.





Operation

dst<0:7> ←dst<0:7> V Ø

8

7

Description

- The contents of the destination byte operand destination are tested to set the appropriate flags. Testing is done by performing a logical OR operation between destination byte and zero. The destination is determined by the applicable
 addressing mode and the con-teste of the destination of t
 - tents of the destination are not altered.

12

14

15

12


- Z: Set to 1 if operand is zero. Reset otherwise.
- S: Set to 1 if operand is negative. Reset otherwise.
- P/V: Set to 1 if parity of operand is even. Reset otherwise.

R

Х

χ

Х



TEST

- dst<0:31> +dst<0:31> V Ø
- The contents of the long word destination are tested to set appropriate flags. Testing is done by performing a logical OR operation between destination and zero. The destination is determined by the applicable addressing mode and the contents of the

Z: Set to 1 if result is zero.

- Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.

UNAFFECTED

DA н

Þ٧

TRDB dst, src, Rc IR S,NS 0 111000 Rd 000 0 0 0 0 0000 Rc Rs

TRDB

25 Operation

Description

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address, and is loaded into the address specified by the Rd register.

The address specified by the Rd register is decremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated. This completes one iteration.

This instruction terminates after l iteration. It is a special case of the instruction TRDRB.

- Z: Undefined.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

			PV			AFFECTED
С	Z	s		DA	Н	UNAFFECTED

TRANSLATE byte, autodecrement

and repeat.



IR

 TRDRB dst, src, Rc

 S,NS
 1 0 1 1 1 0 0 0
 Rd
 1 1 0 0
 11 + 14n*
 Operation

 0 0 0 0
 Rc
 Rs
 0 0 0 0
 0
 0
 0

*n is the number of iterations

Description

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address and is loaded into the address specified by the Rd register.

The address specified by the Rd register is decremented by l to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by l, to indicate the remaining length of the string to be translated. This completes one iteration.

The instruction repeats until the contents of the Rc register reach zero, indicating that the string has been exhausted. This instruction is interruptible at the end of each iteration.

Z: Undefined. P/V: Set to 1.

			PV			AFFECTED
C	Z	S		DA	Н	UNAFFECTED

IR

	TI	RIE	3 (lst	t,	S	Ċ	, F	lc				
s,ns	1	0	1	1	1	0	0	0	Rd	0	0	0	0
	0	0	0	d		I	Rc		Rs	0	0	0	0

25 Operation

Description

The general purpose register (register pair in Am28001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address, and is loaded into the address specified by the Rd register.

The address specified by the Rd register is incremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated. This completes one iteration.

This instruction terminates after 1 iteration. It is a special case of the instruction TRIRB.

- Z: Undefined.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

			PV		AFFECTED
. C	Z	S	DA	Н	UNAFFECTED

TRIRB

TRANSLATE byte string, autoincrement and repeat

IR

	TRIRB dst, src,	Rc		
S,NS	10111000	Rd 0100	11 + 14n*	Operation
	0000 Rc	Rs 0000		

*n is the number of iterations.

Description

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address, and is loaded into the address specified by the Rd register.

The address specified by the Rd register is incremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated. This completes one iteration.

The instruction repeats until the contents of the Rc register reach zero, indicating that the string has been exhausted. This instruction is interruptible at the end of each iteration.

Flags:

Z: Undefined. P/V: Set to 1.

			P۷			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

TRANSLATE AND TEST byte, autodecrement



IR

	TRTDB, c	lst, src,	Rc	
S,NS	1011	1000	Rd	1010
	0 0 0 0	Rc	Rs	0000

Operation

25

Description

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated and tested.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated and tested.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address and is loaded into the general purpose byte register RØ for testing.

The address specified by the Rd register is decremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated and tested. This completes one iteration.

This instruction terminates after 1 iteration. It is a special case of the instruction TRTDRB.

- Z: Set to 1 if the translated byte is zero. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

	Z		P٧			AFFECTED
C		s		DA	Η	UNAFFECTED



TRANSLATE AND TEST byte autodecrement and repeat.

TRTDRB, dst, src, Rc

*n is the number of
 iterations.

R

S,NS 10111000 Rd 1110 11 + 14n* 0000 Rc Rs 1110

4n* Operation

Description

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated and tested.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated and tested.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address and is loaded into the general purpose byte register RØ for testing.

The address specified by the Rd register is decremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated and tested. This completes one iteration.

The instruction repeats until the value loaded into the RØ register is non zero or until the contents of the Rc register reach zero, indicating that the string has been exhausted. This instruction is interruptible at the end of each iteration.

- Z: Set to 1 if the translated byte is zero. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

	Z		P۷			AFFECTED
С		s		DA	Н	UNAFFECTED



IR

	TRTIB ds	t, src, F	lc	
S,NS	1011	1000	Rd	0010
	0 0 0 0	Rc	Rs	0000

Operation

25

Description

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated and tested. The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated and tested.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address, and is loaded into the general purpose byte register RØ for testing.

The address specified by the Rd register is incremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated and tested. This completes one iteration.

This instruction terminates after 1 Iteration. It is a special case of the instruction TRTIRB.

- Z: Set to 1 if the translated byte is zero. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

	Z		PV			AFFECTED
C		s		DA	H	UNAFFECTED

TRANSLATE	AND	TEST	byt	e	ľ
string, auto	incre	ment,	and	repeat	

		TRTIRB d	st, src,	Rc,			Operation
IR	S,NS	1011	1.000	Rd	0110	11 + 14n*	
		0 0 0 0	Rc	Rs	1110	÷ .	
			e number tions.	of trans	late		

RTIRE

Description

The general purpose register (register pair in Am28001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated and tested.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated and tested.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address, and is loaded into the general purpose byte register RØ for testing.

The address specified by the Rd field is incremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated and tested. This completes one iteration.

The instruction repeats until the value loaded into the RØ register is non zero, or until the contents of the Rc register reach zero, indicating that the string has been exhausted. This instruction is interruptible at the end of each iteration.

- Z: Set to 1 if the table entry is zero. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

	z		PV			AFFECTED
C		s		DA	Н	UNAFFECTED

TSET dst

TSET dst

S,NS 0 0 0 0 1 1 0 1

TSET dst

0

10001101

1001101



Rd

Rd

0000

0110

011

011

Λ


0



R

S,NS

DA



5

15

18

17

01001101

SEGMENT

TSET dst

n

Х

SS0

SLO

Х

Х

T	5E	l dş	t								
0	1	0 0	1	1	0	1	Rd≠0	0	1	1	0
1	I	SE	GM	EN	т						
					(OFF	SET				

ADDRESS

Rd≠0

OFFSET

0110

		s				AFFECTED
С	Z		P۷	DA	Η	UNAFFECTED

Operation

7

11

If dst<0:15> ← is negative then S Flag + 1

otherwise S flag + 0 dst<0:15> + FFFF


Description

14 The most significant (sign) bit of the destination word is loaded into the S flag. The contents of the destination are then set to all l's. The destination is determined by the applicable 15 addressing mode.

Flags:

S: Set to 1 if the most significant bit of the destination is 1. Reset otherwise.





Flags:

S: Set to 1 if the most significant bit of the destination is 1. Reset otherwise.

AFFECTED

UNAFFECTED



		XOR Rd, src		
R	S,NS	10001001	Řs	Rd
		XOR Rd, src		
IM	S,NS	0 0 0 0 1 0 0 1	0 0 0 0	Rd
		OPER	AND	
		XOR Rd, src		
IR	s,NS	00001001	Rs≠0	Rđ
		XOR Rd, src		
DA	NS	01001001	0000	Rd
		ADD	RESS	
		XOR Rd, src		
DA	SSO	01001001	0 0 0 0	Rd
		0 SEGMENT	OFF	SET
		XOR Rd, src		
DA	SLO	01001001	0000	Rd
		1 SEGMENT		
		OFF	SET	
		XOR Rd, src		
Х	NS	01001001	Rs≠0	Rd
		ADDR	ESS	
		XOR Rd, src		
Х	\$\$0	01001001	Rs≠0	Rd
		O SEGMENT	OFF	SET
		XOR Rd, src		
Х	SLO	0 1 0 0 1 0 0 1	Rs≠0	Rd
		1 SEGMENT	L	
		OF	FSET	

\Box	z	s	V			AFFECTED
C			PV	DA	Н	UNAFFECTED

Operation

dst <0:15> + src <0:15>@dst<0:15>

Description

4

7

7

10

11

13

11

11


14

A logical EXCLUSIVE OR operation is performed between corresponding bits of the source and destination words. The source operand is obtained by the appropriate addressing mode, and the destination operand is always a general purpose word register designated by the Rd field of the instruction. The l6-bit result is loaded into the destination, whose original contents are lost. The contents of the source are not altered.

- Flags:
- Z: Set to 1 if result is zero.
- Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.

EXCLUSIVE OR byte with register.





Z S PV AFFECTED C DA H UNAFFECTED Operation

4

7

7

9

10

12

dst<0:7> ←src<0:7>⊕dst<0:7>

Description

A logical EXCLUSIVE OR operation is performed between corresponding bits of the source and destination bytes. The source operand is obtained by the appropriate addressing mode, and the destination operand is always a general purpose byte register designated by the Rd field of the instruction. The 8-bit result is loaded into the destination, whose original contents are lost. The contents

of the source are not altered.

10

10

13

- Z: Set to 1 if result is žero.
- Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if parity of result is even. Reset otherwise.

MNEMONIC	OPERANDS FOR THE GROUP	NAME	ADDRESSING MODES FOR THE GROUP	PAGE
ADC ADCB	Rd∵Rs	ADD words with carry ADD bytes with carry	R	48 4 <u>9</u>
ADD ADDB ADDL	Rd,src	ADD word to register ADD byte to register ADD long word to register	R,IR,DA,X,IM	50 51 52
AND ANDB	Rd,src	AND word with register AND byte with register	R,IR,DA,X,IM	53 54
BIT BITB	dst,Rs	BIT test in a word (dynamic BIT test in a byte (dynamic)	R	55 57
BIT BITB	dst	BIT test in a word (static) BIT test in a byte (static)	R,IR,DA,X	56 58
CALL	dst	CALL subroutine	IR,DA,X	59 [.]
CALR	d	CALL subroutine relative	RA	60
CLR CLRB CLRL	dst	CLEAR word CLEAR byte CLEAR long word	R,IR,DA,X	61 62 63
COM COMB	dst	COMPLEMENT word COMPLEMENT byte	R, IR, DA, X	64 65
COMFLG		COMPLEMENT flags		66
CP CPB CPL	Rd,src	COMPARE register with word COMPARE register with byte COMPARE register with long wor	R,IM,IR,DA,X	67 68 79
CP	IM,dst	COMPARE immediate word with	IR, DA, X	75
СРВ		memory COMPARE immediate byte with memory		76
CPD	dst,src,Rc	COMPARE register to memory wor	d, IR	69
CPDB		autodecrement COMPARE register to memory byt autodecrement	e, IR	70
CPDR	dst,src,Rc,CC	COMPARE register to memory wor	d, IR	71
CPDRB		autodecrement and repeat COMPARE register to memory byt autodecrement and repeat	e,	72
CPI	dst,src,Rc	COMPARE register to memory wor	d, IR	73
CPIB		autoincrement COMPARE register to memory byt autoincrement	e, IR	74

1NEMONIC	OPERANDS FOR THE GROUP		DDRESSING MODES FOR THE GROUP	PAGE
CPIR	dst,src,Rc,CC	COMPARE register to memory word,	IR	77
CPIRB		autoincrement and repeat COMPARE register to memory byte autoincrement and repeat	IR	78
CPSD	dst,src,Rc	COMPARE word stings in memory, autodecrement	IR	80
CPSDB		COMPARE byte strings in memory, autodecrement	IR	81
CPSDR	dst,src,Rc,CC	COMPARE word strings in memory, autodecrement and repeat	IR	82
CPSDRB		COMPARE byte strings in memory, autodecrement and repeat	IR	83
CPSI	dst,src,Rc	COMPARE byte strings in memory, autoincrement	IR	84
CPSIB		COMPARE byte strings in memory, autoincrement	IR	85
CPSIR	dst,src,Rc,CC	COMPARE word strings in memory, autoincrement and repeat	IR	86
CPSIRB		COMPARE byte strings in memory, autoincrement and repeat		87
DAB	Rd	DECIMAL adjust byte	R	88
DEC DECB	dst,N	DECREMENT word DECREMENT byte	R,IR,DA,X	90 91
DI	-	DISABLE Interrupt	-	92
DIV DIVL	dst,src	DIVIDE register pair by source wo DIVIDE register quadruple by sour long word	ord R,IM,IR,DA,X ce	93 94
DJNZ	Rc,d	DECREMENT word register & jump or	RA	95
DBJNZ		non-zero DECREMENT byte register & jump or non-zero	RA	89
EI	-	ENABLE Interrupt		96
EX	Rd,src	EXCHANGE source word with destination word	R,IR,DA,X	97
ЕХB		EXCHANGE source byte with destination byte		98
EXTS EXTSB	Rd	EXTEND sign of word EXTEND sign of byte	R	99 100 101
EXTSL	_	EXTEND sign of long word HALT		101

MNEMONIC	OPERANDS FOR THE GROUP	NAME	ADDRESSING MODES FOR THE GROUP	PAGE
i N	Rd,src	INPUT word to register from I/O port	IR,DA	103
INB		INPUT byte to register from I/O port		104
INC INCB	dst,N	INCREMENT word INCREMENT byte	R,IR,DA,X	105 106
IND	dst,stc,Rc	INPUT word from I/O port to memory, autodecrement	IR	107
INDB		INPUT byte from I/O port to memory, autodecrement		108
INDR	dst,src,Rc	INPUT word from I/O port to memory, autodecrement and repeat	IR	109
INDRB		INPUT byte from I/O port to memory, autodecrement and repeat	IR	110
INI	dst,src,Rc	INPUT word from I/O port to memory, autoincrement	IR	111
INIB		INPUT byte from I/O port to memory, autoincrement	IR	112
INIR	dst,src,Rc	INPUT word from I/O port to memory, autoincrement and repeat	IR	113
INIRB	Rc	INPUT byte from I/O port to memory, autoincrement and repeat	IR	114
IRET	-	RETURN from interrupt	-	115
JP	CC,dst	JUMP conditional	IR,DA,X	116
JR	CC,d	JUMP conditional relative	RA	117
LD/LDR LDB/LDRB LDL/LDRL	dst,Rs	LOAD word register into memory LOAD byte register into memory LOADlong word register to memory	IR,DA,X,RA _BA,BX	118 123 138
LD/LDR LDB/LDRB LDL/LDRL	Src,Rd	LOAD word into register LOAD byte into register LOAD long word into register	R, IM, IR DA, X, RA BA, BX	119 124 1 3 9
LD LDB LDL	Rd,IM	LOAD immediate word into memory LOAD immediate byte into memory LOAD immediate long word into me	IR,DA,X mory	120 125 140
LDB/LDK	dst,IM	LOAD constant into register	R,IM	121
LDA/LDAR	Rd,d	LOAD address to register	RA,BA,BX,DA,X	122

MNEMONIC	OPERANDS FOR THE GROUP	NAME	ADDRESSING MODES FOR THE GROUP	PAGE
LDCTL	Rd,CW	LOAD control word into a regist	er R	126
LDCTL	Rs,CW	LOAD control word from register	R	127
LDCTLB	Rd	LOAD flag byte into register	R	128
LDCTLB	Rs	LOAD flag byte from register	R	129
LDD	dst,src	LOAD memory word to memory,	IR	130
LDDB	Rc	autodecrement LOAD memory byte to memory, autodecrement		131
LDDR	dst,src,Rc	LOAD memory word to memory,	I R	132
LDDRB		autodecrement and repeat LOAD memory byte to memory, autodecrement and repeat		133
LDI	dst,src,Rc	LOAD memory word to memory,	IR	134
LDIB	Rc	autoincrement LOAD memory byte to memory, autoincrement		135
LDIR	dst,src	LOAD memory word to memory,	I R	136
LDIRB	X.	autoincrement and repeat LOAD memory byte to memory, autoincrement and repeat		137
LDM	Rd,src,N	LOAD multiple registers from	IR,DA,X	142
LDM		memory LOAD multiple registers into memory		141
LDPS	src	LOAD program status	IR,DA,X	143
MBIT	-	MULTI-MICRO test		144
MREQ	-	MULTI-MICRO request	-	145
MRES	-	MULTI-MICRO reset	-	146
MSET	-	MULTI-MICRO set	-	147
MULT MULTL	Rd,src	MULTIPLY register with word MULTIPLY register with long word	R,IM,IR,DA d X	148 149
NEG NEGB	dst	NEGATE word NEGATE byte	R,IR DA,X	150 151
NOP	-	NO Operation	-	152

MNEMONIC	OPERANDS FOR THE GROUP	NAME	ADDRESSING MODES FOR THE GROUP	PAGE
OR ORB	Rd,src	OR word with register OR byte with register	R,IM,IR,DA,X	153 154
OTDR	dst,src,Rc	OUTPUT word from memory to I/O port, autodecrement and	IR	155
OTDRB		repeat OUTPUT byte from memory to I/O port, autodecrement and repeat		156
OTIR	dst,src,Rc	OUTPUT word to I/O port from memory, autoincrement and repeat	IR	157
OTIRB	dst,src,Rc	OUTPUT byte to 1/0 port from memory, autoincrement and repeat		158
OUT	Rs,dst	OUTPUT word to 1/0 port from	IR,DA	159
OUTB		register OUTPUT byte to I/O port from register		160
OUTD	dst,src,Rc	OUTPUT word to 1/0 port from	IR	161
OUTDB	dst,src,Rc	memory, autodecrement OUTPUT byte to I/O port from memory, autodecrement		162
OUTI	dst,src Rc	OUTPUT word to I/O port from memory, autoincrement	I R	163
OUTIB	dst,src,Rc	OUTPUT byte to I/O port from memory, autoincrement		164
POP POPL	dst src	POP word POP long word	R IR,DA X	165 166
PUSH PUSHL	dst,src	PUSH word PUSH long word	R,IM,IR,DA,	X 167 168
RES RESB	dst,b	RESET bit in word (static) RESET bit in byte (static)	R,1R,DA X	169 171
RES RESB	dst,Rs	RESET bit in word (dynamic) RESET bit in byte (dynamic)	R	170 172
RESFLG	-	RESET flags	-	173
RET	CC	RETURN conditional	-	174

MNEMONIC	OPERANDS FOR THE GROUP	NAME	ADDRESSING MODES FOR THE GROUP	PAGE
RL RLB	Rd,n	ROTATE word left ROTATE byte left	R	175 176
RLC RLCB	Rd,n	ROTATE word left through carry ROTATE byte left through carry	R	177 178
RLDB RRDB	Rs,Rd	ROTATE digit left, byte ROTATE digit right, byte	R	179 184
RR RRB	Rd,n	ROTATE word right ROTATE BYTE right	R	180 181
RRC RRCB	Rd,n	ROTATE word right through carry ROTATE byte right through carry	R	182 183
SBC SBCB	Rs,Rd	SUBTRACT word with carry SUBTRACT byte with carry	R	185 186
SC	N	SYSTEM call	-	187
SDA SDAB SDAL		SHIFT word arithmetic (dynamic) SHIFT byte arithmetic (dynamic) SHIFT long word arithmetic (dyna	mic)	188 189 190
SDL SDLB SDLL	dst,Rs	SHIFT word logical (dynamic) SHIFT byte logical (dynamic) SHIFT long word logical (dynamic	R :)	191 192 193
SET SETB	dst,b	SET bit in word (static) SET bit in byte (static)	R,IR,DA,X	194 196
SET SETB	dst,Rs	SET bit in word (dynamic) SET bit in byte (dynamic)	R	195 197
SETFLG	-	SET flags	-	198
SINB	Rd,src	SPECIAL input byte to register f I/O port	rom DA	199
SINDB	dst src, Rc	SPECIAL input byte from I/O port memory, autodecrement	to IR	200
SINDRB	dst,src,Rc	SPECIAL input byte from I/O port memory, autodecrement and repeat		201
SINIB	dst,src,Rc	SPECIAL input byte from I/O port memory, autoincrement	to IR	202
SINIRB	dst,src,Rc	SPECIAL input byte from I/O port memory, autoincrement and repeat		203

MNEMONIC	OPERANDS FOR THE GROUP	NAME	ADDRESSING MODES FOR THE GROUP	PAGE
SLA SLAB SLAL	Rd , n	SHIFT word arithmetic left (sta SHIFT byte arithmetic left (sta SHIFT long word arithmentic lef	tic)	204 205 206
SLL SLLB SLLL	Rd,n	SHIFT word logical left SHIFT byte logical left SHIGT long word logical left	R	207 208 209
SRA SRAB SRAL	Rd,n	SHIFT word arithmetic right (st SHIFT byte arithmetic right (st SHIFT long word right arithmeti	atic)	215 216 217
SRL SRLB SRLL	Rd,n	SHIFT word logical right (stati SHIFT byte logical right (stati SHIFT long word logical right (c)	218 219 220
SOTDRB	dst,src,Rc	SPECIAL output byte from memory port, autodecrement and repeat	to I/O IR	210
SOTIRB	dst,src,Rc	SPECIAL output byte to I/O port autoincrement and repeat	, IR	211
SOUTB	dst,Rs	SPECIAL output byte from regist to I/O port	er DA	212
SOUTDB	dst,src,Rc	SPECIAL output byte from memory I/O port, autodecrement	to IR	213
SOUTIB	dst,src,Rc	SPECIAL output byte from memory I/O port, autoincrement	to IR	214
SUB SUBB SUBL	Rd,src	SUBTRACT word from register SUBTRACT byte from register SUBTRACT long word from registe	R,IM,IR DA,X r	221 222 223
тсс	Rd,CC	TEST condition codes and set bi in word	t R	224
ТССВ		TEST condition codes and set bi in byte	t	225
TEST TESTB TESTL	dst	TEST word TEST byte TEST long word	R,IR,DA,X	226 227 228
TRDB	dst,src,Rc	TRANSLATE byte, autodecrement	(R	229
TRDRB	dst,src,Rc	TRANSLATE bute, autodecrement and repeat		230
TRIB	dst,src,Rc	TRANSLATE byte,autoincrement	I R	231

MNEMON I C	OPERANDS FOR THE GROUP		RESSING MODES R THE GROUP	PAGE
TRIRB	dst,src,Rc	TRANSLATE byte, autoincrement and repeat	IR	232
TRTDB	dst,src,Rc	TRANSLATE & TEST byte,autodecrement	IR	233
TRTDRB	dst,src,Rc	TRANSLATE & TEST byte, autodecremen and repeat	t	234
TRTIB	dst,src,Rc	TRANSLATE & TEST byte, autoincremen	t IR	235
TRTIRB	dst,src,Rc	TRANSLATE & TEST byte, autoincremen and repeat	t	236
TSET TSETB	dst dst	f EST word and set TEST byte and set	R,IR,DA,X	237 238
XOR XORB	Rd,src	EXCLUSIVE OR word with register EXCLUSIVE OR byte with register	R,IM,DA,X,IR	239 240

U.S. AND CANADIAN STOCKING DISTRIBUTORS

ALABAMA Hamilton/Avnet Electronics 805 Oster Dr. N.W. Huntsville, Alabama 35805 Tel: (205) 533-1170

Hall-Mark Electronics 4739 Commercial Drive Huntsville, Alabama 35805 Tel: (205) 837-8700

ARIZONA Liberty Electronics 8155 North 24th Avenue Phoenix, Arizona 85021 Tel: (602) 249-2232

Hamilton/Avnet Electronics 2615 S. 21st Street Phoenix, Arizona 85034 Tel: (602) 275-7851 TWX: 910-951-1535

CALIFORNIA CALIFORNIA Avnet Electronics 350 McCormick Avenue Irvine Industrial Complex Costa Mesa, California 92626 Tel: (714) 754-6084 TWX: 910-595-1928

Bell Industries 1161 N. Fairoaks Avenue Sunnyvale, California 94086 Tel: (408) 734-8570 TWX: 910-339-9378

Elmar Electronics 2288 Charleston Road Mountain View, California 94042 Tel: (415) 961-3611 TWX: 910-379-6437

Hamilton Electro Sales 10912 W. Washington Blvd. Culver City, California 90230 Tel: (213) 558-2100 (714) 522-8220 TWX: 910-340-7073 TELEX: 67-36-92

Hamilton/Avnet Electronics 1175 Bordeaux Sunnyvale, California 94086 Tel: (408) 743-3300 TWX: 910-339-9332

Hamilton/Avnet Electronics 8917 Complex Drive San Diego, California 92123 Tel: (714) 279-2421 TELEX: 69-54-15

Liberty Electronics 9525 Chesapeake Drive San Diego, California 92123 Tel: (714) 565-9171 TWX: 910-335-1590

Schweber Electronics Schweber Electronics 17811 Gillette Irvine, California 92714 Tel: (213) 537-4320 TWX: 910-595-1720

Liberty Electronics 124 Maryland Avenue El Segundo, CA 90545 Tel: (213) 322-8100 TWX: 910-348-7140 910-348-7111

CANADA

CANADA Hamilton/Avnet Electronics 2670 Paulus St. Laurent, Quebec, Canada H4S1G2 Tel: (514) 331-6443 TWX: 610-421-3731

Hamilton/Avnet Electronics Minimum/Aviet Electronics 6291-16 Dorman Road Mississauga, Ontario, Canada L4V1H2 Tel: (416) 677-7432 TWX: 610-492-8867

Hamilton/Avnet Electronics 1735 Courtwood Crescent Ottawa, Ontario, Canada K2C3J2 Tel: (613) 226-1700 TWX: 610-562-1906

RAE Electronics 1629 Main Street Vancouver, British Columbia, Canada V6A2W5 Tel: (604) 687-2621 TELEX: 0454550

Future Electronics 5647 Ferrier Street Montreal, Ouebec, Canada H4P2K5 Tel: (514)735-5775 TWX: 610/421-3251 _____05-827789

Future Electronics 4800 Dufferin Street Downsview, Ontario Canada M3H 5S9 Tel: (416) 663-5563 Future Electronics Baxter Centre 1050 Baxter Rd. Ottawa, Ontario Canada K2C 3P2 Tel: (613) 820-9471

COLORADO COLOHADO Elmar Electronics 6777 E. 50th Avenue Commerce City, Colorado 80022 Tel: (303) 287-9611 TWX: 910-936-0770

Hamilton/Avnet Electronics 5921 N. Broadway Denver, Colorado 80216 Tel: (303) 534-1212 TWX: 910-931-0510

Bell Industries 8155 W. 48th Avenue Weatridge, Colorado 80033 Tel: (303) 424-1985 TWX: 910-938-0393

CONNECTICUT Hamilton/Avnet Electronics 643 Danbury Road Georgetown, Connecticut 06829 Tel: (203) 762-0361

Schweber Electronics Finance Drive Commerce Industrial Park Danbury, Connecticut 06810 Tel: (203) 792-3500

Arrow Electronics 295 Treadwell Street Hamden, CT 06514 Tel: (203) 248-3801 TWX: 710-465-0780

Wilshire Electronics 2554 State Street Hamden, Connecticut 06517 Tel: (203) 281-1166 TWX: 710-465-0747

FLORIDA Arrow Electronics 115 Palm Road N.W. Suite 10 Palm Bay, Florida 22905 Tel: (305) 725-1480

Arrow Electronics 1001 N.W. 62nd St., Suite 402 Ft. Lauderdale, Florida 33300 Tel: (305) 776-7790

Hall-Mark Electronics 7233 Lake Ellenor Dr. Orlando, Floria 32809 Tel: (305) 855-4020 TWX: 810-850-0183

Hall-Mark Electronics 1302 West McNabb Road Ft. Lauderdake, Florida 33309 Tel: (305) 971-9280 TWX: 510-956-9720

Hamilton/Avnet Electronics 6800 N.W. 20th Ave. Ft. Lauderdale, Florida 33309 Tel: (305) 971-2900

Hamilton/Avnet Electronics 3197 Tech Drive North St. Petersburg, Florida 33702

Schweber Electronics 2830 North 28 Terrace Hollywood, Florida 33020 Tel: (305) 927-0511 TWX: 510-954-0304

GEORGIA GEORGIA Arrow Electronics 3406 Oak Cliff Road Doraville, GA 30340 Tel: (404) 455-4054 TWX: 810-757-4213 Hamilton/Avnet Electronics 6700 1-85 Suite 2B Norcross, Georgia 30071 Tel: (404) 448-0800

Schweber Electronics 4126 Pleasantdale Road Atlanta, Georgia 30340 Tel: (404) 449-9170

ILLINOIS Arrow Electronics Arrow Electronics 492 Lunt Avenue Schaumburg, Illinois 60193 Tel: (312) 893-9420

Hamilton/Avnet Electronics Partition/Avnet Electronics 3901 North 25th Avenue Schiller Park, Illinois 60176 Tel: (312) 678-6310 TWX: 910-227-0060

Schweber Electronics Schweber Electronics 1275 Brummel Avenue Elk Grove Village, Illinois 60007 Tel: (312) 593-2740 TWX: 910-222-3453 KANSAS Hail-Mark Electronics 11870 West 91st Street Congleton Industrial Park Shawnee Mission, Kansas 66214 Tel: (913) 888-4747 TWX 510-928-1831

Hamilton/Avnet Electronics 9219 Quivira Road Overland Park, Kansas 66215 Tel: (913) 888-8900

MARYLAND Arrow Electronics 4801 Benson Avenue Baltimore, Maryland 21227 Tel: (301) 247-5200

Hall-Mark Electronics 665 Amberton Drive Baltimore, Maryland 21227 Tel: (301) 796-9300 TWX 710-862-1942

Hamilton/Avnet Electronics 7235 Standard Drive Hanover, Maryland 21076 Tel: (301) 796-5000 TWX: 710-862-1861 TELEX: 8-79-6

Schweber Electronics 9218 Gaither Rd. Gaithersburg, MD 20760 Tel: (301) 840-5900

MASSACHUSETTS MASSACHUSETTS Arrow Electronics 96D Commerce Way Woburn, Massachusetts 01801 Tel: (617) 933-6130 TWX: 510-224-6494

Hamilton/Avnet Electronics 50 Tower Office Park Woburn, Massachusetts 01801 Tel: (617) 935-9700 TWX: 710-393-0382

Schweber Electronics 25 Wiggins Road Bedford, Massachusetts 01730 Tel: (617) 275-5100

Wilshire Electronics One Wilshire Road Burlington, Massachusetts 01803 Tel: (617) 272-8200 TWX: 710-332-6359

MICHIGAN Michigan Arrow Electronics 3921 Varsity Drive Ann Arbor, Michigan 48104 Tel: (313) 971-8220 TWX: 810-223-6020

Hamilton/Avnet Electronics 32487 Schoolcraft Livonia, Michigan 48150 Tel: (313) 522-5700 TWX: 810-242-8775

Schweber Electronics 33540 Schoolcraft Livonia, Michigan 48150 Tel: (313) 525-8100

MINNESOTA Arrow Electronics 9700 Newton Avenue South Bloomington, Minnesota 55431 Tel: (612) 888-5522

Hall-Mark Electronics Hall-Mark Electronics 9201 Penn Avenue South Suite 10 Bloomington, Minnesota 55431 Tel: (612) 884-9056 TWX: 910-576-3187

Hamilton/Avnet Electronics 7449 Cahill Rd. Edina, Minnesota 55435 Tel: (612) 941-3801

Schweber Electronics 7402 Washington Avenue South Eden Prairie, Minnesota 55343 Tel: (612) 941-5280

MICCOUR MISSOURI Hall-Mark Electronics 13789 Rider Trait Earth City, Missouri 63045 Tel: (314) 291-5350 TWX: 910-760-0671

Hamilton/Avnet Electronics 364 Brookes Lane Hazelwood, Missouri 63042 Tel: (314) 731-1144 TELEX: 44-23-48

NEW JERSEY Arrow Electronics Pleasant Valley Road Moorestown, New Jersey 08057 Tel: (609) 235-1900

Arrow Electronics Arrow Electronics 285 Midland Ave. Saddle Brook, NJ Tel: (201) 797-5800 TWX: 710-988-2206 Hamilton/Avnet Electronics 10 Industrial Road Fairfield, NJ 07006 Tel: (201) 575-3390

Hamilton/Avnet Electronics 113 Gaither Drive East Gate Industrial Park Mt. Laurel, New Jersey 08057 Tel: (609) 234-2133

Schweber Electronics 43 Belmont Drive Somerset, New Jersey 08873 Tel: (201) 469-6008 TWX: 710-480-4733

Wilshire Electronics 1111 Paulison Avenue Clifton, New Jersey 07015 Tel: (201) 340-1900 TWX: 710-989-7052

NEW MEXICO Here McLifes 121 Elizabeth N.E. Albuquerque, New Mexico 87123 Tel: (505) 292-2700 TWX: 910-989-0625

Hamilton/Avnet Electronics 2450 Baylor Drive S.E. Albuquerque, New Mexico 87119 Tel: (505) 765-1500

NEW YORK Arrow Electronics 900 Broad Hollow Road Farmingdale, New York 11735 Tel: (516) 694-6800

Hamilton/Avnet Electronics 167 Clay Road Rochester, New York 14623 Tel: (716) 442-7820

Hamilton/Avnet Electronics 70 State Street Westbury L.I., New York 11590 Tel: (516) 333-5800 TWX: 510-222-8237

Hamilton/Avnet Electronics 6500 Joy Road E. Syracuse, New York 13057 Tel: (315) 437-2642 TWX: 710-541-0959

Schweber Electronics 2 Town Line Circle Rochester, New York 14623 Tel: (716) 461-4000

Schweber Electronics Jericho Turnpike Westbury, New York 11590 Tel: (516) 334-7474 TWX: 510-222-9470 510-222-3660

Summit Distributors, Inc. 916 Main Street Buffalo, NY 14202 Tel: (716) 884-3450 TWX: 710-522-1692

Wilshire Electronics Hauppauge Long Island, NY 11787 Tel: (516) 543-5599

Wilshire Electronics 1260 Scottsville Road Rochester, NY 14623 Tet: (716) 235-7620 TWX: 510-253-5226

Wilshire Electronics 10 Hooper Road Endwell, NY 13760 Tel: (607) 754-1570 TWX: 510-252-0194

NORTH CAROLINA Arrow Electronics 1377-G South Park Drive Kernersville, NC 27284 Tel: (919) 996-2039

Hall-Mark Electronics 1208 Front Street, Building K Raleigh, North Carolina 27609 Tel: (919) 832-4465 TWX: 510-928-1831

Hamilton/Avnet Electronics 2803 Industrial Drive Raleigh, NC 27609 Tel: (919) 829-8030

OHIO Arrow Electronics 6238 Cochran Solon, Ohio 44139 Tel: (216) 248-3990 Arrow Electronics 3100 Plainfield Road Kettering, Ohio 45432 Tel: (513) 253-9176 TWX: 810-459-1611

Hamilton/Avnet Electronics 954 Senate Drive Dayton, Ohio 45459 Tel: (513) 433-0610 TWX: 810-450-2531

Hamilton/Avnet 761 Beta Drive, Suite E Cleveland, Ohio 44143 Tel: (216) 461-1400

Schweber Electronics 23880 Commerce Park Road Beachwood, Ohio 44122 Tel: (216) 464-2970

Sheridan/Cincinnati 10 Knollcrest Drive Cincinnati, Ohio 45222 Tel: (513) 761-5432 TWX: 810-461-2670

OKLAHOMA Hall-Mark Electronics 4846 South 83rd E. Avenue Tulsa, Oklahoma 74145 Tei: (918) 835-8458 TWX: 910-845-2290

PENNSYLVANIA PENNSYLVANIA Hall-Mark Electronics 458 Pike Road Pike Industrial Park Huntingdon Valley, Pennsylvania 19006 Tel: (215) 355-7300 TWX: 510-667-1750

Schweber Electronics 101 Rock Road Horsham, Pennsylvania 19044 Tel: (215) 441-0600

TEXAS Hall-Mark Electronics 9333 Forest Lane Dallas, Texas 75231 Tel: (214) 234-7300 TWX: 910-867-4721

Hall-Mark Electronics Hall-Mark Electronics 8000 Westglen Houston, Texas 77063 Tel: (713) 781-6100 TWX: 910-881-2711

Hall-Mark Electronics 10109 McKalla Drive Suite F Suite F Austin, Texas 78758 Tel: (512) 837-2814 TWX: 910-874-2010

Hamilton/Avnet Electronics 4445 Sigma Road Dallas, Texas 75240 Tel: (214) 661-8661 TELEX: 73-05-11

Hamilton/Avnet Electronics 3939 Ann Arbor Street P.O. Box 42802 Houston, Texas 77042 Tel: (713) 780-1771

Schweber Electronics 14177 Proton Road Dallas, Texas 75240 Tel: (214) 661-5010 TWX: 910-860-5493

Schweber Electronics 7420 Harwin Drive Houston, Texas 77036 Tel: (713) 784-3600

UTAH UIAH Bell Industries 2258 South 2700 West Salt Lake City, Utah 84119 Tel: (801) 972-6969 TWX: 910-925-5686

Hamilton/Avnet Electronics 1585 West 2100 South Salt Lake City, Utah 84119 Tel: (801) 972-2800

WASHINGTON Hamilton/Avnet Electronics 14212 N.E. 21st Street Beilevue, Washington 98005 Tel: (206) 746-8750 TWX: 910-443-2449

Liberty Electronics 1750 132nd Avenue N.E. Bellevue, Washington 98005 Tel: (206) 453-8300

Arrow Electronics 434 W. Rawson Avenue Oak Creek, Wisconsin 53154 Tel: (414) 764-6600 TWX: 910-262-1193

Hamilton/Avnet Electronics 2975 Moorland Road New Berlin, Wisconsin 53151 Tel: (414) 784-4510

3-16-79

WISCONSIN

SALES OFFICES AND REPRESENTATIVES

SOLITHWEST AREA Advanced Micro Devices 9565 Wishire Boulevard Suite 401 Beverly Hills, California 90212 Tel: (213) 276-9700 (213) 276-9701 TWX: 910-490-2143

Advanced Micro Devices 1414 West Broadway Road Suite 239 Tempe, Arizona 85282 Tel: (602) 244-9511 TELEX: 688-925 TWX: 910-951-4216

Advanced Micro Devices 1201 Dove Street Suite 250 Newport Beach, CA 92660 Tel: (714) 752-6262

Advanced Micro Devices 13771 No. Central Expy. Suite 1008 Dallas, Texas 75243 Tet: (214) 234-5896 TWX: 910-867-4795

Advanced Micro Devices International Sales Offices

BELGIUM Advanced Micro Devices Avenue de Tervueren, 412, bte 9 B-1150 Brusseis Tei: (02) 771 9993 TELEX: 61028

FRANCE Advanced Micro Devices, S.A. Silic 314, Immeuble Helsinki 74, Rue D'Arcueil 94588-Rungis Cedex Tel: (1) 686.91.86 TELEX: 202053

NORTHWEST AREA Advanced Micro Devices 3350 Scott Boulevard Suite 1002 Santa Clara, CA 95051 Tel: (408) 727-1300

Advanced Micro Der 7100 Broadway Bidg. 6, Penthouse Suite Q Deriver, CO 80221 Tel: (303) 427-3307 TWX: 910-931-2562

Advanced Micro Devices 6443 S.W. Beaverton Highway Suite 410 Portland, OR 97221 Tel: (503) 292-2666 TWX: 910-464-4792

International Sales Representatives and Distributors

AUSTRALIA A.J. Ferguson Pty. Ltd. 44 Prospect Rd. Prospect, S.A. 5082 Tel: (8) 269-1244 TELEX: 82635 Instant Component Service 248 Wickham Road Moorabbin, Victoria 3189 Tel: 959566 TELEX. AA30877 TELEX: AA30877 Instant Component Service 147 Ward Street North Adetaide S.A. 5006 Tel: 267-2393 TELEX: 88095 TELEX: 88095 Instant Component Service 343 Montague Road Westend, Brisbane 4104 Queenstand Tel: (07) 446667 TELEX: AA43025 IELEX: AMAGES Instant Component Service 16 Gertrude Street Amcliffe, N.S.W. 2205 Tel: 597-1444 TELEX: 26304 HELEX: 26304 R and D Electronics P.O. Box 206 Burwood 3125 Victoria Tel: (03) 268-8232/62 TELEX: AA33288 R and D Electronics P.O. Box 57 Crows Nest N.S.W. 2065 Sydney Tel: 439-5488 TELEX: (790) 25468

AUSTRIA Elbatex Ges.m.b.H. Endresstrasse 54 A-1238 Wien Tel: (0222) 88 56 11 TELEX: (01) 3128

BELGIUM MCA Tronix 62 Route Du Condroz B-4200 Ougree Tel: 041-362780 TELEX: 42052

ALABAMA Electronic Manufacturers Agents 2309 Starmount Circle, S.W. Huntsville, Alabama 35801 Tel: (205) 533-6440 TWX: 810-726-2110

CALIFORNIA (Northern) 1² Incorporated 3350 Scoti Boulevard Santa Clara, California 95050 Tet: (106) 988-3400 TWX: 910-338-0192

Shipping: 3641 Edward Avenue Santa Clara, California 95050

(Southern) Bestronics Inc. 7827 Convoy Court Suite 407 San Diego, California 92111 Tet: (714) 278-2150 TWX: 910-335-1267

CANADA (Eastern) Vitel Electronics 3300 Cole Vertu, Suite 203 St. Laurent, Ouebec, Canada H4R 287 Tel: (514) 331-7393 TWX: 610-421-3124 TLX: 05-821762

Vitel Electronics 1 Vuican St., Suite 203 Rexdale, Ontano, Canada M9W 1L3 Tel: (416) 675-2977 TWX: 610-491-3728 TLX: 06-967881

Shipping: Vitel Electronics 84 Main Street Champlain, New York 12919

BRAZIL koltron S.A. Ind. de Componentes Eletronicos 05110-Av. Mutinga, 3650-6.0 Ander Prittuba – Sao Paulo Caixa Postal 1375 Tel: (011) 261-0211 TELEX: (011) 22274

DENMARK Advanced Electronic of Denmark ApS Godthabsvej 7 DK-2000 Copenhagen F Tel: (1) 19 44 33 TELEX: 224 31

EIRE ITT Electronic Services 142 Phibsborough Rd. Phibsborough Dublin Tel: Dublin 30 75 22 TELEX: 8288

FINLAND Komdel Oy Box 32 02211 Espoo 21 Tel: (0) 88 50 11 Shipping: Maapallonkatu 8 02210 Espoo 21

FRANCE A2M 19, Avenue Dutartre F-78150 Le-Chesnay Tef (1) 955.52.49 TELEX: 698 376 Radio Television Francaise F-92020 Naulty-sur-Seine Tel: 747.10 TELEX: 611985

EBV-Elektronik Gabriel-Max-Str. 72 D-8000 Muenchen 90 Tel: (089) 644055 TELEX: 0-524535

U.S. and Canadian Sales Representatives

CANADA (Western) Venture Electronics P.O. Box 3034 Bellevue, Washington 98009 Tel: (206) 454-4594 TLX: 32-8951

Shipping: 1645 Rambling Lane Bellevue, Washington 98004 COLORADO R² Marketing 10018 No. Regency Place P.O. Box 554 Parker, Colorado 80134 Tel: (303) 841-5822

CONNECTICUT Scientific Components 350 South Main Street Cheshire, Connecticut 06410 Tel: (203) 272-2160

FLORIDA Conley & Associates, Inc. P.O. Box 309 235 South Central Ave. Oviedo, Florida 32765 Tel: (305) 365-3283 TWX: 810-856-3520

Conley & Associates, Inc. 1612 N.W. Second Ave. P.O. Box 700 Boca Raton, Florida 33432 Tel: (305) 395-6108 TWX: 510-953-7548

Conley & Associates, Inc. 7515 North Armenia Avenue Tampa, Florida 33604 Tel: (813) 933-1759

GEOFIGIA Electronic Manulacturers Agents 2800 Forest Vale Lane Suite VI Norcross, Georgia 30093 Tet: (404) 448-2921

MID-AMERICA AREA Advanced Micro Devices 2625 Butterfield Road Suite 225N Oak Brook, Illinoiis 60521 Tel: (312) 323-9600 (312) 323-9601 TWX: 910-254-2295

1 WA: 910-254-2295 Advanced Micro Devices 8009 34th Ave. S. Bloomington, Minnesota 55420 Tel: (612) 854-6500 (612) 854-6520

Advanced Micro Devices 50 McNaughton Road Suife 201 Columbus, Ohio 43213 Tel: (614) 457-7766

Advanced Micro Devices 33150 Schoolcraft Livoria, Michigan 48150 Tel: (313) 425-3440 TWX: 810-242-8777

GERMANY Advanced Micro Devices Mikro-Elektronik GmbH Rosenheimer Str. 139 D-8000 Muenchan 80 Tel: (089) 401976 TELEX: 0-523883

EBV-Elektronik Alexanderstr. 42 D-7000 Stuttgart 1 Tel: (0711) 247481 TELEX: 0-722271

Elbatex GmbH Căcilienstrasse 24 D-7100 Heilbronn Tel: (07131) 89001 TELEX: 0-728362

It-LEX: 0-728362 Nordelektronik Vertriebs GmbH Bahnnöter, 14 D-2301 Kief-Raisdorf Tet: (04307 5483 Nordelektronik Verriebs GmbH Hartsheidenweg 238-240 D-2005 Ouiction Tel: (04106) 4031 TeLEX: 0-214299

HOLLAND Aroobel BV Van Almondestraat 6 P.O. Box 344

Oss Tel: (04120) 24200 (04120) 27574 TELEX: 50835

HONG KONG Ace Enterprises Suite 1212 363 Nathan Road Kowloon Tel: 3-302925/27

MiD-ATLANTIC AREA Advanced Micro Devices 40 Crossway Park Way Woodbury, New York 11797 Tel: (516) 364-8020 TWX: 510-223-0649

TWX: 510-223-0649 Advanced Micro Device 6806 Newbrook Ave. E. Syracuse, N.Y. 13057 Tel: (315) 437-7546 TELEX: 93-7201 Advanced Micro Devices 2 Kilmer Road Edison, New Jersey 08817 Tel: (201) 985-6800

Advanced Micro Devices Mikro-Elektronik GmbH Büro Südwest Robert-Leicht-Strasse 128 D-7000 Stuttgart 80 Tel: (0711) 681001

Advanced Micro Devices 1 Gibrater Plaza, Suite 219 110 Gibrater Plaza, Suite 219 110 Gibrater Road Horsham, Pennsylvania 19044 Tel: (215) 441-8210

NORTHEAST AREA Advanced Micro Devices 300 New Boston Park Woburn, Massachusetts 10801 Tel: (617) 933-1234

Advanced Micro Devices 82 Washington Street Enumbransis New York 12601

JAPAN Advanced Micro Devices, K.K. Dar-San Hoya Building 1-8-17, Kamitakaido Suginami-ku, Tokyo 168 Tel: (03) 329-2751 TELEX: 2324064

Microtek, Inc. Naito Building 7-2-8 Nishishinjuku Shinjuku-ku, Tokyo 160 Tel: (03) 363-2317 TELEX: J28497

NORWAY A/S Kjell Bakke Nygeta 48 P.O. Box 143 N-2011 Stroemmen Tel: (02) 715350/51 TELEX. 19407

SOUTH AFRICA Pace Electronics Components, Ltd. P.O. Box 75239 Gardenview 2047, Tvl. Tel: 616-1824/5/6 TELEX: 8-9679SA

Advanced Micro Devices 1001 N.W. 62nd Street Suite 409 FL Lauderdale, FL 33309 Tel: (305) 771-6510 TWX: 510-955-9490 Advanced Micro Devices 6755 Feachtree Industrial Boulevard Suite 104 Atlants. Georgia 30360 Tel: (404) 449-7920

SOUTHEAST AREA Advanced Micro Devices 6100 Baltimore National Pike Baltimore, MD 21228 Tel: (301) 744-8233

EBV-Elsktronik Ostskr. 120 0-4000 Duesseldorf Tel: (0211) 64846 TELEX: 0-8587267 EBV-Elsktronik In der Kelnevorth SA D-3006 Burgwodel 1 Tel: (05139) 4570 EBV-Elsktronik Myllusstr. 54 D-56000 Franklut 1 TeLEX: 0-413590 FRV-Elsktronik

GERMANY Cosmos Elektronik GmbH Hegelstrasse 16 D-8000 Muenchen 83 Tel: (089) 602088 TELEX: 0-522545

Electronic Manufacturers Agents 6755 Peachtree Industrial Blvd., N.E. Suite 103 Atlanta, Georgia 30060

ILLINOIS Oasis Sales, Inc. 2250K Landmeier Road Elk Grove Village, Illinois 60007 Tel: (312) 640-1850 TWX: 910-222-2170

C-S Electronic Sales, Inc. 1157-B South Jackson Frankfort, Indiana 46041 Tel: (317) 659-1874

IOWA Lorenz Sales, Inc. 5270 No. Park Pl., N.E. Cedar Rapids, Iowa 52402 Tef: (319) 393-6912

KANSAS Kebco Manufacturers 7070 West 107th Street Suite 160 Overland Park, Kansas 66212 Tel: (913) 649-1051 TWX: 910-749-4077

MARYLAND Burgin-Kreh Associates. Inc. 6100 Baltimore National Pike Baltimore. Maryland 21228 Tel: (301) 788-5200 TWX: 710-862-1450

Hindustan Semiconductor 24 Sayed Abdulla Barehi Road Bombay Tel: 818105/812772 TELEX: 011-2726 APAR IN BOMBAY

TELEX: 011-2726 APAF ISRAEL Taiviton Electronics P.O. Box 21104 9, Bitmor Street Tel-Aviv Tel: 444572 TELEX: VITKO 33400

TALY AMO-Elettronica, S. R.L. Via Pascok, 70/4 Ground Floor 12/330/MatkA204 TELEX: AMO Elettronica Via Pascok 70:TF2364284 via Milan P.O. TELEX 31/250 PPMI Via Wilan F.O. TELEX Indelco, S.R.L. - Rome Via C. Colombo, 134 I-00147 Rome Tel: (06) 5140722 TELEX: 611517 Indelco, S.R.L. - Milan Via S. Simpliciano, 2 I-20121 Milan Tet: (02) 862963

Tei: (02) 962963 JAPAN Advanced Technology Corporation of Japan Tashi Bidg, 3rd Fioor No. 8, Mirami Motomuch No. 8, Mirami Motomuch Tei: (03) 265-9416 Danicki Electronics Kohraku Budking 1-8, 1-Chome, Koraku Bunkyo-ku, Tokyo Tei: (03) 915-6876

Tel: (03) 813-6876 Dainichi Electronics Kinletsu-Takama Building 38-3 Takama-cho Narashi 630 ISI Ltd. 8-3, 4-Chome, Lidabashi Chiyoda-ku, Tokyo 102 Tel: (03) 264-3301 Kanamatku, Danahi K K Kanematsu-Denshi K.K. Takanawa Bidg.. 2nd Floor 19-26. 3-Chome, Takanawa Minatoku, Tokyo 108

MICHIGAN S.A.I. Marketing Corp. P.O. Box N Brighton, Michigan 48116 Tel: (313) 227-1786 TWX: 810-242-1518

Shipping: First Federal Bank Building Suite 109 9880 E. Grand River Avenue Brighton, Michigan 48116

MISSOURI Keboo Manufacturers 75 Worthington Drive Marikand Heights. Missouri 63043 Tel: (314) 576-4111

NEW MEXICO The Thorson Company 1101 Cardenas. N.E. Suite 109 Albuquerque. New Mexico 87110 Tel: (505) 265-5655 TWX: 810-989-1174

NEW YORK Ossmann Componenti Sales Corp. 280 Metro Park Rochester, New York 14623 Tel: (716) 4244400 TWX: 510-253-7685 Ossmann Component Sales Corp. 154 Pockard Bukiding Syracuse, New York 13211 Tel: (315) 455-6611 Tel: (315) 455-6611

NORTH CAROLINA Burgin-Kreh Associates, Inc. P.O. Box 19510 Raleigh, North Carolina 27609 Tel: (919) 781-1100 Shipping:

Shipping: 3901 Barrett Drive Raleigh, North Carolina 27609

NORTH CAROLINA

rtLts: 8-96795A South Continential Devices (Pty.) Ltd. Suite 516: 5th Floor Randover House Cor. Hendrik Verwoerd Dover Ad, Ranburg, Tvi. Mail Address: P.D. Box 56420 Hei: 40067 2123 Tel: 40067 2123 SOUTH AMERICA intectra 2349 Charleston Road Mountain View, CA 94043 Tel: (415) 967-8818/25 TELEX: 345 545

SPAIN Regula S.A. Avda. de Ramón y Cajal, 5 Madrid-16 Tel: 459 33 00/04/08 TELEX: 42 207

SWEDEN Svensk Teleindustri AB Box 502 S-162 05 Vallingby Tel: (08) 890435 TELEX: 13033

SWITZERLAND Kurt Hirt AG Thurgauerstr. 74 CH-8050 Zuerich Tel: (00411) S12121 TELEX: 0045-53461

OHIO Dolfuss-Root & Co. 13477 Prospect Road Strongsville, Ohio 44136 Tel: (216) 238-0300 TWX: 810-427-9148

Dolfuss-Root & Co. 354 Silvertree Lane Centerville, Ohio 45459 Tel: (513) 433-6776

PENNSYLVANIA (Western) Bacon Electronic Sales 115 South High Street Waterford, Pennsylvania 16441 Tel: (614) 796-2381

(Eastern) (Castern) GCM Associates 1014 BetNehem Pike Erdenheim, Pennsylvania 19118 Tet: (215) 645-7535 TWX: 510-661-0607 TENNESSEE (Western) Burgin-Kreh Associates, Inc. 350 E. Race Street Kingston, Tennessee 37763

EMA 11701 Fox Ford Drive Knoxville, Tennessee 37922

(Eastern) Burgin-Kreh Associates, Inc. P.O. Box 268 12 Skyline Dr. Kingston Heights, Kingston, Tennessee 37763 Tel: (615) 690-6100

TEXAS Bonser-Philhower Sales 13777 N. Central Expressway Suite 212 Dallas. Texas 75243 Tel: (214) 234-8438

UNITED KINGDOM Advanced Micro Devices (U.K.) Ltd. 16, Grosvenor Place London SWI X7HH Tel: (01) 235-6380/88/89 TELEX: 888633

TAIWAN Multitech International Corp. 2nd Floor 977 Min Shen E. Road Taipei, 105, R.O.C. Tel: 768-1232 CABLE: MULTIIC

UNITED KINDOM Candy Electronic Components Eden House 32 Well Road Maidstone, Kent ME14 1XL Tel: (0622) 54051 TELEX: 965633

TELEX: 965633 Eurosem International, Ltd. Haywood House 64 High Street Prinner, Middlesex Tel: (01) 966-0029 TELEX: 24506

TELEX: 24506 Cramer Components Ltd. Hawke House Green Street Sunbury-on-Thames Middlesex Tel: Sunbury (09327) 85577 TELEX: 923592

IELEX: 923592 ITT Electronic Services Edinburgh Way Harlow, Essex CM20 2DF Tel: Harlow (0279) 26777 TELEX: 81146

Memec, Ltd. Tharne Park Industrial Estate Tharne 0xon OX9 3RS Tet: Tharne (084 421) 3146 TELEX: 837508

Quamdon Micro Devices. Ltd Stack Lane Derby DE3 3ED Tel: Derby (0332) 32651 TELEX: 37163

Bonser-Philhower 3300 Chirmeyrock, Suite 208 Houston, Texas 77056 Tel: (713) 783-0063 Bonser-Philhower Sales 8330 Burnett Rd. Suite 133 Austin, Texas 78758

UTAH

P² 3688 W. 2100 So. Salt Lake City, Utah 84120 Tel: (801) 972-5646 TWX: 910-925-5607

VIRGINIA Burgin-Kreh Associates, Inc P.O. Box 4254 5521 Fort Avenue Lynchburg, Virgima 24502 Tel: (804) 239-2626

WASHINGTON WASHINGTON Venture Electronics P.O. Box 3034 Bellevue, Washington 98009 Tel: (206) 454-4594 TELEX: 32-8951

Shipping: 1645 Rambling Lane Believue, Washington 98004 R.A.E. Industrial Electronics. Ltd. 3455 Gardner Court Burnaby, British Colombia Canada VSG 4J7 Tel: (604) 291-8866 TWX: 610-829-3065 TLX: 04-356533

Shipping: Meridian Storage Park 4653 Guide Meridian Road Bellingham, Washington 98225

INDIA SRI RAM Associates 778 Blue Sage Drive Sumyvale, CA 94086 Tel: (408) 969-5829 TELEX: 348369

. INDIANA C-S Electronic Sales, Inc. 2122-A Miami Street South Berd, Indiana 46613 Tei: (219) 291-6258 TWX: 810-299-2535

Kebco Manufacturers 9813 England Overland Park, Kansas 66211



,

ADVANCED MICRO DEVICES, INC. 901 Thompson Place Sunnyvale California 94086 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306 TOLL FREE (800) 538-8450 3-79