

# MACH<sup>®</sup> 1 and 2 Family Data Book

High-Density EE CMOS Programmable Logic 1994

Advanced Micro Devices





.

AMD's Marketing Communications Department specifies environmentally sound agricultural inks and recycled papers, making this book highly recyclable.

# MACH<sup>®</sup> 1 and 2 Family Data Book

High-Density EE CMOS Programmable Logic

1994



:

#### © 1994 Advanced Micro Devices, Inc.

### Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics.

This publication neither states nor implies any warranty of any kind, including but not limited to implied warrants of merchantability or fitness for a particular application. AMD<sup>®</sup> assumes no responsibility for the use of any circuitry other than the circuitry in an AMD product.

The information in this publication is believed to be accurate in all respects at the time of publication, but is subject to change without notice. AMD assumes no responsibility for any errors or omissions, and disclaims responsibility for any consequences resulting from the use of the information included herein. Additionally, AMD assumes no responsibility for the functioning of undescribed features or parameters.

### Trademarks

AMD, the AMD logo, MACH, PAL and PALASM are registered trademarks of Advanced Micro Devices, Inc. LabPro and MACHXL are trademarks of Advanced Micro Devices, Inc. FusionPLD is a service mark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies. Cover plane image courtesy of NASA. If you have always wanted higher-density EE CMOS PAL<sup>®</sup> devices, with no penalty in speed or cost per function, this book will help you a lot!

We have taken our high-volume 0.8-micron EE CMOS PAL device process and applied it to our MACH family of 44-, 68-, and 84-pin PLDs aimed at letting you meet your designs' speed and real estate targets. We have used our 0.65-micron EE CMOS process to give you 10-ns performance.

In just a few short years, AMD has become a force in CMOS PLDs building on our number one spot in bipolar. With the new benefits that our breakthrough architecture CMOS family brings you, we are close to attaining the number one spot in CMOS too.

By providing a breadth of architectures and technologies, we hope to make it easier for you to get your new product to market quickly enough to win in this ultra-competitive world.

Chris Henry Director of Marketing Programmable Logic

### INTRODUCTION

This book introduces you to the MACH 1 and MACH 2 families of programmable logic from Advanced Micro Devices. These devices provide programmable logic capabilities from around 900 PLD gates to 3600 PLD gates. Included in this book are a general discussion and final data sheets for the MACH 1 and 2 family members.

The general discussion deals with those issues that affect the entire device family, including a brief discussion of design software used in configuring the devices. Because of the common architecture, most of the understanding of the device can come from a look at the family as a whole. Individual devices differ only in number of resources.

The data sheets discuss items that are specific to each device. They contain the basic DC and switching specifications. Other general specifications, such as switching waveforms and endurance, follow the data sheets since they are the same for all devices.

Rounding out this book is the MACH Device Design Planning Guide. This section introduces you to the methodology of designing with MACH devices. It will help you select the right device and will show you how to structure your designs for successful fitting within a MACH device.

# **TABLE OF CONTENTS**

# Л

MACH 1 and 2 Device Families Description	1
Synchronous MACH Devices	5
MACH 1 Family MACH110-12/15/20 MACH120-15/20 MACH130-15/20	11 27 43
MACH 2 Family MACH210A-10, MACH210-12/15/20, MACH210AQ-15/20 MACHLV210-15/20 MACH220-12/15/20 MACH230-15/20	59 89 109 127
Asynchronous MACH Devices	145 151
General Information      Switching Waveforms      fMAX Parameters      Approximating Actual Application Supply Current      Endurance Characteristics      Input/Output Equivalent Schematics      Power-Up Reset      Using Preload and Observability      Development Systems      Approved Programmers      Programmer Socket Adapters      Physical Dimensions	170 174 175 178 178 179 180 181 183 184 185
MACH Device Design Planning Guide	187

,

# MACH 1 and 2 Device Families

High-Density EE CMOS Programmable Logic

### **DISTINCTIVE CHARACTERISTICS**

- High-performance, high-density, electrically-erasable CMOS PLD families
- 900 to 3600 PLD gates
- 44 to 84 pins in cost-effective PLCC and CQFP packages
- 32 to 128 macrocells
- 0.8 µm CMOS provides predictable design-independent high speeds
  - Commercial 10/12/15/20-ns t<sub>PD</sub>, 80/67/50/40-MHz f<sub>MAX</sub> external
  - --- Industrial 14/18/24, 53/40/32 f<sub>MAX</sub> external
- Synchronous and asynchronous devices
- PAL blocks connected by switch matrix
  - Provides optimized global connectivity
  - Switch matrix integrates blocks into uniform device

- Configurable macrocells
  - Programmable polarity
  - Registered or combinatorial
  - Internal and I/O feedback
  - D-type or T-type flip-flops
  - Choice of clocks for each flip-flop
  - Input registers for MACH 2 family
- Extensive third-party software and programmer support through FusionPLD<sup>SM</sup> partners

Advanced Micro

Devices

- Schematic capture and text entry
- Compilation and JEDEC file generation
- Design simulation
- Logic and timing models
- Standard PLD programmers
- Each MACH product has a factory programming option available for high-volume applications

<b>D</b>				Max	Max	Max	Speed	
Device	PINS	Macrocells	PLD Gates	Inputs		Flip-Flops	(ns)	
MACH 1 Family								
MACH110	44	32	900	38	32	32	12, 15, 20	
MACH120	68	48	1200	56	48	48	15, 20	
MACH130	84	64	1800	70	64	64	15, 20	
MACH 2 Family	MACH 2 Family							
MACH210	44	64	1800	38	32	64	10, 12, 15, 20	
MACH220	68	96	2400	56	48	96	12, 15, 20	
MACH230	84	128	3600	70	64	128	15, 20	
Asynchronous MACH Device								
MACH215	44	64	1500	38	32	64	12, 15, 20	

### **PRODUCT SELECTOR GUIDE**

### **GENERAL DESCRIPTION**

The MACH (Macro Array CMOS High-density) family provides a new way to implement large logic designs in a programmable logic device. AMD has combined an innovative architecture with advanced electricallyerasable CMOS technology to offer a device with several times the logic capability of the industry's most popular existing PAL device solutions at comparable speed and cost.

Their unique architecture makes these devices ideal for replacing large amounts of TTL, PAL-device, glue, and gate-array logic. They are the first devices to provide

such increased functionality with completely predictable, deterministic speed.

The MACH devices consist of PAL blocks interconnected by a programmable switch matrix (Figure 1). Designs that consist of several interconnected functional modules can be efficiently implemented by placing the modules into PAL blocks. Designs that are not as modular can also be readily implemented since the switch matrix provides a high level of connectivity between PAL blocks. The internal arrangement of resources is managed automatically by the design software, so that the designer does not have to be concerned with the logic implementation details.

The MACH family consists of the MACH 1 and MACH 2 series of synchronous devices and the MACH215, an asynchronous device. The MACH 1 and 2 series are ideal for synchronous subsystems like memory controllers and peripheral controllers. The MACH215 is appropriate for applications having asynchronous inputs and for collecting random glue logic.

AMD's FusionPLD program allows MACH device designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide timely, accurate, quality support. This ensures that a designer does not have to buy a complete new set of tools for each new device, but rather can use the tools with which he or she is already familiar. The MACH devices can be programmed on conventional PAL device programmers with appropriate personality and socket adapter modules.

MACH devices are manufactured using AMD's state-ofthe-art advanced CMOS electrically-erasable process for high performance and logic density. CMOS EE technology provides 100% testability, reducing both prototype development costs and production costs.



### **Design Methodology**

Design tools for MACH devices are widely available both from AMD and from third-party software vendors. AMD provides PALASM software as a low-cost baseline tool set and works with tools vendors to ensure broad MACH device support. This allows designers to do MACH device designs using the same tools that they would use to do PAL device designs, whether PALASM software or any of the other popular PAL device design packages.

Design entry is the same as that used for PAL devices. The basic logic processing steps are the same steps that are needed to process and minimize logic for any PAL device. Simulation is available for verifying the correct behavior of the device. Functional (unit-delay) simulation of MACH devices is supported in all approved software packages, and other options for simulating the timing and board-level behavior of the MACH devices are available. The end result is a JEDEC file that can be downloaded to a programmer for device configuration. MACH device design methodology differs somewhat from that of a PAL device due to the automatic design fitting procedure that the software performs. Designs written by logic designers—whether by schematic capture, state machine equations, or Boolean equations—are partitioned and placed into the PAL blocks of the MACH device. While this procedure is handled automatically by the software, the software can also accept manual direction based upon the user's working knowledge of the design. MACH device connectivity is 100% with the exception of the MACH230. This facilitates automatic place and route.

AMD recommends allowing the software to decide the best fit and pin placement automatically for the first design iteration to provide the best chance of fitting. With this approach, large designs can be implemented incrementally, starting with low device utilization and building up by adding logic until the device is full. This generally means that designs are done without any specific pinout assignments, with the final pinout decided by the software. While it is possible to pre-place

## AMD 🏹

signals, it is not recommended in most cases. If done carefully, pre-placement can help the software fit difficult designs; if not done carefully, it may make it harder for the design to fit. Guidelines on specifying the initial pinout are provided in the MACH Technical Briefs book.

The design is partitioned and placed into the MACH device by the software so as not to affect the performance of the design. With designs that do not fit, it is possible to make some performance tradeoffs to aid in fitting (for example, by optimizing the flip-flop type or passing through the device more than once), but those tradeoffs must be specifically requested, and any additional delays are entirely predictable.

Once an initial design fits, there may be subsequent changes to the design. This is important if board layout

has already started based on the original pinout. Design changes make it necessary to refit the design, which may result in a different pinout. Some design changes may make it impossible to refit the design, regardless of the pinout. The stability of the design and the expected extent of any changes should therefore be considered before committing the design to layout. Careful designs that target about 70% utilization will make future changes much easier. Higher utilization will make design changes much more difficult to implement. Hints on designing for change can be found in the MACH Device Design Planning Guide near the end of this book, and in the article Designing for Change with MACH Devices in the Technical Briefs book.

# Synchronous MACH Devices

### SYNCHRONOUS MACH DEVICES

The MACH 1 and MACH 2 families of synchronous devices each consist of several members. The items that differentiate the members of the family are the number of pins, the number of macrocells, the amount of interconnect, and the number of clocks. The MACH 1 family has output macrocells; the MACH 2 family has output and buried macrocells. In all other respects, the two families are the same.

This provides a convenient way of migrating designs up or down with little difficulty. Because there is a choice of I/O-pin-to-macrocell ratio, the designer can choose a device that suits both internal logic needs and I/O needs.

The devices range in pin count from 44 to 84, and in number of macrocells from 32 to 128. All devices are provided in cost-effective PLCC packages.

### **Functional Description**

The fundamental architecture of the MACH devices consists of multiple, optimized PAL blocks interconnected by a switch matrix. The switch matrix allows communication between PAL blocks, and routes inputs to the PAL blocks. Together, the PAL blocks and switch matrix allow the logic designer to create large designs in a single device instead of multiple devices.

Most pins are I/O pins that can be used as inputs, outputs, or bidirectional pins. There are some dedicated input pins, but all macrocells have internal feedback, allowing the pin to be used as an input if the macrocell signal is not needed externally.

The key to being able to make effective use of these devices lies in the interconnect schemes. Because of the programmable interconnections, the product-term arrays have been decoupled from the switch matrix, the macrocells, and the I/O pins. This provides the needed flexibility to place and route designs efficiently.

In a MACH device, all signals incur the same delays, regardless of routing. Performance is design-independent, and is known before the design is begun.

### The PAL Blocks

The PAL blocks can be viewed as independent PAL devices on the chip. This provides for logic functions that need the complete interconnect that a PAL device provides. PAL blocks communicate with each other only through the switch matrix.

Each PAL block consists of a product-term array, a logic allocator, macrocells, and I/O cells. The product-term array generates the basic logic, although the number of

product terms per macrocell is variable. The logic allocator distributes the product terms to the macrocells as required by the design. The macrocell configures the signal, and the I/O cell delivers the final signal to the output pin.

Each PAL block additionally contains an asynchronous reset product term and an asynchronous preset product term. This allows the flip-flops within a single PAL block to be initialized as a bank. There are also several three-state product terms that provide three-state control to the I/O cells.

### **The Switch Matrix**

The switch matrix takes all dedicated inputs and signals from the input switch matrices and routes them as needed to the PAL blocks. Feedback signals that only return to the same PAL block still must go through the switch matrix. This mechanism ensures that PAL blocks in MACH devices communicate with each other with consistent, predictable delays.

The switch matrix makes a MACH device more than just several PAL devices on a single chip. It allow the designer to think of the device not as a collection of blocks, but as a single programmable device; the software partitions the design into PAL blocks through the central switch matrix so that the designer does not have to be concerned with the internal architecture of the device.

### The Product-Term Array

The product-term array consists of a number of product terms that form the basis of the logic being implemented. The inputs to the AND gates come from the switch matrix (Table 1), and are provided in both true and complement forms for efficient logic implementation.

Table 1 PAL Block Inputs

Device	Number of Inputs to PAL Block		
MACH110	22		
MACH120	26		
MACH130	26		
MACH210	22		
MACH220	26		
MACH230	26		

Because the number of product terms available for a given function is not fixed, the full sum of products is not

# 

realized in the array. The product terms drive the logic allocator, which allocates the appropriate number of product terms to generate the function.

### The Logic Allocator

The logic allocator (Figure 2) is a block within which different product terms are allocated to the appropriate macrocells in groups of four product terms called "product term clusters". The availability and distribution of product term clusters is automatically considered by the software as it places and routes functions within the PAL block. The size of the product term clusters has been designed to provide high utilization of product terms are possible. Yet when few product terms are used, there will be a minimal number of unused–or wasted–product terms left over.

The product term clusters do not "wrap" around the logic block. This means that the macrocells at the ends of the block have fewer product terms available. Refer to the individual product data sheets for details.

### The Macrocell

There are two fundamental types of macrocell: the output macrocell and the buried macrocell. The buried macrocell is only found in MACH 2 devices. The use of buried macrocells effectively doubles the number of macrocells available without increasing the pin count.

Both macrocell types can generate registered or combinatorial outputs. For the MACH 2 series, a transparent-low latched configuration is provided. If used, the register can be configured as a T-type or a D-type flip-flop. Register and latch functionality is defined in Table 2. Programmable polarity (for output macrocells) and the T-type flip-flop both give the software a way to minimize the number of product terms needed. These choices can be made automatically by the software when it fits the design into the device.

#### Table 2. Register/Latch Operation Configuration D/T CLK/LE Q+ D-Register Х 0, 1, 1 Q 0 0 î 1 Ť 1 х T-Register 0,1, 1 Q 0 Ť Q ö 1 î 1 Latch х Q 0 0 0 1 0 1



14051H-2





\* Latch option available on MACH 2 devices only.

Figure 3. Output Macrocell





# 🗖 AMD

The output macrocell (Figure 3) sends its output back to the switch matrix, via internal feedback, and to the I/O cell. The feedback is always available regardless of the configuration of the I/O cell. This allows for buried combinatorial or registered functions, freeing up the I/O pins for use as inputs if not needed as outputs. The basic output macrocell configurations are shown in Figure 4.

The buried macrocell (Figure 5) does not send its output to an I/O cell. The output of a buried macrocell is provided only as an internal feedback signal which feeds the switch matrix. This allows the designer to generate additional logic without requiring additional pins.

In addition to the capabilities of the output macrocell, the buried macrocell allows the use of registered or latched inputs. The input register is a D-type flip-flop; the input latch is a transparent-low D-type latch. Once configured as a registered or latched input, the buried macrocell cannot generate logic from the product-term array. The basic buried macrocell configurations are shown in Figure 6.

The flip-flops in either macrocell type can be clocked by one of several clock pins (Table 3). Registers are clocked on the rising edge of the clock input. Latches hold their data when the gate input is HIGH. Clock pins are also available as inputs, although care must be taken when a signal acts as both clock and input to the same device.

Device	Number of Clocks Available
MACH110	2
MACH120	4
MACH130	4
MACH210	2
MACH220	4
MACH230	4

All flip-flops have asynchronous reset and preset. This is controlled by the common product terms that control all flip-flops within a PAL block. For a single PAL block, all flip-flops, whether in an output or a buried macrocell, are initialized together. The initialization functionality of the flip-flops is illustrated in Table 4.

Configuration	AR	AP	CLK/LE	Q+
Register	0	0	x	See Table 2
	0	1	X	1
	1	0	X	0
	1	1	Х	0
Latch	0	0	x	See Table 2
	0	1	0	lllegal
	0	1	1	1
	1	0	0	lllegal
	1	0	1	0
	1	1	0	lllegal
	1	1	1	0

Table 4. Asynchronous Reset/Preset Operation

### The I/O Cell

The I/O cell (Figure 7) provides a three-state output buffer. The three-state buffer can be left permanently enabled, for use only as an output; permanently disabled, for use as an input; or it can be controlled by one of two product terms, for bidirectional signals and bus connections. The two product terms provided are common to a bank of I/O cells.



Figure 5. Buried Macrocell (MACH 2 only)



14051H-6

Figure 6. Buried Macrocell Configurations (MACH 2 only)



### Figure 7. I/O C

### **Register Preload**

All registers on the MACH devices can be preloaded from the I/O pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

### Observability

In addition to the control offered by preload, testing requires observability of the internal state of the device following a sequence of vectors. The MACH devices offer an observability feature that allows the user to send hidden buried register values to observable output pins.

For macrocells that are configured as combinatorial, the observability function suppresses the selection of the combinatorial output by forcing the macrocell output multiplexer into registered output mode. The observability function allows observation of the associated registers by overriding the output enable control and enabling the output buffer.

### **Power-up Reset**

All flip-flops power-up to a logic LOW for predictable system initialization. The actual values of the outputs of the MACH devices will depend on the configuration of the macrocell. The Vcc rise must be monotonic and the reset delay time is  $10 \ \mu$ s maximum.

### Security Bit

A security bit is provided on the MACH devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit, but test vectors containing preload can be used independently of the security bit. The bit can only be erased in conjunction with the array during an erase cycle.

### **Programming and Erasing**

The MACH devices can be programmed on standard logic programmers. They may also be erased to reprogram a previously configured device with a new program. Erasure is automatically performed by the programming hardware. No special erase operation is required.

### **Quality and Testability**

The MACH devices offer a very high level of built-in quality. The fact that the device is erasable allows direct verification of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

### Technology

The MACH devices are fabricated with AMD's advanced electrically-erasable floating-gate 0.8- $\mu$ m and 0.65- $\mu$ m CMOS technology. This provides the devices with performance and power consumption that are unmatched in the industry. The floating gate cells rely on Fowler-Nordheim tunneling to charge the gate, and have long proven their endurance and reliability. 20-year data retention is provided over operating conditions when devices are programmed on approved programmers.

The substrate of these devices is grounded, providing for a more efficient circuit. In addition, this provides substrate clamp diodes at all inputs, making them more immune to noisy input signals.

### FINAL

MACH110-12/15/20

High-Density EE CMOS Programmable Logic

COM'L: -12/15/20

### DISTINCTIVE CHARACTERISTICS

- 🖬 44 Pins
- 32 Macrocells
- 12 ns tPD Commercial 14 ns tPD Industrial
- 66.7 MHz fMAX external Commercial 53.5 MHz fMAX external Industrial

### **GENERAL DESCRIPTION**

The MACH110 is a member of AMD's high-performance EE CMOS MACH 1 family. This device has approximately three times the logic macrocell capability of the popular PAL22V10 with no loss of speed.

The MACH110 consists of two PAL blocks interconnected by a programmable switch matrix. The two PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. The MACH110 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

38 Inputs

- 32 Outputs
- **32** Flip-flops; 2 clock choices
- 2 "PAL22V16" Blocks
- Pin-compatible with MACH210, MACH215

Advanced Micro Devices

### IND: -14/18/24

# 

# **BLOCK DIAGRAM**



141270-1

### CONNECTION DIAGRAM Top View

PLCC



14127H-2

Note: Pin-compatible with MACH210, MACH215.

### **PIN DESIGNATIONS**

- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

### **ORDERING INFORMATION**

### **Commercial Products**

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations			
MACH110-12			
MACH110-15	JC		
MACH110-20			

### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

# ORDERING INFORMATION

### **Industrial Products**

AMD programmable logic products for Industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations		
MACH110-14		
MACH110-18	JI	
MACH110-24		

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

### FUNCTIONAL DESCRIPTION

The MACH110 consists of two PAL blocks connected by a switch matrix. There are 32 I/O pins and 6 dedicated input pins feeding the switch matrix. These signals are distributed to the two PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.

### The PAL Blocks

Each PAL block in the MACH110 (Figure 8) contains a 64-product-term logic array, a logic allocator, 16 macrocells and 16 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 16 I/O cells are divided into 2 banks of 8 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

### **The Switch Matrix**

The MACH110 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 16 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

### The Product-Term Array

The MACH110 product-term array consists of 64 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset. Two of the output enable product terms are used for the first eight I/O cells; the other two control the last eight macrocells.

### The Logic Allocator

The logic allocator in the MACH110 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 5 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 8 for cluster and macrocell numbers.

	Available
	Clusters
Mo	Co, C1
M1	C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub>
M2	C1, C2, C3
M3	C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub>
M4	C3, C4, C5
Ms	C4, C5, C6
M6	C5, C6, C7
M7	C <sub>6</sub> , C <sub>7</sub>
Ms	C <sub>8</sub> , C <sub>9</sub>
Ma	C8, C9, C10
M10	C9, C10, C11
M11	C10, C11, C12
M12	C11, C12, C13
M13	C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub>
M14	C13, C14, C15
M15	C14, C15

Table 5 Logic Allocation

### The Macrocell

The MACH110 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of two clock pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

### The I/O Cell

The I/O cell in the MACH110 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to eight I/O cells. Within each PAL block, two product terms are available for selection by the first eight three-state outputs; two other product terms are available for selection by the last eight threestate outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.



Figure 8. MACH110 PAL Block

### ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T <sub>A</sub> = 0°C to 75°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### **OPERATING RANGES**

### Commercial (C) Devices

Ambient Temperature (T <sub>A</sub> )	
Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc)	

with Respect to Ground ..... +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Voн	Output HIGH Voltage	Iон = −3.2 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			V
Vol	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		-	0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
Ін	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μA
հւ	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μΑ
Іоzн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		·	10	μΑ
loz∟	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$ , $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)			-10	μΑ
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	i — —	-160	mA
lcc	Supply Current (Typical)	Vcc = 5 V, T <sub>A</sub> =25°C, f = 25 MHz (Note 4)		95		mA

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

#### Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter program. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

### **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур	Unit
CIN	Input Capacitance	$V_{IN} = 2.0 V$	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

### SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	r		-1	2	-15		-20				
Symbol	Parameter De	scription			Min	Мах	Min	Мах	Min	Max	Unit
tPD	Input, I/O, or Feedback to Combinatorial Output (Note 3)				12		15		20	ns	
to	Setup Time from Input, I/O, or Feedback		D-type	7		10		13		ns	
	to Clock			T-type	8		11		14		ns
tн	Hold Time				0		0		0		ns
tco	Clock to Outpu	t (Note 3)				8		10		12	ns
twL	Clock Width LOW		6		6		8		ns		
twн		HIG			6		6		8		ns
	Maximum Frequency (Note 1)	External Feedback 1/(t		D-type	66.7		50		40		MHz
			1/(ts + tco)	T-type	62.5		47.6		38.5		MHz
fмах				D-type	76.9		66.6		47.6		MHz
		Internal Feeuback (ICNT)	(ICNT)	T-type	71.4		55.5		43.5		MHz
		No Feedback	1/(twL + twн)		83.3		83.3		62.5		MHz
tar	Asynchronous	Reset to Registered	Output			16		20		25	ns
tarw	Asynchronous	Reset Width (Note 1	)		12		15		20		ns
tarr	Asynchronous	Reset Recovery Tim	ne (Note 1)		8		10		15		ns
tap	Asynchronous	Preset to Registered	l Output			16		20		25	ns
tapw	Asynchronous	synchronous Preset Width (Note 1)		12		15		20		ns	
tapr	Asynchronous Preset Recovery Time (Note 1)		8		10		15		ns		
tea	Input, I/O, or F	eedback to Output E	nable (Note 3)			12		15		20	ns
t <sub>ER</sub>	Input, I/O, or F	eedback to Output D	isable (Note 3)			12		15		20	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, for test conditions.

3. Parameters measured with 16 outputs switching.

# 

### ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage
DC Output or I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T <sub>A</sub> = $-40^{\circ}$ C to $+85^{\circ}$ C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### INDUSTRIAL OPERATING RANGES

Ambient Temperature (T<sub>A</sub>) Operating in Free Air ..... -40°C to +85°C Supply Voltage (Voc)

Supply voltage (vcc)	
with Respect to Ground	 +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter				[		
Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
Ін	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μA
լո	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μA
I <sub>ОZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
loz⊾	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			-10	μΑ
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Typical)	V <sub>cc</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		95		mA

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
 V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

### **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions	Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C	6	pF
Cour	Output Capacitance	V <sub>OUT</sub> = 2.0 V f = 1 MHz	8	pF

### SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter	r		-14		-18		-24				
Symbol	Parameter De	scription			Min	Max	Min	Max	Min	Мах	Unit
tPD	Input, I/O, or F	eedback to Combina	torial			14.5		18		24	ns
	Output (Note 3	)									
ts	Setup Time fro	m Input, I/O, or Feed	lback	D-type	8.5		12		16		ns
	to Clock			T-type	10		13.5		17		ns
tн	Hold Time				0		0		0		ns
tco	Clock to Outpu	t (Note 3)				10		12		14.5	ns
t <sub>WL</sub>	Clock Width LOW		7.5		7.5		10		ns		
twн			н				7.5		10		ns
	Maximum Frequency (Note 1)	D-type	D-type	53.5		40		32		MHz	
f <sub>MAX</sub>		External Feedback	(1/(ts + tco))	T-type	50		38		30		MHz
		Internal Feedback (fcnt)	D-type	61.5		53		38		MHz	
			(ICNT)	T-type	57		44		34.5		MHz
		No Feedback	1/(t <sub>WL</sub> + t <sub>WH</sub> )		66.5		66.5		50		MHz
tar	Asynchronous	Reset to Registered	Output			19.5		24		30	ns
t <sub>ARW</sub>	Asynchronous	Reset Width (Note 1	)		14.5		18		24		ns
t <sub>ARR</sub>	Asynchronous	Reset Recovery Tim	ne (Note 1)		10		12		18		ns
tap	Asynchronous	Preset to Registered	eset to Registered Output			19.5		24		30	ns
t <sub>APW</sub>	Asynchronous	reset Width (Note 1)		14.5		18		24		ns	
t <sub>APR</sub>	Asynchronous Preset Recovery Time (Note 1)		10		12		18		ns		
tea	Input, I/O, or F	eedback to Output E	nable (Note 3)			14.5		18		24	ns
tER	Input, I/O, or F	eedback to Output D	isable (Note 3)			14.5		18		24	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, for test conditions.

3. Parameters measured with 16 outputs switching.

# 

### **TYPICAL SWITCHING CHARACTERISTICS**

 $V_{CC} = 5.0 V$ ,  $T_A = 25^{\circ}C$ . These parameters are not tested.



14127H-10



### Note:

Applies to tPD, tco. Calculate as:  $t_{derated} = t_{16} O/P + \Delta t_{os}$ Data sheet numbers ( $t_{16} O/P$ ) are specified at 16 outputs switching



### 14127H-11

### **Capacitive Load Derating**

### Note:

Applies to all AC specifications and rise and fall times. Calculate as:

 $t_{derated} = t_{35} pF + \Delta t_{DL}$ 

Data sheet numbers (t35 pF) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.

# TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS Vcc = $5.0 \text{ V}, \text{ T}_{\text{A}} = 25^{\circ}\text{C}$





14127H-7



14127H-8



14127H-9







The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual Icc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.

### **TYPICAL DYNAMIC Icc CHARACTERISTICS**

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур	Unit
	Base static Icc	85	mA
i,	Incremental input current	15	µA/MHz
i₀	Incremental current per PAL block	13	µA/MHz
İo	Incremental output current	90	µA/MHz
iv	Voltage dependence	40	%/V
İŢ	Temperature dependence	-0.17	%/°C

### **TYPICAL DATA DESIGN GUIDELINES**

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Unit
Delay Minimums (Note 1)		
Combinatorial propagation delay minimum	3	ns
Clock-to-output delay minimum	2	ns
Edge Rates (Note 2)		
Rise rate	1	V/ns
Fall rate	1	V/ns
Skew (Note 3)		_
Clock-to-output skew, same clock polarity and same output polarity	1	ns
Clock-to-output skew, same clock polarity only	2	ns
Clock-to-output skew, same output polarity only	2	ns
Clock-to-output skew, different clock polarity and different output polarity	2 '	ns
Internal Delay Savings (Note 4)	· · · · · · · · · · · · · · · · · · ·	
Propagation delay savings	2	ns
Clock-to-output delay savings	3	ns
Ground Bounce (Note 5)		
Ground bounce noise level on low output	0.5	V

Notes:

1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.

- 2. Rise and fall rates are for unloaded outputs.
- 3. Skew values assume equal output loading.
- 4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
- 5. The ground bounce noise level should be added to the static VoL under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

### **TYPICAL THERMAL CHARACTERISTICS**

Measured at 25°C ambient. These parameters are not tested.

Parameter	ater			Тур			
Symbol	Parameter Description		PLCC	CQFP	Unit		
θjc	Thermal impedance, junction to case		14	13	°C/W		
θja	Thermal impedance, junction to ambient		39	44	°C/W		
θ <sub>jma</sub> Thermal impedance, junction to	200 lfpm air	33	38	°C/W			
	ambient with air flow	400 lfpm air	30	35	°C/W		
	· ·	600 lfpm air	27	33	°C/W		
		800 lfpm air	25	31	°C/W		

### Plastic θjc Considerations

The data listed for plastic  $\theta_j$ c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta_j$ c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta_j$  tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

FINAL

MACH120-15/20

High-Density EE CMOS Programmable Logic

COM'L: -15/20

### DISTINCTIVE CHARACTERISTICS

- 68 Pins
- 48 Macrocells
- 15 ns t<sub>PD</sub> Commercial
  18 ns t<sub>PD</sub> Industrial
- 50 MHz f<sub>MAX</sub> external Commercial 40 MHz f<sub>MAX</sub> external Industrial

### **GENERAL DESCRIPTION**

The MACH120 is a member of AMD's high-performance EE CMOS MACH 1 family. This device has approximately five times the logic macrocell capability of the popular PAL22V10 with no loss of speed.

The MACH120 consists of four PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. The MACH120 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

# 56 Inputs

IND: -18/24

- 48 Outputs
- 48 Flip-flops; 4 clock choices
- 4 PAL blocks
- Pin-compatible with MACH220

Advanced Micro Devices

### 

### **BLOCK DIAGRAM**



14129H-1
**CONNECTION DIAGRAMS** 

## **Top View**



Note: Pin-compatible with MACH220.

PIN DESIGNATIONS

- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

14129H-2

## ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
MACH120-15 MACH120-20	JC				

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations				
MACH120-18 MACH120-24	JI			

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

The MACH120 consists of four PAL blocks connected by a switch matrix. There are 48 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

## The PAL Blocks

Each PAL block in the MACH120 (Figure 9) contains a 48-product-term logic array, a logic allocator, 12 macrocells and 12 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V12".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 12 I/O cells are divided into 2 banks of 6 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

## The Switch Matrix

The MACH120 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 12 internal feedback signals and 12 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

## The Product-Term Array

The MACH120 product-term array consists of 48 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset. Two of the output enable product terms are used for the first six I/O cells; the other two control the last six macrocells.

## The Logic Allocator

The logic allocator in the MACH120 takes the 48 logic product terms and allocates them to the 12 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device. Table 6 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 9 for cluster and macrocell numbers.

Output Macrocell	Available Clusters
Mo	Co, C1
M1	Co, C1, C2
M <sub>2</sub>	C1, C2, C3
M <sub>3</sub>	C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub>
M4	C3, C4, C5
M5	C4, C5, C6
M6	C5, C6, C7
M7	C6, C7, C8
Ma	C7, C8, C9
Ma	C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub>
M10	C9, C10, C11
M11	C10, C11

#### **Table 6. Logic Allocation**

## The Macrocell

The MACH120 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four global clock pins, which are also available as logic inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

## The I/O Cell

The I/O cell in the MACH120 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to six I/O cells. Within each PAL block, two product terms are available for selection by the first six three-state outputs; two other product terms are available for selection by the last six three-state outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.



Figure 9. MACH120 PAL Block

MACH120-15/20

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature With Power Applied –55°C to +125°C
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T <sub>A</sub> = 0°C to 75°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

# **OPERATING RANGES**

## Commercial (C) Devices

Ambient Temperature (T <sub>A</sub> )         Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground +4.7	5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	v
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
Ьн	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ
lı.	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			10	μΑ
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$ , $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)			-10	μΑ
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> =25°C, f = 25 MHz (Note 4)		85		mA

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

#### Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4. Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

## CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	Test Conditions		Test Conditions Typ		Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C	6	pF		
Солт	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF		

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	er		-1:	5	-20				
Symbol	Parameter Description			Min	. Max	Min	Max	Unit	
teo	Input, I/O, or Fe Output (Note 3)	eedback to Combina )	torial			15		20	ns
	Setup Time fror	up Time from Input, I/O, or Feedback Clock		D-type	10		13		ns
ts	to Clock			T-type	11		14		ns
tн	Hold Time				0		0		ns
tco	Clock to Output	t (Note 3)				10		12	ns
twL				LOW	6		8		ns
twн				HIGH	6		8		ns
		External Feedback	$1/(t_s + t_{CO})$	D-type	50		40		MHz
,	Maximum	External recuback	17(13 + 166)	T-type	47.6		38.5		MHz
fмах	f <sub>MAX</sub> Frequency	(four)	D-type	66.6		47.6		MHz	
(Note 1		Internal Peeuback		T-type	55.5		43.5		MHz
		No Feedback	1/(tw∟ + twн)		83.3		62.5		MHz
tar	Asynchronous	Reset to Registered	Output			20		25	ns
tarw	Asynchronous	Reset Width (Note 1	)		15		20		ns
tarr	Asynchronous	Reset Recovery Tim	e (Note 1)		10		15		ns
tap	Asynchronous Preset to Registered Output				20		25	ns	
tapw	Asynchronous Preset Width (Note 1)			15		20		ns	
tapr	Asynchronous Preset Recovery Time (Note 1)			10		15		ns	
tea	Input, I/O, or Fe	edback to Output E	nable (Note 3)			15		20	ns
t <sub>ER</sub>	Input, I/O, or Fe	eedback to Output D	isable (Note 3)			15		20	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

2. See Switching Test Circuit, for test conditions.

3. Parameters measured with 24 outputs switching.

## **ABSOLUTE MAXIMUM RATINGS**

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## INDUSTRIAL OPERATING RANGES

Ambient Temperature (T <sub>A</sub> ) Operating in Free Air	-40°C to +85°C
Supply Voltage (Vcc)	
with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARA	CTERISTICS	over INDUST	RIAL	operating	ranges	uniess c	therv	vise s	peci	lied
							_			

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
ы	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ
lı.	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			10	μΑ
lozL	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$ , $V_{CC} = Max$ $V_{IN} = V_{IH} or V_{IL}$ (Note 2)			-10	μΑ
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		85		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. З. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of 4. being loaded, enabled, and reset.

## **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	Test Conditions		Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C	6	pF
Сол	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter			-1	8	-24				
Symbol	Parameter Description			Min	Max	Min	Max	Unit	
t <sub>PD</sub>	Input, I/O, or Feedback to Combinatorial Output (Note 3)				18		24	ns	
	Setup Time fror	n Input, I/O, or Feedl	back	D-type	12		16		ns
ls	to Clock	•		T-type	13.5		17		ns
tн	Hold Time				0		0		ns
tco	Clock to Outpu	t (Note 3)				12		14.5	ns
tw∟	LOW		7.5		10		ns		
twн					7.5		10		ns
	Maximum Frequency (Note 1)	External Feedback 1/(t <sub>s</sub> + t <sub>co</sub> )	D-type	40		32		MHz	
				T-type	38		30		MHz
fмах		Internal Feedback (f <sub>CNT</sub> )		D-type	53		38		MHz
				T-type	44		34.5		MHz
	No Feedback 1/(t <sub>WL</sub> + t <sub>WH</sub> )			66.5		50		MHz	
tar	Asynchronous	Reset to Registered	Output			24		30	ns
tarw	Asynchronous	Reset Width (Note 1)			18		24		ns
tARR	Asynchronous	Reset Recovery Tim	e (Note 1)		12		18		ns
tap	Asynchronous Preset to Registered Output			24		30	ns		
tapw	Asynchronous Preset Width (Note 1)			18		24		ns	
tapr	Asynchronous Preset Recovery Time (Note 1)			12		18		ns	
tea	Input, I/O, or Fe	eedback to Output E	nable (Note 3)			18	×	24	ns
ten	Input, I/O, or Fe	eedback to Output D	sable (Note 3)			18		24	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, for test conditions.

3. Parameters measured with 24 outputs switching.

## **TYPICAL SWITCHING CHARACTERISTICS**

Vcc = 5.0 V, T<sub>A</sub> = 25°C. These parameters are not tested.



#### **Derating for Number of Outputs Switching**

14129H-4

14129H-5

Note:

Applies to tPD, tco. Calculate as:

 $t_{derated} = t_{24} O/P + \Delta t_{os}$ 

Data sheet numbers (t16 O/P) are specified at 24 outputs switching



#### **Capacitive Load Derating**

## Note:

Applies to all AC specifications and rise and fall times. Calculate as:  $t_{derated} = t_{35 pF} + \Delta t_{DL}$ 

Data sheet numbers (t35 pF) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.

# TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS $V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$





14129H-6

14129H-7





MACH120-15/20





The selected "typical" pattern is a 12-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual Icc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.

## **TYPICAL DYNAMIC Icc CHARACTERISTICS**

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур	Unit
lcco	Base static Icc	80	mA
iı	Incremental input current	21	μA/MHz
ів	Incremental current per PAL block	19	μA/MHz
io	Incremental output current	93	μA/MHz
iv	Voltage dependence	41	%/V
iτ	Temperature dependence	-0.18	%/°C

## TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Unit				
Delay Minimums (Note 1)						
Combinatorial propagation delay minimum	3	ns				
Clock-to-output delay minimum	2	ns				
Edge Rates (Note 2)						
Rise rate	1	V/ns				
Fall rate	1	V/ns				
Skew (Note 3)	Skew (Note 3)					
Clock-to-output skew, same clock polarity and same output polarity	1	ns				
Clock-to-output skew, same clock polarity only	2	ns				
Clock-to-output skew, same output polarity only	2	ns				
Clock-to-output skew, different clock polarity and different output polarity	2	ns				
Internal Delay Savings (Note 4)						
Propagation delay savings	2	ns				
Clock-to-output delay savings	3	ns				
Ground Bounce (Note 5)	Ground Bounce (Note 5)					
Ground bounce noise level on low output	0.5	v				

Notes:

1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.

- 2. Rise and fall rates are for unloaded outputs.
- 3. Skew values assume equal output loading.
- 4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
- The ground bounce noise level should be added to the static VoL under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

## **TYPICAL THERMAL CHARACTERISTICS**

Measured at 25°C ambient. These parameters are not tested.

Parameter	rameter		Тур	
Symbol	I Parameter Description			Unit
θjc	Thermal impedance, junction to case		13	°C/W
θja	Thermal impedance, junction to ambient		37	°C/W
θjma	Thermal impedance, junction to 200 Ifpm air		33	°C/W
	ambient with air flow	400 lfpm air	30	°C/W
		600 lfpm air	28	°C/W
		800 lfpm air	25	°C/W

#### Plastic 0jc Considerations

The data listed for plastic  $\theta_j c$  are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta_j c$  measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta_j c$  tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

FINAL

MACH130-15/20

High-Density EE CMOS Programmable Logic

COM'L: -15/20

## DISTINCTIVE CHARACTERISTICS

- 84 Pins
- 64 Macrocells
- 15 ns t<sub>PD</sub> Commercial 18 ns t<sub>PD</sub> Industrial
- 50 MHz f<sub>MAX</sub> external Commercial 40 MHz f<sub>MAX</sub> external Industrial

## **GENERAL DESCRIPTION**

The MACH130 is a member of AMD's high-performance EE CMOS MACH 1 family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 with no loss of speed.

The MACH130 consists of four PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. The MACH130 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

70 inputs

IND: -18/24

- 64 Outputs
- 64 Flip-flops; 4 clock choices
- 4 "PAL26V16" Blocks with buried Macrocells
- Pin-compatible with MACH230, MACH435

Advanced Micro Devices

## **BLOCK DIAGRAM**



14131G-1

PLCC



Note: Pin-compatible with MACH230, MACH435.

14131G-3

## **PIN DESIGNATIONS**

- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

## ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations				
MACH130-15	10			
MACH130-20	JC			

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations				
MACH130-18				
MACH130-24	JI			

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

The MACH130 consists of four PAL blocks connected by a switch matrix. There are 64 I/O pins and 2 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

## **The PAL Blocks**

Each PAL block in the MACH130 (figure 10) contains a 64-product-term logic array, a logic allocator, 16 macrocells and 16 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V16".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 16 I/O cells are divided into 2 banks of 8 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

## **The Switch Matrix**

The MACH130 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 16 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

#### The Product-Term Array

The MACH130 product-term array consists of 64 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset. Two of the output enable product terms are used for the first eight I/O cells; the other two control the last eight macrocells.

#### The Logic Allocator

The logic allocator in the MACH130 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 7 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 10 for cluster and macrocell numbers.

Table 7. Logic Allocation				
Output Macrocell	Available Clusters			
Mo	Co, C1			
M1	C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub>			
M <sub>2</sub>	C1, C2, C3			
M3	C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub>			
M4	C3, C4, C5			
Ms	C4, C5, C6			
Me	C5, C6, C7			
M <sub>7</sub>	C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub>			
Mε	C7, C8, C9			
M9	C8, C9, C10			
M10	C9, C10, C11			
M11	C10, C11, C12			
M12	C11, C12, C13			
M13	C12, C13, C14			
M14	C13, C14, C15			
M15	C14, C15			

\_ . . \_ . . . . . . .

## The Macrocell

The MACH130 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four global clock pins, which are also available as logic inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

## The I/O Cell

The I/O cell in the MACH130 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to eight I/O cells. Within each PAL block, two product terms are available for selection by the first eight three-state outputs; two other product terms are available for selection by the last eight three-state outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.



Figure 10. MACH130 PAL Block

## **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T <sub>A</sub> = 0°C to 75°C)

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## **OPERATING RANGES**

#### **Commercial (C) Devices**

Ambient Temperature (T <sub>A</sub> )	0°C to +75°C
Supply Voltage (Vcc)	. 00107730
with Respect to Ground +4.	75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = -3.2 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			V
VoL	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	V
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
Ін	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μA
lı.	Input LOW Current	VIN = 0 V, Vcc = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			10	μΑ
loz∟	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-10	μΑ
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Typical)	Vcc = 5V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		190		mA

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Condit	Test Conditions		Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C	6	pF
Cour	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	r			-1	-15		-20		
Symbol	Parameter De	scription	-		Min	Мах	Min	Max	Unit
tPD	Input, I/O, or F Output (Note 3	eedback to Combina )	Itorial			15		20	ns
to	Setup Time fro	m Input, I/O, or Fee	dback	D-type	10		13		ns
15	to Clock			T-type	11		14		ns
tн	Hold Time				0		0		ns
tco	Clock to Outpu	it (Note 3)				10		12	ns
tw∟	Clock Width			LOW	6		8		ns
twн	HIGH		6		8		ns		
			External Feedback 1/(ts + tco) D-type T-type	50		40		MHz	
i i	Maximum	External Feedback		47.6		38.5		MHz	
fмах	Frequency			D-type	66.6		47.6		MHz
	(Note 1)	Internal Feedback	(ICNT)	T-type	55.5		43.5		MHz
		No Feedback 1/(twL + twH)		83.3		62.5		MHz	
tar	Asynchronous Reset to Registered Output				20		25	ns	
tarw	Asynchronous Reset Width (Note 1)			15		20		ns	
tarr	Asynchronous Reset Recovery Time (Note 1)			10		15		ns	
tap	Asynchronous Preset to Registered Output				20		25	ns	
tapw	Asynchronous Preset Width (Note 1)			15		20		ns	
tapr	Asynchronous Preset Recovery Time (Note 1)			10		15		ns	
tea	Input, I/O, or Feedback to Output Enable (Note 3)				15		20	ns	
ter	Input, I/O, or F	eedback to Output D	isable (Note 3)			15		20	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, for test conditions.

3. Parameters measured with 32 outputs switching.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature With Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = -40^{\circ}C$ to +85°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## INDUSTRIAL OPERATING RANGES

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = −3.2 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
lн	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μA
հե	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$ , $V_{CC} = Max$ $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 2)			-10	μA
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	30		-130	mΑ
lcc	Supply Current (Typical)	$V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ , $f = 25 MHz$ (Note 4)		190		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
 V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions	Тур	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°	°C 6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V f = 1 MHz	8	pF

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter			-1	8	-24				
Symbol	Parameter Des	scription			Min	Max	Min	Мах	Unit
t <sub>PD</sub>	Input, I/O, or Fe Output (Note 3)	eedback to Combina )	torial			18		24	ns
	Setup Time from	n Input, I/O, or Feed	back	D-type	12		16		ns
ts	to Clock	• • •		T-type	13.5		17		ns
tн	Hold Time				0		0		ns
tco	Clock to Output	t (Note 3)				12		14.5	ns
t <sub>WL</sub>				LOW	7.5		10		ns
twн		· ·		HIGH	7.5		10		ns
		External Feedback	$1/(t_s + t_{co})$	D-type	40		32		MHz
	Maximum		,,(	T-type	38		30		MHz
f <sub>мах</sub>	Frequency	Internal Feedback	(font)	D-type	53		38		MHz
	(NOLE I)		Internal Teeuback (ICNT)		44		34.5		MHz
		No Feedback	1/(t <sub>wL</sub> + t <sub>wH</sub> )		66.5		50		MHz
t <sub>AR</sub>	Asynchronous Reset to Registered Output				24		30	ns	
t <sub>ARW</sub>	Asynchronous	Reset Width (Note 1	)		18		24		ns
t <sub>ARR</sub>	Asynchronous Reset Recovery Time (Note 1)			12		18		ns	
t <sub>AP</sub>	Asynchronous Preset to Registered Output				24		30	ns	
tapw	Asynchronous Preset Width (Note 1)			18	ŀ	24		ns	
t <sub>APR</sub>	Asynchronous Preset Recovery Time (Note 1)			12		18		ns	
tea	Input, I/O, or Fe	eedback to Output E	nable (Note 3)			18		24	ns
t <sub>ER</sub>	Input, I/O, or Fe	edback to Output D	isable (Note 3)			18		24	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, for test conditions.

3. Parameters measured with 32 outputs switching.

## **TYPICAL SWITCHING CHARACTERISTICS**

Vcc = 5.0 V, T<sub>A</sub> = 25°C. These parameters are not tested.



14131G-4

14131G-5

## **Derating for Number of Outputs Switching**

#### Note:

Applies to tPD, tco. Calculate as:  $t_{derated} = t_{32} O/P + \Delta t_{os}$ Data sheet numbers (t<sub>32</sub> O/P) are specified at 32 outputs switching



#### Capacitive Load Derating

#### Note:

Applies to all AC specifications and rise and fall times. Calculate as:

 $t_{derated} = t_{35 pF} + \Delta t_{DL}$ 

Data sheet numbers (t35 pF) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.

14131G-6

# TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS $V_{CC}=5.0$ V, $T_{A}=25^{\circ}\text{C}$











14131G-8





14131G-9

The selected 'typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual Icc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.

## **TYPICAL DYNAMIC Icc CHARACTERISTICS**

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур	Unit
lcco	Base static Icc	180	mA
i,	Incremental input current	21	µA/MHz
iв	Incremental current per PAL block	18	µA/MHz
io	Incremental output current	96	µA/MHz
i,	Voltage dependence	40	%/V
İt	Temperature dependence	-0.18	%/°C

## **TYPICAL DATA DESIGN GUIDELINES**

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Unit		
Delay Minimums (Note 1)				
Combinatorial propagation delay minimum	3	ns		
Clock-to-output delay minimum	2	ns		
Edge Rates (Note 2)				
Rise rate	1	V/ns		
Fall rate	1	V/ns		
Skew (Note 3)				
Clock-to-output skew, same clock polarity and same output polarity	t	ns		
Clock-to-output skew, same clock polarity only	2	ns		
Clock-to-output skew, same output polarity only	2	ns		
Clock-to-output skew, different clock polarity and different output polarity	2	ns		
Internal Delay Savings (Note 4)				
Propagation delay savings	2	ns		
Clock-to-output delay savings	3	ns		
Ground Bounce (Note 5)				
Ground bounce noise level on low output	0.5	v		

Notes:

- 1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
- 2. Rise and fall rates are for unloaded outputs.
- 3. Skew values assume equal output loading.
- 4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
- 5. The ground bounce noise level should be added to the static VoL under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

## **TYPICAL THERMAL CHARACTERISTICS**

Measured at 25°C ambient. These parameters are not tested.

Parameter	meter		T	yp	
Symbol	Parameter Description		PLCC	CQFP	Unit
θjc	Thermal impedance, junction to case		13	4	°C/W
θja	Thermal impedance, junction to ambient		34	28	°C/W
θjma	Thermal impedance, junction to	200 lfpm air	30	24	°C/W
	ambient with air flow		28	20	°C/W
		600 lfpm air	26	19	°C/W
ж.		800 lfpm air	25	17	°C/W

## Plastic θjc Considerations

The data listed for plastic  $\theta$  *jc* are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta$  *jc* measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta$  *jc* tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

FINAL COM'L:	: -10/12/15/20. Q-15/20 IND: -12/14/18/24
MACH210A-10 MACH210-12/15/20 MACH210AQ-15/20 High-Density EE CMOS Progr	Advanced Micro Devices
DISTINCTIVE CHARACTERISTICS	
44 Pins	38 Inputs; 210A Inputs have built-in pull-up
64 Macrocells	resistors
10 ns tPD Commercial	32 Outputs
12 ns ted Industrial	64 Flip-flops; 2 clock choices
80 MHz f <sub>MAX</sub> external Commercial	4 "PAL22V16" blocks with buried macrocells
64 MHz fwax external Industrial	Pin-compatible with MACH110, MACH215

■ Pin-compatible with MACH110, MACH215

## GENERAL DESCRIPTION

The MACH210 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 with no loss of speed.

The MACH210 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells, including additional buried macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH210 has two kinds of macrocell: output and buried. The MACH210 output macrocell provides

registered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACH210 has dedicated buried macrocells which. in addition to the capabilities of the output macrocell. also provide input registers or latches for use in synchronizing signals and reducing setup time requirements.

## **BLOCK DIAGRAM**



14128H-1

# CONNECTION DIAGRAM Top View

PLCC



Note: Pin-compatible with MACH110, MACH215.

## **PIN DESIGNATIONS**

- CLK/I = Clock or Input
- GND = Ground

I = Input

- I/O = Input/Output
- Vcc = Supply Voltage

## ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



-10 = 10 ns tPD -12 = 12 ns tPD -15 = 15 ns tPD -20 = 20 ns tPD

	-			
Val	Valid Combinations			
MACH	1210A-10			
*MACł	1210A-12			
MAC	1210-12			
MAC	1210-15	JC		
MAC	1210AQ-15			
MAC	1210-20			
MAC	1210AQ-20			

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

\*The MACH210A-12 has the same Switching Characteristics of the MACH210-12 and the same DC Characteristics of the MACH210A-10.

## ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations		
MACH210A-12		
MACH210-14		
MACH210-18		
MACH210-24		

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

The MACH210 consists of four PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.

The MACH210A inputs and I/O pins have built-in pull-up resistors. While it is always a good design practice to tie unused pins high, the 210A pull-up resistors provide design security and stability in the event that unused pins are left disconnected.

## The PAL Blocks

Each PAL block in the MACH210 (Figure 11) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16" with 8 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

## **The Switch Matrix**

The MACH210 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

## The Product-term Array

The MACH210 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable; one provides asynchronous reset, and one provides asynchronous preset.

## The Logic Allocator

The logic allocator in the MACH210 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 8 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 11 for cluster and macrocell numbers.

## The Macrocell

The MACH210 has two types of macrocell: output and buried. The output macrocells can be configured as

Мас	rocell	Available
Output	Buried	Clusters
Μο	M1	C0, C1, C2 C0, C1, C2, C3
M2	Мз	C1, C2, C3, C4 C2, C3, C4, C5
M4	M5	C3, C4, C5, C6 C4, C5, C6, C7
M6	M7	C5, C6, C7, C8 C6, C7, C8, C9
Мв	Mэ	C7, C8, C9, C10 C8, C9, C10, C11
M10	M11	C9, C10, C11, C12 C10, C11, C12, C13
M12	M13	C11, C12, C13, C14 C12, C13, C14, C15
M14	M15	C13, C14, C15 C14, C15

Table 8. Logic Allocation

either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of two clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

## The I/O Cell

The I/O cell in the MACH210 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.


14128H-3

Figure 11. MACH210 PAL Block

MACH210-10/12/15/20, Q-15/20

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## **OPERATING RANGES**

## Commercial (C) Devices

Temperature (T <sub>A</sub> ) Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground	5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, \text{ Vcc} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
Vol	Output LOW Voltage	I <sub>OL</sub> = 16 mA, Vcc = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	v
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
ħн	Input HIGH Leakage Current	VIN = 5.25 V, Vcc = Max (Note 2)			10	μA
lı.	Input LOW Leakage Current	VIN = 0 V, Vcc = Max (Note 2)		1	-100	μΑ
lozн	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			10	μA
lozl	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = ViH or ViL (Note 2)			-100	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Typical)	Vcc = 5V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		135		mA

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

#### Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
   VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition	Test Conditions		Unit
CIN	Input Capacitance	Vin = 2.0 V	Vcc = 5.0 V, TA = 25°C,	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter					-1	0		
Symbol	Parameter	r Description				Min	Max	Unit
tPD	Input, I/O,	or Feedback to Combi	natorial (	Dutput (Note 3)			10	ns
ts	Setup Tim	e from Input, I/O or Fee	edback t	o Clock	D-Type	6.5		
					Т-Туре	7.5		ns
tн	Register D	Register Data Hold Time				0		ns
tco	Clock to O	utput (Note 3)					6	ns
twL	Clock Widt	Clock Width LOW				5		ns
twн					HIGH	5		ns
		External Foodback	4//4	• \	D-Type	80		MHz
ł	Maximum	External Feeuback	1/(ts +	tco)	Т-Туре	74		MHz
fmax	Frequency		,		D-Type	100		MHz
		Internal Feedback (tci	NT)		Т-Туре	91		MHz
	No Feedback		1/(t <sub>WL</sub>	+ t <sub>wн</sub> )		100		MHz
tsL	Setup Tim	Setup Time from Input, I/O, or Feedback to Gate				6.5		ns
t∺∟	Latch Data	Latch Data Hold Time				0		ns
tgo	Gate to Ou	Gate to Output (Note 3)					7	ns
tgwL	Gate Widtl	Gate Width LOW			5		ns	
tPDL	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				12	ns		
tsir	Input Register Setup Time			2		ns		
thin	Input Regi	ster Hold Time				2		ns
tico	Input Regi	ster Clock to Combinat	torial Out	tput			13	ns
tics	Input Regi	ster Clock to Output Re	egister S	etup	D-Type	10		ns
					Т-Туре	11		ns
twicL	Input Regi	ster Clock Width			LOW	5		ns
twich					HIGH	5		ns
fMAXIR	Maximum	Input Register Frequer	псу	1/(twicL + twich)		100		MHz
tsiL	Input Latch Setup Time			2		ns		
tHIL	Input Latch Hold Time			2		ns		
tigo	Input Latch Gate to Combinatorial Output				14	ns		
tigoL	Input Latch Gate to Output Through Transparent Output Latch				T	16	ns	
tsLL	Setup Tim Transpare	e from Input, I/O, or Fe nt Input Latch to Outpu	edback it Latch (	Through Gate		8.5		ns
tigs	Input Latch	n Gate to Output Latch	Setup			11		ns

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter	· · · · · · · · · · · · · · · · · · ·		0	
Symbol	Parameter Description	Min	Max	Unit
twigL	Input Latch Gate Width LOW	5	-	ns
<b>t</b> PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		14	ns
tar	Asynchronous Reset to Registered or Latched Output		15	ns
tarw	Asynchronous Reset Width (Note 1)	10		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	10		ns
tap	Asynchronous Preset to Registered or Latched Output		15	ns
tapw	Asynchronous Preset Width (Note 1)	10		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	10		ns
tEA	Input, I/O, or Feedback to Output Enable (Note 3)		10	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		10	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit for test conditions.

3. Parameters measured with 16 outputs switching.

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to V <sub>cc</sub> + 0.5 V
DC Output or I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = -40^{\circ}C$ to +85°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## INDUSTRIAL OPERATING RANGES

Ambient Temperature (T <sub>A</sub> ) Operating in Free Air	40°C to +85°C
Supply Voltage (Vcc) with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V <sub>он</sub>	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
lin l	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μA
11	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-100	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μÂ
l <sub>ozl</sub>	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$ , $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)			-100	μΑ
lsc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30		-160	mΑ
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		135		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

 Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition	ns	Тур	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	$V_{CC} = 5.0 V, T_A = 25^{\circ}C,$	6	pF
Солт	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter					-1	2		
Symbol	Parameter	r Description				Min	Max	Unit
tPD	Input, I/O,	or Feedback to Combi	natorial C	Dutput (Note 3)			12	ns
ts	Setup Time	e from Input, I/O or Fee	edback to	Clock	D-type	8		
		Т-туре				9		ns
tн	Register D	Register Data Hold Time				0		ns
tco	Clock to O	Clock to Output (Note 3)					7.5	ns
tw∟	Clock Widt	Clock Width LOW				6		ns
twн		HIGH				6		ns
		External Ecodbook	4/4		D-type	64		MHz
	Maximum	External Feedback	1/(ts +	(co)	T-type	59		MHz
fmax	Frequency				D-type	80		MHz
	(Note 1)	Internal Feedback (fci	(ти		T-type	72.5		MHz
		No Feedback 1/(twL + twH)				80		MHz
ts∟	Setup Time from Input, I/O, or Feedback to Gate				8		ns	
tHL	Latch Data Hold Time				0		ns	
t <sub>GO</sub>	Gate to Ou	Gate to Output (Note 3)					8.5	ns
t <sub>GWL</sub>	Gate Width LOW				6		ns	
t <sub>PDL</sub>	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				14.5	ns		
tsiR	Input Register Setup Time				2.5		ns	
thir	Input Regi	ster Hold Time				3		ns
tico	Input Regi	ster Clock to Combinat	orial Out	put			16.	ns
tics	Input Regi	ster Clock to Output Re	egister S	etup	D-type	12		ns
					T-type	13		ns
twicL	Input Regi	ster Clock Width			LOW	6		ns
twich					HIGH	6		ns
<b>f</b> MAXIR	Maximum	Input Register Frequer	ncy	1/(twic⊾ + twicн)		80		MHz
tsıL	Input Latch	h Setup Time				2.5		ns
t <sub>HIL</sub>	Input Latch Hold Time				3		ns	
tigo	Input Latch Gate to Combinatorial Output					17	ns	
tigol	Input Latch Gate to Output Through Transparent Output Latch				19.5	ns		
tsu	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate			10.5		ns		
tigs	Input Latch	Input Latch Gate to Output Latch Setup				13.5		ns
twigL	Input Latch	h Gate Width LOW				6		ns
tPDLL	Input, I/O, Input and	or Feedback to Output Output Latches	Through	n Transparent			17	ns

# SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

Parameter		-1	-12	
Symbol	Parameter Description	Min	Max	Unit
tar	Asynchronous Reset to Registered or Latched Output		18	ns
tarw	Asynchronous Reset Width (Note 1)	12		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	12		ns
tap	Asynchronous Preset to Registered or Latched Output		18	ns
tapw	Asynchronous Preset Width (Note 1)	12		ns
<b>t</b> APR	Asynchronous Preset Recovery Time (Note 1)	12		ns
t <sub>EA</sub>	Input, I/O, or Feedback to Output Enable (Note 3)		12	ns
ten	Input, I/O, or Feedback to Output Disable (Note 3)		12	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit for test conditions.

3. Parameters measured with 16 outputs switching.

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T <sub>A</sub> = 0°C to +75°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### **OPERATING RANGES** Commercial (C) Devices

in Free Air	0°C to +75°C
Supply Voltage (Vcc) with	

Respect to Ground ..... +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Мах	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		2.4		V
VoL	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	>
Ын	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μA
ابر	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μΑ
Іодн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μΑ
lozı.	Off-State Output Leakage Current LOW				10	μΑ
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)		30	-160	mA
lcc	Supply Current (Typical)	Vcc = 5V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		120		mA

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

#### Notes:

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	Test Conditions			
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	$V_{CC} = 5.0 \text{ V},  \text{T}_{\text{A}} = 25^{\circ}\text{C},$	6	pF	
Солт	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF	

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	r		-1:	2	-1	5	-2	0				
Symbol	Parameter I	Description				Min	Max	Min	Max	Min	Max	Unit
t <sub>PD</sub>	Input, I/O, or (Note 3)	Feedback to Combi	nator	ial Output			12		15		20	ns
	Setup Time	from Input, I/O,			D-type	7		10		13		ns
ts	or Feedback	to Clock			T-type	8		11		14		ns
t <sub>H</sub>	Register Dat	ta Hold Time				0		0		0		ns
tco	Clock to Out	tput (Note 3)					8		10		12	ns
tw∟	Clock				LOW	6		6		8		ns
twн	Width				HIGH	6		6		8		ns
		External Ecodback 1//ta	- ( <b>*</b> )	D-type	66.7		50		40		MHz	
	Maximum	External Feedback	17(6	s + 100)	T-type	62.5		47.6		38.5		MHz
fмах	Frequency				D-type	83.3		66.6		50		MHz
	(Note 1)	Internal Feedback (	fcnt)		T-type	76.9		62.5		47.6		MHz
		No Feedback	1/(t <sub>v</sub>	v∟ + twн)		83.3		83.3		62.5		MHz
tsı.	Setup Time from Input, I/O, or Feedback to Gate			7		10		13		ns		
tHL	Latch Data I	-lold Time				0		0		0		ns
tgo	Gate to Out	out (Note 3)					10		11		12	ns
tgwL	Gate Width	LOW				6		6		8		ns
t <sub>PDL</sub>	Input, I/O, or Transparent	r Feedback to Output	: Thrc h	bugh			14		17		22	ns
tsiri	Input Regist	er Setup Time				2		2		2		ns
tHIR	Input Regist	er Hold Time				2		2.5		3		ns
tico	Input Regist	er Clock to Combinat	orial	Output			15		18		23	ns
tics	Input Regist	er Clock to Output Re	egiste	er Setup	D-type	12		15		20		ns
					T-type	13		16		21		ns
twicL	Input Regist	er			LOW	6		6		8		ns
twich	Clock Width				HIGH	6		6		. 8		ns
<b>f</b> MAXIR	Maximum In	put Register Frequer	ncy	1/(twici. + twi	сн)	83.3		83.3		62.5		MHz
tsı∟	Input Latch	Setup Time				2		2		2		ns
tHIL	Input Latch	Hold Time				2		2.5		3		ns
tigo	Input Latch	Gate to Combinatoria	l Out	tput .			17		20		25	ns
tigol	Input Latch Gate to Output Through Transparent Output Latch				19		22		27	ns		
tsLL	Setup Time Transparent	from Input, I/O, or Fe Input Latch to Output	edba	ack Through ch Gate		9		12		15		ns
tigs	Input Latch	Gate to Output Latch	Setu	ıp		13		16		21		ns

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-12		-1	5	-20		
Symbol	Parameter Description	Min	Max	Min	Мах	Min	Max	Unit
twigL	Input Latch Gate Width LOW	6		6		8		ns
<b>t</b> PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		16		19		24	ns
tar	Asynchronous Reset to Registered or Latched Output		16		20		25	ns
tarw	Asynchronous Reset Width (Note 1)	12		15		20		ns
<b>t</b> arr	Asynchronous Reset Recovery Time (Note 1)	8		10		15		ns
tap	Asynchronous Preset to Registered or Latched Output		16		20		25	ns
tapw	Asynchronous Preset Width (Note 1)	12		15		20		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	8		10		15		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)		12		15		20	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		12		15		20	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

t

2. See Switching Test Circuit, for test conditions.

3. Parameters measured with 16 outputs switching.

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage
DC Output or I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T <sub>A</sub> = $-40^{\circ}$ C to $+85^{\circ}$ C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### **INDUSTRIAL OPERATING RANGES**

Operating in Free Air	-40°C to +85°C
Supply Voltage (Vcc) with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
Vı∟	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		-	0.8	V
lμ	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μA
հ	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μΑ
loz∟	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			-10	μΑ
lsc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		120		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

 Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	Test Conditions			
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	$V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C},$	6	pF	
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF	

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter					-1	4	-1	8	-2	4	
Symbol	Parameter I	Description			Min	Мах	Min	Max	Min	Max	Unit
teo 🕚	Input, I/O, or (Note 3)	r Feedback to Combi	natorial Output			14.5		18		24	ns
**	Setup Time	from Input, I/O,		D-type	8.5		12		16		ns
5	or Feedback	to Clock		T-type	10		13.5		17		ns
t∺	Register Dat	ta Hold Time			0		0		0		ns
tco	Clock to Out	tput (Note 3)				10		12		14.5	ns
twL.	Clock			LOW	7.5		7.5		10		ns
twн	Width		1	HIGH	7.5		7.5		10		ns
		External Feedback	$1/(t_s + t_{co})$	D-type	53		40		32		MHz
	Maximum		17(13 / 100)	T-type	50		38		30.5		MHz
fмах	Frequency		<i>.</i> .	D-type	61.5		53		38		MHz
	(Note 1)	Internal Feedback (	TCNT)	T-type	57		44		34.5		MHz
		No Feedback	1/(t <sub>w⊾</sub> + t <sub>wн</sub> )		66.5		66.5		50		MHz
tsL	Setup Time	from Input, I/O, or Fe	edback to Gate		8.5		12		16		ns
t <sub>HL</sub>	Latch Data Hold Time			0		0		0		ns	
t <sub>GO</sub>	Gate to Out	put (Note 3)				12		13.5		14.5	ns
t <sub>GWL</sub>	Gate Width	LOW			7.5		7.5		10		ns
tPDL	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				17		20.5		26.5	ns	
tsiri	Input Regist	er Setup Time			2.5		2.5		2.5		ns
t <sub>HIR</sub>	Input Regist	er Hold Time			3		3.5		4		ns
tico	Input Regist	er Clock to Combinat	torial Output			18		22		28	ns
tics	Input Regist	er Clock to Output R	egister Setup	D-type	14.5		18		24		ns
				T-type	16		19.5		25.5		ns
twicL	Input Regist	er		LOW	7.5		7.5		10		ns
twich	Clock Width	·		HIGH	7.5		7.5		10		ns
<b>f</b> MAXIR	Maximum In	put Register Frequer	ncy 1/(twicL + tw	исн)	66.5		66.5		50		MHz
tsil	Input Latch	Setup Time			2.5		2.5		2.5		ns
t <sub>HiL</sub>	Input Latch	Hold Time			3		3.5		4		ns
tigo	Input Latch	Gate to Combinatoria	al Output			20.5		24		30	ns
tigoL	Input Latch Gate to Output Through Transparent Output Latch				23		26.5		32.5	ns	
tsll	Setup Time Transparent	from Input, I/O, or Fe Input Latch to Outpu	edback Through It Latch Gate		11		14.5		18		ns
tigs	Input Latch	Gate to Output Latch	Setup		16		19.5		25.5		ns
twigL	Input Latch	Gate Width LOW			7.5		7.5		10		ns
<b>t</b> PDLL	Input, I/O, or Input and O	r Feedback to Output utput Latches	Through Transp	arent		19.5		23		29	ns

# SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

Parameter		-1	-14		-14 -18		8	-24		
Symbol	Parameter Description	Min	Max	Min	Max	Min	Max	Unit		
tar	Asynchronous Reset to Registered or Latched Output		19.5		24		30	ns		
tarw	Asynchronous Reset Width (Note 1)	14.5		18		24		ns		
t <sub>ARR</sub>	Asynchronous Reset Recovery Time (Note 1)	10		12		18		ns		
tap	Asynchronous Preset to Registered or Latched Output		19.5		24		30	ns		
tapw	Asynchronous Preset Width (Note 1)	14.5		18		24		ns		
tapr	Asynchronous Preset Recovery Time (Note 1)	10		12		18		ns		
tea	Input, I/O, or Feedback to Output Enable (Note 3)		14.5		18		24	ns		
t <sub>ER</sub>	Input, I/O, or Feedback to Output Disable (Note 3)		14.5		18		24	ns		

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, for test conditions.

3. Parameters measured with 16 outputs switching.

;
;
/
1
/
1
١

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES Commercial (C) Devices

Temperature (T <sub>A</sub> ) Operating n Free Air	0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground	5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Мах	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
Vo∟	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		_	0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
l <sub>in</sub>	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>cc</sub> = Max (Note 2)			10	μA
1n_	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			100	μΑ
Іодн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozi	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$ , $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)			100	μΑ
lsc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	30		160	mA
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		45		mA

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

 Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	Test Conditions		Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C,	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter					-1	5	-2	0	
Symbol	Parameter	Description			Min	Max	Min	Max	Unit
t <sub>PD</sub>	Input, I/O, or Feedback to Combinatorial Output (Note 3)				15		20	ns	
	Setup Time	from Input, I/O,		D-type	13		17		ns
TS	or Feedback	to Clock		T-type	14		18	-	ns
tн	Register Da	ta Hold Time			0		0		ns
tco	Clock to Out	tput (Note 3)				7		8	ns
tw∟	Clock		- · · · · · · · · · · · · · · · · · · ·	LOW	6		8		ns
twн	Width	•		HIGH	6		8		ns
				D-type	50		40		MHz
	Maximum	External Feedback	1/(ts + tco)	T-type	47.6		38.4		MHz
fмах	Frequency			D-type	58.8		45.4		MHz
	(Note 1)	Internal Feedback (	fcnt)	T-type	55.5		43.4		MHz
				D-type	76.9		58.8		MHz
		No Feedback	1/(ts + tн)	T-type	71.4		55.5		MHz
ts∟	Setup Time from Input, I/O, or Feedback to Gate			13		17		ns	
tHL	Latch Data Hold Time			0		0		ns	
tgo	Gate to Output (Note 3)				8		8	ns	
tgwL	Gate Width LOW			6		8		ns	
<b>t</b> PDL	Input, I/O, or Feedback to Output Through					17		22	ns
tsia	Input Regist				2		2		ns
tHIB	Input Regist	er Hold Time			2.5		3		ns
tico	Input Regist	er Clock to Combinat	torial Output			18		23	ns
tics	Input Regist	er Clock to Output R	egister Setup	D-type	17		22		ns
400			-gioter cottap	T-type	18		23		ns
twici	Innut Regist	er		LOW	6		8		ne
twich	Clock Width			HIGH	6		8		ns
<b>f</b> MAXIR	Maximum In	put Register Frequer	ncy 1/(twicL + ty	мсн)	83.3		62.5		MHz
tsıL	Input Latch	Setup Time			2		2		ns
thii,	Input Latch	Hold Time			2.5		3		ns
tigo	Input Latch	Gate to Combinatoria	al Output			20		25	ns
tigol	Input Latch Output Latcl	Gate to Output Throu	igh Transparent			22		27	ns
tsLL	Setup Time Transparent	from Input, I/O, or Fe	edback Through It Latch Gate		15		19		ns
tigs	Input Latch	Gate to Output Latch	Setup		18		23		ns

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-1	5	-2	0	
Symbol	Parameter Description	Min	Max	Min	Max	Unit
twigL	Input Latch Gate Width LOW	6		8		ns
<b>t</b> PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		19		24	ns
tar	Asynchronous Reset to Registered or Latched Output		25		30	ns
tarw	Asynchronous Reset Width (Note 1)	20		25		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	20		25		ns
tap	Asynchronous Preset to Registered or Latched Output		25		30	ns
tapw	Asynchronous Preset Width (Note 1)	20		25		ns
<b>t</b> APR	Asynchronous Preset Recovery Time (Note 1)	20		25		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)		15		20	ns
ten	Input, I/O, or Feedback to Output Disable (Note 3)		15		20	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

See Switching Test Circuit, for test conditions.
 Parameters measured with 16 outputs switching.

Storage Temperature
Ambient Temperature With Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage
DC Output or I/O Pin Voltage0.5 V to V <sub>cc</sub> + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = -40^{\circ}C$ to +85°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## INDUSTRIAL OPERATING RANGES

Ambient Temperature (T <sub>A</sub> ) Operating in Free Air	-40°C to +85°C
Supply Voltage (Vcc) with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V <sub>он</sub>	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VıL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
lıн	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μA
lı.	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-100	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-100	μΑ
lsc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30		-160	mA
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		45		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).

 Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

# 

# CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	Test Conditions		Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	$V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C},$	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

# SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter				-1	8	-2	4		
Symbol	Parameter I	Description			Min	Max	Min	Max	Unit
tPD	Input, I/O, or (Note 3)	Input, I/O, or Feedback to Combinatorial Output (Note 3)				18		24	ns
	Setup Time	from Input, I/O,		D-type	16		20.5		ns
LS_	or Feedback	to Clock		T-type	17	·	22		ns
t⊦	Register Da	ta Hold Time			0		0		ns
tco	Clock to Out	tput (Note 3)				8.5		10	ns
twL	Clock			LOW	7.5		10		ns
t <sub>wH</sub>	Width	-		HIGH	7.5		10		ns
		External Feedback	$1/(t_s + t_{co})$	D-type	40		32		MHz
	Maximum	External Feedback	17(13 + 160)	T-type	38		30.5		MHz
fmax	Frequency	Internal Feedback (	4 \	D-type	47		36		MHz
	(Note 1)	Internal Feedback (	ICNT)	T-type	44		34.5		MHz
				D-type	61.5		47		MHz
		No Feedback	1/(ts + t⊣)	T-type	57		47		MHz
ts∟	Setup Time	from Input, I/O, or Fe	edback to Gate		16		20.5		ns
t <sub>HL</sub>	Latch Data	Hold Time		· · · · ·	0		0		ns
t <sub>GO</sub>	Gate to Output (Note 3)				10		10	ns	
t <sub>GWL</sub>	Gate Width LOW			7.5		10		ns	
t <sub>PDL</sub>	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				20.5		26.5	ns	
tsiR	Input Register Setup Time			2.5		2.5		ns	
t <sub>HIR</sub>	Input Regist	er Hold Time			3.5		4		ns
tico	Input Regist	er Clock to Combinat	orial Output			22		28	ns
tics	Input Regist	ter Clock to Output Re	egister Setup	D-type	20.5		26.5		ns
				T-type	22		28		ns
twicL	Input Regist	er		LOW	7.5		10		ns
twich	Clock Width	I	-	HIGH	7.5		10		ns
<b>f</b> MAXIR	Maximum Ir	nput Register Frequer	ncy 1/(twicL +	wicн)	66.5		50		MHz
tsı∟	Input Latch	Setup Time			2.5		2.5		ns
tHIL	Input Latch	Hold Time			3.5		4		ns
tigo	Input Latch	Gate to Combinatoria	I Output			24		30	ns
tigol	Input Latch Gate to Output Through Transparent Output Latch				26.5		32.5	ns	
tsll	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate			18		23		ns	
tigs	Input Latch	Gate to Output Latch	Setup		22		28		ns
twigL	Input Latch	Gate Width LOW			7.5		10		ns
tPDLL	Input, I/O, o Input and O	r Feedback to Output utput Latches	Through Trans	parent		23		29	ns

# SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

Parameter		-18		-18 -24				
Symbol	Parameter Description	Min	Max	Min	Max	Unit		
tar	Asynchronous Reset to Registered or Latched Output		30		36	ns		
tarw	Asynchronous Reset Width (Note 1)	24		30		ns		
t <sub>ARR</sub>	Asynchronous Reset Recovery Time (Note 1)	24		30		ns		
t <sub>AP</sub>	Asynchronous Preset to Registered or Latched Output		30		36	ns		
tapw	Asynchronous Preset Width (Note 1)	24		30		ns		
<b>t</b> APR	Asynchronous Preset Recovery Time (Note 1)	24		30		ns		
t <sub>EA</sub>	Input, I/O, or Feedback to Output Enable (Note 3)		18		24	ns		
t <sub>ER</sub>	Input, I/O, or Feedback to Output Disable (Note 3)		18		24	ns		

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, for test conditions.

3. Parameters measured with 16 outputs switching.

# 

### **TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS** $V_{CC} = 5.0 V, T_A = 25^{\circ}C$



Output, LOW

14128H-4

14128H-5





### **TYPICAL SWITCHING CHARACTERISTICS**

Vcc = 5.0 V, T<sub>A</sub> = 25°C. These parameters are not tested.



14128H-7

#### **Derating for Number of Outputs Switching**

#### Note:

Applies to tPD, tCO. Calculate as:  $t_{derated} = t_{16 O/P} + \Delta t_{OS}$ 

Data sheet numbers (t16 O/P) are specified at 16 outputs switching



14128H-8

#### **Capacitive Load Derating**

#### Note:

Applies to all AC specifications and rise and fall times. Calculate as:

 $t_{derated} = t_{35} p_F + \Delta t_{DL}$ 

Data sheet numbers (t35 pF) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.



 $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ 



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual Icc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.

## **TYPICAL DYNAMIC Icc CHARACTERISTICS**

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description		Тур	Unit
	Icco Base static Icc Q		110	mA
ICCO			35	mA
i,	Incremental input current		21	µA/MHz
İв	Incremental current per PAL block		18	µA/MHz
io	Incremental output current		96	μA/MHz
iv	Voltage dependence		40	%/V
İr	Temperature dependence		-0.18	%/°C

## TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Unit		
Delay Minimums (Note 1)				
Combinatorial propagation delay minimum	3	ns		
Clock-to-output delay minimum	2	ns		
Edge Rates (Note 2)				
Rise rate	1	V/ns		
Fall rate	1	V/ns		
Skew (Note 3)				
Clock-to-output skew, same clock polarity and same output polarity	1	ns		
Clock-to-output skew, same clock polarity only	2	ns		
Clock-to-output skew, same output polarity only	2	ns		
Clock-to-output skew, different clock polarity and different output polarity	2	ns		
Internal Delay Savings (Note 4)				
Propagation delay savings	2	ns		
Clock-to-output delay savings	3	ns		
Ground Bounce (Note 5)				
Ground bounce noise level on low output	0.5	V		

Notes:

1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.

- 2. Rise and fall rates are for unloaded outputs.
- 3. Skew values assume equal output loading.
- 4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
- The ground bounce noise level should be added to the static VoL under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

## **TYPICAL THERMAL CHARACTERISTICS**

Measured at 25°C ambient. These parameters are not tested.

Parameter			Т	ур		
Symbol	Parameter Description		PLCC	CQFP	Unit	
θjc	Thermal impedance, junction to case		15	11	°C/W	
θja	Thermal impedance, junction to ambient		40	44	°C/W	
θjma	θ <sub>jma</sub> Thermal impedance, junction to	200 lfpm air	36	39	°C/W	
	ambient with air flow	400 lfpm air	33	35	°C/W	
		600 lfpm air	31	31	°C/W	
		800 lfpm air	29	29	°C/W	

#### Plastic θjc Considerations

The data listed for plastic  $\theta_j c$  are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta_j c$  measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta_j c$  tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

FINAL

COM'L: -15/20 IND: -18/24

# MACHLV210-15/20

High Density EE CMOS Programmable Logic

## DISTINCTIVE CHARACTERISTICS

- Low-voltage operation, 3.3-V JEDEC compatible
  - V<sub>cc</sub> = +3.0 V to +3.6 V
- < 5 mA standby current</p>
- Patented design allows minimal standby current without speed degradation
- Exclusively designed for 3.3-V applications
- 🖬 44 Pins
- 64 Macrocells
- 15 ns t<sub>PD</sub> Commercial 18 ns t<sub>PD</sub> Industrial

#### 50 MHz f<sub>MAX</sub> external Commercial 40 MHz f<sub>MAX</sub> external Industrial

- 38 Inputs with advanced pull-up/pull-down resistors
- 32 Outputs
- 64 Flip-flops; 2 clock choices
- 4 "PAL22V16" blocks with buried macrocells
- Pin-, function-, and JEDEC-compatible with MACH210
- Pin-compatible with MACH110, MACH215

### **GENERAL DESCRIPTION**

The MACHLV210 is a member of AMD's highperformance EE CMOS MACH 2 device family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 at an equal speed with a lower cost per macrocell. It is architecturally identical to the MACH210, with the addition of I/O pull-up/pull-down resistors and low-voltage, lowpower operation.

The MACHLV210 provides 3.3-V operation with lowpower CMOS technology. AMD's patented design allows for minimal standby current without speed degradation by limiting the leakage current when signals are not switching. At less than 5 mA maximum standby current, the MACHLV210 is ideal for low-power applications.

The MACHLV210 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells, including additional buried macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACHLV210 has two kinds of macrocell: output and buried. The MACHLV210 output macrocell provides registered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACHLV210 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers or latches for use in synchronizing signals and reducing setup time requirements.

Advanced Micro Devices

# BLOCK DIAGRAM



17908C-1

# CONNECTION DIAGRAM Top View

PLCC





## **PIN DESIGNATIONS**

CLK/I = Clock or Input

GND = Ground

I = Input

- I/O = Input/Output
- Vcc = Supply Voltage

# 

## ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



#### SPEED

-15 = 15 ns tPD

-20 = 20 ns tpp

Valid Combinations			
10			
JC			

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations MACHLV210-18 MACHLV210-24

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

The MACHLV210 consists of four PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.

The MACHLV210 inputs and I/O pins have advanced pull-up/pull-down resistors that enable the inputs to be pulled to the last driven state. While it is always a good design practice to tie unused pins high or low, the MACHLV210 pull-up/pull-down resistors provide design security and stability in the event that unused pins are left disconnected.

### The PAL Blocks

Each PAL block in the MACHLV210 (Figure 12) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16" with 8 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

### **The Switch Matrix**

The MACHLV210 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

### The Product-term Array

The MACHLV210 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable; one provides asynchronous reset, and one provides asynchronous preset.

#### The Logic Allocator

The logic allocator in the MACHLV210 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 9 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 12 for cluster and macrocell numbers.

	<u> </u>	
Mac	rocell	Available
Output	Buried	Clusters
Μο	M1	Co, C1, C2 Co, C1, C2, C3
M2	Мз	C1, C2, C3, C4 C2, C3, C4, C5
M4	M5	C3, C4, C5, C6 C4, C5, C6, C7
M6	M7	C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub>
Мв	Мэ	C7, C8, C9, C10 C8, C9, C10, C11
M10	M11	C9, C10, C11, C12 C10, C11, C12, C13
M12	M13	C11, C12, C13, C14 C12, C13, C14, C15
M14	M15	C13, C14, C15 C14, C15

Table 9, Logic Allocation

#### **The Macrocell**

The MACHLV210 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of two clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

### The I/O Cell

The I/O cell in the MACHLV210 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.

## **Benefits of Lower Operating Voltage**

The MACHLV210 has an operating voltage range of 3.0 V to 3.6 V. Low voltage allows for lower operating power consumption, longer battery life, and/or smaller batteries for portable applications.

Because power is proportional to the square of the voltage, reduction of the supply voltge from 5.0 V to 3.3 V significantly reduces power consumption. This directly translates to longer battery life for portable applications. Lower power consumption can also be used to reduce the size and weight of the battery. Thus, 3.3-V designs facilitate a reduction in the form factor.

The MACHLV210 is not designed to interface between 3.3-V and 5.0-V logic. Latch-up may occur if V<sub>OH</sub> for the MACHLV210 is greater than V<sub>IH</sub> for the 5.0-V device. Although this scenario is unlikely, interfacing the MACHLV210 with 5.0-V devices is not encouraged without necessary latch-up design precautions.





Figure 12. MACHLV210 PAL Block

#### MACHLV210-15/20

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage –0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = 0^{\circ}C$ to +75°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## **OPERATING RANGES**

**Commercial (C) Devices** 

Temperature (T <sub>A</sub> ) Operating	0°C to +75°C
Supply Voltage (Vcc) with	00101100
Respect to Ground +3	3.0 V to +3.6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Test Conditions		Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		2.4			v
Vol	Output LOW Voltage	$I_{OL} = 2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.4	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		2.0			V
Vı∟	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)				0.8	V
Ін	Input HIGH Leakage Current	V <sub>IN</sub> = 3.6 V, V <sub>CC</sub> = Max (Note 2)				10	μΑ
·  11_	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)				-10	μA
I <sub>оzн</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = 3.6 V$ , $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)				10	μA
l <sub>ozL</sub>	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$ , $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)				-10	μΑ
lsc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)		-30	-	-160	mA
lcc	Supply Current	V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	f = 0 MHz		2		mA
	(Typical)	(Note 4) f = 25 MHz			60		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

# 

## CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions	Тур	Unit
Cin	Input Capacitance	Vcc = 3.3 V, T <sub>A</sub> = 25°C, f = 1 MHz	6	pF
Солт	Output Capacitance		8	рF

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter				-1	5	-2	0		
Symbol	Parameter I	Description			Min	Max	Min	Max	Unit
t <sub>PD</sub>	Input, I/O, or	Feedback to Combin	natorial Output (Note 3)			15		20	ns
+	Setup Time	from Input, I/O,		D-type	10		14		ns
LS .	or Feedback	to Clock		T-type	11		15		ns
tн	Register Dat	ta Hold Time			0		0		ns
tco	Clock to Out	put (Note 3)				10		12	ns
tw∟	Clock			LOW	5		7		ns
twн	Width			HIGH	6		8		ns
		External Feedback	$1/(t_s + t_{co})$	D-type	50		38.5		MHz
	Maximum		1/(13 + 100)	T-type	47.6		37		MHz
fмах	Frequency		•	D-type	66.6		50		MHz
	(Note 1)	Internal Feedback (	fcnt)	T-type	62.5		47.6		MHz
		No Feedback	1/(twL + twн)		90.9		66.7		MHz
ts∟	Setup Time from Input, I/O, or Feedback to Gate				10		14		ns
thi	Latch Data Hold Time			0		0		ns	
tgo	Gate to Output (Note 3)			11		15	ns		
tgwL	Gate Width LOW		5		7		ns		
<b>t</b> PDL	Input, I/O, or Feedback to Output Through			17		23	ns		
tsin	Input Register Setup Time		2.5		3		ns		
thin	Input Register Hold Time		1.5		3		ns		
tico	Input Regist	er Clock to Combinat	orial Output			18		24	ns
tics	Input Regist	er Clock to Output Re	egister Setup	D-type	13		27		ns
				T-type	14		20		ns
twicL	Input Regist	er		LOW	5		7		ns
twich	Clock Width			HIGH	6		8		ns
<b>f</b> MAXIR	Maximum In	put Register Frequer	ncy 1/(twici + twich)		90.9		66.7		MHz
tsıL	Input Latch	Setup Time		-	2.5		3		ns
tHIL	Input Latch	Hold Time			1.5		2		ns
tigo	Input Latch Gate to Combinatorial Output				19		25	ns	
tigol	Input Latch Gate to Output Through Transparent Output Latch				22		29	ns	
tsu	Setup Time Transparent	from Input, I/O, or Fe Input Latch to Output	edback Through It Latch Gate		12		16		ns
tigs	Input Latch	Gate to Output Latch	Setup		14		18		ns
					A	L.			

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-1	-15 -2		20	
Symbol	Parameter Description	Min	Max	Min	Max	Unit
twigi	Input Latch Gate Width LOW	5		7		ns
<b>t</b> PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		21		28	ns
tar	Asynchronous Reset to Registered or Latched Output		20		26	ns
tarw	Asynchronous Reset Width (Note 1)	15		20		ns
<b>t</b> ARR	Asynchronous Reset Recovery Time (Note 1)	15		20		ns
tap	Asynchronous Preset to Registered or Latched Output		20		26	ns
tapw	Asynchronous Preset Width (Note 1)	15		20		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	15		20		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)		15		20	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		15		20	ns

#### Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit for test conditions.

3. Parameters measured with 16 outputs switching.

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T <sub>A</sub> = $-40^{\circ}$ C to $+85^{\circ}$ C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## **INDUSTRIAL OPERATING RANGES**

Temperature (T <sub>A</sub> ) Operating	-40°C to +85°C
Supply Voltage (Vcc) with	

Respect to Ground ...... +3.0 V to +3.6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions		Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		2.4			· V
Vol	Output LOW Voltage	$I_{OL} = 2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$				0.4	V
Ин	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		2.0			v
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)				0.8	v
Ін	Input HIGH Leakage Current	V <sub>IN</sub> = 3.6 V, V <sub>CC</sub> = Max (Note 2)				10	μA
հե	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)				-10	μA
Іогн	Off-State Output Leakage Current HIGH	$\label{eq:Vour} \begin{array}{l} V_{\text{OUT}} = 3.6 \text{ V},  V_{\text{CC}} = \text{Max} \\ V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \mbox{ (Note 2)} \end{array}$				10	μΑ
loz⊾	Off-State Output Leakage Current LOW	$\label{eq:Vout} \begin{array}{l} V_{\text{OUT}} = 0 \ \text{V}, \ \text{V}_{\text{CC}} = \text{Max} \\ V_{\text{IN}} = V_{\text{IH}} \ \text{or} \ V_{\text{IL}} \ (\text{Note 2}) \end{array}$				-10	μΑ
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)		30		-160	mA
lcc	Supply Current	Vcc = 3.3 V, T <sub>A</sub> = 25°C	f = 0 MHz		2		mA
	(Typical)	(Note 4)	f = 25 MHz		60		mA

## DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.
# AMD

# CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions	Тур	Unit
Cin	Input Capacitance	Vcc = 3.3 V, T <sub>A</sub> = 25°C, f = 1 MHz	6	pF
Солт	Output Capacitance		8	pF

# SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter				-1	8	-2	4			
Symbol	Parameter	Description				Min	Max	Min	Max	Unit
teo	Input, I/O, or	Input, I/O, or Feedback to Combinatorial Output (Note 3)				18		24	ns	
	Setup Time	from Input, I/O,			D-type	12		17		ns
LS I	or Feedback	to Clock			T-type	13.5		18		ns
tн	Register Da	ta Hold Time				0		0		ns
tco	Clock to Out	tput (Note 3)					12		14.5	ns
twL	Clock				LOW	6		8.5		ns
twн	Width				HIGH	7.5		10		ns
		External Feedback	1/0	to + too)	D-type	40		30.5		MHz
	Maximum	External recuback			T-type	38		29.5		MHz
fмах	Frequency	D-type	53		40		MHz			
i i	(Note 1)	Internal Feedback (	fCNT,	)	T-type	50		38		MHz
		No Feedback	1/(t	wL + twn)		72.5		53		MHz
tsL	Setup Time	from Input, I/O, or Fe	edba	ack to Gate		12		17		ns
tHL	Latch Data	Hold Time				0		0		ns
tgo	Gate to Out	put (Note 3)					13.5		18	ns
tgwL	Gate Width	LOW				6		8.5		ns
tPDL	Input, I/O, or Feedback to Output Through Latch				20.5		28	ns		
tsin	Input Regist	er Setup Time				3		4		ns
thin	Input Regist	er Hold Time				2.5		4		ns
tico	Input Regist	er Clock to Combinat	orial	Output			22		29	ns
tics	Input Regist	er Clock to Output Re	egist	er Setup	D-type	16		32.5		ns
					T-type	17		24		ns
twicL	Input Regist	er			LOW	6		8.5		ns
twich	Clock Width				HIGH	7.5		10		ns
<b>f</b> MAXIR	Maximum In	put Register Frequer	су	1/(twicL + twich)		72.5		53		MHz
tsıL	Input Latch Setup Time			3		4		ns		
thiL	Input Latch Hold Time			2.5		3		ns		
tigo	Input Latch Gate to Combinatorial Output				23		30	ns		
tigol	Input Latch Gate to Output Through Transparent Output Latch				26.5		34.5	ns		
tsll	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate		14.5		19.5		ns			
tigs	Input Latch	Gate to Output Latch	Setu	up		17		22		ns

# SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

Parameter		-18 -24		_		
Symbol	Parameter Description	Min	Max	Min	Max	Unit
twig <sub>L</sub>	Input Latch Gate Width LOW	6		8.5		ns
tpdll.	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		25.5		34	ns
tar	Asynchronous Reset to Registered or Latched Output		24		31.5	ns
tarw	Asynchronous Reset Width (Note 1)	18		24		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	18		24		ns
tap	Asynchronous Preset to Registered or Latched Output		24		31.5	ns
tapw	Asynchronous Preset Width (Note 1)	18		24		ns
<b>t</b> apr	Asynchronous Preset Recovery Time (Note 1)	18		24		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)		18		24	ns
ten	Input, I/O, or Feedback to Output Disable (Note 3)		18		24	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

2. See Switching Test Circuit, on page 14, for test conditions.

3. Parameters measured with 16 outputs switching.

# **KEYS TO SWITCHING WAVEFORMS**



KS000010-PAL

SWITCHING TEST CIRCUIT



			Comm	nercial	Measured
Specification	S <sub>1</sub>	C∟	R <sub>1</sub>	R <sub>2</sub>	Output Value
tpp, tco	Closed				1.5 V
t <sub>EA</sub>	$Z \rightarrow H$ : Open $Z \rightarrow L$ : Closed	30 pF	1.6 K	1.6 K	1.5 V
ten	$H \rightarrow Z$ : Open L $\rightarrow Z$ : Closed	5 pF			$H \rightarrow Z: V_{OH} - 0.5 V$ $L \rightarrow Z: V_{OL} + 0.5 V$

# 

# **TYPICAL SWITCHING CHARACTERISTICS**

Vcc = 3.3 V, T<sub>A</sub> = 25°C. These parameters are not tested.



17908C-5

#### **Derating for Number of Outputs Switching**



Applies to t<sub>P0</sub>, t<sub>co</sub>. Calculate as:  $t_{derated} = t_{16 OP} + \Delta t_{co}$ Data sheet numbers ( $t_{16 OP}$ ) are specified at 16 outputs switching



#### **Capacitive Load Derating**

## Note:

Applies to all AC specifications and rise and fall times. Calculate as:

 $t_{derated} = t_{35 \, pF} + \Delta t_{DL}$ 

Data sheet numbers (t35 pF) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.

# TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS Vcc = 3.3 V, T\_A = 25 $^\circ \mathrm{C}$





17908C-7







17908C-9

# 







The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual Icc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.T-type

# **ENDURANCE CHARACTERISTICS**

The MACHLV210 is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed, a feature which allows 100% testing at the factory.

Parameter Symbol	Parameter Description	Test Conditions	Min	Unit
		Max Storage Temperature	10	Years
<b>t</b> DR	Min Pattern Data Retention Time	Max Operating Temperature	20	Years
N	Min Reprogramming Cycles	Normal Programming Conditions	100	Cycles

## **INPUT/OUTPUT EQUIVALENT SCHEMATICS**







17908C-11

# TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Units				
Delay Minimums (Note 1)						
Combinatorial propagation delay minimum	3	ns				
Clock-to-output delay minimum	2	ns				
Edge Rates (Note 2)						
Rise rate	1	V/ns				
Fall rate	1	V/ns				
Skew (Note 3)						
Clock-to-output skew, same clock polarity and same output polarity	1	ns				
Clock-to-output skew, same clock polarity only	2	ns				
Clock-to-output skew, same output polarity only	2	ns				
Clock-to-output skew, different clock polarity and different output polarity	2	ns				
Internal Delay Savings (Note 4)						
Propagation delay savings	2	ns				
Clock-to-output delay savings	3	ns				
Ground Bounce (Note 5)						
Ground bounce noise level on low output	0.5	V				

Notes:

1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.

- 2. Rise and fall rates are for unloaded outputs.
- 3. Skew values assume equal output loading.
- 4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
- The ground bounce noise level should be added to the static VoL under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

# **TYPICAL THERMAL CHARACTERISTICS**

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур	
Symbol	Parameter Description		PLCC	Units
θjc	Thermal impedance, junction to case			°C/W
θja	Thermal impedance, junction to ambient			°C/W
θjma	Thermal impedance, junction to ambient with air flow	200 lfpm air	36	°C/W
		400 lfpm air	33	°C/W
		600 lfpm air	31	°C/W
		800 lfpm air	29	°C/W

#### Plastic θjc Considerations

The data listed for plastic  $\theta_j c$  are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta_j c$  measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta_j c$  tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

## **DISTINCTIVE CHARACTERISTICS**

MACH220-12/15/20

High-Density EE CMOS Programmable Logic

- 68 Pins
- 96 Macrocells
- 12 ns tPD Commercial 14.5 ns tPD Industrial
- 66.7 MHz fMAX external Commercial 53 MHz fMAX external Industrial
- **GENERAL DESCRIPTION**

The MACH220 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately nine times the logic macrocell capability of the popular PAL22V10 with no loss of speed.

The MACH220 consists of eight PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH220 has two kinds of macrocell; output and buried. The output macrocell provides registered, 56 Inputs with pull-up resistors

- 48 Outputs
- 96 Flip-flops; 4 clock choices
- 8 PAL blocks with buried macrocells
- Pin-compatible with MACH120

latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACH220 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers for use in synchronizing signals and reducing setup time requirements.

IND: -14/18/24

FINAL

COM'L: -12/15/20

Advanced Devices

Micro



MACH220-12/15/20

110

## **CONNECTION DIAGRAMS**

# **Top View**



Note: Pin-compatible with MACH120.

# **PIN DESIGNATIONS**

- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

# 

## **ORDERING INFORMATION**

## **Commercial Products**

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations			
MACH220-12			
MACH220-15	ACH220-15 JC		
MACH220-20			

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **ORDERING INFORMATION**

## **Industrial Products**

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations			
MACH220-14			
MACH220-18	JI		
MACH220-24			

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

# FUNCTIONAL DESCRIPTION

The MACH220 consists of eight PAL blocks connected by a switch matrix. There are 48 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

All inputs and I/O pins have built-in pull-up resistors. While it is always good design practice to tie unused pins high or low, the pull-up resistors provide design security and stability in the event that unused pins are left disconnected.

## The PAL Blocks

Each PAL block in the MACH220 (Figure 13) contains a 48-product-term logic array, a logic allocator, 6 output macrocells, 6 buried macrocells, and 6 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V12" with 6 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

## **The Switch Matrix**

The MACH220 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 12 internal feedback signals and 6 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

## **The Product-Term Array**

The MACH220 product-term array consists of 48 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset.

## The Logic Allocator

The logic allocator in the MACH220 takes the 48 logic product terms and allocates them to the 12 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 10 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 13 for cluster and macrocell numbers.

Table 10. Logic Allocation				
Macr	ocell	Available		
Output	Buried	Clusters		
Mo	M	$C_0, C_1, C_2$ $C_0, C_1, C_2, C_3$		
M2	 M3	C1, C2, C3, C4 C2, C3, C4, C5		
M4	M5	C3, C4, C5, C6 C4, C5, C6, C7		
M6	M7	C5, C6, C7, C8 C6, C7, C8, C9		
Ma	Мэ	C7, C8, C9, C10 C8, C9, C10, C11		
M <sub>10</sub>	M11	C9, C10, C11 C10, C11		

## **The Macrocell**

The MACH220 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

## The I/O Cell

The I/O cell in the MACH220 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.



14130H-3

Figure 13. MACH220 PAL Block

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature 65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage
DC Output or
I/O Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current
(T <sub>A</sub> = 0°C to +75°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## **OPERATING RANGES** Commercial (C) Devices

Temperature (T <sub>A</sub> ) Operating in Free Air 0°C	; to +75°C
Supply Voltage (Vcc) with Respect to Ground +4.75 V t	o +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V <sub>он</sub>	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			v
VıL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
l <sub>iH</sub>	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μA
II.	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-100	μA
I <sub>оzн</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozL	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$ , $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			-100	μA
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)		-30	-130	mΑ
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		205		mA

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. 4. Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being

loaded, enabled, and reset.

# CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	ons	Тур	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C,	6	pF
Солт	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	ter			-1	2	-	15	-2	20		
Symbol	Parameter [	Description			Min	Max	Min	Max	Min	Мах	Unit
tPD	Input, I/O, or	Feedback to Combin	atorial Output (N	Vote 3)		12		15		20	ns
	0		dhaalada Olaala	D-type	7		10		13		ns
ts	Setup Time I	rom input, i/O, or Fee	dback to Clock	T-type	8		11		14		ns
tн	Register Dat	a Hold Time			0		0		0		ns
tco	Clock to Out	put (Note 3)				8		10		12	ns
twL	Clock Width			LOW	6		6		8		ns
twн	CIOCK WIGHT			HIGH	6		6		8		ns
		Federal Feddbert	1//+= + +==>	D-type	66.7		50		40		MHz
	Maximum	External Feedback	1/(IS + ICO)	T-type	62.5		47.6		38.5		MHz
fmax	Frequency	Internal Feedback (f		D-type	83.3		66.6		50		MHz
	(Note 1)	internal i ceuback (i		T-type	76.9		62.5		47.6		MHz
		No Feedback	1/(twL + twH)		83.3		83.3		62.5		MHz
tsL	Setup Time	Setup Time from Input, I/O, or Feedback to Gate			7		10		13		ns
thi	Latch Data H	lold Time			0		0		0		ns
tgo	Gate to Outp	out (Note 3)				10		11		12	ns
tgwL	Gate Width	LOW			6		6		8		ns
t <sub>PDL</sub>	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				14		17		22	ns	
tsin	Input Registe	er Setup Time			2		2		2		ns
thia	Input Registe	er Hold Time			2		2.5		3		ns
tico	Input Regist	er Clock to Combinato	orial Output			15		18		23	ns
tics	Input Registe	er Clock to Output Re	gister Setup	D-type	12		15		20		ns
				T-type	13		16		21		ns
twic∟		<u> </u>		LOW	6		6		8		ns
twicн	Input Regist	er Clock Width		HIGH	6		6		8		ns
fmaxir	Maximum In	put Register Frequence	y 1/(twici + ty	місн)	83.3		83.3		62.5		MHz
tsiL	Input Latch S	Setup Time			2		2		2		ns
t <sub>HiL</sub>	Input Latch I	Hold Time			2		2.5		3		ns
tigo	Input Latch (	Gate to Combinatorial	Output			17		20		25	ns
tigoL	Input Latch ( Output Latch	Input Latch Gate to Output Through Transparent				19		22		27	ns
tsll	Setup Time Transparent	from Input, I/O, or Fee Input Latch to Output	dback Through Latch Gate		9		12		15		ns
tigs	Input Latch (	Gate to Output Latch S	 Setup		13		16		21		ns

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-12		-1:	5	-20		
Symbol	Parameter Description	Min	Max	Min	Max	Min	Max	Unit
twigL	Input Latch Gate Width LOW	6		6		. 8		ns
<b>t</b> PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		16		19		24	ns
tar	Asynchronous Reset to Registered or Latched Output		16		20		25	ns
tarw	Asynchronous Reset Width (Note 1)	12		15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	8		10		15		ns
tap	Asynchronous Preset to Registered or Latched Output		16		20		25	ns
tapw	Asynchronous Preset Width (Note 1)	12		15		20		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	8	ŀ	10		15		ns
tEA	Input, I/O, or Feedback to Output Enable (Note 3)		12		15		20	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		12		15		20	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
See Switching Test Circuit for test conditions.
Parameters measured with 24 outputs switching.

# **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature 65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ

# INDUSTRIAL OPERATING RANGES

Ambient Temperature (T <sub>A</sub> )	
Operating in Free Air	-40°C to +85°C
Supply Voltage (Vcc) with	
Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# reliability. Programming conditions may differ.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	$I_{OL}$ = 16 mA, $V_{CC}$ = Min $V_{IN}$ = $V_{IH}$ or $V_{IL}$			0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
lιH	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μA
lı.	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-100	μΑ
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, \text{ V}_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			-100	μA
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		205		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).

 Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

# CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	ns	Тур	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	$V_{CC} = 5.0 \text{ V},  \text{T}_{\text{A}} = 25^{\circ}\text{C},$	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

# SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter			-1	4	-1	8	-2	4			
Symbol	Parameter D	Description			Min	Max	Min	Мах	Min	Max	Unit
t <sub>PD</sub>	Input, I/O, or	Feedback to Combin	atorial Output (N	lote 3)		14.5		18	-	24	ns
+-	Sotup Time f	rom Input I/O or Eco	dhaali ta Claali	D-type	8.5		12		16		ns
15	Setup Time I		uback to Clock	T-type	10		13.5		17		ns
tH	Register Dat	a Hold Time			0		0		0		ns
tco	Clock to Out	put (Note 3)				10		12		14.5	ns
tw∟	Clock Width			LOW	7.5		7.5		10		ns
twн				HIGH	7.5		7.5		10		ns
			4//4- + 4>	D-type	53		40		32		MHz
	Maximum	External Feedback	1/(1S + 1CO)	T-type	50		38		30.5		MHz
fmax	Frequency	Internal Feedback (f	CNT)	D-type	61.5		53		38		MHz
	(Note 1)			T-type	57		44		34.5		MHz
		No Feedback	1/(t <sub>wL</sub> + t <sub>wн</sub> )		66.5		66.5		50		MHz
tsL	Setup Time	from Input, I/O, or Fee	dback to Gate		8.5		12		16		ns
t <sub>HL</sub>	Latch Data Hold Time			0		0		0		ns	
t <sub>GO</sub>	Gate to Outp	out (Note 3)				12		13.5		14.5	ns
t <sub>GWL</sub>	Gate Width LOW			7.5		7.5		10		ns	
t <sub>PDL</sub>	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				17		20.5		26.5	ns	
tsiR	Input Registe	er Setup Time			2.5		2.5		2.5		ns
t <sub>HIR</sub>	Input Registe	er Hold Time			3		3.5		4		ns
tico	Input Registe	er Clock to Combinato	rial Output			18		22		28	ns
tics	Input Registe	er Clock to Output Reg	gister Setup	D-type	14.5		18		24		ns
				T-type	16		19.5		25.5		ns
twicL				LOW	7.5		7.5		10		ns
twich	Input Regist	er Clock Width		HIGH	7.5		7.5		10		ns
f <sub>MAXIR</sub>	Maximum In	put Register Frequence	cy 1/(twicL + tv	исн)	66.5		66.5		50		MHz
tsı∟	Input Latch S	Setup Time			2.5		2.5		2.5		ns
t <sub>HIL</sub>	Input Latch H	Hold Time			3		3.5		4		ns
tigo	Input Latch (	Gate to Combinatorial	Output			20.5	_	24		30	ns
tigol	Input Latch Gate to Output Through Transparent Output Latch			23		26.5		32.5	ns		
tsll	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate		11		14.5		18		ns		
tigs	Input Latch C	Gate to Output Latch	Setup		16		19.5		25.5		ns
twigL	Input Latch C	Gate Width LOW			7.5		7.5		10		ns
tpdll.	Input, I/O, or Input and Ou	Feedback to Output	Through Transp	arent		19.5		23		29	ns

# SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

Parameter		-1	-14		-18		24	
Symbol	Parameter Description	Min	Max	Min	Max	Min	Max	Unit
tar	Asynchronous Reset to Registered or Latched Output		19.5		24		30	ns
tarw	Asynchronous Reset Width (Note 1)	14.5		18		24		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	10		12		18		ns
tap	Asynchronous Preset to Registered or Latched Output		19.5		24		30	ns
tapw	Asynchronous Preset Width (Note 1)	14.5		18		24		ns
tapr	Asynchronous Preset Recovery Time (Note 1)	10		12		18		ns
t <sub>EA</sub>	Input, I/O, or Feedback to Output Enable (Note 3)		14.5		18		24	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		14.5		18		24	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

See Switching Test Circuit for test conditions.
Parameters measured with 24 outputs switching.

# 

# **TYPICAL SWITCHING CHARACTERISTICS**

 $V_{CC} = 5.0 V$ ,  $T_A = 25^{\circ}C$ . These parameters are not tested.



14130H-4

#### **Derating for Number of Outputs Switching**

Note: Applies to tPD, tco. Calculate as:  $t_{derated} = t_{24 O/P} + \Delta t_{os}$ Data sheet numbers ( $t_{24 O/P}$ ) are specified at 24 outputs switching



## **Capacitive Load Derating**

#### Note:

Applies to all AC specifications and rise and fall times. Calculate as:

 $t_{derated} = t_{35} pF + \Delta t_{DL}$ 

Data sheet numbers (t35 pF) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.

## **TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS** Vcc = 5.0 V, T<sub>A</sub> = 25°C









MACH220-12/15/20

# 



 $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ 



The selected "typical" pattern is a 12-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual Icc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.

# **TYPICAL DYNAMIC Icc CHARACTERISTICS**

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур	Units
Icco	Base static Icc	175	mA
İt	Incremental input current	29	μA/MHz
ів	Incremental current per PAL block	26	µA/MHz
io	Incremental output current	102	µA/MHz
iv	Voltage dependence	38	%/V
İT	Temperature dependence	-0.14	%/°C

# **TYPICAL DATA DESIGN GUIDELINES**

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Units
Delay Minimums (Note 1)		
Combinatorial propagation delay minimum	3	ns
Clock-to-output delay minimum	2	ns
Edge Rates (Note 2)		
Rise rate	1	V/ns
Fall rate	1	V/ns
Skew (Note 3)	4	
Clock-to-output skew, same clock polarity and same output polarity	1	ns
Clock-to-output skew, same clock polarity only	2	ns
Clock-to-output skew, same output polarity only	2	ns
Clock-to-output skew, different clock polarity and different output polarity	2	ns
Internal Delay Savings (Note 4)		
Propagation delay savings	2	ns
Clock-to-output delay savings	3	ns
Ground Bounce (Note 5)		
Ground bounce noise level on low output	0.5	v

Notes:

1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.

- 2. Rise and fall rates are for unloaded outputs.
- 3. Skew values assume equal output loading.
- 4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
- The ground bounce noise level should be added to the static VoL under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

# **TYPICAL THERMAL CHARACTERISTICS**

Measured at 25°C ambient. These parameters are not tested.

Parameter	Parameter Symbol Parameter Description		Тур		
Symbol			PLCC	Units	
θјс	Thermal impedance, junction to case		10	°C/W	
θja	Thermal impedance, junction to ambient		33	°C/W	
θjma	θ <sub>jma</sub> Thermal impedance, junction to ambient with air flow	200 lfpm air	29	°C/W	
		400 lfpm air	27	°C/W	
		600 lfpm air	24	°C/W	
		800 lfpm air	23	°C/W	

## Plastic θjc Considerations

The data listed for plastic  $\theta_j$ c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta_j$ c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta_j$ c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

FINAL

COM'L: -15/20 IND: -18/24

# MACH230-15/20

**High-Density EE CMOS Programmable Logic** 

## DISTINCTIVE CHARACTERISTICS

- 84 Pins
- 128 Macrocells
- 15 ns teo Commercial 18 ns tpp Industrial
- 50 MHz fMAX external Commercial 40 MHz fMAX external Industrial

## GENERAL DESCRIPTION

The MACH230 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately twelve times the logic macrocell capability of the popular PAL22V10 with no loss of speed.

The MACH230 consists of eight PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH230 has two kinds of macrocell: output and buried. The output macrocell provides registered, latched, or combinatorial outputs with programmable

- 70 Inputs 64 Outputs
- 128 Flip-flops; 4 clock choices
- 8 "PAL26V16" blocks with buried macrocells
- Pin-compatible with MACH130, MACH435

polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACH230 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers for use in synchronizing signals and reducing setup time requirements.

Advanced Micro Devices







14132H-1

MACH230-15/20

# CONNECTION DIAGRAM Top View



14132H-2

Note: Pin-compatible with MACH130, MACH435.

## **PIN DESIGNATIONS**

- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

# 

## ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
MACH230-15	10				
MACH230-20	JC				

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
MACH230-18					
MACH230-24	- 51				

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

The MACH230 consists of eight PAL blocks connected by a switch matrix. There are 64 I/O pins and 2 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

## The PAL Blocks

Each PAL block in the MACH230 (Figure 14) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V16" with 8 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

## The Switch Matrix

The MACH230 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The MACH230 places a restriction on buried macrocell feedback only. Buried macrocell feedback from one block can be used as an input only to that block or its "sibling" block. Sibling blocks are illustrated in the block diagram on page 80 and in Table 12. Output macrocell feedback is not restricted.

PAL Block	Sibling Block
Α	н
В	G
С	F
D	E
E	D
F	C
G	В
Н	A

#### Table 12. Sibling Blocks

## The Product-Term Array

The MACH230 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset.

## The Logic Allocator

The logic allocator in the MACH230 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 13 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 14 for cluster and macrocell numbers.

Table	13.	Logic	Allo	cation
-------	-----	-------	------	--------

Мас	crocell	Available
Output	Buried	Clusters
Mo	M1	C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub>
M2	M3	C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub>
M4	M5	C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub>
M <sub>6</sub>	M7	C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub>
Ma	M9	C7, C8, C9, C10 C8, C9, C10, C11
M <sub>10</sub>	M11	C9, C10, C11, C12 C10, C11, C12, C13
M <sub>12</sub>	M13	C11, C12, C13, C14 C12, C13, C14, C15
M14	M15	C13, C14, C15 C14, C15

## **The Macrocell**

The MACH230 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

## The I/O Cell

The I/O cell in the MACH230 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.



Figure 14. MACH230 PAL Block

## **ABSOLUTE MAXIMUM RATINGS**

Ambient TemperatureWith Power AppliedSupply Voltage withRespect to GroundPoint VoltageDC Input VoltagePin VoltagePin VoltageCoutput or I/OPin VoltagePin Scharge VoltagePoint Current(TA = 0°C to 75°C)Coutput or I/O	Storage Temperature –65°C to +150°C
Supply Voltage with       Respect to Ground     -0.5 V to +7.0 V       DC Input Voltage     -0.5 V to Vcc + 0.5 V       DC Output or I/O     Pin Voltage     -0.5 V to Vcc + 0.5 V       Static Discharge Voltage     2001 V     Latchup Current       (TA = 0°C to 75°C)     200 mA	Ambient Temperature With Power Applied
DC Input Voltage	Supply Voltage with Respect to Ground
DC Output or I/O Pin Voltage	DC Input Voltage
Static Discharge Voltage     2001 V       Latchup Current     (T <sub>A</sub> = 0°C to 75°C)     200 mA	DC Output or I/O Pin Voltage
Latchup Current (T <sub>A</sub> = 0°C to 75°C) 200 mA	Static Discharge Voltage 2001 V
	Latchup Current (T <sub>A</sub> = 0°C to 75°C)

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES Commercial (C) Devices

Ambient Temperature (T <sub>A</sub> )	
Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc)	

with Respect to Ground  $\dots +4.75$  V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Мах	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			v
Vol	Output LOW Voltage	loL = 16 mA, Vcc = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0	-		v
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
lн	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μA
hL	Input LOW Current	VIN = 0 V, Vcc = Max (Note 2)			-10	μA
Іогн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			10	μΑ
lozl	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-10	μΑ
Isc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Typical)	Vcc = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		235		mA

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

 Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

# CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C	6	pF
Cour	Output Capacitance	Vout = 2.0 V	f=1 MHz	8	pF

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter					-1	5	-20		
Symbol	Parameter De	scription			Min	Max	Min	Max	Unit
t <sub>PD</sub>	Input, I/O, or F	eedback to Combinato	rial Output (Note	9 3)		15		20	ns
				D-type	10		13		ns
ts	Setup Time fro	Setup Time from Input, I/O, or Feedback to Clock T-type			11		14		ns
tн	Register Data	Hold Time			0		0		ns
tco	Clock to Outpu	it (Note 3)				10		12	ns
twL	Clock			LOW	6		8		ns
twн	Width			HIGH	6		8		ns
		Esternal Easthack	1/(4- ) 4>	D-type	50		40		MHz
		External Feedback	1/(15 + 100)	T-type	47.6		38.5		MHz
fмах	Maximum			D-type	66.6		50		MHz
	(Note 1)	Internal Feedback (f	CNT)	T-type	62.5		47.6		MHz
		No Feedback	1/(twL + twH)		83.3		62.5		MHz
tsL	Setup Time fro	om Input, I/O, or Feedba	ack to Gate		10		13		ns
tHL	Latch Data Ho	ld Time			0		0		ns
tgo	Gate to Output (Note 3)				11		12	ns	
t <sub>GWL</sub>	Gate Width LO	W			6		8		ns
t <sub>PDL</sub>	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				17		22	ns	
tsin	Input Register	Setup Time			2		2		ns
tHIR	Input Register	Hold Time			2.5		3		ns
tico	Input Register	Clock to Combinatorial	Output			18		23	ns
tics	Input Register	Clock to Output Regist	er Setup	D-type	15		20		ns
			·	T-type	16		21		ns
twicL	Input Register		· · · · · · · · · · · · · · · · · · ·	LOW	6		8		ns
twicн	Clock Width			HIGH	6		8		ns
<b>f</b> MAXIR	Maximum Inpu	t Register Frequency	1/(twicL + twich	)	83.3		62.5	1	MHz
tsiL	Input Latch Se	tup Time			2		2		ns
tHIL	Input Latch Hold Time			2.5		3		ns	
tigo	Input Latch Gate to Combinatorial Output				20		25	ns	
tigoL	Input Latch Gate to Output Through Transparent Output Latch				22		27	ns	
tsı.	Setup Time fro Transparent In	om Input, I/O, or Feedba put Latch to Output La	ack Through tch Gate		12		15		ns
tigs	Input Latch Ga	te to Output Latch Set	qu		16		21		ns

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Parameter		-15		-2	20	
Symbol	Parameter Description	Min	Max	Min	Max	Unit
<b>t</b> wigL	Input Latch Gate Width LOW	6		8		ns
<b>t</b> PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		19		24	ns
tar	Asynchronous Reset to Registered or Latched Output		20		25	ns
tarw	Asynchronous Reset Width (Note 1)	15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	10		15		ns
tap	Asynchronous Preset to Registered or Latched Output		20		25	ns
. tapw	Asynchronous Preset Width (Note 1)	15		20		ពទ
tapr	Asynchronous Preset Recovery Time (Note 1)	10		15		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)		15		20	ns
t <sub>ER</sub>	Input, I/O, or Feedback to Output Disable (Note 3)		15		20	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

See Switching Test Circuit for test conditions.
Parameters measured with 32 outputs switching.
#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with
Hespect to Ground $\dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots$
DC Input Voltage
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = -40^{\circ}C$ to $+85^{\circ}C$ ) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at

#### INDUSTRIAL OPERATING RANGES

Ambient Temperature (T <sub>A</sub> ) Operating in Free Air	–40°C to +85°C
Supply Voltage (Vcc) with	
Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARA	DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified					
Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
VoL	Output LOW Voltage	l <sub>oL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
IIH	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μA
l <sub>IL</sub>	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μA
lozh	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 V$ , $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μA
lozL	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 2)$			-10	μA
lsc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30		-130	mA
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)	1	235		mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CiN	Input Capacitance	V <sub>IN</sub> = 2.0 V	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C	6	pF
Солт	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter				-1	8	-2	4		
Symbol	Parameter De	scription			Min	Max	Min	Max	Unit
tep	Input, I/O, or Fe	eedback to Combinatori	ial Output (Note	3)		18		24	ns
				D-type	12		16		ns
ts	Setup Time from	m Input, I/O, or Feedbac	ck to Clock	T-type	13.5		17		ns
tн	Register Data I	Hold Time			0		0		ns
tco	Clock to Outpu	t (Note 3)				12		14.5	ns
t <sub>WL</sub>	Clock			LOW	7.5		10		ns
t <sub>WH</sub>	Width			HIGH	7.5		10		ns
		External Feedback	$1/(t_{\rm C} \pm t_{\rm CO})$	D-type	40		32		MHz
		External Teeuback	17(15 + 100)	T-type	38		30.5		MHz
fмах	Maximum			D-type	53		38		MHz
	(Note 1)	Internal Feedback (fc	CNT)	T-type	44		34.5		MHz
		No Feedback	1/(tw∟ + twн)		66.5		50		MHz
tsL	Setup Time fro	m Input, I/O, or Feedba	ck to Gate		12		16		ns
t <sub>HL</sub>	Latch Data Hol	d Time			0		0		ns
t <sub>GO</sub>	Gate to Output	(Note 3)				13.5		14.5	ns
tgwi	Gate Width LO	W			7.5		10		ns
t <sub>PDL</sub>	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				20.5		26.5	ns	
t <sub>SIR</sub>	Input Register Setup Time			2.5		2.5		ns	
t <sub>HIR</sub>	Input Register	Hold Time			3.5		4		ns
tico	Input Register	Clock to Combinatorial	Output			22		28	ns
tics	Input Register	Clock to Output Registe	er Setup	D-type	18		24		ns
				T-type	19.5		25.5		ns
twick	Input Register			LOW	7.5		10		ns
twich	Clock Width			HIGH	7.5		10		ns
f <sub>MAXIR</sub>	Maximum Inpu	t Register Frequency	1/(twicl + twich)		66.5		50		MHz
t <sub>siL</sub>	Input Latch Se	tup Time			2.5		2.5		ns
tHIL	Input Latch Ho	ld Time			3.5		4		ns
tigo	Input Latch Gate to Combinatorial Output			24		30	ns		
tigol	Input Latch Gate to Output Through Transparent Output Latch				26.5		32.5	ns	
tsu	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate			14.5		18		ns	
tigs	Input Latch Gate to Output Latch Setup			19.5		25.5		ns	
twigL	Input Latch Ga	te Width LOW			7.5		10		ns
<b>t</b> PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches				23		29	ns	

#### SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

Parameter		-	18	-	24	
Symbol	Parameter Description	Min	Max	Min	Max	Unit
tar	Asynchronous Reset to Registered or Latched Output		24		30	ns
tarw	Asynchronous Reset Width (Note 1)	18		24		ns
tarr	Asynchronous Reset Recovery Time (Note 1)	12		18		ns
tap	Asynchronous Preset to Registered or Latched Output		24		30	ns
tapw	Asynchronous Preset Width (Note 1)	18		24		ns
<b>t</b> APR	Asynchronous Preset Recovery Time (Note 1)	12		18		ns
<b>t</b> EA	Input, I/O, or Feedback to Output Enable (Note 3)		18		24	ns
t <sub>ER</sub>	Input, I/O, or Feedback to Output Disable (Note 3)		18	1	24	ns

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
 See Switching Test Circuit for test conditions.
 Parameters measured with 32 outputs switching.

#### **TYPICAL SWITCHING CHARACTERISTICS**

Vcc = 5.0 V,  $T_A = 25^{\circ}C$ . These parameters are not tested.



#### **Derating for Number of Outputs Switching**

#### Note:

Applies to tPD, tco. Calculate as:

 $t_{derated} = t_{32} O/P + \Delta t_{os}$ 

Data sheet numbers (t32 O/P) are specified at 32 outputs switching



14132F-005A

14132H-4

#### **Capacitive Load Derating**

#### Note:

Applies to all AC specifications and rise and fall times. Calculate as:

 $t_{derated} = t_{35} p_F + \Delta t_{DL}$ 

Data sheet numbers (t35 pF) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.

# TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS Vcc = $5.0 \text{ V}, \text{ T}_{\text{A}} = 25^{\circ}\text{C}$





14132H-6



14132H-7





The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual Icc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.

#### **TYPICAL DYNAMIC Icc CHARACTERISTICS**

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур	Units
Icco	Base static Icc	210	mA
it	Incremental input current	29	µA/MHz
ів	Incremental current per PAL block	26	µA/MHz
ю	Incremental output current	102	μA/MHz
iv	Voltage dependence	38	%/V
İт	Temperature dependence	-0.13	%/°C

#### **TYPICAL DATA DESIGN GUIDELINES**

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Units
Delay Minimums (Note 1)		
Combinatorial propagation delay minimum	3	ns
Clock-to-output delay minimum	2	ns
Edge Rates (Note 2)		
Rise rate	1	V/ns
Fall rate	1	V/ns
Skew (Note 3)		
Clock-to-output skew, same clock polarity and same output polarity	1	ns
Clock-to-output skew, same clock polarity only	2	ns
Clock-to-output skew, same output polarity only	2	ns
Clock-to-output skew, different clock polarity and different output polarity	2	ns
Internal Delay Savings (Note 4)		
Propagation delay savings	2	ns
Clock-to-output delay savings	3	ns
Ground Bounce (Note 5)		
Ground bounce noise level on low output	0.5	v

Notes:

- 1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
- 2. Rise and fall rates are for unloaded outputs.
- 3. Skew values assume equal output loading.
- 4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
- The ground bounce noise level should be added to the static VoL under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

#### **TYPICAL THERMAL CHARACTERISTICS**

Measured at 25°C ambient. These parameters are not tested.

Parameter		· · ·	Тур	
Symbol	Parameter Description		PLCC	Units
θjc	Thermal impedance, junction to case		5	°C/W
θja	Thermal impedance, junction to ambient	Thermal impedance, junction to ambient		°C/W
θjma	Thermal impedance, junction to ambient with air flow     200 Ifpm air       400 Ifpm air		17	°C/W
			14	°C/W
		600 lfpm air	12	°C/W
		800 lfpm air	10	°C/W

#### Plastic θjc Considerations

The data listed for plastic  $\theta_j c$  are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta_j c$  measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta_j c$  tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

÷ . . .

## **Asynchronous MACH Devices**

#### **ASYNCHRONOUS MACH DEVICES**

The MACH215 is a MACH device designed for use in asynchronous applications as well as in synchronous ones. In addition to having the two global clocks present in the MACH210, each output macrocell can also be clocked by its own individual product term. The polarity of all clock signals, including the global clocks, is programmable for each macrocell. Individual asynchronous reset, asynchronous preset, and three-state product-term controls are also provided for each macrocell.

Each I/O pin is also capable of being registered or latched as an input, with the register or latch being driven by one of the two global clock signals. The polarity of the clock signals is also programmable for each input macrocell.

The MACH215 is a 44-pin device with 32 output macrocells and 32 input macrocells. It is provided in a PLCC package.

#### **Functional Description**

The MACH215 has a structure fundamentally very similar to that of the other MACH devices.

The fundamental architecture of the MACH devices consists of several PAL blocks interconnected by a switch matrix. The switch matrix allows communication between PAL blocks, and routes inputs to the PAL blocks. Together the PAL blocks and switch matrix allow the logic designer to create large designs in a single device instead of multiple devices.

Most pins are I/O pins that can be used as inputs, outputs, or bidirectional pins. There are some dedicated input pins, but all macrocells have internal feedback, allowing the pin to be used as an input if the macrocell signal is not needed externally.

The key to being able to make effective use of these devices lies in the interconnect schemes used. Because of the use of programmable interconnections, the productterm arrays have been decoupled from the switch matrix, the macrocells, and the I/O pins. This provides much greater flexibility, and allows designs to be placed and routed efficiently and quickly.

The internal architecture is such that all signals incur the same delays, regardless of routing. This means that the performance of a design is design-independent, and is known before the design is even begun.

#### The PAL Blocks

The PAL blocks can be viewed as independent PAL devices on the chip. This provides for logic functions that need the complete interconnect that a PAL device provides. The PAL blocks communicate with each other only through the switch matrix.

Each PAL block contains a product-term array, a logic allocator, macrocells, and I/O cells. The product-term array generates the basic logic, although the number of product terms per macrocell is variable. The logic allocator distributes the product terms to the macrocells. This allows the distribution of product terms as required by the design. The macrocell configures the signal, and the I/O cell delivers the final signal to the output pin.

#### The Switch Matrix

The switch matrix takes all dedicated inputs, I/O feedback signals, and buried feedback signals and routes them as needed to the various PAL blocks. Feedback signals that only return to the same PAL block still go through the switch matrix. This provides a way for the PAL blocks to communicate with each other with consistent, predictable delays. It is the switch matrix which makes the MACH devices more than just multiple PAL devices on a single chip.

For designs that consist of smaller functional units that are connected together, the PAL blocks provide the routing software with local full connectivity for each unit, connected by the switch matrix. For designs that are larger in scope, the switch matrix allows the designer to think of the device not as a collection of blocks, but as a single programmable device; the software partitions the design into the PAL blocks through the switch matrix so that the designer does not have to be concerned with the internal organization.

#### The Product-Term Array

The product-term array consists of a number of product terms that form the basis of the logic being implemented. The inputs to the AND gates come from the switch matrix, and are provided in both true and complement forms for efficient logic implementation.

Because the number of product terms allocated to each macrocell is not fixed, the full sum of products is not realized in the array. The product terms drive the logic allocator, which allocates the product terms to the appropriate macrocells.

In addition to product terms for use in generating logic, product terms are also provided for clock, asynchronous reset, asynchronous preset, and output enable controls for each output macrocell.

#### The Logic Allocator

The logic allocator (Figure 15) is a block within which different product terms are allocated to the appropriate macrocells in groups of four product terms called "product term clusters". The availability and distribution of product term clusters is automatically considered by the software as it places and routes functions within the PAL block. The size of the product term clusters has been designed to provide high utilization of product terms. Complex functions using many product terms are possible. Yet when functions use few product terms, there will be a minimal number of unused–or wasted–product terms left over.

The product term clusters do not "wrap" around the logic block. This means that the macrocells at the ends of the block have fewer product terms available. Please refer to the individual product data sheets for details.

#### The Macrocell

There are two types of macrocell in the MACH215: output macrocells and input macrocells. The output macrocell takes the logic of the device and provides it to I/O pins and/or provides feedback for additional logic generation. The input macrocell allows I/O pins to be configured as registered or latched inputs.

The output macrocell (Figure 16) can generate registered or combinatorial outputs. In addition, a transparent-low latched configuration is provided. If used, the register can be configured as a T-type or a D-type flip-flop. Register and latch functionality is defined in Table 14. Programmable polarity and the T-type flip-flop both give the software a way to minimize the number of product terms needed. These choices can be made automatically by the software when it fits the design into the device.

Table 14	Register/Latch	Operation
14010 14.	negister/Laten	operation

Configuration	D/T	CLK/LE*	Q+
D-Register	X	0, 1, ↓ (†)	Q
	0	† (↓)	0
	1	† (↓)	1
T-Register	X 0 1	0,1, ↓ (†) † (↓) † (↓)	aaja
Latch	X	1 (0)	Q
	0	0 (1)	0
	1	0 (1)	1

\*Polarity of CLK/LE can be programmed.

The output macrocell sends its output back to the switch matrix, via internal feedback, and to the I/O cell. The feedback is always available regardless of the configuration of the I/O cell. This allows for buried combinatorial or registered functions, freeing up the I/O pins for use as inputs if not needed as outputs. The basic output macrocell configurations are shown in Figure 17.

The clock/latch-enable for each individual output macrocell can be driven by one of four signals. Two of the signals are provided by the global clock pin  $CLK_0/LE_0$ ; either polarity may be chosen. The other two signals come from a product term provided for each output macrocell. Either polarity of the logic generated by the product term can be chosen. The global clock pin is also available as an input, although care must be taken when a signal acts as both clock and input to the same device.

Each individual output macrocell also has a product term for asynchronous reset and a product term for asynchronous preset. This means that any register or latch may be reset or preset without affecting any other register or latch in the device. The functionality of the flip-flops with respect to initialization is illustrated in Table 15.

	-		
AR	AP	CLK/LE	Q+
0	0	X	See Table 12
0	1	X	1
1	0	X	0
1	1	X	0

Table 15. Asynchronous Reset/Preset Operation

The input macrocell (Figure 18) consists of a flip-flop that can be used to provide registered or latched inputs. The flip-flop can be clocked by either polarity of one of the two global clock/latch-enable pins.

No reset or preset is provided for these flip-flops. If combinatorial inputs are desired, this macrocell is not used, and the feedback from the I/O pin is used directly. Both the I/O pin feedback and the output of the input register or latch are always available to the switch matrix.

Possible input macrocell configurations are shown in Figure 19.



Figure 15. Product Term Clusters and the Logic Allocator



The I/O cell (Figure 20) provides a three-state output buffer. The three-state control is provided by an individual product term for each I/O cell. Depending on the logic programmed onto this product term, the I/O pin can be configured as an output, an input, or a bidirectional pin. The feedback from the I/O pin is always available to the switch matrix, regardless of the state of the output buffer or the output macrocell.

#### **Register Preload**

All registers on the MACH devices can be preloaded from the I/O pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

#### Observability

In addition to the control offered by preload, testing requires observability of the internal state of the device following a sequence of vectors. The MACH devices offer an observability feature that allows the user to send hidden buried register values to observable output pins.

For macrocells that are configured as combinatorial, the observability function suppresses the selection of the combinatorial output by forcing the macrocell output multiplexer into registered output mode. The observability function allows observation of the associated registers by overriding the output enable control and enabling the output buffer.

#### **Power-up Reset**

All flip-flops power-up to a logic LOW for predictable system initialization. The actual values of the outputs of

# AMD

the MACH devices will depend on the configuration of the macrocell. The Vcc rise must be monotonic and the reset delay time is 10  $\mu s$  maximum.

### **Security Bit**

A security bit is provided on the MACH devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit, but test vectors containing preload can be used independently of the security bit. The bit can only be erased in conjunction with the array during an erase cycle.

#### **Programming and Erasing**

The MACH devices can be programmed on standard logic programmers. They may also be erased to reprogram a previously configured device with a new program. Erasure is automatically performed by the programming hardware. No special erase operation is required.

#### **Quality and Testability**

The MACH devices offer a very high level of built-in quality. The fact that the device is erasable allows direct

verification of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

#### Technology

The MACH devices are fabricated with AMD's advanced electrically-erasable floating-gate 0.8-µm CMOS technology. This provides the devices with performance and power consumption that are unmatched in the industry. The floating gate cells rely on Fowler-Nordheim tunneling to charge the gate, and have long proven their endurance and reliability. 20-year data retention is provided over operating conditions when devices are programmed on approved programmers.

The substrate of these devices is grounded, providing for a more efficient circuit. In addition, this provides substrate clamp diodes at all inputs, making them more immune to noisy input signals.

Input and I/O pins all have built-in pull-up resistors that provide a default input value when a pin is disconnected, although it is recommended that unused pins be tied HIGH or LOW.



#### a. Combinatorial, Active High



#### c. D-type Register, Active High



#### e. T-type Register, Active High



g. Latch, Active High

#### b. Combinatorial, Active Low



d. D-type Register, Active Low



f. T-type Register, Active Low



h. Latch, Active Low

14051H-10

Figure 17. Output Macrocell Configurations











COM'L: -12/15/20 |

/20 IND: -14/18/24

# MACH215-12/15/20

High-Density EE CMOS Programmable Logic

#### **DISTINCTIVE CHARACTERISTICS**

- 44 Pins
- 32 Output Macrocells
- 32 Input Macrocells

#### Product terms for:

- Individual flip-flop clock
- Individual asynchronous reset, preset
- Individual output enable
- 12 ns tPD Commercial 14.5 ns tPD Industrial

- 67 MHz f<sub>MAX</sub> external Commercial
   42 MHz f<sub>MAX</sub> external Industrial
- 38 Inputs with pull-up resistors
- 32 Outputs
- 64 Flip-flops
- 4 "PAL22RA8" blocks with buried macrocells
- Pin-compatible with MACH110, MACH210

#### **GENERAL DESCRIPTION**

The MACH215 is a member of AMD's high-performance EE CMOS MACH device family. This device has approximately three times the capability of the popular PAL20RA10 with no loss of speed.

The MACH215 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL22RA8" structures complete with product-term arrays and programmable macrocells, individual register control product terms, and input registers. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. The MACH215 has two kinds of macrocell: output and input. The MACH215 output macrocell provides registered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. Each macrocell has its own dedicated clock, asynchronous reset, and asynchronous preset control. The polarity of the clock signal is programmable. All output macrocells can be connected to an I/O cell.

The MACH215 has dedicated input macrocells which provide input registers or latches for synchronizing input signals and reducing setup time requirements.

Advanced Micro Devices



16751D-1

# CONNECTION DIAGRAM Top View



16751D-2

Note: Pin-compatible with MACH110, MACH210.

### **PIN DESIGNATIONS**

- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- Vcc = Supply Voltage

#### ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid CombinationsMACH215-12MACH215-15JCMACH215-20

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### ORDERING INFORMATION Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
MACH215-14					
MACH215-18	JI				
MACH215-24					

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### FUNCTIONAL DESCRIPTION

The MACH215 consists of four asynchronous PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are also two additional global clock pins that can be used as dedicated inputs. This device provides two kinds of macrocell: output macrocells and input macrocells. This adds greater logic density without affecting the number of pins.

#### The PAL Blocks

Each PAL block in the MACH215 (Figure 21) contains a 64-product-term array, a logic allocator, 8 output macrocells, 8 input macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22RA8" with 8 input macrocells. All flip-flops within the device can operate independently.

#### The Switch Matrix

The MACH215 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

#### The Product-term Array

The MACH215 product-term array consists of 32 product terms for logic use and 32 product terms for generating macrocell control signals.

#### The Logic Allocator

The logic allocator in the MACH215 takes the 32 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 16 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 21 for cluster and macrocell numbers.

#### Table 16. Logic Allocation

Mo         Co, C1           M1         Co, C1, C2           M2         C1, C2, C3           M3         C2, C3, C4           M4         C3, C4, C5           M5         C4, C5, C6           M6         C5, C6, C7           M7         C6, C7	Output Macrocell	Available Clusters
M1         C0, C1, C2           M2         C1, C2, C3           M3         C2, C3, C4           M4         C3, C4, C5           M5         C4, C5, C6           M6         C5, C6, C7           M7         C6, C7	Mo	Co, C1
M2         C1, C2, C3           M3         C2, C3, C4           M4         C3, C4, C5           M5         C4, C5, C6           M6         C5, C6, C7           M7         C6, C7	M1	Co, C1, C2
M3         C2, C3, C4           M4         C3, C4, C5           M5         C4, C5, C6           M6         C5, C6, C7           M7         C6, C7	M2	C1, C2, C3
M4         C3, C4, C5           M5         C4, C5, C6           M6         C5, C6, C7           M7         C6, C7	Мз	C2, C3, C4
M5         C4, C5, C6           M6         C5, C6, C7           M7         C6, C7	M4	C3, C4, C5
M6 C5, C6, C7	M5	C4, C5, C6
Mz Ce Cz	M6	C5, C6, C7
08, 07	M7	C6, C7

#### The Macrocell

The MACH215 has two types of macrocell: output and input. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flip-flop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select either polarity of one of two clock/gate sources: a dedicated product term and a global clock pin. The registers can therefore be clocked on either edge of the clock signal. The latch can hold its data when the gate input is LOW, and be transparent when the gate input is HIGH; or the opposite relationship can be used. The flip-flops can also be asynchronously initialized with the individual asynchronous reset and preset product terms.

The input macrocells can be used to register or latch the input signal. The clock or latch enable can be driven by either polarity of either of the two global clock/latch-enable pins.

#### The I/O Cell

The I/O cell in the MACH215 consists of a three-state output buffer. The three-state buffer is controlled by a separate product term. This choice makes it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus. The choice can be made independently for each pin.



Figure 21. MACH215 PAL Block

### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = 0^{\circ}C$ to +75°C) 200 mA
Stresses above those listed under Absolute Maximum

Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES Commercial (C) Devices**

Temperature (T <sub>A</sub> ) Operating in Free Air 0°C to +75°C	;
Supply Voltage (Vcc) with Respect to Ground	/

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
Vol	Output LOW Voltage	l <sub>oL</sub> = 24 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 1)			0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	V
Ін	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 3)			10	μA
lıı,	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 3)			-100	μΑ
Іоzн	Off-State Output Leakage Current HIGH	Vou⊤ = 5.25 V, Vcc = Max Viℕ = Vi⊣ or Vi∟ (Notė 3)			10	μA
lozl	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 3)			-100	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 4)	-30		-160	mA
lcc	Supply Current (Typical)	Vcc = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 5)		95		mA

#### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Notes:

1. Total IoL for one PAL block should not exceed 128 mA.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

5. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	ns	Тур	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C,	6	pF
Солт	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

### SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	rameter		-1	2	-1	5	-2	20			
Symbol	Parameter I	arameter Description					Min	Мах	Min	Max	Unit
tPD	Input, I/O, or	Input, I/O, or Feedback to Combinatorial Output (Note 3)					3	15	3	20	ns
tsa	Setup Time	from Input, I/O, or		D-type	5		6		8		ns
	Feedback to Product Term Clock Register Data Hold Time Using Product Term Clock Description Clock (Nata 2)			T-type	6		7		9	·	ns
tha	Register Dat	ta Hold Time Using P	roduct Term Cloc	:k	5		6		8		ns
tcoa	Product Terr	m Clock to Output (No	ote 3)		4	14	4	18	4	22	ns
twLA	Product Ter	Product Torm Clock Width			8		9		12		ns
twha	Product Term, Clock Width			HIGH	8		9		12		ns
	Maximum	Extornal Foodback	1///	D-type	52.6		41.7		33.3		MHz
	Frequency	External Feedback	I/(ISA + ICOA)	T-type	50		40		32.2		MHz
fMAXA	Product			D-type	58.8		45.5		35.7		MHz
	Term	Internal Feedback (	fonta)	T-type	55.6		43.5		34.5		MHz
	(Note 1)	No Feedback	1/(twla + twha)		62.5		55.6		41.7		MHz
too	Setup Time from Input, I/O, or Feedback to Global Clock			D-type	7		10		13		ns
155				T-type	8		11		14		ns
tHS	Register Data Hold Time Using Global Clock			0		0		0		ns	
tcos	Global Clock to Output (Note 3)			2	8	2	10	2	12	ns	
twis				LOW	6		6		8		ns
twns	Global Clock Width		HIGH	6		6		8		ns	
	Maximum		1/(tss + tcos)	D-type	66.7		50		40		MHz
	Frequency Using Global	ency External Feedback		T-type	62.5		47.6		38.5		MHz
<b>f</b> MAXS				D-type	83.3		66.6		50		MHz
	Clock	Internal Feedback (	fonts)	T-type	76.9		62.5		47.6		MHz
	(Note 1)	No Feedback	1/(twis + twis)		83.3		83.3		62.5		MHz
tsla	Setup Time or Feedback	from Input, I/O, to Product Term Ga	te		5		6		8		ns
t <sub>HLA</sub>	Latch Data I	Hold Time Using Proc	luct Term Clock		5		6		8		ns
tgoa	Product Ter	m Gate to Output (No	ote 3)			16		19		22	ns
tgwa	Product Term Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)			8		9		12		ns	
tsis	Setup Time	from Input, I/O, or Fe	edback to Global	Gate	7		10		13		ns
tHLS	Latch Data I	Hold Time Using Glob	oal Gate		0		0		0		ns
tgos	Gate to Out	put (Note 3)			1	10		11	i	12	ns
tgws	Global Gate or HIGH (for	Width LOW (for LOV HIGH transparent)	V transparent)		6		6		8		ns

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

Decomptor				-					
Symbol	Parameter Description			Max	-1 Min	Max	-20 Min	Max	Unit
t <sub>PDL</sub>	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			14		17		22	ns
tsin	Input Register Setup Time		2		2		2		ns
tHIR	Input Register Hold Time				2.5		3		ns
tico	Input Register Clock to Combinatorial Output			15		18		23	ns
tics	Input Register Clock to Output Register Setup	D-type	12		15		20		ns
	T-type				16		21		ns
twicL	Input Register Clock Width LOW		6		6		8		ns
twich	HIGH		6		6		8		ns
<b>Í</b> MAXIR	Maximum Input Register Frequency 1/(twicL + twi	існ)	83.3		83.3		62.5		MHz
tsiL	Input Latch Setup Time		2		2		2		ns
tHIL	Input Latch Hold Time		2		2.5		3		ns
tigo	Input Latch Gate to Combinatorial Output			17		20		25	ns
tigoL	Input Latch Gate to Output Through Transparent Output Latch			19		22		27	ns
tslla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate				8		10		ns
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate				8		10		ns
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Global Output Latch Ga	ite	9		12		15		ns
tigss	Input Latch Gate to Output Latch Setup Using Glot Output Latch Gate	bal	13		16		21		ns
twigL	Input Latch Gate Width LOW		6		6		8		ns
<b>t</b> PDLL	Input, I/O, or Feedback to Output Through Transpa Input and Output Latches	arent		16		19		24	ns
tar	Asynchronous Reset to Registered or Latched Out	put		16		20		25	ns
tarw	Asynchronous Reset Width (Note 1)				15		20		ns
<b>t</b> ARR	Asynchronous Reset Recovery Time (Note 1)				10		15		ns
tap	Asynchronous Preset to Registered or Latched Output			16		20		25	ns
tapw	Asynchronous Preset Width (Note 1)				15		20		ns
<b>t</b> APR	Asynchronous Preset Recovery Time (Note 1)		8		10		15		ns
tEA	Input, I/O, or Feedback to Output Enable (Note 3)		2	12	2	15	2	20	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		2	. 12	2	15	2	20	ns
					-				

Notes:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

 See Switching Test Circuit for test conditions. Switching waveforms illustrate true clocks only. Switching waveforms can be used to illustrate both synchronous and asynchronous clock timing. For example, tss is the ts parameter for synchronous clocks and tsA is the ts parameter for asynchronous clocks.

3. Parameters measured with 16 outputs switching.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage –0.5 V to V <sub>CC</sub> + 0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### INDUSTRIAL OPERATING RANGES

Ambient Temperature (TA) Operating in Free Air	-40°C to +85°C
Supply Voltage (V <sub>cc</sub> ) with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4		-	V
Vol	Output LOW Voltage	$I_{OL} = 24 \text{ mA}, V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 1)$			0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			V
VıL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	V
Ін	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 3)			10	μA
հե	Input LOW Leakage Current	$V_{IN} = 0 V$ , $V_{CC} = Max$ (Note 3)			-100	μΑ
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μA
lozL	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$ , $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)			-100	μΑ
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 4)	-30		-160	mΑ
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 5)		95		mA

Notes:

1. Total IoL for one PAL block should not exceed 128 mA.

2. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

3. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

 Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

5. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

### CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	Test Conditions			
Cin	Input Capacitance	V <sub>IN</sub> = 2.0 V	$V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C},$	6	pF	
Солт	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF	

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter			-14		-18		-24				
Symbol	Parameter Description		Min	Max	Min	Max	Min	Max	Unit		
t <sub>PD</sub>	Input, I/O, or Feedback to Combinatorial Output (Note 3)			14.5		18		24	ns		
tos	Setup Time	from Input, I/O, or		D-type	6		7.5		10		ns
154	Feedback to	Product Term Clock		T-type	7.5		8.5		11		ns
tha	Register Dat	a Hold Time Using P	roduct Term Cloc	k	6		7.5		10		ns
tcoa	Product Terr	n Clock to Output (No	ote 3)			17		22		26.5	ns
tw∟a	Product Torr	n Clock Width		LOW	10		11		15		ns
t <sub>WHA</sub>	FIGULE			HIGH	10		11		15		ns
	Maximum	External Feedback	1/(tsa + tcoa)	D-type	42		33		26.5		MHz
	Frequency			T-type	40		32		25.5		MHz
6	Product	Product	<b>1</b>	D-type	47		36		28.5		MHz
IMAXS	Term	Internal Feedback (	fenta)	T-type	44		34.5		27.5		MHz
	(Note 1)	No Feedback	1/(twla + twha)		50		44.5		33		MHz
A	tss Setup Time from Input, I/O, or Feedback to Global Clock			D-type	8.5		12		16		ns
ISS				T-type	10		13.5		17		ns
t <sub>HS</sub>	Register Data Hold Time Using Global Clock		•	0		0		0		ns	
tcos	Global Clock to Output (Note 3)				10		12		14.5	ns	
twLs	Global Clock Width			LOW	7.5		7.5		10		ns
twhs			HIGH	7.5		7.5		10		ns	
	Maximum	External Feedback	1/(tss + tcos)	D-type	53		40		32		MHz
	Frequency			T-type	50		38		30.5		MHz
<b>f</b> maxs	Using Global Clock Internal Feedback (fo	ng bbal ick Internal Feedback (f <sub>CNTS</sub> )	D-type	66.5		53		40		MHz	
			(fonts)	T-type	61.5		50		38		MHz
	(Note 1)	No Feedback	1/(twls + twhs)		66.5		66.5		50		MHz
tsla	Setup Time from Input, I/O, or Feedback to Product Term Gate			6		7.5		10		ns	
t <sub>HLA</sub>	Latch Data Hold Time Using Product Term Clock		6		7.5		10		ns		
tgoa	Product Term Gate to Output (Note 3)			19.5		23		26.5	ns		
tgwa	Product Term Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)		10		11		14.5		ns		
tsls	Setup Time from Input, I/O, or Feedback to Global Gate			8.5		12		16		ns	
this	Latch Data Hold Time Using Global Gate		0		0		0		ns		
t <sub>GOS</sub>	Gate to Outp	Gate to Output (Note 3)				12		13.5		14.5	ns
t <sub>GWS</sub>	Global Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)		7.5		7.5		10		ns		

# SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

Parameter			-14	-14		-18		-24		
Symbol	Parameter Description		Min	Max	Min	Max	Min	Max	Unit	
tpdl	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				17		20.5		26.5	ns
tsiR	Input Register Setup Time					2.4		2.4		ns
t <sub>HIR</sub>	Input Register Hold Time			3		3.5		4		ns
tico	Input Register Clock to Combinatorial		18		22		28	ns		
tics	Input Register Clock to Output Regist	er Setup	D-type	14.5		18		24		ns
			T-type	16		19.5		25.5		ns
twici	– Input Register Clock Width HIGH			7.5		7.5		10		ns
twich				7.5		7.5		10		ns
<b>f</b> maxir	Maximum Input Register Frequency	1/(twicL + twi	сн)	66.5		66.5		50		MHz
tsil	Input Latch Setup Time			2.5		2.5		2.5		ns
t <sub>HIL</sub>	Input Latch Hold Time					3.5		4		ns
tigo	Input Latch Gate to Combinatorial Output				20.5		24		30	ns
tigol	Input Latch Gate to Output Through Transparent Output Latch				23		26.5		32.5	ns
tslla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate			8.5		10		12		ns
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate			8.5		10		12		ns
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Global Output Latch Gate			11		14.5		18		ns
t <sub>iGSS</sub>	Input Latch Gate to Output Latch Setup Using Global Output Latch Gate			16		19.5		25.5		ns
twigL	Input Latch Gate Width LOW			7.5		7.5		10		ns
t <sub>PDLL</sub>	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches				19.5		23		29	ns
t <sub>AR</sub>	Asynchronous Reset to Registered or Latched Output				19.5		24		30	ns
tarw	Asynchronous Reset Width (Note 1)			14.5		18		24		ns
t <sub>ARR</sub>	Asynchronous Reset Recovery Time (Note 1)			10		12		18		ns
t <sub>AP</sub>	Asynchronous Preset to Registered or Latched Output				19.5		24		30	ns
tapw	Asynchronous Preset Width (Note 1)			14.5		18		24		ns
t <sub>APR</sub>	Asynchronous Preset Recovery Time	(Note 1)		10		12		18	l	ns
t <sub>EA</sub>	Input, I/O, or Feedback to Output Enable (Note 3)				14.5		18		24	ns
ten	Input, I/O, or Feedback to Output Disable (Note 3)				14.5		18		24	ns

Notes:

•

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

 See Switching Test Circuit for test conditions. Switching waveforms illustrate true clocks only. Switching waveforms can be used to illustrate both synchronous and asynchronous clock timing. For example, t<sub>SS</sub> is the t<sub>S</sub> parameter for synchronous clocks and t<sub>SA</sub> is the t<sub>S</sub> parameter for asynchronous clocks.

3. Parameters measured with 16 outputs switching.

## AMD AMD

#### **TYPICAL SWITCHING CHARACTERISTICS**

Vcc = 5.0 V, T<sub>A</sub> = 25°C. These parameters are not tested.



16751D-4

16751D-5

#### **Derating for Number of Outputs Switching**

#### Note:

Applies to tPD, tco. Calculate as:

 $t_{derated} = t_{16} O/P + \Delta t_{os}$ 

Data sheet numbers (t16 O/P) are specified at 16 outputs switching



#### Capacitive Load Derating

#### Note:

Applies to all AC specifications and rise and fall times. Calculate as:

 $t_{derated} = t_{35 pF} + \Delta t_{DL}$ 

Data sheet numbers (t35 pF) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.

# TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS $V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$





16751D-6





16751D-8





The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Actual Icc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.

Maximum frequency shown uses internal feedback and a D-type register.

#### **TYPICAL DYNAMIC Icc CHARACTERISTICS**

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур	Units
lcco	Base static Icc	85	mA
i,	Incremental input current	29	μA/MHz
İB	Incremental current per PAL block	26	μA/MHz
lo	Incremental output current	102	μA/MHz
iv	Voltage dependence	38	%/V
iτ	Temperature dependence	-0.13	%/°C

#### **TYPICAL DATA DESIGN GUIDELINES**

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

Parameter Description	Тур	Units
Edge Rates (Note 1)		
Rise rate	1	V/ns
Fall rate	1	V/ns
Skew (Note 2)		
Global clock-to-output skew, same clock polarity and same output polarity	1	ns
Global clock-to-output skew, same clock polarity only	2	ns
Global clock-to-output skew, same output polarity only	2	ns
Global clock-to-output skew, different clock polarity and different output polarity	2	ns
Internal Delay Savings (Note 3)		
Propagation delay savings	2	ns
Clock-to-output delay savings	3	ns
Ground Bounce (Note 4)		
Ground bounce noise level on low output	0.5	V

Notes:

1. Rise and fall rates are for unloaded outputs.

2. Skew values assume equal output loading.

3. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.

4. The ground bounce noise level should be added to the static VoL under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

#### **TYPICAL THERMAL CHARACTERISTICS**

Measured at 25°C ambient. These parameters are not tested.

Parameter Symbol	Parameter Description	-	Typ PLCC	Units	
θjc	Thermal impedance, junction to case		15	°C/W	
θja	Thermal impedance, junction to ambient		40	°C/W	
θjma	Thermal impedance, junction to	200 lfpm air	36	°C/W	
	ambient with air flow	400 lfpm air	33	°C/W	
		600 lfpm air	31	°C/W	
		800 lfpm air	29	°C/W	

#### Plastic 0jc Considerations

The data listed for plastic  $\theta_j$ c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta_j$ c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta_j$ c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

# Д

# **GENERAL INFORMATION**

Switching Waveforms 170
f <sub>MAX</sub> Parameters
Approximating Actual Application Supply Current 175
Endurance Characteristics 178
Input/Output Equivalent Schematics 178
Power-Up Reset
Using Preload and Observability
Development Systems
Approved Programmers
Programmer Socket Adapters 184
Physical Dimensions

..

#### SWITCHING WAVEFORMS



3. Input rise and fall times 2 ns-4 ns typical.

**General Information** 

### SWITCHING WAVEFORMS



14051H-21 Latched Input (MACH 2 only)



Latched Input and Output (MACH 2 only)

Notes:

- 1. VT = 1.5 V.

Input pulse amplitude 0 V to 3.0 V.
 Input rise and fall times 2 ns-4 ns typical.



- 1.  $V_T = 1.5 V$ .
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns-4 ns typical.
### **KEY TO SWITCHING WAVEFORMS**



KS000010-PAL

#### SWITCHING TEST CIRCUIT



			Comn	nercial	Measured
Specification	S1	C∟	R <sub>1</sub>	R <sub>2</sub>	Output Value
tpp, tco	Closed				1.5 V
tea	$Z \rightarrow H$ : Open $Z \rightarrow L$ : Closed	35 pF	300 Ω	<b>390</b> Ω	1.5 V
ten	H → Z: Open L → Z: Closed	5 pF			$H \rightarrow Z: V_{OH} - 0.5 V$ $L \rightarrow Z: V_{OL} + 0.5 V$

#### **f**MAX **PARAMETERS**

The parameter  $f_{MAX}$  is the maximum clock rate at which the device is guaranteed to operate. Because the flexibility inherent in programmable logic devices offers a choice of clocked flip-flop designs,  $f_{MAX}$  is specified for three types of synchronous designs.

The first type of design is a state machine with feedback signals sent off-chip. This external feedback could go back to the device inputs, or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input setup time for the external signals ( $t_s + t_{co}$ ). The reciprocal, f<sub>MAX</sub>, is the maximum frequency with external feedback or in conjunction with an equivalent speed device. This f<sub>MAX</sub> is designated "f<sub>MAX</sub> external".

The second type of design is a single-chip state machine with internal feedback only. In this case, flip-flop inputs are defined by the device inputs and flip-flop outputs. Under these conditions, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic to the flip-flop inputs. This f<sub>MAX</sub> is designated "f<sub>MAX</sub> internal". A simple internal counter is a good example of this type of design; therefore, this parameter is sometimes called "f<sub>CNT</sub>". The third type of design is a simple data path application. In this case, input data is presented to the flip-flop and clocked through; no feedback is employed. Under these conditions, the period is limited by the sum of the data setup time and the data hold time (ts + tH). However, a lower limit for the period of each fMAX type is the minimum clock period (tWH + tWL). Usually, this minimum clock period determines the period for the third fMAX, designated "fMAX no feedback".

For devices with input registers, one additional f<sub>MAX</sub> parameter is specified: f<sub>MAXIR</sub>. Because this involves no feedback, it is calculated the same way as f<sub>MAX</sub> no feedback. The minimum period will be limited either by the sum of the setup and hold times ( $t_{SIR} + t_{HIR}$ ) or the sum of the clock widths ( $t_{WICL} + t_{WICH}$ ). The clock widths are normally the limiting parameters, so that f<sub>MAXIR</sub> is specified as 1/( $t_{WICL} + t_{WICH}$ ). Note that if both input and output registers are used in the same path, the overall frequency will be limited by tics.

All frequencies except f<sub>MAX</sub> internal are calculated from other measured AC parameters. f<sub>MAX</sub> internal is measured directly.



# APPROXIMATING ACTUAL APPLICATION SUPPLY CURRENT

#### Introduction

The approach shown below will allow you to estimate the current consumption for your application. It does require some work, but the variation in current between applications can be significant.

#### **Parameters and Formulas**

Dynamic operation is important, especially on large devices like MACH that have many signals. However, using simple I<sub>cc</sub> vs Frequency curves is difficult, since there is great variation in behavior between a few outputs switching and all outputs switching. In addition, real-life devices have outputs that switch at different frequencies, making it difficult to assess an actual frequency for the device as a whole. Breaking the current down into its components gives a much more accurate result than trying to define a "typical" pattern.

The following formula gives you a way to approximate the actual supply current that your application will require. It is not necessary to go through all of the calculations if you do not desire to. Each component is independent, and only those components you are concerned with need be calculated.

Note that the concept of frequency used below is a little different from that normally discussed with PLDs: it generally does not refer to the clock frequency. The frequency of each individual signal must be considered, since in most designs, the different signals operate at widely differing frequencies. In many cases, a signal is not even periodic. In that case, an approximation as to the "average" frequency should be made.

There are six new parameters that are used in this formula. Values for the parameters for each product are given at the end of each individual data sheet. Note that they are typical numbers, and are not tested. The new parameters are:

- *Icco* The base static *Icc* at 25°C and 5.0 V Vcc, in mA.
- *i*, The incremental current for a single input switching, but not driving logic, in μA/MHz.
- *iB* The incremental current for each PAL block that an input or feedback signal drives, in μA/MHz.
- io The incremental current for a single output switching an unloaded output, but not driving feedback logic, in  $\mu$ A/MHz.
- *iv* The current change due to changes in Vcc, in %/V.
- *ir* The change in current due to changes in temperature, in %/°C.

The following components of the total current are considered:

- The basic DC current, Icco
- The AC components for the inputs
- The AC components for the outputs
- Vcc derating
- Temperature derating
- The output load

#### **Calculating the AC Components**

The AC components are a result of inputs and outputs switching.

#### **Contribution of Inputs**

where

The incremental current due to a switching input or buried feedback signal *x* can be calculated as:

$$i_{IX} = (i_I + N_{BX} i_B) f_{IX}$$

 $i_{lx}$  is the total incremental current for input x

 $N_{BX}$  is the number of PAL blocks that input x drives

 $f_{lx}$  is the average frequency of input x (not the clock frequency)

The number of blocks driven by an input, also known as the block fanout, can be determined from the MACH Report generated by the MACH Fitter after the design has been successfully fit. The fanout for each individual input is in the "Blocks" column on the far right of the "Signals—Tabular Information" table. Each block that the input drives is listed here. Note that with some devices you may see blocks in this list that you would not expect from the logic equations and signal placement. This is a normal part of the fitting process, and does not affect the logic in any way, but should be accounted for in the current calculation.

The current is calculated for each switching input and buried feedback signal; the results for each input should be summed to give the total incremental current due to switching inputs:

inputs & buried  

$$i_{IT} = \sum_{x} i_{Ix}$$

A short-cut calculation is also possible if you can determine an "average" frequency that you can apply to all inputs, and if you can tolerate less accuracy than that given by the calculation above. Given such a single

## 

average frequency  $f_A$ , you can estimate the input contribution to current with the calculation

iit = (Niii + Ntbrib) fa

where

N<sub>l</sub> is the number of inputs used

NTBF is the total block fanout

The total block fanout is listed in the MACH Report that the AMD Fitter generates, just before the "Signals— Tabular Information" table. It is simply the sum of all the fanouts of the individual inputs.

An example of the part of the report that gives fanout information is shown below.

In this example,  $N_{TFB}$  is 40 for the short-cut calculation. If input contributions are to be considered individually, then N<sub>B</sub> for inputs COUNT and LOAD is 2, since both inputs drive blocks A and B. So out of the total fanout of 40, COUNT and LOAD account for 4.

#### **Contribution of Outputs**

The incremental current for an output y is calculated as

ioy = iofoy

#### where

ioy is the incremental current for output y

 $f_{Oy}$  is the average frequency at which output y is switching (not the clock frequency)

This is calculated for each switching output; the results for each output should be summed to give the total incremental current due to switching outputs:

$$i_{OT} = \sum_{y}^{OUTPUTS} i_{Oy}$$

The total AC current under nominal conditions (5.0 V Vcc, 25°C, 35-pF load) is then

$$I_{CCN} = I_{CC0} + i_{IT} + i_{OT}$$

#### **Derating for Vcc**

The current will change with applied Vcc. To estimate the current at a given applied Vcc ( $V_a$ ), calculate the following:

$$I_{CCV} = I_{CCN} [1 + i_V (V_a - 5.0 V)]$$

where

*Iccv* is the total dynamic current derated only for Vcc

Wiring Compl	letion	: 100% -	-> (	0 r	nc)				
		59 - Tota		ak F	anout (All Gi	anala	*• 40		_
1> INFORMAT	TON LO	56 - 10La.	I BIO	CK F	anout (AII SI	gnais)	. 40		-
***Signals -	Tabul	ar Inform	atio	n					
Signal	#	P/N #	(Lo	oc)	Туре	Logic	# PT	Blocks	
CLK1	1	35	I	5	clock pin	•		•••	
COUNT	2	13	I	2	input	•	•	.AB	◄
LOAD	3	10	I	0	input	•	•	.AB	◄
•									

#### **Derating for Temperature**

To estimate the current at an applied temperature  $T_{a}$ , calculate the following:

 $I_{CCT} = I_{CCN} [1 + i_T (T_a - 25^{\circ}C)]$ 

or

 $I_{ccvT} = I_{ccv} [1 + i_T (T_a - 25^{\circ}C)]$ 

where

*Iccr* is the total current derated only for temperature

 $\mathit{lccv\tau}$  is the total current derated for both Vcc and temperature

Note that  $i_{T}$  will be a negative number, since current increases as temperature decreases.

#### **Calculating the Load Current**

A load may have both capacitive and resistive portions, both of which draw current.

#### **Capacitive Load Contribution**

The dynamic current of a purely capacitive output load on an output *w* can be calculated as:

 $i_{CLw} = C_{Lw}V_{Sw}f_{0w}$ 

AMD 🎵

where

 $i_{CLW}$  is the incremental current due to the capacitive load on output w

$$i_{RLw} = \frac{K_{DCH} (V_{OH} - V_{eq}) + (1 - K_{DCH}) (V_{eq} - V_{OL})}{R_{eq}}$$

where

KDCH is the average duty cycle for output w being HIGH

The total current due to the load is then

$$i_{LT} = \sum_{W}^{Outputs} i_{CLW} + i_{RLW}$$

Load currents can be derated for temperature, but the behavior of the load with temperature may not be available.

#### Summary

To get the best approximation of supply current, two fundamental components must be added: current drawn by the chip, and current drawn by the load. The former is a combination of static current and dynamic current from inputs and outputs switching. The latter is a function of the voltage swing and the kind of load. The sum of the two should give a reasonable idea of the actual supply current requirements for your application.

 $\textit{C}_{\textit{Lw}}$  is the amount of capacitance on output w

*V<sub>sw</sub>* is the voltage swing of output *w* 

*fow* is the average frequency at which output *w* is switching (not the clock frequency)

#### **Resistive Load Contribution**

If there is a resistive component to the load, then there will be a current component that can be calculated as follows for an output *w* with a single resistor:

$$i_{RLw} = K_{DCw} \frac{V_c}{R_w}$$

where

 $i_{RLw}$  is the current due to the resistive load on output w

 $K_{DCw}$  is the average duty cycle for output wbeing HIGH in the case of a resistor to ground, or LOW in the case of a resistor to V<sub>cc</sub>

 $V_{0}$  is  $V_{\text{OH}}$  in the case of a resistor to ground, or  $V_{\text{OL}}$  in the case of a resistor to  $V_{\text{CC}}$ 

*Rw* is the value of the terminating resistor on output *w* 

If there is a resistor network with Thévenin equivalent resistance  $R_{eq}$  and voltage  $V_{eq}$ , then the current can be calculated as:

## AMD

### **ENDURANCE CHARACTERISTICS**

The MACH 1 and MACH 2 families are manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed, a feature which allows 100% testing at the factory.

Parameter Symbol	Parameter Description	Test Conditions	Min	Unit
t <b>D</b> R	Min Pattern Data Retention Time	Max Storage Temperature	10	Years
		Max Operating Temperature (Military)	20	Years
N	Min Reprogramming Cycles	Normal Programming Conditions	100	Cycles

#### **INPUT/OUTPUT EQUIVALENT SCHEMATICS**



Input



Output

\*Pull-up resistor circuit on MACH210A, MACH220 and MACH215 only

14051H-30

#### **POWER-UP RESET**

The MACH devices have been designed with the capability to reset during system power-up. Following powerup, all flip-flops will be reset to LOW. The output state will depend on the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways Vcc can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

- The Vcc rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Descriptions	Мах	Unit
tera	Power-Up Reset Time	10	μS
ts	Input or Feedback Setup Time	See	
twL	Clock Width LOW	Characteristi	cs



**Power-Up Reset Waveform** 

#### USING PRELOAD AND OBSERVABILITY

In order to be testable, a circuit must be both controllable and observable. To achieve this, the MACH devices incorporate register preload and observability.

In preload mode, each flip-flop in the MACH device can be loaded from the I/O pins, in order to perform functional testing of complex state machines. Register preload makes it possible to run a series of tests from a known starting state, or to load illegal states and test for proper recovery. This ability to control the MACH device's internal state can shorten test sequences, since it is easier to reach the state of interest.

The observability function makes it possible to see the internal state of the buried registers during test by overriding each register's output enable and activating the output buffer. The values stored in output and buried registers can then be observed on the I/O pins. Without this feature, a thorough functional test would be impossible for any designs with buried registers.

While the implementation of the testability features is fairly straightforward, care must be taken in certain instances to insure valid testing.

One case involves asynchronous reset and preset. If the MACH registers drive asynchronous reset or preset lines and are preloaded in such a way that reset or preset are asserted, the reset or preset may remove the preloaded data. This is illustrated in Figure 22. Care should be taken when planning functional tests, so that states that will cause unexpected resets and presets are not preloaded.

Another case to be aware of arises in testing combinatorial logic. When an output is configured as combinatorial, the observability feature forces the output into registered mode. When this happens, all product terms are forced to zero, which eliminates all combinatorial data. For a straight combinatorial output, the correct value will be restored after the preload or observe function, and there will be no problem. If the function implements a combinatorial latch, however, it relies on feedback to hold the correct value, as shown in Figure 23. As this value may change during the preload or observe operation, you cannot count on the data being correct after the operation. To insure valid testing in these cases, outputs that are combinatorial latches should not be tested immediately following a preload or observe sequence, but should first be restored to a known state.

All MACH 1 devices support preload and all MACH 2 devices support both preload and observability.

Contact individual programming vendors in order to verify programmer support.







Figure 23. Combinatorial Latch

14051H-33

**DEVELOPMENT SYSTEMS** (subject to change) For more information on the products listed below, please consult the AMD FusionPLD catalog.

MANUFACTURER	SOFTWARE DEVELOPMENT SYSTEM		
Advanced Micro Devices, Inc. P.O. Box 3453 MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400	PALASM 4 Software MicroSim Design Center/AMD Software Viewlogic ProDeveloper/AMD Software Data I/O AMD-ABEL Software	Rev. 1.5	
Aldec Company, Inc. 3525 Old Conejo Rd., Suite 111 Newbury Park, CA 91320 (805) 499-6867	SUSIE <sup>™</sup> Simulator	Rev. 6.12	
Cadence Design Systems 555 River Oaks Pkwy San Jose, CA 95134 (408) 943-1234	ComposerPIC™ Designer (Requires MINC-developed MACH Fitter)	Rev. 3.2	
Capilano Computing 960 Quayside Dr., Suite 406 New Westminster, B.C. Canada V3M 6G2 (800) 444-9064 or (604) 552-6200	MacABEL™ Software (Requires Data I/O SmartPart MACH Fitter)	Rev. 5	
CINA, Inc. P.O. Box 4872 Mountain View, CA 94040 (415) 940-1723	SmartCAT Circuit Analyzer	Rev. 2.1	
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98053 (800) 332-8246 or (206) 881-6444	ABEL™ Software (Requires Data I/O SmartPart MACH Fitter)	Rev. 5	
iNT GmbH Bunsenstrasse 6 D-8033 Martinsried Germany (89) 857-6667	PLDIab 90/PLD Sim 90 PLDIab 90/PLD Check 90	Rev. 2.6 Rev. 2.6	
ISDATA GmbH Daimlerstr. 51 D7500 Karlsruhe 21 Germany 072175 10 87 or (510) 531-8553	LOG/iC™ Software (Requires MACH Fitter)	Rev. 3.4	
Logical Devices Inc. 692 S. Military Trail Deerfield Beach, FL 33442 (800) 331-7766 or (305) 428-6868	CUPL™/Total Designer-386 Software (Requires AMD MACH Fitter)	Rev. 4.3	
Logic Modeling 19500 NW Gibbs Dr. P.O. Box 310 Beaverton, OR 97075 (503) 690–6900	SmartModel <sup>®</sup> Simulation Library	Contact Logic Modeling	
Mentor Graphics Corp. 8005 S.W. Boeckman Rd. Wilsonville, OR 97070-7777 (800) 547-3000 or (503) 685-7000	PLDSynthesis™ II (Requires MINC-developed MACH Fitter)	Rev. 8.1	
MicroSim Corporation 20 Fairbanks Irvine, CA 92718 (714) 770-3022	Design Center	Rev. 6.0	
MINC Incorporated 6755 Earl Drive, Suite 200 Colorado Springs, CO 80918 (719) 590-1155	PLDesigner-XL™ Software (Requires MINC-developed MACH Fitter)	Rev. 3.2	

**General Information** 

### 

DEVELOPMENT SYSTEMS (subject to change) (continued)				
MANUFACTURER	SOFTWARE DEVELOPMENT	SYSTEM		
OrCAD 9300 SW Nimbus Ave. Beaverton, OR 97005 (503) 671-9500	Schematic Design Tools Programmable Logic Design Tools–386+ (Requires AMD MACH Fitter) Digital Simulation Tools	Contact OrCAD		
Teradyne EDA 321 Harrison Ave. Boston, MA 02118 (800) 777-2432 or (617) 422-3169	MultiSim Interactive Simulator LASAR	Contact Teradyne		
Viewlogic Systems, Inc. 293 Boston Post Road West Marlboro, MA 01752 (800) 456-VIEW or (508) 480-0881	ViewPLD Synthesis (Requires Data I/O SmartPart MACH Fitter) Viewdraw	Contact Viewlogic		
MANUFACTURER	TEST GENERATION SY	STEM		
Acugen Software, Inc. 427-3 Amherst St., Suite 391 Nashua, NH 03063 (603) 891-1995	ATGEN™ Test Generation Software	Contact Acugen		

Advanced Micro Devices is not responsible for any information relating to the products of third parties. The inclusion of such information is not a representation nor an endorsement by AMD of these products.

5

#### APPROVED PROGRAMMERS (subject to change)

For more information on the products listed below, please consult the AMD FusionPLD catalog.

MANUFACTURER	PROGRAMMER CONFIGUR	ATION
		Pilot 184
Advin Systems, Inc. 1050 East Duane Ave., Building L Sunnyvale, CA 94086 (408) 243-7000	Pilot U40 MACH110: Rev. 10.10 MACH120: Rev. 10.53B MACH130: Rev. 10.21 MACH210: Rev. 10.21 MACH210: Rev. 10.75A MACH215: Rev. 10.53B MACH220: Rev. 10.53B	Pilot U84 MACH110: Rev. 10.10 MACH120: Rev. 10.53B MACH130: Rev. 10.21 MACH210: Rev. 10.21 MACHLV210: Rev. 10.75A MACH215: Rev. 10.53B MACH220: Rev. 10.53B
	MACH230: Rev. 10.22	MACH230: Rev. 10.22
BP Microsystems 1000 N. Post Oak Rd Houston, TX 77055-7237 (800) 225-2102 or (713) 688-4600	BP-MICRO 1200 MACH110: Rev. 2.05 MACH120: Rev. 2.05 MACH130: Rev. 2.05 MACH210: Rev. 2.05 MACH210: Rev. 2.05 MACH215: Rev. 2.15 MACH220: Rev. 2.05 MACH230: Rev. 2.05	CP-1128/PLD-1128 (Note 1) MACH110: Rev. 1.55 MACH120: Rev. 1.86 MACH130: Rev. 1.86 MACH210: Rev. 1.86 MACH210: Rev. 1.86 MACH210: Rev. 2.25 MACH215: Rev. 2.15 MACH220: Rev. 1.94 MACH230: Rev. 1.94
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (800) 247-5700 or (206) 881-6444	UniSite <sup>™</sup> (Note 2) MACH110: Rev. 3.2 MACH120: Rev. 3.6 MACH130: Rev. 3.4 MACH210: Rev. 3.3 MACH215: Rev. 4.3 MACH215: Rev. 4.3 MACH220: Rev. 3.8 MACH230: Rev. 3.6 Model 2900 MACH110: Rev. 1.2 MACH120: Rev. 1.2 MACH120: Rev. 1.9 MACH210: Rev. 1.9 MACH210: Rev. 1.4 MACHLV210: Rev. 3.1 MACH220: Rev. 2.2 (Note 3) MACH230: Rev. 1.9	Family-Pinout Codes:           MACH110:         17F-0BD           MACH120:         1F1-1F1           MACH120:         194-0F6           MACH210:         194-0C1           MACH210:         194-0C1           MACH210:         194-0C1           MACH210:         194-0C1           MACH210:         194-0C1           MACH220:         194-2F1           MACH230:         194-0F2           Model 3900         MACH110:           MACH130:         Rev.         1.3           MACH130:         Rev.         1.3           MACH210:         Rev.         1.3           MACH210:         Rev.         1.3           MACH210:         Rev.         1.5           MACH220:         Rev.         1.5           MACH220:         Rev.         1.5
Logical Devices Inc. 692 S. Military Trail Deerfield Beach, FL 33442 (800) 331-7766 or (305) 428-6868	ALLPRO <sup>™</sup> (Note 1) MACH110: Rev. 2.1 MACH210: Rev. 2.1	ALLPRO88 MACH110: Rev. 2.1 MACH210: Rev. 2.1 MACH130: Rev. 2.1B
Micropross Parc d'Activite des Pres 5, rue Denis-Papin 59650 Villeneuve-d'Ascq, France (20) 47.90.40	ROM 300B/5000B	· · · · · · · · · · · · · · · · · · ·
SMS North America, Inc. 17411 NE Union Hill Rd., #100 Redmond, WA 98042 (800) 722-4122 or (206) 883-8447 or SMS Im Grund 15 D-7988 Wangen, Germany 011-4975-225018	Sprint Expert MACH110: Rev. 1/92 MACH120: Rev. 3/92 MACH130: Rev. 1/92 MACH210: Rev. 1/92 MACH215: Rev. 3/93 MACH230: Rev. 1/92	· · ·

#### Notes:

1. Requires socket adapter and appropriate programmer revision. See next page for socket adapters.

Requires 17-pin driver boards.
 Requires Data I/O PPI-0223 and PPI-0204 test modules.

## 🗖 AMD

APPROVED PROGRAMMERS (su	bject to change) (continued)		
MANUFACTURER	PROGRAMMER C	ONFIGURATION	
Stag Microsystems Inc. 1600 Wyatt Dr. Suite 3 Santa Clara, CA 95054 (408) 988-1118 or Stag House Martinfield, Welwyn Garden City Herfordshire UK AL7 1JT 707-332148	Quasar 1040	Family-Pinout Codes: MACH110: 25253 MACH210: 25256	
System General 1603A S. Main St. Milpitas, CA 95035 (408) 263-6667 or 3F, No. 1, Alley 8, Lane 45 Bao Shing Rd., Shin Diau Taipei, Taiwan 2-917-3005	MACH MACH MACH MACH	Turpro-1 MACH110: Rev. 1.50 MACH210: Rev. 1.50 MACH215: Rev. 1.68B MACH230: Rev. 1.68B	
PROGRAMMER SOCKET ADAP	TERS (subject to change)		
MANUFACTURER	PART N	JMBER	
Emulation Technology 2344 Walsh Ave., Bldg. F Santa Clara, CA 95051 (408) 982–0660	MACH110/2 PLCC: CQFP: MACH120/2 PLCC: MACH130/2 PLCC: 28 PLCC to 24	210: (44-Pin to 28-Pin) AS-44-28-01P-3 AS-44-28-01F2-3 220: (68-Pin to 28-Pin) 682802P300-YAM 330: (84-Pin to 28-Pin) AS-84-28-01P-6 4 DIP: 282405P300-YAM	
Logical Systems P.O. Box 6184 Syracuse, NY 13217-6184 (315) 478-0722	MACH110/2 PLC MACH120/2 MACH130/2	110: (44-Pin to 28-Pin) CC: PA-MACH210 (20: (68-Pin to 28-Pin) (30: (84-Pin to 28-Pin)	

MACH110/210: (44-Pin to 28-Pin) PLCC: 325-044-1221-028A CQFP: 327-044-1121-028A

MACH120/220: (68-Pin to 28-Pin) PLCC: 325-068-1221-028A

MACH130/230: (84-Pin to 28-Pin) PLCC: 325-084-1221-028A CQFP: 327-084-1121-028A

,

.

Procon Technologies, Inc. 1333 Lawrence Expwy, Suite 207 Santa Clara, CA 95051

(408) 246-4456

#### PHYSICAL DIMENSIONS\* PL 044 44-Pin Plastic Leaded Chip Carrier (measured in inches)







**General Information** 

#### PHYSICAL DIMENSIONS\* PL 084





## MACH Device Design Planning Guide

#### Application Note

#### **1.0 INTRODUCTION**

This technical brief provides planning guidelines for a MACH device design that will lead to its successful implementation. The method presented estimates whether logic will fit in a MACH device before the design has been entered.

The tutorial in this brief is an exhaustive device resource analysis. For many designs, an analysis like this is not practical, and instead, a rough estimation of pins, product term clusters (see definition in section 3.2), reset, preset, and tristate resources is used to predict fitting.

- The planning-process overview in discussion 2 introduces you to the differences between planning PAL device designs and MACH-device designs.
- A counter design is used in discussion 3 to illustrate the MACH design planning process.
- Discussion 4 is a summary.
- The appendices provide the complete PALASM<sup>®</sup> 4 software, .PDS design file and MACH Fitter report.

As a reader, you should be familiar with the MACH devices and architectures described in the *MACH Family Data Book.* You should also know how to count/estimate the number of product terms (PTs) in a design.

#### 2.0 DESIGN PLANNING PROCESS OVERVIEW

The MACH design planning process applied in it's full detail differs from a standard PAL device design process as shown in Figure 24.

PAL devices have a universal internal interconnect while MACH devices provide a reduced interconnect through the switch matrix. The block partitioning steps used when you're estimating with a high degree of detail (as in the following tutorial) are not required when estimating a single PAL device design. Note, however, that if multiple PAL devices are used in a design, similar partitioning steps between PAL devices are necessary.

Both the PAL and MACH device planning processes begin with a well-defined high-level design. You analyze and count the resources required for the design and select an appropriate device. Block Partitioning Steps (optional, for detailed planning):

- Once a MACH device is selected, you begin design partitioning by determining which of the partitioning constraints apply to the design.
- Then you place logic into blocks in a way that maximizes common inputs of equations within the blocks without exceeding the limits of block partitioning constraints.
- Lastly, the resources used in each block are counted.

Manual partitioning is discussed in more detail in the MACH Manual Partitioning Technical Brief.

If the block partitioning steps are performed, you can calculate device and block resources precisely, from which an informed decision may be made as to whether the design will fit. If the block partitioning steps aren't performed, a less reliable decision is made using the information gathered in step 3.2.

#### 3.0 PLANNING A MACH-DEVICE COUNTER DESIGN

The following example illustrates the MACH device planning process in detail. The level of detail in your planning process may vary due to individual design styles and time constraints. Since the design must be entered and the software run to guarantee that the design will fit even if the block partitioning steps have been completed, many users skip the block partitioning steps.

#### 3.1 High-Level Design

Planning begins with a high-level definition of the design. Figure 25 illustrates an 8-bit counter that can be parallel-loaded from I/O pins which also output the count value. The counter counts up or down, based on the control bits, and may be reset or preset. The counter output is decoded to generate several pulse and clockdivide outputs (decoded equations are described and shown in the BUSCNTR.PDS design file in Appendix A).



Figure 24. MACH, PAL Device Planning Processes

The counter in this design is implemented using T-type flip-flops rather than D-type because T-type flip-flops require fewer PTs for the hold and count states of each counter bit. Since PTs are required for a T flip-flop only when it changes state, and the most significant bits of a counter do not change during most count states, few PTs are used.

Figure 26 identifies the implementation of each bit in the counter. A T-type flip-flop requires only four PTs: one PT each for counting up and counting down, and two PTs

for parallel loading; no PTs are required to hold the macrocell in the same state. In this case, a T-type flip-flop uses less PTs; however, it also reduces the maximum clock frequency of the counter from 76.9 MHz to 71.4 MHz<sup>1</sup>.

The count bits are fed back from the counter macrocells via internal feedback and parallel-loaded count values are input via the I/O pins. Each counter macrocell therefore feeds two array inputs simultaneously.

<sup>1</sup> See the MACH Family Data Book for all timing specifications.

AMD



Figure 25. Bus Loadable Up/Down Counter with Decoded Outputs

#### 3.2 Determine Resource Requirements/ Select Device

You must count design resource requirements and match these to an appropriate MACH device. Counting the number of pins, clocks, asynchronous resets and presets, and output enables is a straightforward process. Array input utilization cannot be calculated at this point because the design hasn't been partitioned into blocks.

The group of four PTs associated with each macrocell in a MACH device is called a product-term cluster. One cluster is allocated when from one to four PTs are required by an equation. Each counter bit requires four PTs, or one PT cluster.

Two of the decoded outputs, XORXNOR and Pulse 16, each require more than four PTs. Additional clusters of four product terms each are allocated as needed when the 5th, 9th, etc. PTs are used in an equation. At this point, you must decide whether to estimate the number of PTs used by these equations or reduce the equations to the fewest number of PTs and count them<sup>2</sup>. If you can estimate with a high degree of confidence, the detailed calculation of product terms can be eliminated.

One asynchronous reset PT is available per MACH110 block. In this design, the reset input uses more than one product term and requires an additional product-term cluster, which adds an extra feedback delay to it. The output enable and preset inputs use only one product term; additional product-term clusters are not required.

Resource	Used
Pins	24
PT Clusters	?
Clock	1
Reset	1
Preset	1
Output Enable	1
Array Inputs	?

#### 3.2.1 Product-Term Calculations

When planning your own design, an estimation of product-term requirements may be sufficient. As you use these estimations to analyze device utilization, you should account for the minimization of PTs which will be performed during compilation and may result in fewer PTs than you expected.

**Note:** This discussion explains PT estimation in detail. However, counting PT resources in your own designs, for example, in a complicated state-machine design written in high-level syntax, may not prove as straightforward. If counting PTs is difficult, or estimation can be done with a high degree of confidence, you should estimate the number of PT clusters used in your design rather than count them.

Optional steps to calculate the number of PTs required by the sample XORXNOR and Pulse 16 equations are shown below. The sample XORXNOR equation is discussed first.

XORXNOR =  $((Q_0*Q_1*Q_2*Q_3*Q_4*Q_5) :+: Q_6)$ :\*:Q7);

<sup>2</sup> Because this is a non-trivial task, it is explained in detail under discussion 3.2.1.



To simplify the equation you set the following, then expand XORXNOR into a sum-of-products form as shown below.

Set

$$A = (Q_0 * Q_1 * Q_2 * Q_3 * Q_4 * Q_5)$$

**XOR Expansion** 

 $XORXNOR = (A^*/Q_6 + /A^*Q_6) : *: Q_7$ 

#### **XORXNOR Expansion**

XORXNOR =  $(A^*/Q_6 + /A^*Q_6)^*Q_7$ +  $(/A + Q_6)^*(A + /Q_6)^*/Q_7$ 

Sum-of-products form

XORXNOR =  $A^*/Q_6^*Q_7$ +  $A^*Q_6^*/Q_7$ +  $/A^*Q_6^*Q_7$ +  $/A^*/Q_6^*Q_7$ 

/A requires 6 PTs. Therefore, the two latter equations expand into six product terms each.

Since

$$/A = /Q_0 + /Q_1 + /Q_2 + /Q_3 + /Q_4 + /Q_5$$

6 PTs are required for each of the following

/A\*Q6\*Q7 /A\*/Q6\*/Q7

The sample XORXNOR equation requires a total of 14 product terms, or four PT clusters. Clearly, terms using XOR and XNOR operators may require many product terms.

**Note:** The XORXNOR equation uses more than 12 product terms. Gate splitting and an extra feedback path are required to implement it in a MACH110 device. The maximum clock speed of the counter is reduced if timing-critical signals route through this feedback path.

The Pulse 16 equation is shown next. This equation requires five product terms, or two product-term clusters.

$$Pulse16 = Q_0 * Q_1 * Q_2 * Q_3 * / Q_4 * Q_5 * Q_6$$

+ Q0\*Q1\*Q2\*Q3\*Q4\*/Q6

+ Q0\*Q1\*Q2\*Q3\*/Q5\*/Q6

- + Q0\*Q1\*Q2\*Q3\*/Q7
- + Q0\*Q1\*Q2\*Q3\*Q4\*/Q5

#### 3.2.2 Product-Term Cluster Summary

Following are the product-term cluster requirements for this counter design.

Bus counter	9 PT clusters
Decoded outputs	8 + 3 + 1 = 12 PT clusters
Reset	1 PT cluster
Total	22 PT clusters used, 69% of the 32 available

#### 3.2.3 Select a Device

A summary of device-resource requirements for this design is shown below. Based on the 70% recommended utilization guideline, it appears this design will fit in a MACH110 device. The only unknown is the number of array inputs, which will be determined using the block partitioning steps.

Resource	Used	MACH110	Utilization
Pins	24	38	63%
PT Clusters	22	32	69%
Clock	1	2	ОК
Reset	1	2	ОК
Preset	1	2	ОК
Output Enable	1	8	ОК
Array Inputs	?	22 per block	?

# 3.3 Determine Partitioning Constraints (optional)

Once the device has been selected, you can determine block partitioning constraints. Reset, preset, and output enable signals constrain block partitioning if you use more of the resource than will fit in 1 block. In this design, however, the single reset, preset, and output enable do not constrain logic to a certain block.

The total number of product terms and array inputs used in this design won't fit into one block. Therefore, these resource requirements constrain the partitioning of logic into blocks. A summary of possible partitioning constraints, and those that impact this design, appear next. Note that MACH2XX devices have 7 possible constraints. Pins are a constraint since the user must differentiate between buried and I/O macrocell resources. Macrocells are also a constraint if input registers are used.

In this design, since array inputs and product term clusters are constraints, they will be considered when partitioning the design. The reset, preset, and output enable resources can be ignored.

## 3.4 Partition Logic into Blocks (optional)

Once partitioning constraints have been determined, the logic can be partitioned into blocks within those constraints so array inputs will be minimized. To minimize array inputs, equations with similar inputs are placed in the same block. If all equations driven by a signal are in one block, the input signal uses only one array input. An additional array input is needed for each additional block a signal drives.

The block diagram in Figure 25 shows a distinct division of logic between the counter and the output decoder. This helps direct the partitioning process. This design can be partitioned in two ways.

- A. Place the counter in one block and the decoder in the other.
- B. Divide the counter and decoder into bit slices and place half of each into a single block.

Note that the two presets and the ORed reset are not inputs to the output decoder, so grouping the counter logic in one block uses three fewer array inputs than splitting it into two blocks. Therefore, the first partition will be used.

## 3.5 Count Resources Used, Calculate Utilization (optional)

The constraining resources used in each block (product term clusters and array inputs) are now counted.

#### 3.5.1 Count Resources

Counter-block resources are determined before decoder-block resources because the counter block uses more array inputs than the decoder block (8 extra inputs from counter pins), so the logic is more difficult to place. The following analysis applies to the counter block.

#### Product-term clusters in counter block

8	Q(70)	
<u>+1</u>	carry out	
9		

#### Array inputs in counter block

8*2	IO_Q(70), Q(70)
3	reset, preset1, preset2
<u>+ 2</u>	control signals
21	

Possible Constraints	Used	# Provided in 1 block	Constraint in Counter? (more than will fit in 1 block)
Product-Term Clusters	24	16	Yes
Asynchronous Resets	1	2	No
Asynchronous Presets	1	2	No
Output Enables	1	at least 2	No
Array Inputs	?	22	Yes
Pins (MACH2XX only)	N/A	N/A	N/A
Macrocells (MACH2XX only)	N/A	N/A	N/A

## 

**Note:** If the fitting process cannot place all 21 array inputs into this block, they may be reduced in one of the following ways.

- Moving Q[7] to the decoder block reduces array inputs to this block by two. Since it is the counter MSB, it's not used in any other equations within the block. When it's moved to the decoder block, IO\_Q[7] and Q[7] drive the decoder block instead of the counter block.
- "ANDing" preset1 and preset2 in the decoder block reduces array inputs to this block by one. This will cause the counter block to have only 1 preset input instead of 2.

Refer to Figure 25 and section 3.2 as you count the product-term clusters and array inputs in the decoder block.

#### Product-term clusters in decoder block

JUCITICI	in clusters in decoder r
8	output equations
1	carry out
1	reset
3	extra for XORXNOR
<u>+ 1</u>	extra for pulse 16

#### Array inputs in decoder block

8	Q(70)
2	control
2	reset1, reset2
<u>+ 1</u>	XORXNOR gate splitting
13	

Though 14 of the 16 product-term clusters in this block are used, only 13 of the 22 array inputs are used. Placing this logic should pose no problem.

#### 3.5.2 Calculate Total Utilization

14

At this point, you can calculate total utilization (as listed in the MACH Fitter report file) for the design. This is not a necessary planning step but is shown for clarification and to provide you with an additional planning tool. Total utilization is the average of the following itemized utilizations.

- <u>Pin utilization</u>: defined as the number of pins used divided by the number available.
- Product-term utilization: defined as the number of allocated product-term clusters divided by the number available.
- Array input utilization: defined as the number of array inputs used divided by the total available.

The following utilizations apply to this counter design.

Pin Utilization	24 used, or 63% of the 38 available
Product-term Utilization	(8 + 14) = 22 PT Clusters or 69% of the 32 available
Array Input Utilization	(21 + 13) = 34 or 77% of the 44 available
Total Utilization	(63% + 69% + 77%) / 3 = 70%

#### 3.6 Determine if Utilization is Too High

70% utilization is within MACH device general recommendations (70% is the recommended maximum). Although this design should fit, it is possible that additional logic won't. Designs with higher utilizations are less likely to accommodate changes, particularly after their pinout has been fixed. If no changes are expected to this design, 70% is an appropriate utilization. If changes are expected, modify the design to lower utilization if possible.

#### 4.0 SUMMARY

Overall utilization is only one measure of the likelihood of achieving a successful fit during implementation. Individual resource utilization within blocks must also be taken into account. Partitioning minimizes the total number of array inputs. However, at 21 array inputs, the counter block's switch-matrix utilization in this design is high even after partitioning. This design meets overall device-utilization guidelines and should fit in a MACH110 device.

**Note:** In this brief, a detailed pre-entry analysis of the device resources used in a MACH device design was performed. When estimating whether your own design will fit, you may execute a detailed analysis using the block partitioning steps detailed in this document, or simply estimate the resources used as was done in sections 3.1 and 3.2.

APPENDIX

 $\wedge$ 

## .PDS DESIGN FILE FROM PALASM 4 SOFTWARE: BUSCNTR. PDS

.

TITLE	cntr_reg
REVISION	1 .
PATTERN	cntr_register
AUTHOR	Arthur Khu, Jerry Vea
COMPANY	AMD
DATE	01/07/1991
CHIP Cntr_reg MA	CHILD
; the decoded co ; illustrated in ; registered log ; input, reset i ; statements and	unt value and control inputs. The following MACH constructs are the design: grouping, output pairing, gate splitting, ic, combinatorial logic, xor operator, xnor operator, tristate nput, and preset input. Also, PALASAM 4 software-specific string vector notation are used.
• The counter co	unts up down or is loaded based on the value of the mode bits.
; The outputs CN ; count bits Q[7 ; mode[10]. Th ; and also outpu	T7, CNT7REG, PULSE16, DIV16, and XORXNOR are decoded from the0]. CNT15UP, CNT15DN, and LDO are decoded from Q[70] and e count bits are fed back at their node to the switch matrix, t to pins as $IO_Q[70]$ .
: This design fa	lls within suggested macrocell, product term and switch matrix
; specifications ; and fitted usi	for successful MACH110 fitting. It has been implemented ng PALASM 4 and at least one other 3rd party software tool.
; : Note: suggeste	d fitting options are: expand small - on, max packing -on.
; and expand all	- off.
PIN ? CLK	; Inputs: Counter clock
PIN ? mode[10]	; Inputs: Count up, count down, load control
PIN ? IO_Q[70]	; Outputs: Count value
PIN ? CARRYO	; Output: Carry look-ahead
PIN ? CNT7	; Output: Pulses high on count of 7
PIN ? CNT/REG	; Output: Set high on count of 7
PIN ? CNTI50P	; Output: Pulses high when counting up to 15
PIN ? CNIISDN PIN ? PULSE16	; Output: Pulses high on certain multiples of 16
PIN ? DIV16	: Output: Divides clock rate by 16
PIN ? LDO	: Output: Pulses high on load of 0
PIN ? XORXNOR	; Output: Uses xor, xnor operators
PIN ? RESET1	; Input: If both resets are high, resets counter
PIN ? RESET2	; Input: If both resets are high, resets counter
PIN ? PRESET1	; Input: If both presets are high, presets counter
PIN ? PRÉSET2	; Input: If both presets are high, presets counter
NODE ? Q[70] P NODE ? RESET	AIR IO_Q[70] ; Nodes: count value feedback ; Node: asynchronous reset signal
***********	*****
; Group statemen ; block.	ts partitioned so design will fit: notice count values in one
group mach_seg_a	IO_Q[70]
group mach_seg_b	CNT7 CNT7REG CNT15UP CNT15DN LD0 PULSE16 DIV16 XORXNOR RESET
; * * * * * * * * * * * * * * * * *	****
; String stateme	nts improve readability of equations
string CNT_UP '(	/mode[1] * mode[0])'
string LOAD ''	<pre>mode[1] * /mode[0])'</pre>
string 03 00 '(	O[0] * O[1] * O[2] * O[3])'
;**************	~~-~ ~~~~ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
; Counter equati	ons

```
EOUATIONS
Q[ 0].T
         := CNT_UP +
            CNT_DN +
            LOAD*(Q[ 0] :+: IO_Q[ 0]);
         := CNT_UP* Q[0] +
Q[ 1].T
            CNT_DN*/Q[0] +
            LOAD*(Q[ 1] :+: IO_Q[ 1]);
         := CNT_UP* Q[0]* Q[1] +
Q[ 2].T
            CNT_DN*/Q[0]*/Q[1] +
            LOAD*(Q[ 2] :+: IO_Q[ 2]);
         := CNT_UP* Q[0]* Q[1]* Q[2] +
O[ 3].T
            CNT_DN*/Q[0]*/Q[1]*/Q[2] +
            LOAD*(Q[ 3] :+: IO_Q[ 3]);
         := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3] +
O[ 4].T
            CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3] +
            LOAD*(Q[ 4] :+: IO_Q[ 4]);
         := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3]* Q[4] +
Q[ 5].T
            CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3]*/Q[4] +
            LOAD*(Q[ 5] :+: IO_Q[ 5]);
Q[ 6].T
         := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3]* Q[4]* Q[5] +
            CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3]*/Q[4]*/Q[5] +
            LOAD*(Q[ 6] :+: IO_Q[ 6]);
Q[ 7].T
        := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3]* Q[4]* Q[5]* Q[6] +
            CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3]*/Q[4]*/Q[5]*/Q[6] +
            LOAD*(Q[ 7] :+: IO_Q[ 7]);
CARRYO := CNT_UP*
             /Q[ 0]* Q[ 1]* Q[ 2]* Q[ 3]* Q[ 4]* Q{ 5]* Q[ 6]* Q[ 7] +
              CNT_DN*
              Q[ 0]*/Q[ 1]*/Q[ 2]*/Q[ 3]*/Q[ 4]*/Q[ 5]*/Q[ 6]*/Q[ 7];
;******
: DECODED OUTPUTS
CNT7 =
           Q[0]*Q[1]*Q[2]*/Q[3]*/Q[4]*/Q[5]*/Q[6]*/Q[7];
CNT7REG := Q[ 0]* Q[ 1]* Q[ 2]* /Q[ 3]* /Q[ 4]* /Q[ 5]* /Q[ 6]* /Q[ 7];
CNT15UP =
           Q[0]*Q[1]*Q[2]*Q[3]*/Q[4]*/Q[5]*/Q[6]*/Q[7]*
            CNT_UP;
CNT15DN =
           Q[ 0]* Q[ 1]* Q[ 2]* Q[ 3]* /Q[ 4]* /Q[ 5]* /Q[ 6]* /Q[ 7] *
            CNT_DN;
PULSE16 =
            Q3_Q0 * /Q[ 4]* Q[ 5]* Q[ 6] +
            Q3_Q0 * Q[ 4] * /Q[ 6] +
            Q3_Q0 * /Q[ 5] * /Q[ 6] +
Q3_Q0 * /Q[ 7] +
            Q3_Q0 * Q[ 4] * /Q[ 5];
DIV16 =
            Q[3];
XORXNOR =
                (((Q[0] * Q[ 1] * Q[ 2] * Q[ 3] * Q[ 4] *
            Q[ 5]):+: Q[ 6]):*: Q[ 7]);
            /Q[ 0]* /Q[ 1]* /Q[ 2]* /Q[ 3]* /Q[ 4]* /Q[ 5]* /Q[ 6]* /Q[ 7] *
LD0 =
            LOAD;
RESET = RESET1 + RESET2;
*********
                            ; Count output assignments
IO_Q[ 0].T := {Q[ 0].T};
IO_Q[ 1].T := {Q[ 1].T};
IO_Q[ 2].T := {Q[ 2].T};
IO_Q[3].T := {Q[3].T};
IO_Q[ 4].T := {Q[ 4].T};
IO_Q[5].T := {Q[5].T};
```

```
IO_Q[ 6].T := {Q[ 6].T};
```

#### APPENDIX

### PALASM 4 MACH FITTER REPORT BUSCNTR.RPT

PALASM 4.1 MACH FITR - MARKET RELEASE (1-24-91) (C) - COPYRIGHT ADVANCED MICRO DEVICES INC., 1990 Reading User Design (TRE File)... Flags Used: Unplace=False Max Packing=True Expand Small=True Flags Used: Expand All=False Reading Device Database ... \*\*\*\*\* MACH PLD Fitter - v 1.46cntr rea \*\*\*\*\*\*\*\* \*\*\*\*\*\* PAIR Analysis... Pre-Placement & Equation Usage Checks... \*\*\* Timing Analysis for Signals Parameter Min Max Signal List (Those having Max delay.) Tpd 1 1 CNT15UP CNT15DN LD0 IO\_Q[7] IO\_Q[5] Tsu 1 2 IO\_Q[6] IO\_Q[4] IO\_Q[3] IO\_Q[2] IO\_Q[1] IO\_Q[0] Тсо 0 0 IO\_Q[7] IO\_Q[5] IO\_Q[6] IO\_Q[4] IO\_Q[3] IO\_Q[2] IO\_Q[1] CNT7REG Kev: Tpd - Combinatorial propagation delay, input to output Tsu - Combinatorial setup delay before clock Tco - Register clock to combinatorial output Tcr - Register thru combinatorial logic to setup All delay values are expressed in terms of array passes \*\*\* Device Resource Checks Available Used Remaining Clocks: 2 1 1 Pins: 38 24 14 63% -> I/O Macro: 32 17 15 Total Macro: 32 19 13 Product Terms: 128 68% 61 40 -> MACH-PLD Resource Checks OK! Partitioning Design into Blocks... \*\*\* Last,Equations Placed in Blocks Weakly -\*\*\* Block Partitioning Results Array Macros # I/O Buried Product Signal Macro ' Inputs Remain Logic Terms Fanout 21 8 Block-> A 8 0 32 24 Block-> B 5 9 56 2 2 \*\*\* Block Signal List Block-> A Q[0] IO\_Q[0] Q[1] IO\_Q[1] Q[2] IO\_Q[2] IO\_Q[3] 0[3] Q[5] Q[4] IO\_Q[4] IO\_Q[5] Q[6] IO\_Q[6] Q[7] IO\_Q[7] Block-> B \_NODE0 CARRYO RESET XORXNOR PULSE16 CNT15DN LD0 DTV16 CNT15UP CNT7REG CNT7 INFORMATION F050 - Device Utilization..... \*: 68 %

MACH Device Design Planning Guide

Assigning Resources...

\*\*\* Macro Block A

<pre>I/O Macros&gt;     Targets&gt;     IO_Q[1]     IO_Q[2]     IO_Q[3]     IO_Q[4]</pre>	0(2) (A0) (A6) (A9) (A12)	IO_Q[1] 6(8) -> (A 3) -> (A 5) -> (A 10) -> (A 15)	9(15) (A 0) (A 6) (A 9) (A 12)	IO_Q[2] 12(18) (B 0) (B 6) (B 9) (B 12)		IO_Q[3]		IO_Q[4]
I/O Macros> Targets> IO_Q[5] IO_Q[6] IO_Q[7]	I(3) (A 1) (A 7) (A 13)	D_Q[5] 7(9) -> (A 2) -> (A 4) -> (A 14)	IO 13(19) (A 1) (A 7) (A 13)	_Q[6] (B 1) (B 7) (B 13)	IC	D_Q[7]		
I/O Macros> Targets> IO_Q[0]	IO 2(4) (A2)	_Q[0] 10(16) -> (A 18)	14(20) (A 21)	(B 2)				
*** Macro Block	Inputs							
Inputs>		MODE[0]	1	MODE[1]		PRESET1		PRESET2
Targets> MODE[0] MODE[1] PRESET1 PRESET2 RESET1	0(10) (I 0) (I 1) (I 2) (I 3) (I 4)	1(11) -> (A 16) -> (A 17) -> (A 19) -> (A 20) -> (B 21)	2(13) (B 16) (B 17)	3(32)	4(33)			
*** Macro Block	в							
I/O Macros> Targets>	0(24)	PULSE16 2(26)	4(28)	6(30)	8(36)	10(38)	12(40)	14(42)
PULSE16	(B 0)							
I/O Macros>		CNT7		LD0	c	CNT15DN		XORXNOR
DIV16 C Targets> CNT7 XORXNOR	NT150P 1(25) (B 1) (B 8)	4(28)	6(30) LD0 DIV16	8(36) (B 4) (B 10)	10(38)	12 (40) CNT15DN CNT15UP	14(42) (B 6) (B 12)	
Buried Logic> Targets> _NODE0	14(42) (B.14)	_NODE0 -> (B 14)						
I/O Macros> Targets>	2(26)	CNT7REG 5(29)	7(31)	CARRYO 9(37)	11(39)			
CNT7REG (B 2)		CARRY0	(B 5)					
Buried Logic> Targets>	7(31)	RESET 9(37)	11(39)					
* Retry Mapping RESET	g (B 11)	-> (A 11)						
Inputs> Targets> * Retry Maj * Retry Maj * Retry Maj	3(5) pping pping pping	RESET2 4(6)	5(7)	8(14)	10(16)	11(17)	14(20)	15(21)
RESET2 (A 11)	-> (B	8)						
*** Signals - Ta	abular	Informatio	n					

Signal	#	P/N #	(Loc)	Type	Logic	# PT	Blocks	
CLK	1	35	I 5	clock pin				
MODE[1]	2	11	I 1	input			AB	
MODE[0]	3	10	I 0	input			AB	
IO_Q[7]	4	19	A 13	i/o pin	t-ff	4	А	
IO_Q[6]	5	9	A 7	i/o pin	t-ff	4	А	
IO_Q[5]	6	3	A 1	i/o pin	t-ff	4	А	
IO_Q[4]	7	18	A 12	i/o pin	t-ff	4	А	
IO_Q[3]	8	15	A 9	i/o pin	t-ff	4	А	
IO_Q[2]	9	8	A 6	i/o pin	t-ff	4	А	
IO_Q[1]	10	2	A 0	i/o pin	t-ff	4	А	
IO_Q[0]	11	4	A 2	i/o pin	t-ff	3	А	
CARRY0	12	29	в 5	i/o pin	d-ff	2		
CNT7	13	25	B 1	i/o pin	comb	1		
CNT7REG	14	26	В 2	i/o pin	d-ff	1		
CNT15UP	15	40	B 12	i/o pin	comb	1		
CNT15DN	16	30	B 6	i/o pin	comb	1		
PULSE16	17	24	в 0	i/o pin	comb	5		
DIV16	18	38	B 10	i/o pin	comb	1		
LD0	19	28	В 4	i/o pin	comb	1		
XORXNÓR	20	36	B 8	i/o pin	comb	3		
RESET1	21	33	I 4	input	•		В	
RESET2	22	17	A 11	input	•		в	
PRESET1	23	13	I 2	input	•		A	
PRESET2	24	32	I 3	input	•		A	
Q[7]	25	15	A 13	out pair	t-ff	4	AB	
Q[6]	26	9	A 7	out pair	t-ff	4	AB	
Q[5]	27	3	A 1	out pair	t-ff	4	AB	
Q[4]	28	14	A 12	out pair	t-ff	4	AB	
Q[3]	29	11	A 9	out pair	t-ff	4	AB	
Q[2]	30	8	A 6	out pair	t-ff	4	AB	
Q[1]	31	2	A 0	out pair	t-ff	4	AB	
Q[U]	32	4	A 2	out pair	t-ff	3	AB	
RESET	33	29	в 11	buried	comp	2	A	
_NODEU	34	32	B 14	buried	COMD	12	в	
Ney:	• N	<b>-</b>						
P/M = PIN/NOU		a						
(Loc) - Macroco	11 10	antion d	Plack (	2011)				
# PT - Number o	f ugo	d produc	t terms	n logic				
Blocks- Device	block	e driver	by signa					
comb - Combinat	orial		unction	**				
d-ff - D-Type F	lin-f	lon	unceron					
t-ff - T-Type F	lin-f	lon						
e ii ijpe i	110 1	100						
*** Signals - Eq	uatio	ns Where	e Used					
Signal Source			Far	nout List				
CLK								
MODE[1]:		IO 01	[7]	10 0[6]	т	0 0[5]		10 0141
		IO 0	31	IO 0[2]	ī	0 0[1]		
:		CAR	RYO	CNT15UP	-	NT15DN		LDO
:		0	[7]	Q[6]	-	0[5]		0[4]

ignal S	ource		Fanout List		
MOD	E[1]:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
	:	IO_Q[3]	IO_Q[2]	IO_Q[1]	IO_Q[0]
	:	CARRYO	CNT15UP	CNT15DN	LD0
	:	Q[7]	Q[6]	Q[5]	Q[4]
	:	Q[3]	Q[2]	Q[1]	Q[0]
	{AAAA	AAAA BBBB AAAA	AAAA}		
MOD	E[0]:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
	:	IO_Q[3]	IO_Q[2]	IO_Q[1]	IO_Q[0]
	:	CARRYO	CNT15UP	CNT15DN	LD0
	:	Q[7]	Q[6]	Q[5]	Q[4]
	:	Q[3]	Q[2]	Q[1]	Q[0]
	{AAAA	AAAA BBBB AAAA	AAAA}		
IO_	Q[7]: {AA}	IO_Q[7]	Q[7]		
IO_	Q[6]: {AA}	IO_Q[6]	Q[6]		
IO_	Q[5]: {AA}	IO_Q[5]	Q[5]		
10_	Q[4]: {AA}	IO_Q[4]	Q[4]		
IO_	Q[3]: {AA}	IO_Q[3]	Q[3]		

•

IO_Q[2]		IO_Q[2]	Q[2]		
IO_Q[1]	(AA }	IO_Q[1]	Q[1]		
IO_Q[0]	(AA )	IO_Q[0]	Q[0]		
RESET1 :	AA}	RESET			
RESET2 :	(B) :	RESET			
PRESET1 :	[B} :	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
	:	IO_Q[3]	IO_Q[2]	IO_Q[1]	IO_Q[0]
		Q[3]	Q[2]	Q[1]	Q[4] Q[0]
PRESET2 :	AAAA	AAAA AAAA AAA IO 0[7]	IO 0[6]	10 0[5]	IO 0[4]
:	:	IO_Q[3]	IO_Q[2]	IO_Q[1]	IO_Q[0]
	:	Q[7] Q[3]	Q[6] Q[2]	Q[5] Q[1]	Q[4] Q[0]
	AAAA	AAAA AAAA AAA	\A}		
Q[7]:	:	IO_Q[7] CNT15UP	CARRYO CNT15DN	CNT7 PULSE16	CNT7REG LD0
:		XORXNOR	Q[7]	_NODE0	
Q[6]	LABBB	IO_Q[7]	IO_Q[6]	CARRY0	CNT7
	:	CNT7REG	CNT15UP	CNT15DN	PULSE16
:		_NODE0	XORXINOR	Q[7]	- Q[0]
0[5]	(AABB	BBBB BBAA B}		TO 0[5]	CAPPYO
Q[3]	:	CNT7	CNT7REG	CNT15UP	CNT15DN
	:	PULSE16	LD0	XORXNOR	Q[7]
	(AAAB	BBBB BBBA AAI	3}	_NODEO	
Q[4]	:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
		CNT15DN	· PULSE16	LD0	XORXNOR
	:	Q[7] NODE0	Q[6]	Q[5]	Q[4]
+	(AAAA	BBBB BBBB AAA	AA B}		
Q[3]:	:	IO_Q[7]	IO_Q[6]	IO_Q[5] CNT7	IO_Q[4] CNT7REG
		CNT15UP	CNT15DN	PULSE16	DIV16
		LD0 0151	XORXNOR O[4]	Q[7] 0[3]	Q[6] NODE0
	(AAAA	ABBB BBBB BBA	AA AAAB}	£1-3	
Q[2]		IO_Q[7] IO_0[3]	IO_Q[6] IO_0[2]	IO_Q[5] CARRYO	IO_Q[4] CNT7
	:	CNT7REG	CNT15UP	CNT15DN	PULSE16
	:	LD0 0[5]	XORXNOR 0[4]	Q[7] 0[3]	Q[6] Q[2]
		_NODE0			21-1
Q[1]:	AAAA	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
	:	IO_Q[3]	IO_Q[2]	IO_Q[1]	CARRYO
:	:	PULSE16	CNT7REG LD0	XORXNOR	Q[7]
	:	Q[6]	Q[5]	Q[4]	Q[3]
4	: [AAAA	AAAB BBBB BBB	QLIJ BA AAAA AAB}	_NODE0	
Q[0]	:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
		CARRY0	10_Q[2] CNT7	CNT7REG	CNT15UP
	:	CNT15DN	PULSE16	LD0	XORXNOR
:	:	Q[7] Q[3]	Q[0] Q[2]	Q[1]	Q[0]
· :	הההב	_NODE0	ום גגגב בבבב או		
RESET		IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
:	:	IO_Q[3]	IO_Q[2]	IO_Q[1]	IO_Q[0]
:	:	Q[3]	Q[2]	Q[1]	Q[0]
4	AAAA	AAAA AAAA AAA	AA}		

MACH Device Design Planning Guide

\_NODE0: XORXNOR

{B}

\*\*\* Outputs with no feedback

CARRYO PULSE16	CNT7 DIV16	CNT7REC	G 0	CNT15UP XORXNOR	CNT15DN
*** Feedback Map - cnt Cbl Inp I/O   0  Q[1]   1  Q[5]   2  IO_Q[5]   3  IO_Q[1]	r_reg : 0   21  : 1   20  : 2   19  : 3   18	I/O Q[0] PRESET2 PRESET1 IO_Q[0]	I/O Q[1] Q[5] Q[0]	+B+ : 0   21  : 1   20  : 2   19    3   18	I/O RESET1
4  IO_Q[6]   5  IO_Q[2] '' Q[2] Q[6] Q[3] IO_Q[3]	: 4   17  : 5   16  : 6   15: : 7   14:   8   13: : 9   12: :10   11: '+-uu+'	MODE [1] MODE [0] IO_Q[4] IO_Q[7] Q[7] Q[4] RESET	Q[2] Q[6] RESET2 Q[3]	4   17    5   16  : 6   15  : 7   14: : 8   13: : 9   12: !10   11  '+-uu+'	MODE[1] MODE[0] _NODE0 Q[7] Q[4]
<pre>*** Logic Map - cntr_1 Gbl Inp I/O MODE(0]! 0! IO_Q(1) MODE(1]! 1! IO_Q(5) PRESET1! 2! IO_Q(0) PRESET2! 3! RESET1! 4! CLK! 5!</pre>	reg A+ 1 0  4  21  1 1  4  20    2  3  19    3  .  18    4  .  17    5  .  16    6  4 . 15    7  4 . 14  ! 8  . 4 13  ! 9  4 4 12  !10  11  '+-uu+'	I/O Q[7][7] Q[4][4]	I/O PULSE16 CNT7 CNT7REG LDO CARRYO CNT15DN XORXNOR DIV16	+-B+   0  5  21    1  1  20    2  1  19    3  *  18    4  1  17    5  2  16    6  1 * 15    7  . 12 14    8  3 * 13    9  . 1 12  100  1 2 11  '+-u-u+'	I/O _NODE0 CNT15UP RESET
	IO_Q IO_Q[5] IO_Q[0]   .     .       	2[1]   .   .   .	.     C	NT15UP	
IO_Q[2]  IO_Q[6]  MODE[0] 1 MODE[1] 1 Gnd 1 PRESET1 1 IO_Q[3] 1 RESET2 1 I	6 5 4 3 7 8 9 0 1 2 3 4 5 6 7 7 1 1 2 2 8 9 0 1	4 4 2 1 4 3 G V n c d c ACH-110 V G c n c d 2 2 2 2 2 2 2 3 4 5	4 4 4 2 1 0 2 2 2 6 7 8	39  38 DIV16 37  36 XORXNOR 35 CLK 34 Gnd 33 RESET1 32 PRESET2 31  30 CNT15DN 29 CARRY0	
IO_( The Design Doc is sto The Jedec Data is sto	<pre></pre>	I I I I I I I CNT PULSE1 iscntr.Rpt iscntr.Jed	LD0   / LD0   7 6		
<pre>%% FITR %% Error Count %% FITR %% File Proces</pre>	: 0, Warning C sed Successful	Count: 0 ly File: 1	Buscntr		

MACH Device Design Planning Guide

#### DATA BOOK REVISION SUMMARY

The following list represents the key differences between revision 14051G, 4/93 and 14051H, 4/94.

All MACH 1 and 2 Family Products are now available in Industrial operating ranges. Data sheets are included for each Industrial device.

MACH products are no longer available for Military specifications, and the information has been omitted.

The MACH220-12 data sheet is now final.

The MACHLV210 data sheet is now final.

Dynamic Icc characteristics for each device have been included.

#### Sales Offices

North American	ı						
ALABAMA			(	(205	) 8	882	9122
ARIZONA	•••••	••••••	(	(602	) 2	242	-4400
Culver City				(310	۱	45	1524
Newport Beach		•••••••		(714	17	52	6262
Sacramento(Roseville	e)		(	(916	ý7	86	-6700
San Diego			(	(619	) 5	60	-7030
San Jose	•••••		(	(408	) 9	22	-0500
Woodland Hills	•••••		(	(818	) 8	378	-9988
CANADA, Ontario,				(610	\ E		0060
Willowdale	•••••	••••••	••••	(013	) 3	92	-0060
		••••••	(	(303	) 4 \ 7	. <u></u> 	.2000
CONNECTICUT		•••••••		203	) 2	264	-7800
FLORIDA,			,		, -		
Clearwater	•••••		(	(813	) 5	530-	-9971
Boca Raton			(	(407	) 3	861	-0050
Orlando (Longwood)	•••••	•••••••••••••••••••••••••••••••••••••••	(	(407	) 8	362	-9292
GEORGIA			(	(404	) 4	49	-7920
	•••••		(	(208	) 3	377.	0393
Chicago (Itasca)				708	۱7	73	.4422
Naperville				708	) 5	605-	9517
MARYLAND			(	301	ýз	81	3790
MASSACHUSETTS		••••••	(	617	) 2	273	3970
MINNESOTA	•••••	••••••	(	(612	) 9	38	0001
NEW JERSEY,			,		۰ د		2000
Parsippany				201	12	999.	-0002
NEW YORK			,	(	/ -		
Brewster			(	(914	) 2	279	8323
Rochester			(	716	ý 4	25	8050
NORTH CAROLINA							
Charlotte	•••••		(	704)	8	375-	3091
Raleigh	•••••		(	919)	8	378-	8111
Columbus (Westerville	2)			614	า 8	91.	6455
Dayton			(	513	) 4	39	0268
OREGON			(	503	) 2	45	0080
PENNSYLVANIA			(	215	) з	98.	8006
TEXAS,							
Austin	•••••	••••••	(	512	)3	846	.7830
Houston	•••••	•••••••	(	713	)9 )3	134	8084
			,		, 0		0004
international	·						
BELGIUM, Antwerpen	. TE	L	••••	(03)	2	48 ·	43 00
FRANCE Revie	FA	X	····,	(03)	24	48	46 42
FRANCE, Paris		L	(	1)4	9-1	/5-` 75	10-10
GERMANY	FA	^	(	1) 4	9-1	/ 5-	10-13
Bad Homburg	TE.	L		(061	72	2)-2	4061
5	FA	х		(061	72	2)-2	3195
München	. TE	L		(08	39)	45	053-0
LIGNO KONO	FA	х	•••••	(08	39)	) 40	6490
Wanchai	. I EI F A	L		(852 852	2) ( \	165.	-4525
ITALY, Milano	. TE	l	(	. (02	2) :	339	0541
	FA	X		(02)	3	810	3458
JAPAN,							
Tokyo	. TE	L	(	03)	33	46-	7550
Ocaka	FA	X	(	03)	33	42.	5196
<b>U</b> Sana	FA	Σ		100	12	43	3253
KOREA, Seoul	. TE	L	(8	32) 2	2-7	84-	0030
	FA	x	(8	32) Z	2-7	84-	8014

#### International (Continued)

LATIN AMERICA,		
Ft. Lauderdale	TEL	
	FAX	(305) 485-9736
SINGAPORE	TEL	(65) 3481188
	FAX	(65) 3480161
SWEDEN,		
Stockholm area	TEL	(08) 98 61 80
(Bromma)	<b>ҒАХ</b> .	
TAIWAN, Taipei	TEL	
	FAX	
UNITED KINGDOM,		
Manchester area	TEL	(0925) 830380
(Warrington)	FAX	
London area	TEL	(0483) 740440
(Woking)	FAX	(0483) 756196

#### North American Representatives \_\_\_\_\_

CANADA			
Burnaby, B.C DAVETEK MARKETING	(604)	430-3	680
Kanata, Ontario - VITEL ELECTRONICS	(613)	592-0	060
Mississauga, Ontario –	(,		
VITEL ELECTBONICS	(905)	564-9	720
Lachine, Quebec - VITEL ELECTRONICS	(514)	636-5	951
	(0.1)	000 0	
Skokie – INDUSTBIAI			
BEPBESENTATIVES INC	(708)	967-8	430
IOWA	(100)	007 0	100
LOBENZ SALES	(319)	377-4	1666
KANSAS	(010)	0// 4	.000
Merriam - LOBENZ SALES	(913)	469-1	312
Wichita - LORENZ SALES	(316)	721-0	500
	(310)	121-0	500
Chula Vista - SONIKA ELECTRONICA	(610)	100 0	240
Chula Visia - SONIKA ELECTRONICA	(013)	430-0	0540
Maxiao City SONIKA ELECTRONICA	(523)	751 6	200
Mexico City - SONIKA ELECTRONICA	(523)	754-0	400
Molleney - SONIKA ELECTRONICA	(523)	328-9	280
	1010		440
Rolland - COM-TEK SALES, INC	(010)	335-0	410
Brighton - COM-TEK SALES, INC	(313)	227-0	007
MINNESOTA Mal Foster Tash, Calas, Jac	(010)	044.0	
Mer Foster Tech. Sales, Inc.	(012)	941-9	790
	(014)	007 4	
	(314)	997-4	558
	(400)	475 4	660
	(402)	475-4	000
	(EOE)	000 4	242
THURSON DESERT STATES	(505)	003-4	343
NEW YORK	(215)	407.0	
Lauppauga COMPONENT	(315)	437-8	343
	(516)	070 E	050
CONSOLTANTS, INC	(510)	273-5	050
Contonvillo DOLEUSS BOOT & CO	(= 1 2)	100 6	776
	(313)	433-0	070
Westiake - DULFUSS RUUT & CO	(216)	899-9	370
	(440)		
RUSSELL F. CLARK CO., INC.	(412)	242-9	500
PUERTO RICO	(000)	- 10 0	
COMP REP ASSOC, INC	(808)	746-6	550
UTAH			
FRONT RANGE MARKETING	(801)	288-2	500
WASHINGTON	(000)		
ELECTRA TECHNICAL SALES	(206)	821-7	442
WISCONSIN			
Brookfield - INDUSTRIAL			
REPRESENTATIVES, INC	(414)	574-9	393

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.



 Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088, USA
 © 1994 Advanced Micro Devices, Inc.

 Tel: (408) 732-2400 • TWX: 910-339 9200 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450
 BAN-48M-4/94-0
 47/94

 APPLICATIONS HOTLINE & LITERATURE ORDERING • TOLL FREE: (800) 222-9323 • (408) 749-5703
 14051H
 Printed in USA

#### ADVANCED MICRO

DEVICES, INC. 901 Thompson Place P.O. Box 3453 Sunnyvale, California 94088-3453 (408) 732-2400 (800) 538-8450 TWX: 910-339-9280 TELEX: 34-6306

APPLICATIONS HOTLINE & LITERATURE ORDERING USA (408) 749-5703 JAPAN 3346-7550 UK & EUROPE 44-(0)256-811101 TOLL FREE USA (800) 222-9323 FRANCE 0590-8621 GERMANY 0130-813875 ITALY 1678-77224

USA (800) 2929-AMD



Printed in USA BAN-48M-4/94 14051H