MACH 1 and 2 Family Data Book
High-Density EE CMOS Programmable Logic 1994

Advanced
Micro
Devices



AMD's Marketing Communications Department specifies environmentally sound agricultural inks and recycled papers, making this book highly recyclable.

# MACH ${ }^{\text {® }} 1$ and 2 Family Data Book High-Density EE CMOS Programmable Logic 

1994

## © 1994 Advanced Micro Devices, Inc.

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics.

This publication neither states nor implies any warranty of any kind, including but not limited to implied warrants of merchantability or fitness for a particular application. AMD ${ }^{\star}$ assumes no responsibility for the use of any circuitry other than the circuitry in an AMD product.

The information in this publication is believed to be accurate in all respects at the time of publication, but is subject to change without notice. AMD assumes no responsibility for any errors or omissions, and disclaims responsibility for any consequences resulting from the use of the information included herein. Additionally, AMD assumes no responsibility for the functioning of undescribed features or parameters.

## Trademarks

AMD, the AMD logo, MACH, PAL and PALASM are registered trademarks of Advanced Micro Devices, Inc.
LabPro and MACHXL are trademarks of Advanced Micro Devices, Inc.
FusionPLD is a service mark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.
Cover plane image courtesy of NASA.

If you have always wanted higher-density EE CMOS PAL ${ }^{\otimes}$ devices, with no penalty in speed or cost per function, this book will help you a lot!
We have taken our high-volume 0.8 -micron EE CMOS PAL device process and applied it to our MACH family of 44-, 68-, and 84-pin PLDs aimed at letting you meet your designs' speed and real estate targets. We have used our 0.65 -micron EE CMOS process to give you 10 -ns performance.

In just a few short years, AMD has become a force in CMOS PLDs building on our number one spot in bipolar. With the new benefits that our breakthrough architecture CMOS family brings you, we are close to attaining the number one spot in CMOS too.

By providing a breadth of architectures and technologies, we hope to make it easier for you to get your new product to market quickly enough to win in this ultra-competitive world.


Chris Henry
Director of Marketing
Programmable Logic

## INTRODUCTION

This book introduces you to the MACH 1 and MACH 2 families of programmable logic from Advanced Micro Devices. These devices provide programmable logic capabilities from around 900 PLD gates to 3600 PLD gates. Included in this book are a general discussion and final data sheets for the MACH 1 and 2 family members.

The general discussion deals with those issues that affect the entire device family, including a brief discussion of design software used in configuring the devices. Because of the common architecture, most of the understanding of the device can come from a look at the family as a whole. Individual devices differ only in number of resources.

The data sheets discuss items that are specific to each device. They contain the basic DC and switching specifications. Other general specifications, such as switching waveforms and endurance, follow the data sheets since they are the same for all devices.

Rounding out this book is the MACH Device Design Planning Guide. This section introduces you to the methodology of designing with MACH devices. It will help you select the right device and will show you how to structure your designs for successful fitting within a MACH device.

## TABLE OF CONTENTS

MACH 1 and 2 Device Families Description ..... 1
Synchronous MACH Devices ..... 5
MACH 1 Family
MACH110-12/15/20 ..... 11
MACH120-15/20 ..... 27
MACH130-15/20 ..... 43
MACH 2 Family
MACH210A-10, MACH210-12/15/20, MACH210AQ-15/20 ..... 59
MACHLV210-15/20 ..... 89
MACH220-12/15/20 ..... 109
MACH230-15/20 ..... 127
Asynchronous MACH Devices ..... 145
MACH215-12/15/20 ..... 151
General Information
Switching Waveforms ..... 170
fmax Parameters ..... 174
Approximating Actual Application Supply Current ..... 175
Endurance Characteristics ..... 178
Input/Output Equivalent Schematics ..... 178
Power-Up Reset ..... 179
Using Preload and Observability ..... 180
Development Systems ..... 181
Approved Programmers ..... 183
Programmer Socket Adapters ..... 184
Physical Dimensions ..... 185
MACH Device Design Planning Guide ..... 187

# MACH 1 and 2 Device Families 

## High-Density EE CMOS Programmable Logic

Advanced Micro
Devices

## DISTINCTIVE CHARACTERISTICS

- High-performance, high-density, electrically-erasable CMOS PLD families
- 900 to 3600 PLD gates
- 44 to 84 pins in cost-effective PLCC and CQFP packages
- 32 to 128 macrocells
- $0.8 \mu \mathrm{~m}$ CMOS provides predictable design-independent high speeds
- Commercial 10/12/15/20-ns tpd, 80/67/50/40-MHz f max external
- Industrial 14/18/24, 53/40/32 fmax external
- Synchronous and asynchronous devices
- PAL blocks connected by switch matrix
- Provides optimized global connectivity
- Switch matrix integrates blocks into uniform device
- Configurable macrocells
- Programmable polarity
- Registered or combinatorial
- Internal and I/O feedback
- D-type or T-type flip-flops
- Choice of clocks for each flip-flop
- Input registers for MACH 2 family

图 Extensive third-party software and programmer support through FusionPLD ${ }^{\text {SM }}$ partners

- Schematic capture and text entry
- Compilation and JEDEC file generation
- Design simulation
- Logic and timing models
- Standard PLD programmers

충 Each MACH product has a factory programming option available for high-volume applications

## PRODUCT SELECTOR GUIDE

| Device | Pins | Macrocells | PLD Gates | Max <br> Inputs | Max <br> Outputs | Max <br> Flip-Flops | Speed <br> (ns) |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MACH 1 Family |  |  |  |  |  |  |  |
| MACH110 | 44 | 32 | 900 | 38 | 32 | 32 | $12,15,20$ |
| MACH120 | 68 | 48 | 1200 | 56 | 48 | 48 | 15,20 |
| MACH130 | 84 | 64 | 1800 | 70 | 64 | 64 | 15,20 |
| MACH 2 Family |  |  |  |  |  |  |  |
| MACH210 | 44 | 64 | 1800 | 38 | 32 | 64 | $10,12,15,20$ |
| MACH220 | 68 | 96 | 2400 | 56 | 48 | 96 | $12,15,20$ |
| MACH230 | 84 | 128 | 3600 | 70 | 64 | 128 | 15,20 |
| Asynchronous MACH Device |  |  |  |  |  |  |  |
| MACH215 |  |  |  |  |  |  |  |

## GENERAL DESCRIPTION

The MACH (Macro Array CMOS High-density) family provides a new way to implement large logic designs in a programmable logic device. AMD has combined an innovative architecture with advanced electricallyerasable CMOS technology to offer a device with several times the logic capability of the industry's most popular existing PAL device solutions at comparable speed and cost.
Their unique architecture makes these devices ideal for replacing large amounts of TTL, PAL-device, glue, and gate-array logic. They are the first devices to provide
such increased functionality with completely predictable, deterministic speed.

The MACH devices consist of PAL blocks interconnected by a programmable switch matrix (Figure 1). Designs that consist of several interconnected functional modules can be efficiently implemented by placing the modules into PAL blocks. Designs that are not as modular can also be readily implemented since the switch matrix provides a high level of connectivity between PAL blocks. The internal arrangement of resources is managed automatically by the design
software, so that the designer does not have to be concerned with the logic implementation details.
The MACH family consists of the MACH 1 and MACH 2 series of synchronous devices and the MACH215, an asynchronous device. The MACH 1 and 2 series are ideal for synchronous subsystems like memory controllers and peripheral controllers. The MACH215 is appropriate for applications having asynchronous inputs and for collecting random glue logic.

AMD's FusionPLD program allows MACH device designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with
the FusionPLD partners, AMD certifies that the tools provide timely, accurate, quality support. This ensures that a designer does not have to buy a complete new set of tools for each new device, but rather can use the tools with which he or she is already familiar. The MACH devices can be programmed on conventional PAL device programmers with appropriate personality and socket adapter modules.

MACH devices are manufactured using AMD's state-of-the-art advanced CMOS electrically-erasable process for high performance and logic density. CMOS EE technology provides $100 \%$ testability, reducing both prototype development costs and production costs


Figure 1. MACH 1 and 2 Block Diagram

## Design Methodology

Design tools for MACH devices are widely available both from AMD and from third-party software vendors. AMD provides PALASM software as a low-cost baseline tool set and works with tools vendors to ensure broad MACH device support. This allows designers to do MACH device designs using the same tools that they would use to do PAL device designs, whether PALASM software or any of the other popular PAL device design packages.

Design entry is the same as that used for PAL devices. The basic logic processing steps are the same steps that are needed to process and minimize logic for any PAL device. Simulation is available for verifying the correct behavior of the device. Functional (unit-delay) simulation of MACH devices is supported in all approved software packages, and other options for simulating the timing and board-level behavior of the MACH devices are available. The end result is a JEDEC file that can be downloaded to a programmer for device configuration.

MACH device design methodology differs somewhat from that of a PAL device due to the automatic design fitting procedure that the software performs. Designs written by logic designers-whether by schematic capture, state machine equations, or Boolean equa-tions-are partitioned and placed into the PAL blocks of the MACH device. While this procedure is handled automatically by the software, the software can also accept manual direction based upon the user's working knowledge of the design. MACH device connectivity is $100 \%$ with the exception of the MACH230. This facilitates automatic place and route.

AMD recommends allowing the software to decide the best fit and pin placement automatically for the first design iteration to provide the best chance of fitting. With this approach, large designs can be implemented incrementally, starting with low device utilization and building up by adding logic until the device is full. This generally means that designs are done without any specific pinout assignments, with the final pinout decided by the software. While it is possible to pre-place

## amo $\boldsymbol{A}$

signals, it is not recommended in most cases. If done carefully, pre-placement can help the software fit difficult designs; if not done carefully, it may make it harder for the design to fit. Guidelines on specifying the initial pinout are provided in the MACH Technical Briefs book.

The design is partitioned and placed into the MACH device by the software so as not to affect the performance of the design. With designs that do not fit, it is possible to make some performance tradeoffs to aid in fitting (for example, by optimizing the flip-flop type or passing through the device more than once), but those tradeoffs must be specifically requested, and any additional delays are entirely predictable.

Once an initial design fits, there may be subsequent changes to the design. This is important if board layout
has already started based on the original pinout. Design changes make it necessary to refit the design, which may result in a different pinout. Some design changes may make it impossible to refit the design, regardless of the pinout. The stability of the design and the expected extent of any changes should therefore be considered before committing the design to layout. Careful designs that target about $70 \%$ utilization will make future changes much easier. Higher utilization will make design changes much more difficult to implement. Hints on designing for change can be found in the MACH Device Design Planning Guide near the end of this book, and in the article Designing for Change with MACH Devices in the Technical Briefs book.

## Synchronous MACH Devices

## SYNCHRONOUS MACH DEVICES

The MACH 1 and MACH 2 families of synchronous devices each consist of several members. The items that differentiate the members of the family are the number of pins, the number of macrocells, the amount of interconnect, and the number of clocks. The MACH 1 family has output macrocells; the MACH 2 family has output and buried macrocells. In all other respects, the two families are the same.
This provides a convenient way of migrating designs up or down with little difficulty. Because there is a choice of I/O-pin-to-macrocell ratio, the designer can choose a device that suits both internal logic needs and I/O needs.
The devices range in pin count from 44 to 84, and in number of macrocells from 32 to 128. All devices are provided in cost-effective PLCC packages.

## Functional Description

The fundamental architecture of the MACH devices consists of multiple, optimized PAL blocks interconnected by a switch matrix. The switch matrix allows communication between PAL blocks, and routes inputs to the PAL blocks. Together, the PAL blocks and switch matrix allow the logic designer to create large designs in a single device instead of multiple devices.
Most pins are I/O pins that can be used as inputs, outputs, or bidirectional pins. There are some dedicated input pins, but all macrocells have internal feedback, allowing the pin to be used as an input if the macrocell signal is not needed externally.
The key to being able to make effective use of these devices lies in the interconnect schemes. Because of the programmable interconnections, the product-term arrays have been decoupled from the switch matrix, the macrocells, and the I/O pins. This provides the needed flexibility to place and route designs efficiently.
In a MACH device, all signals incur the same delays, regardless of routing. Performance is design-independent, and is known before the design is begun.

## The PAL Blocks

The PAL blocks can be viewed as independent PAL devices on the chip. This provides for logic functions that need the complete interconnect that a PAL device provides. PAL blocks communicate with each other only through the switch matrix.
Each PAL block consists of a product-term array, a logic allocator, macrocells, and I/O cells. The product-term array generates the basic logic, although the number of
product terms per macrocell is variable. The logic allocator distributes the product terms to the macrocells as required by the design. The macrocell configures the signal, and the I/O cell delivers the final signal to the output pin.
Each PAL block additionally contains an asynchronous reset product term and an asynchronous preset product term. This allows the flip-flops within a single PAL block to be initialized as a bank. There are also several three-state product terms that provide three-state control to the I/O cells.

## The Switch Matrix

The switch matrix takes all dedicated inputs and signals from the input switch matrices and routes them as needed to the PAL blocks. Feedback signals that only return to the same PAL block still must go through the switch matrix. This mechanism ensures that PAL blocks in MACH devices communicate with each other with consistent, predictable delays.
The switch matrix makes a MACH device more than just several PAL devices on a single chip. It allow the designer to think of the device not as a collection of blocks, but as a single programmable device; the software partitions the design into PAL blocks through the central switch matrix so that the designer does not have to be concerned with the internal architecture of the device.

## The Product-Term Array

The product-term array consists of a number of product terms that form the basis of the logic being implemented. The inputs to the AND gates come from the switch matrix (Table 1), and are provided in both true and complement forms for efficient logic implementation.

Table 1. PAL Block Inputs

| Device | Number of Inputs to PAL Block |
| :--- | :---: |
| MACH110 | 22 |
| MACH120 | 26 |
| MACH130 | 26 |
| MACH210 | 22 |
| MACH220 | 26 |
| MACH230 | 26 |

Because the number of product terms available for a given function is not fixed, the full sum of products is not
realized in the array. The product terms drive the logic allocator, which allocates the appropriate number of product terms to generate the function.

## The Logic Allocator

The logic allocator (Figure 2) is a block within which different product terms are allocated to the appropriate macrocells in groups of four product terms called "product term clusters". The availability and distribution of product term clusters is automatically considered by the software as it places and routes functions within the PAL block. The size of the product term clusters has been designed to provide high utilization of product terms. Complex functions using many product terms are possible. Yet when few product terms are used, there will be a minimal number of unused-or wasted-product terms left over.
The product term clusters do not "wrap" around the logic block. This means that the macrocells at the ends of the block have fewer product terms available. Refer to the individual product data sheets for details.

## The Macrocell

There are two fundamental types of macrocell: the output macrocell and the buried macrocell. The buried macrocell is only found in MACH 2 devices. The use of buried macrocells effectively doubles the number of macrocells available without increasing the pin count.
Both macrocell types can generate registered or combinatorial outputs. For the MACH 2 series, a transparent-low latched configuration is provided. If used, the register can be configured as a T-type or a D-type flip-flop. Register and latch functionality is defined in Table 2. Programmable polarity (for output macrocells) and the T-type flip-flop both give the software a way to minimize the number of product terms needed. These choices can be made automatically by the software when it fits the design into the device.

Table 2. Register/Latch Operation

| Configuration | $\mathbf{D} / \mathbf{T}$ | $\mathbf{C L K} / \mathrm{LE}$ | $\mathrm{Q}+$ |
| :--- | :---: | :---: | :---: |
| D-Register | X | $0,1, \downarrow$ | Q |
|  | 0 | $\uparrow$ | 0 |
|  | 1 | $\uparrow$ | 1 |
|  | X | $0,1, \downarrow$ | Q |
|  | 0 | $\uparrow$ | Q |
|  | 1 | $\uparrow$ | $\overline{\mathrm{Q}}$ |
| Latch | X | 1 | Q |
|  | 0 | 0 | 0 |
|  | 1 | 0 | 1 |



14051H-2
Figure 2. Product Term Clusters and the Logic Allocator


Figure 3. Output Macrocell

a. Combinatorial, Active High

c. D-type Register, Active High

e. T-type Register, Active High

g. Latch, Active High (MACH 2 only)

b. Combinatorial, Active Low

d. D-type Register, Active Low

f. T-type Register, Active Low

h. Latch, Active Low (MACH 2 only)

Figure 4. Output Macrocell Configurations

The output macrocell (Figure 3) sends its output back to the switch matrix, via internal feedback, and to the I/O cell. The feedback is always available regardless of the configuration of the I/O cell. This allows for buried combinatorial or registered functions, freeing up the I/O pins for use as inputs if not needed as outputs. The basic output macrocell configurations are shown in Figure 4.
The buried macrocell (Figure 5) does not send its output to an I/O cell. The output of a buried macrocell is provided only as an internal feedback signal which feeds the switch matrix. This allows the designer to generate additional logic without requiring additional pins.
In addition to the capabilities of the output macrocell, the buried macrocell allows the use of registered or latched inputs. The input register is a D-type flip-flop; the input latch is a transparent-low D-type latch. Once configured as a registered or latched input, the buried macrocell cannot generate logic from the product-term array. The basic buried macrocell configurations are shown in Figure 6.
The flip-flops in either macrocell type can be clocked by one of several clock pins (Table 3). Registers are clocked on the rising edge of the clock input. Latches hold their data when the gate input is HIGH. Clock pins are also available as inputs, although care must be taken when a signal acts as both clock and input to the same device.

Table 3. Macrocell Clocks

| Device | Number of Clocks Available |
| :--- | :---: |
| MACH110 | 2 |
| MACH120 | 4 |
| MACH130 | 4 |
| MACH210 | 2 |
| MACH220 | 4 |
| MACH230 | 4 |

All flip-flops have asynchronous reset and preset. This is controlled by the common product terms that control all flip-flops within a PAL block. For a single PAL block, all flip-fliops, whether in an output or a buried macrocell, are initialized together. The initialization functionality of the flip-flops is illustrated in Table 4.

Table 4. Asynchronous Reset/Preset Operation

| Configuration | AR | AP | CLK/LE | Q $_{+}$ |
| :--- | :---: | :---: | :---: | :---: |
| Register | 0 | 0 | X | See Table 2 |
|  | 0 | 1 | X | 1 |
|  | 1 | 0 | X | 0 |
|  | 1 | 1 | X | 0 |
| Latch | 0 | 0 | X | See Table 2 |
|  | 0 | 1 | 0 | Illegal |
|  | 0 | 1 | 1 | 1 |
|  | 1 | 0 | 0 | Illegal |
|  | 1 | 0 | 1 | 0 |
|  | 1 | 1 | 0 | Illegal |
|  | 1 | 1 | 1 | 0 |

## The I/O Cell

The I/O cell (Figure 7) provides a three-state output buffer. The three-state buffer can be left permanently enabled, for use only as an output; permanently disabled, for use as an input; or it can be controlled by one of two product terms, for bidirectional signals and bus connections. The two product terms provided are common to a bank of I/O cells.


Figure 5. Buried Macrocell (MACH 2 only)

c. T-type Register

e. Latch


To Switch
b. D-type Register

d. Input Register

f. Input Latch

Figure 6. Buried Macrocell Configurations (MACH 2 only)


Figure 7. I/O Cell

## Register Preload

All registers on the MACH devices can be preloaded from the $1 / O$ pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

## Observability

In addition to the control offered by preload, testing requires observability of the internal state of the device following a sequence of vectors. The MACH devices offer an observability feature that allows the user to send hidden buried register values to observable output pins.
For macrocells that are configured as combinatorial, the observability function suppresses the selection of the combinatorial output by forcing the macrocell output multiplexer into registered output mode. The observability function allows observation of the associated registers by overriding the output enable control and enabling the output buffer.

## Power-up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. The actual values of the outputs of the MACH devices will depend on the configuration of the macrocell. The Vcc rise must be monotonic and the reset delay time is $10 \mu \mathrm{~s}$ maximum.

## Security Bit

A security bit is provided on the MACH devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from
competitors. Programming and verification are also defeated by the security bit, but test vectors containing preload can be used independently of the security bit. The bit can only be erased in conjunction with the array during an erase cycle.

## Programming and Erasing

The MACH devices can be programmed on standard logic programmers. They may also be erased to reprogram a previously configured device with a new program. Erasure is automatically performed by the programming hardware. No special erase operation is required.

## Quality and Testability

The MACH devices offer a very high level of built-in quality. The fact that the device is erasable allows direct verification of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

## Technology

The MACH devices are fabricated with AMD's advanced electrically-erasable floating-gate $0.8-\mu \mathrm{m}$ and $0.65-\mu \mathrm{m}$ CMOS technology. This provides the devices with performance and power consumption that are unmatched in the industry. The floating gate cells rely on Fowler-Nordheim tunneling to charge the gate, and have long proven their endurance and reliability. 20-year data retention is provided over operating conditions when devices are programmed on approved programmers.
The substrate of these devices is grounded, providing for a more efficient circuit. In addition, this provides substrate clamp diodes at all inputs, making them more immune to noisy input signals.

## MACH110-12/15/20

## DISTINCTIVE CHARACTERISTICS

- 44 Pins

■ 32 Macrocells

- 12 ns tpo Commercial 14 ns tpD Industrial
- 66.7 MHz fmax external Commercial 53.5 MHz fmax external Industrial
- 38 Inputs
- 32 Outputs
- 32 Flip-flops; 2 clock choices
- 2 "PAL22V16" Blocks

Pin-compatible with MACH210, MACH215

## GENERAL DESCRIPTION

The MACH110 is a member of AMD's high-performance EE CMOS MACH 1 family. This device has approximately three times the logic macrocell capability of the popular PAL22V10 with no loss of speed.

The MACH110 consists of two PAL blocks interconnected by a programmable switch matrix. The two PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH110 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

BLOCK DIAGRAM


## CONNECTION DIAGRAM

## Top View

## PLCC



14127H-2

Note:
Pin-compatible with MACH210, MACH215.

PIN DESIGNATIONS
CLKII = Clock or Input
GND = Ground
I = Input
$\mathrm{I} / \mathrm{O}=$ Input/Output
Vcc = Supply Voltage

## ORDERING INFORMATION

## Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valid Combinations |  |
| :--- | :--- |
| MACH110-12 |  |
| MACH110-15 | JC |
| MACH110-20 |  |

## Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION

## Industrial Products

AMD programmable logic products for Industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valid Combinations |  |
| :--- | :---: |
| MACH110-14 |  |
| MACH110-18 | JI |
| MACH110-24 |  |

Valid Combinations
The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

The MACH110 consists of two PAL blocks connected by a switch matrix. There are 32 I/O pins and 6 dedicated input pins feeding the switch matrix. These signals are distributed to the two PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.

## The PAL Blocks

Each PAL block in the MACH110 (Figure 8) contains a 64-product-term logic array, a logic allocator, 16 macrocells and 16 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 16 I/O cells are divided into 2 banks of 8 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

## The Switch Matrix

The MACH110 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 16 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

## The Product-Term Array

The MACH110 product-term array consists of 64 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset. Two of the output enable product terms are used for the first eight I/O cells; the other two control the last eight macrocells.

## The Logic Allocator

The logic allocator in the MACH110 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 5 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 8 for cluster and macrocell numbers.

Table 5. Logic Allocation

| Output Macrocell | Avallable Clusters |
| :---: | :---: |
| Mo | $\mathrm{C}_{0}, \mathrm{C}_{1}$ |
| $\mathrm{M}_{1}$ | $\mathrm{C}_{0}, \mathrm{C}_{1}, \mathrm{C}_{2}$ |
| $\mathrm{M}_{2}$ | $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}$ |
| $\mathrm{M}_{3}$ | $\mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}$ |
| M4 | $\mathrm{C}_{3}, \mathrm{C}_{4}, \mathrm{C}_{5}$ |
| Ms | $\mathrm{C}_{4}, \mathrm{C}_{5}, \mathrm{C}_{6}$ |
| M6 | $\mathrm{C}_{5}, \mathrm{C}_{6}, \mathrm{C}_{7}$ |
| $\mathrm{M}_{7}$ | $\mathrm{C}_{6}, \mathrm{C}_{7}$ |
| $\mathrm{Ms}_{8}$ | $\mathrm{C}_{8}, \mathrm{C}_{9}$ |
| M9 | $\mathrm{C}_{8}, \mathrm{C}_{9}, \mathrm{C}_{10}$ |
| M 10 | $\mathrm{C}_{9}, \mathrm{C}_{10}, \mathrm{C}_{11}$ |
| M 11 | $\mathrm{C}_{10}, \mathrm{C}_{11}, \mathrm{C}_{12}$ |
| M 12 | $\mathrm{C}_{11}, \mathrm{C}_{12}, \mathrm{C}_{13}$ |
| $M_{13}$ | $\mathrm{C}_{12}, \mathrm{C}_{13}, \mathrm{C}_{14}$ |
| $\mathrm{M}_{14}$ | $\mathrm{C}_{13}, \mathrm{C}_{14}, \mathrm{C}_{15}$ |
| M 15 | $\mathrm{C}_{14}, \mathrm{C}_{15}$ |

## The Macrocell

The MACH110 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for prod-uct-term optimization.
The flip-flops can individually select one of two clock pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

## The I/O Cell

The I/O cell in the MACH110 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to eight I/O cells. Within each PAL block, two product terms are available for selection by the first eight three-state outputs; two other product terms are available for selection by the last eight threestate outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.

$14127 \mathrm{H}-3$
Figure 8. MACH110 PAL Block

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
With Power Applied . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or I/O
Pin Voltage $\qquad$
Static Discharge Voltage . . . . . . . . . . . . . . . . 2001 V
Latchup Current
( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ ) . . . . . . . . . . . . . . . . . . . . . 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES

## Commercial (C) Devices

Ambient Temperature ( $T_{A}$ )
Operating in Free Air $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage (Vcc)
with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 |  |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & \mathrm{l}_{\mathrm{l} L}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{cc}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| Ін | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=\mathrm{Max}$ (Note 2) |  |  | -10 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {OUT }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  | $\cdots$ | 10 | $\mu \mathrm{A}$ |
| lozl | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V}, V_{\text {CC }}=M a x \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {Out }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$ (Note 3) | -30 |  | -160 | mA |
| Icc | Supply Current (Typical) | $\begin{aligned} & V_{c c}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{f}=25 \mathrm{MHz} \text { (Note 4) } \end{aligned}$ |  | 95 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozH).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout $=0.5 V$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 16-bit up/down counter program. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions | Typ | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ | $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 6 |
| Cout | Output Capacitance | $\mathrm{Vout}=2.0 \mathrm{~V}$ | $\mathrm{f}=1 \mathrm{MHz}$ | pF |

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -12 |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| tpo | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 12 |  | 15 |  | 20 | ns |
| ts | Setup Time from Input, I/O, or Feedback to Clock |  |  | D-type | 7 |  | 10 |  | 13 |  | ns |
|  |  |  |  | T-type | 8 |  | 11 |  | 14 |  | ns |
| th | Hold Time |  |  |  | 0 |  | 0 |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  | 8 |  | 10 |  | 12 | ns |
| tw. | Clock Width |  |  | LOW | 6 |  | 6 |  | 8 |  | ns |
| twh |  |  |  | HIGH | 6 |  | 6 |  | 8 |  | ns |
| $f_{\text {max }}$ | Maximum <br> Frequency <br> (Note 1) |  | $1 /(\mathrm{ts}+\mathrm{tco})$ | D-type | 66.7 |  | 50 |  | 40 |  | MHz |
|  |  | External Feedback |  | T-type | 62.5 |  | 47.6 |  | 38.5 |  | MHz |
|  |  | Internal Feedback (fCNT) |  | D-type | 76.9 |  | 66.6 |  | 47.6 |  | MHz |
|  |  |  |  | T-type | 71.4 |  | 55.5 |  | 43.5 |  | MHz |
|  |  | No Feedback | 1/(twL + twh) |  | 83.3 |  | 83.3 |  | 62.5 |  | MHz |
| $t_{\text {AR }}$ | Asynchronous Reset to Registered Output |  |  |  |  | 16 |  | 20 |  | 25 | ns |
| tarw | Asynchronous Reset Width (Note 1) |  |  |  | 12 |  | 15 |  | 20 |  | ns |
| tara | Asynchronous Reset Recovery Time (Note 1) |  |  |  | 8 |  | 10 |  | 15 |  | ns |
| tap | Asynchronous Preset to Registered Output |  |  |  |  | 16 |  | 20 |  | 25 | ns |
| tapw | Asynchronous Preset Width (Note 1) |  |  |  | 12 |  | 15 |  | 20 |  | ns |
| tAPR | Asynchronous Preset Recovery Time (Note 1) |  |  |  | 8 |  | 10 |  | 15 |  | ns |
| tea | Input, I/O, or Feedback to Output Enable (Note 3) |  |  |  |  | 12 |  | 15 |  | 20 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  |  |  |  | 12 |  | 15 |  | 20 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit, for test conditions.
3. Parameters measured with 16 outputs switching.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ............ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
With Power Applied . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground ............... -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or I/O

Static Discharge Voltage .................... 2001 V
Latchup Current
( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## INDUSTRIAL OPERATING RANGES

Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Operating in Free Air . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage (Vcc)
with Respect to Ground . . . . . . . . . . +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Output HIGH Voltage | $\begin{aligned} & I_{O H}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathbb{N}}=\mathrm{V}_{\mathbb{H}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 |  |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & l_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{cc}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{V}_{\text {IV }}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| $1 / 2$ | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=\mathrm{Max}$ (Note 2) |  |  | -10 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {OUT }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathbb{I N}}=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { (Note 2) } \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozı | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{HH}} \text { or } \mathrm{V}_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{Max}$ (Note 3) | -30 |  | -160 | mA |
| Icc | Supply Current (Typical) | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz}$ (Note 4) |  | 95 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of $I_{\mathrm{LL}}$ and lozL (or $\mathrm{I}_{\mathrm{H}}$ and lozH).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{N}}=2.0 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 6 | pF |
| $\mathrm{C}_{\text {out }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 8 | pF |

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -14 |  | -18 |  | -24 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| tpo | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 14.5 |  | 18 |  | 24 | ns |
| ts | Setup Time from Input, I/O, or Feedback to Clock |  |  | D-type | 8.5 |  | 12 |  | 16 |  | ns |
|  |  |  |  | T-type | 10 |  | 13.5 |  | 17 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time |  |  |  | 0 |  | 0 |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  | 10 |  | 12 |  | 14.5 | ns |
| twL | Clock Width |  |  | LOW | 7.5 |  | 7.5 |  | 10 |  | ns |
| twh |  |  |  | HIGH | 7.5 |  | 7.5 |  | 10 |  | ns |
| $\mathrm{f}_{\text {max }}$ | Maximum Frequency (Note 1) |  | 1/(ts + tco) | D-type | 53.5 |  | 40 |  | 32 |  | MHz |
|  |  | External Feedback |  | T-type | 50 |  | 38 |  | 30 |  | MHz |
|  |  | Internal Feedback (ficNT) |  | D-type | 61.5 |  | 53 |  | 38 |  | MHz |
|  |  |  |  | T-type | 57 |  | 44 |  | 34.5 |  | MHz |
|  |  | No Feedback | 1/(twL + twh) |  | 66.5 |  | 66.5 |  | 50 |  | MHz |
| $t_{\text {AR }}$ | Asynchronous Reset to Registered Output |  |  |  |  | 19.5 |  | 24 |  | 30 | ns |
| $t_{\text {ARW }}$ | Asynchronous Reset Width (Note 1) |  |  |  | 14.5 |  | 18 |  | 24 |  | ns |
| $t_{\text {ARR }}$ | Asynchronous Reset Recovery Time (Note 1) |  |  |  | 10 |  | 12 |  | 18 |  | ns |
| $t_{\text {AP }}$ | Asynchronous Preset to Registered Output |  |  |  |  | 19.5 |  | 24 |  | 30 | ns |
| $\mathrm{t}_{\text {APW }}$ | Asynchronous Preset Width (Note 1) |  |  |  | 14.5 |  | 18 |  | 24 |  | ns |
| $\mathrm{t}_{\text {APR }}$ | Asynchronous Preset Recovery Time (Note 1) |  |  |  | 10 |  | 12 |  | 18 |  | ns |
| teA | Input, I/O, or Feedback to Output Enable (Note 3) |  |  |  |  | 14.5 |  | 18 |  | 24 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  |  |  |  | 14.5 |  | 18 |  | 24 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit, for test conditions.
3. Parameters measured with 16 outputs switching.

## TYPICAL SWITCHING CHARACTERISTICS

$\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. These parameters are not tested.


14127H-10

Derating for Number of Outputs Switching

## Note:

Applies to tPD, tco. Calculate as:
$t_{\text {derated }}=t_{16} 0 / P+\Delta t_{o s}$
Data sheet numbers (t16 O/P) are specified at 16 outputs switching


14127H-11

## Capacitive Load Derating

## Note:

Applies to all AC specifications and rise and fall times. Calculate as:

$$
t_{\text {derated }}=t_{35} \mathrm{pF}+\Delta t_{D L}
$$

Data sheet numbers (t35 pF) are specified with 35 pF .
For typical rise and fall rates, use $1 \mathrm{~V} / \mathrm{ns}$ at 35 pF .

TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS
$\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Output, LOW
14127H-7
$10 \mathrm{H}(\mathrm{mA})$


Output, HIGH


## Input

## TYPICAL I Icc CHARACTERISTICS

$\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$


The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.
Actual Icc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.
Maximum frequency shown uses internal feedback and a D-type register.

## TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

| Parameter <br> Symbol | Parameter Description | Typ | Unit |
| :---: | :--- | :---: | :---: |
| Icco | Base static Icc | 85 | mA |
| $\mathbf{i}_{1}$ | Incremental input current | $\mathbf{1 5}$ | $\mu \mathrm{AMMHz}$ |
| $\mathrm{i}_{\mathrm{B}}$ | Incremental current per PAL block | $\mathbf{1 3}$ | $\mu \mathrm{AMMHz}$ |
| $\mathrm{i}_{0}$ | Incremental output current | 90 | $\mu \mathrm{~A} / \mathrm{MHz}$ |
| $\mathrm{i}_{v}$ | Voltage dependence | $\mathbf{4 0}$ | $\% \mathrm{~N}$ |
| $\mathrm{i}_{\mathbf{r}}$ | Temperature dependence | -0.17 | $\% /{ }^{\circ} \mathrm{C}$ |

## TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

| Parameter Description | Typ | Unit |
| :---: | :---: | :---: |
| Delay Minimums (Note 1) |  |  |
| Combinatorial propagation delay minimum | 3 | ns |
| Clock-to-output delay minimum | 2 | ns |
| Edge Rates (Note 2) |  |  |
| Rise rate | 1 | $\mathrm{V} / \mathrm{ns}$ |
| Fall rate | 1 | $\mathrm{V} / \mathrm{ns}$ |
| Skew (Note 3) |  |  |
| Clock-to-output skew, same clock polarity and same output polarity | 1 | ns |
| Clock-to-output skew, same clock polarity only | 2 | ns |
| Clock-to-output skew, same output polarity only | 2 | ns |
| Clock-to-output skew, different clock polarity and different output polarity | 2 | ns |
| Internal Delay Savings (Note 4) |  |  |
| Propagation delay savings | 2 | ns |
| Clock-to-output delay savings | 3 | ns |
| Ground Bounce (Note 5) |  |  |
| Ground bounce noise level on low output | 0.5 | V |

## Notes:

1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
2. Rise and fall rates are for unloaded outputs.
3. Skew values assume equal output loading.
4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
5. The ground bounce noise level should be added to the static Vol under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

AMD

## TYPICAL THERMAL CHARACTERISTICS

Measured at $25^{\circ} \mathrm{C}$ ambient. These parameters are not tested.

| Parameter Symbol | Parameter Description |  | Typ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | PLCC | CQFP |  |
| $\theta \mathrm{jc}$ | Thermal impedance, junction to case |  | 14 | 13 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
| $\theta_{j a}$ | Thermal impedance, junction to ambient |  | 39 | 44 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {jma }}$ | Thermal impedance, junction to ambient with air flow | 200 lfpm air | 33 | 38 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
|  |  | 400 Ifpm air | 30 | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
|  |  | 600 lipm air | 27 | 33 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
|  |  | 800 lfpm air | 25 | 31 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |

## Plastic $\theta$ Jc Considerations

The data listed for plastic $\theta j c$ are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the $\theta j$ jc measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, $\theta j$ c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

## MACH120-15/20

## DISTINCTIVE CHARACTERISTICS

## - 68 Pins

- 48 Macrocells
- 15 ns tpD Commercial

18 ns tpD Industrial

- $50 \mathrm{MHz} \mathrm{f}_{\text {max }}$ external Commercial
$40 \mathrm{MHz} \mathrm{f}_{\text {max }}$ external Industrial
- 56 Inputs
- 48 Outputs
- 48 Flip-flops; 4 clock choices
- 4 PAL blocks
- Pin-compatible with MACH220


## GENERAL DESCRIPTION

The MACH 120 is a member of AMD's high-performance EE CMOS MACH 1 family. This device has approximately five times the logic macrocell capability of the popular PAL22V10 with no loss of speed.

The MACH120 consists of four PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH120 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

## BLOCK DIAGRAM



## CONNECTION DIAGRAMS

## Top View



Note:
14129H-2
Pin-compatible with MACH220.

## PIN DESIGNATIONS

CLKI = Clock or Input
GND = Ground
I = Input
I/O = Input/Output
Vcc = Supply Voltage

## ORDERING INFORMATION

## Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valld Combinations |  |
| :---: | :---: |
| MACH120-15 | JC |
| MACH120-20 |  |

## Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION

## Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valid Combinations |  |
| :---: | :---: |
| MACH120-18 | JI |
| MACH120-24 |  |

## Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

The MACH120 consists of four PAL blocks connected by a switch matrix. There are 48 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

## The PAL Blocks

Each PAL block in the MACH120 (Figure 9) contains a 48-product-term logic array, a logic allocator, 12 macrocells and $12 \mathrm{I} / \mathrm{O}$ cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V12".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 12 I/O cells are divided into 2 banks of 6 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

## The Switch Matrix

The MACH120 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 12 internal feedback signals and 12 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

## The Product-Term Array

The MACH120 product-term array consists of 48 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset. Two of the output enable product terms are used for the first six I/O cells; the other two control the last six macrocells.

## The Logic Allocator

The logic allocator in the MACH120 takes the 48 logic product terms and allocates them to the 12 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 6 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 9 for cluster and macrocell numbers.

Table 6. Logic Allocation

| Output Macrocell | Available <br> Clusters |
| :---: | :---: |
| $M_{0}$ | $C_{0}, C_{1}$ |
| $M_{1}$ | $C_{0}, C_{1}, C_{2}$ |
| $M_{2}$ | $C_{1}, C_{2}, C_{3}$ |
| $M_{3}$ | $C_{2}, C_{3}, C_{4}$ |
| $M_{4}$ | $C_{3,}, C_{4}, C_{5}$ |
| $M_{5}$ | $C_{4}, C_{5}, C_{6}$ |
| $M_{6}$ | $C_{5}, C_{6}, C_{7}$ |
| $M_{7}$ | $C_{6}, C_{7}, C_{8}$ |
| $M_{8}$ | $C_{7}, C_{8}, C_{9}$ |
| $M_{9}$ | $C_{8}, C_{9}, C_{10}$ |
| $M_{10}$ | $C_{9}, C_{10}, C_{11}$ |
| $M_{11}$ | $C_{10}, C_{11}$ |

## The Macrocell

The MACH120 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for prod-uct-term optimization.

The flip-flops can individually select one of four global clock pins, which are also available as logic inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

## The I/O Cell

The I/O cell in the MACH120 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to six I/O cells. Within each PAL block, two product terms are available for selection by the first six three-state outputs; two other product terms are available for selection by the last six three-state outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.


Figure 9. MACH120 PAL Block

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature...........$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
With Power Applied . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . 0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or I/O
Pin Voltage $\ldots . . . . . . . . . . . .$.
Static Discharge Voltage . . . . . . . . . . . . . . . . 2001 V
Latchup Current
( $T_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ ) .......................... 200 mA

OPERATING RANGES
Commercial (C) Devices
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Operating in Free Air $. \ldots \ldots \ldots \ldots . .0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage (Vcc)
with Respect to Ground ..... +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output HIGH Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 |  |  | V |
| Vol | Output LOW Voltage | $\begin{aligned} & \mathrm{IOL}_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{cc}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \hline \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH <br> Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW <br> Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| liH | Input HIGH Current | $\mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=\mathrm{Max}$ (Note 2) |  |  | -10 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {OUT }}=5.25 \mathrm{~V}, V_{C C}=\mathrm{Vax}_{\text {ax }} \\ & V_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }} \text { (Note 2) } \\ & \hline \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozL | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {out }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max } \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { (Note 2) } \end{aligned}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | Vout $=0.5 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$ (Note 3) | -30 |  | -130 | mA |
| Icc | Supply Current (Typical) | $\begin{aligned} & \text { Vcc }=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, f=25 \mathrm{MHz} \\ & \text { (Note 4) } \end{aligned}$ |  | 85 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of IIL and lozl (or IIH and lozH).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

| Parameter Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Cin}_{\text {I }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V} \mathrm{CC}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 6 | pF |
| Cour | Output Capacitance | $\mathrm{V}_{\text {OUt }}=2.0 \mathrm{~V}$ |  | 8 | pF |

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | . Max | Min | Max |  |
| tpo | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 15 |  | 20 | ns |
|  | Setup Time from Input, I/O, or Feedback to Clock |  |  | D-type | 10 |  | 13 |  | ns |
| ts |  |  |  | T-type | 11 |  | 14 |  | ns |
| $\mathrm{tH}^{\text {}}$ | Hold Time |  |  |  | 0 |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  | 10 |  | 12 | ns |
| twL | Clock Width |  |  | LOW | 6 |  | 8 |  | ns |
| twh |  |  |  | HIGH | 6 |  | 8 |  | ns |
| $f_{\text {max }}$ | Maximum Frequency (Note 1) | External Feedback | $1 /(\mathrm{ts}+\mathrm{tco})$ | D-type | 50 |  | 40 |  | MHz |
|  |  |  |  | T-type | 47.6 |  | 38.5 |  | MHz |
|  |  | Internal Feedback (fcnt) |  | D-type | 66.6 |  | 47.6 |  | MHz |
|  |  |  |  | T-type | 55.5 |  | 43.5 |  | MHz |
|  |  | No Feedback | 1/(twL $+t_{\text {wh }}$ ) |  | 83.3 |  | 62.5 |  | MHz |
| tar | Asynchronous Reset to Registered Output |  |  |  |  | 20 |  | 25 | ns |
| tarw | Asynchronous Reset Width (Note 1) |  |  |  | 15 |  | 20 |  | ns |
| tarr | Asynchronous Reset Recovery Time (Note 1) |  |  |  | 10 |  | 15 |  | ns |
| tap | Asynchronous Preset to Registered Output |  |  |  |  | 20 |  | 25 | ns |
| tapw | Asynchronous Preset Width (Note 1) |  |  |  | 15 |  | 20 |  | ns |
| tapr | Asynchronous Preset Recovery Time (Note 1) |  |  |  | 10 |  | 15 |  | ns |
| tea | Input, I/O, or Feedback to Output Enable (Note 3) |  |  |  |  | 15 |  | 20 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  |  |  |  | 15 |  | 20 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
2. See Switching Test Circuit, for test conditions.
3. Parameters measured with 24 outputs switching.

AMD

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
With Power Applied $\qquad$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$
DC Output or I/O
Pin Voltage . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$
Static Discharge Voltage . . . . . . . . . . . . . . . . 2001 V
Latchup Current
( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) . . . . . . . . . . . . . . . . . . 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## INDUSTRIAL OPERATING RANGES

Ambient Temperature ( $T_{A}$ )
Operating in Free Air . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage (Vcc) with Respect to Ground . . . . . . . . . . +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Descriptlon | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output HIGH Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathbb{I N}}=\mathrm{V}_{\mathrm{HH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 |  |  | $\checkmark$ |
| VoL | Output LOW Voltage | $\begin{aligned} & \text { loL }=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH <br> Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| $\mathrm{IH}_{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| 11. | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}$ (Note 2) |  |  | -10 | $\mu \mathrm{A}$ |
| lozy | Off-State Output Leakage Current HIGH | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathbb{N}}=\mathrm{V}_{\mathbb{H}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { (Note 2) } \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozL | Off-State Output Leakage Current LOW | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max } \\ & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=\mathrm{Max}$ (Note 3) | -30 |  | -130 | mA |
| Icc | Supply Current (Typical) | $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz}$ (Note 4) |  | 85 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of $I_{L}$ and $l_{\text {OZL }}$ (or $I_{I H}$ and $l_{\text {OZHH }}$ ).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. $V_{\text {out }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## CAPACITANCE (Note 1)

| Parameter Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Cin}_{\text {In }}$ | Input Capacitance | $\mathrm{V}_{1 \times}=2.0 \mathrm{~V}$ | $\begin{aligned} & V_{c c}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 6 | pF |
| Cour | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ |  | 8 | pF |

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -18 |  | -24 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max |  |
| tpo | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 18 |  | 24 | ns |
|  | Setup Time from Input, I/O, or Feedback to Clock |  |  | D-type | 12 |  | 16 |  | ns |
| ts |  |  |  | T-type | 13.5 |  | 17 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time |  |  |  | 0 |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  | 12 |  | 14.5 | ns |
| twL | Clock Width |  |  | LOW | 7.5 |  | 10 |  | ns |
| twh |  |  |  | HIGH | 7.5 |  | 10 |  | ns |
| $f_{\text {max }}$ | Maximum Frequency (Note 1) | External Feedback | $1 /\left(t_{s}+t_{c}\right.$ ) | D-type | 40 |  | 32 |  | MHz |
|  |  |  |  | T-type | 38 |  | 30 |  | MHz |
|  |  | Internal Feedback (fcnt) |  | D-type | 53 |  | 38 |  | MHz |
|  |  |  |  | T-type | 44 |  | 34.5 |  | MHz |
|  |  | No Feedback | $1 /\left(t_{\text {w }}+t_{\text {wh }}\right)$ |  | 66.5 |  | 50 |  | MHz |
| $t_{\text {AR }}$ | Asynchronous Reset to Registered Output |  |  |  |  | 24 |  | 30 | ns |
| $t_{\text {ARW }}$ | Asynchronous Reset Width (Note 1) |  |  |  | 18 |  | 24 |  | ns |
| $t_{\text {ARR }}$ | Asynchronous Reset Recovery Time (Note 1) |  |  |  | 12 |  | 18 |  | ns |
| $t_{A P}$ | Asynchronous Preset to Registered Output |  |  |  |  | 24 |  | 30 | ns |
| $t_{\text {APW }}$ | Asynchronous Preset Width (Note 1) |  |  |  | 18 |  | 24 |  | ns |
| tapr | Asynchronous Preset Recovery Time (Note 1) |  |  |  | 12 |  | 18 |  | ns |
| $t_{E A}$ | Input, 1/O, or Feedback to Output Enable (Note 3) |  |  |  |  | 18 |  | 24 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  |  |  |  | 18 |  | 24 | ns |

Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit, for test conditions.
3. Parameters measured with 24 outputs switching.

## TYPICAL SWITCHING CHARACTERISTICS

$V c c=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. These parameters are not tested.


Derating for Number of Outputs Switching
14129H-4

## Note:

Applies to tpD, tco. Calculate as:
$t_{\text {derated }}=\boldsymbol{t}_{\mathbf{2 4}} \mathrm{O} / \mathrm{P}+\Delta \mathrm{t}_{\text {os }}$



14129H-5

## Capacitive Load Derating

## Note:

Applies to all AC specifications and rise and fall times. Calculate as:
$t$ derated $=\mathbf{t} 35 \mathrm{pF}+\Delta t D \mathrm{~L}$
Data sheet numbers ( t 35 pF ) are specified with 35 pF .
For typical rise and fall rates, use $1 \mathrm{~V} / \mathrm{ns}$ at 35 pF .

## TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS

$\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Output, LOW


Output, HIGH


14129H-8
Input

TYPICAL Icc CHARACTERISTICS
$V_{c c}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


The selected "typical" pattern is a 12-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.
Actual Icc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.
Maximum frequency shown uses internal feedback and a D-type register.

## TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

| Parameter <br> Symbol | Parameter Description | Typ | Unit |
| :---: | :--- | :---: | :---: |
| Icco | Base static Icc | 80 | mA |
| i $_{1}$ | Incremental input current | 21 | $\mu \mathrm{AMHz}$ |
| is $_{\mathrm{i}}$ | Incremental current per PAL block | 19 | $\mu \mathrm{~A} / \mathrm{MHz}$ |
| io | Incremental output current | 93 | $\mu \mathrm{~A} / \mathrm{MHz}$ |
| iv | Voltage dependence | 41 | $\% \mathrm{~N}$ |
| i | Temperature dependence | -0.18 | $\% /{ }^{\circ} \mathrm{C}$ |

## TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

| Parameter Description | Typ | Unit |
| :---: | :---: | :---: |
| Delay Minimums (Note 1) |  |  |
| Combinatorial propagation delay minimum | 3 | ns |
| Clock-to-output delay minimum | 2 | ns |
| Edge Rates (Note 2) |  |  |
| Rise rate | 1 | V/ns |
| Fall rate | 1 | V/ns |
| Skew (Note 3) |  |  |
| Clock-to-output skew, same clock polarity and same output polarity | 1 | ns |
| Clock-to-output skew, same clock polarity only | 2 | ns |
| Clock-to-output skew, same output polarity only | 2 | ns |
| Clock-to-output skew, different clock polarity and different output polarity | 2 | ns |
| Internal Delay Savings (Note 4) |  |  |
| Propagation delay savings | 2 | ns |
| Clock-to-output delay savings | 3 | ns |
| Ground Bounce (Note 5) |  |  |
| Ground bounce noise level on low output | 0.5 | V |

## Notes:

1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
2. Rise and fall rates are for unloaded outputs.
3. Skew values assume equal output loading.
4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
5. The ground bounce noise level should be added to the static Vol under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

## TYPICAL THERMAL CHARACTERISTICS

Measured at $25^{\circ} \mathrm{C}$ ambient. These parameters are not tested.

| Parameter Symbol | Parameter Description |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | PLCC |  |
| $\theta_{j c}$ | Thermal impedance, junction to case |  | 13 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta \mathrm{ja}$ | Thermal impedance, junction to ambient |  | 37 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
| $\theta_{\text {jma }}$ | Thermal impedance, junction to ambient with air flow | 200 lfpm air | 33 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
|  |  | 400 lfpm air | 30 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
|  |  | 600 lfpm air | 28 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
|  |  | 800 Ifpm air | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |

## Plastic $\theta j c$ Considerations

The data listed for plastic $\theta j \mathrm{jc}$ are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the $\theta j$ je measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, $\theta$ jc tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

## MACH130-15/20

## DISTINCTIVE CHARACTERISTICS

- 84 Pins
- 64 Macrocells
- 15 ns tpD Commercial $18 \mathrm{~ns} \mathrm{t}_{\text {po }}$ Industrial
- 50 MHz fmax external Commercial 40 MHz fmax external Industrial
- 70 Inputs
- 64 Outputs
- 64 Flip-flops; 4 clock choices
- 4 "PAL26V16" Blocks with buried Macrocells

■ Pin-compatible with MACH230, MACH435

## GENERAL DESCRIPTION

The MACH130 is a member of AMD's high-performance EE CMOS MACH 1 family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 with no loss of speed.
The MACH130 consists of four PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH130 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.


14131G-1

CONNECTION DIAGRAM

## Top View



Note:
Pin-compatible with MACH230, MACH435

## PIN DESIGNATIONS

$$
\begin{aligned}
\text { CLKII } & =\text { Clock or Input } \\
\text { GND } & =\text { Ground } \\
1 & =\text { Input } \\
1 / O & =\text { Input/Output } \\
\text { Vcc } & =\text { Supply Voltage }
\end{aligned}
$$

## ORDERING INFORMATION

## Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valid Combinations |  |
| :--- | :---: |
| MACH130-15 <br> MACH130-20 | JC |

## Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION

## Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valid Combinations |  |
| :---: | :---: |
| MACH130-18 | JI |

## Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

The MACH130 consists of four PAL blocks connected by a switch matrix. There are $64 \mathrm{l} / \mathrm{O}$ pins and 2 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

## The PAL Blocks

Each PAL block in the MACH130 (figure 10) contains a 64-product-term logic array, a logic allocator, 16 macrocells and $16 \mathrm{I} / \mathrm{O}$ cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V16".

There are four additional output enable product terms in each PAL. block. For purposes of output enable, the 16 I/O cells are divided into 2 banks of 8 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

## The Switch Matrix

The MACH130 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 16 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

## The Product-Term Array

The MACH130 product-term array consists of 64 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset. Two of the output enable product terms are used for the first eight I/O cells; the other two control the last eight macrocells.

## The Logic Allocator

The logic allocator in the MACH130 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 7 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 10 for cluster and macrocell numbers.

Table 7. Logic Allocation

| Output Macrocell | Avallable <br> Clusters |
| :---: | :---: |
| $M_{0}$ | $C_{0}, C_{1}$ |
| $M_{1}$ | $C_{0}, C_{1}, C_{2}$ |
| $M_{2}$ | $C_{1}, C_{2}, C_{3}$ |
| $M_{3}$ | $C_{2}, C_{3}, C_{4}$ |
| $M_{4}$ | $C_{3}, C_{4}, C_{5}$ |
| $M_{5}$ | $C_{4,}, C_{5}, C_{6}$ |
| $M_{6}$ | $C_{5}, C_{6}, C_{7}$ |
| $M_{7}$ | $C_{6}, C_{7}, C_{8}$ |
| $M_{8}$ | $C_{7}, C_{8}, C_{9}$ |
| $M_{9}$ | $C_{8}, C_{9}, C_{10}$ |
| $M_{10}$ | $C_{9}, C_{10}, C_{11}$ |
| $M_{11}$ | $C_{10}, C_{11}, C_{12}$ |
| $M_{12}$ | $C_{11}, C_{12}, C_{13}$ |
| $M_{13}$ | $C_{12}, C_{13}, C_{14}$ |
| $M_{14}$ | $C_{13}, C_{14}, C_{15}$ |
| $M_{15}$ | $C_{14}, C_{15}$ |

## The Macrocell

The MACH130 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four global clock pins, which are also available as logic inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

## The I/O Cell

The I/O cell in the MACH130 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to eight I/O cells. Within each PAL block, two product terms are available for selection by the first eight three-state outputs; two other product terms are available for selection by the last eight three-state outputs.
These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.


Figure 10. MACH130 PAL Block

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
With Power Applied . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or I/O
Pin Voltage -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
Static Discharge Voltage 2001 V
Latchup Current
( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ ) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES

Commercial (C) Devices
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Operating in Free Air ............. $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage ( Vcc )
with Respect to Ground ..... +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
$\overline{\text { DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified }}$

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output HIGH Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 |  |  | V |
| VoL | Output LOW Voitage | $\begin{aligned} & \mathrm{IOL}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.5 | V |
| $V_{1 H}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| $\mathrm{li}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{Vcc}^{\text {a }}$ Max (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| IL | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{VCC}=\mathrm{Max}$ ( Note 2) |  |  | -10 | $\mu \mathrm{A}$ |
| lozH | Off-State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {OUT }}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{Max} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozL | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\mathrm{IL}} \text { (Note 2) } \end{aligned}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$ (Note 3) | -30 |  | -130 | mA |
| lcc | Supply Current (Typical) | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz} \\ & \text { (Note 4) } \end{aligned}$ |  | 190 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of $I_{L L}$ and lozL (or IIH and IozH).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 16 -bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

| Parameter Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Cin}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ | $\begin{aligned} & V \mathrm{Cc}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 6 | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ |  | 8 | pF |

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max |  |
| tpd | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 15 |  | 20 | ns |
| ts | Setup Time from Input, I/O, or Feedback to Clock |  |  | D-type | 10 |  | 13 |  | ns |
|  |  |  |  | T-type | 11 |  | 14 |  | ns |
| th | Hold Time |  |  |  | 0 |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  | 10 |  | 12 | ns |
| twL | Clock Width |  |  | LOW | 6 |  | 8 |  | ns |
| twh |  |  |  | HIGH | 6 |  | 8 |  | ns |
| $f_{\text {max }}$ | Maximum Frequency (Note 1) |  | $1 /(\mathrm{ts}+\mathrm{tco})$ | D-type | 50 |  | 40 |  | MHz |
|  |  | xer |  | T-type | 47.6 |  | 38.5 |  | MHz |
|  |  | Internal Feedback (fCNT) |  | D-type | 66.6 |  | 47.6 |  | MHz |
|  |  |  |  | T-type | 55.5 |  | 43.5 |  | MHz |
|  |  | No Feedback | $1 /(t w L+t w h)$ |  | 83.3 |  | 62.5 |  | MHz |
| $t_{\text {AR }}$ | Asynchronous Reset to Registered Output |  |  |  |  | 20 |  | 25 | ns |
| tarw | Asynchronous Reset Width (Note 1) |  |  |  | 15 |  | 20 |  | ns |
| tarr | Asynchronous Reset Recovery Time (Note 1) |  |  |  | 10 |  | 15 |  | ns |
| tap | Asynchronous Preset to Registered Output |  |  |  |  | 20 |  | 25 | ns |
| tapw | Asynchronous Preset Width (Note 1) |  |  |  | 15 |  | 20 |  | ns |
| tapr | Asynchronous Preset Recovery Time (Note 1) |  |  |  | 10 |  | 15 |  | ns |
| tEA | Input, I/O, or Feedback to Output Enable (Note 3) |  |  |  |  | 15 |  | 20 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  |  |  |  | 15 |  | 20 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit, for test conditions.
3. Parameters measured with 32 outputs switching.

ABSOLUTE MAXIMUM RATINGS
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
With Power Applied $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground ............... -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$
DC Output or I/O
Pin Voltage . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Latchup Current
( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) .................... 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## INDUSTRIAL OPERATING RANGES

Ambient Temperature ( $T_{A}$ )
Operating in Free Air .............. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage ( $V_{c c}$ )
with Respect to Ground . . . . . . . . . . +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Descriptlon | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Output HIGH Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{W}}=\mathrm{V}_{\mathrm{HH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 |  |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & l_{\text {OL }}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{cc}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{ll}}$ | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| $\mathrm{IH}_{1}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=\mathrm{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| 1 L | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{Max}$ (Note 2) |  |  | -10 | $\mu \mathrm{A}$ |
| lozH | Off-State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {Out }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max } \\ & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozi. | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\text { Max } \\ & V_{\mathbb{N}}=V_{\mathbb{H}} \text { or } V_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=\mathrm{Max}$ (Note 3) | -30 |  | -130 | mA |
| Icc | Supply Current (Typical) | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz}$ (Note 4) |  | 190 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of $I_{L}$ and $l_{\text {OzL }}$ (or $I_{I+}$ and $I_{\text {OZH }}$ ).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 16 -bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{N}}=2.0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{f}=1 \mathrm{MHz}$ | 6 | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ | 8 | pF |  |

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -18 |  | -24 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max |  |
| tpo | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 18 |  | 24 | ns |
|  | Setup Time from Input, I/O, or Feedback to Clock |  |  | D-type | 12 |  | 16 |  | ns |
| ts |  |  |  | T-type | 13.5 |  | 17 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time |  |  |  | 0 |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  | 12 |  | 14.5 | ns |
| twL | Clock Width |  |  | LOW | 7.5 |  | 10 |  | ns |
| twh |  |  |  | HIGH | 7.5 |  | 10 |  | ns |
| $\mathrm{f}_{\text {max }}$ | Maximum <br> Frequency <br> (Note 1) | E | 1/(ts $+t_{\text {co }}$ ) | D-type | 40 |  | 32 |  | MHz |
|  |  |  |  | T-type | 38 |  | 30 |  | MHz |
|  |  | Internal Feedback (fcnt) |  | D-type | 53 |  | 38 |  | MHz |
|  |  |  |  | T-type | 44 |  | 34.5 |  | MHz |
|  |  | No Feedback | 1/(twL $+\mathrm{twH}^{\text {( }}$ ) |  | 66.5 |  | 50 |  | MHz |
| $t_{\text {AR }}$ | Asynchronous Reset to Registered Output |  |  |  |  | 24 |  | 30 | ns |
| $\mathrm{t}_{\text {ARW }}$ | Asynchronous Reset Width (Note 1) |  |  |  | 18 |  | 24 |  | ns |
| $\mathrm{t}_{\text {ARR }}$ | Asynchronous Reset Recovery Time (Note 1) |  |  |  | 12 |  | 18 |  | ns |
| $t_{\text {AP }}$ | Asynchronous Preset to Registered Output |  |  |  |  | 24 |  | 30 | ns |
| tapw | Asynchronous Preset Width (Note 1) |  |  |  | 18 |  | 24 |  | ns |
| $\mathrm{t}_{\text {APR }}$ | Asynchronous Preset Recovery Time (Note 1) |  |  |  | 12 |  | 18 |  | ns |
| tea | Input, I/O, or Feedback to Output Enable (Note 3) |  |  |  |  | 18 |  | 24 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  |  |  |  | 18 |  | 24 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit, for test conditions.
3. Parameters measured with 32 outputs switching.

## TYPICAL SWITCHING CHARACTERISTICS

$V c c=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. These parameters are not tested.


14131G-4

## Derating for Number of Outputs Switching

## Note:

Applies to tpd, tco. Calculate as:
$t_{\text {derated }}=\mathrm{t}_{32} \mathrm{O} / \mathrm{P}+\Delta \mathrm{t}_{\text {os }}$
Data sheet numbers (t32 O/P) are specified at 32 outputs switching


14131G-5

## Capacitive Load Derating

## Note:

Applies to all AC specifications and rise and fall times. Calculate as:
$t_{\text {derated }}=t_{35} \mathrm{pF}+\Delta t_{D L}$
Data sheet numbers (t35 pF) are specified with 35 pF .
For typical rise and fall rates, use $1 \mathrm{~V} / \mathrm{ns}$ at 35 pF .

## TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS

$\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


14131G-6
Output, LOW



14131G-8
Input

## 1 AMD

## TYPICAL Icc CHARACTERISTICS

$V_{c c}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


14131G-9
The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.
Actual loc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.
Maximum frequency shown uses internal feedback and a D-type register.

## TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

| Parameter <br> Symbol | Parameter Description | Typ | Unit |
| :---: | :--- | :---: | :---: |
| Icco | Base static loc | 180 | mA |
| $i_{i}$ | Incremental input current | 21 | $\mu \mathrm{~A} / \mathrm{MHz}$ |
| $i_{B}$ | Incremental current per PAL block | 18 | $\mu \mathrm{~A} / \mathrm{MHz}$ |
| $i_{0}$ | Incremental output current | 96 | $\mu \mathrm{~A} / \mathrm{MHz}$ |
| $i_{v}$ | Voltage dependence | 40 | $\% \mathrm{~N}$ |
| $i_{T}$ | Temperature dependence | -0.18 | $\% /{ }^{\circ} \mathrm{C}$ |

## TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

| Parameter Description | Typ | Unit |
| :---: | :---: | :---: |
| Delay Minimums (Note 1) |  |  |
| Combinatorial propagation delay minimum | 3 | ns. |
| Clock-to-output delay minimum | 2 | ns |
| Edge Rates (Note 2) |  |  |
| Rise rate | 1 | V/ns |
| Fall rate | 1 | V/ns |
| Skew (Note 3) |  |  |
| Clock-to-output skew, same clock polarity and same output polarity | 1 | ns |
| Clock-to-output skew, same clock polarity only | 2 | ns |
| Clock-to-output skew, same output polarity only | 2 | ns |
| Clock-to-output skew, different clock polarity and different output polarity | 2 | ns |
| Internal Delay Savings (Note 4) |  |  |
| Propagation delay savings | 2 | ns |
| Clock-to-output delay savings | 3 | ns |
| Ground Bounce (Note 5) |  |  |
| Ground bounce noise level on low output | 0.5 | V |

## Notes:

1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
2. Rise and fall rates are for unloaded outputs.
3. Skew values assume equal output loading.
4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
5. The ground bounce noise level should be added to the static Vol under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

TYPICAL THERMAL CHARACTERISTICS
Measured at $25^{\circ} \mathrm{C}$ ambient. These parameters are not tested.

| Parameter Symbol | Parameter Description |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | PLCC | CQFP |  |
| $\theta$ jc | Thermal impedance, junction to case |  | 13 | 4 | ${ }^{\circ} \mathrm{C}$ W |
| $\theta \mathrm{j} \mathbf{a}$ | Thermal impedance, junction to ambient |  | 34 | 28 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta$ jima | Thermal impedance, junction to ambient with air flow | 200 lfpm air | 30 | 24 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
|  |  | 400 Ifpm air | 28 | 20 | ${ }^{\circ} \mathrm{CN}$ |
|  |  | 600 lfpm air | 26 | 19 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 800 lifpm air | 25 | 17 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |

## Plastic $\operatorname{\theta jc}$ Considerations

The data listed for plastic $\theta j c$ are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the $\theta j$ c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, $\theta j$ c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

## DISTINCTIVE CHARACTERISTICS

- 44 Pins
- 64 Macrocells
- 10 ns tpD Commercial 12 ns tpD Industrial
- 80 MHz fmax external Commercial 64 MHz fmax external Industrial
- 38 Inputs; 210A Inputs have built-in pull-up resistors
- 32 Outputs
- 64 Flip-flops; 2 clock choices
- 4 "PAL22V16" blocks with buried macrocells
- Pin-compatible with MACH110, MACH215


## GENERAL DESCRIPTION

The MACH210 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 with no loss of speed.
The MACH210 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells, including additional buried macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.
The MACH210 has two kinds of macrocell: output and buried. The MACH210 output macrocell provides
registered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.
The MACH210 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers or latches for use in synchronizing signals and reducing setup time requirements.

AMD

## BLOCK DIAGRAM


$14128 \mathrm{H}-1$

$14128 \mathrm{H}-2$

Note:
Pin-compatible with MACH110, MACH215.

## PIN DESIGNATIONS

CLKI = Clock or Input
GND = Ground
1 = Input
I/O = Input/Output
$\mathrm{V}_{\mathrm{cc}}=$ Supply Voltage

## ORDERING INFORMATION

## Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valid Combinations |  |
| :---: | :---: |
| MACH210A-10 | JC |
| *MACH210A-12 |  |
| MACH210-12 |  |
| MACH210-15 |  |
| MACH210AQ-15 |  |
| MACH210-20 |  |
| MACH210AQ-20 |  |

## Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.
*The MACH210A-12 has the same Switching Characteristics of the MACH210-12 and the same DC Characteristics of the MACH210A-10.

## ORDERING INFORMATION

## Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:

| MACH | 210A -12 |  |  |
| :---: | :---: | :---: | :---: |
| FAMILY TYPE <br> MACH = Macro Array CMOS High-Speed |  |  | OPTIONAL PROCESSING <br> Blank = Standard Processing |
| DEVICE NUMBER |  |  |  |
| $210=64$ Macrocells, 44 Pins <br> 210A = 64 Macrocells, 44 Pins, Input Pull-Up Resistors |  |  | OPERATING CONDITIONS |
| SPEED |  | - | PACKAGE TYPE |
| $-12=12 \mathrm{nstpD}$ |  |  | $J=44$-Pin Plastic Leaded Chip |
| $-14=14.5 \mathrm{~ns} \mathrm{tpD}$ |  |  | Carrier (PL 044) |
| $-18=18 \mathrm{nstpD}$ |  |  |  |
| -24 $=24 \mathrm{nstPD}$ |  |  |  |


| Valid Combinations |  |
| :--- | :--- |
| MACH210A-12 |  |
| MACH210-14 | J |
| MACH210-18 |  |
| MACH210-24 |  |

## Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

The MACH210 consists of four PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.
The MACH210A inputs and I/O pins have built-in pull-up resistors. While it is always a good design practice to tie unused pins high, the 210A pull-up resistors provide design security and stability in the event that unused pins are left disconnected.

## The PAL Blocks

Each PAL block in the MACH210 (Figure 11) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16" with 8 buried macrocells.
In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

## The Switch Matrix

The MACH210 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

## The Product-term Array

The MACH210 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable; one provides asynchronous reset, and one provides asynchronous preset.

## The Logic Allocator

The logic allocator in the MACH210 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 8 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 11 for cluster and macrocell numbers.

## The Macrocell

The MACH210 has two types of macrocell: output and buried. The output macrocells can be configured as

Table 8. Logic Allocation

| Macrocell |  | Avallable Clusters |
| :---: | :---: | :---: |
| Output | Buried |  |
| Mo | M ${ }_{1}$ | $\begin{aligned} & C_{0}, C_{1}, C_{2} \\ & C_{0}, C_{1}, C_{2}, C_{3} \end{aligned}$ |
| M2 | M3 | $\begin{aligned} & C_{1}, C_{2}, C_{3}, C_{4} \\ & C_{2}, C_{3}, C_{4}, C_{5} \end{aligned}$ |
| M4 | M5 | $\begin{aligned} & C_{3}, C_{4}, C_{5}, C_{6} \\ & C_{4}, C_{5}, C_{6}, C_{7} \end{aligned}$ |
| M6 | M7 | $\begin{aligned} & \mathrm{C}_{5}, \mathrm{C}_{6}, \mathrm{C}_{7}, \mathrm{C}_{8} \\ & \mathrm{C}_{6}, \mathrm{C}_{7}, \mathrm{C}_{8}, \mathrm{C}_{9} \end{aligned}$ |
| Ms | M9 | $\begin{aligned} & C_{7}, C_{8}, C_{9}, C_{10} \\ & C_{8}, C_{9}, C_{10}, C_{11} \end{aligned}$ |
| M 10 | $M_{11}$ | $\begin{aligned} & \mathbf{C}_{9}, \mathrm{C}_{10}, \mathrm{C}_{11}, \mathrm{C}_{12} \\ & \mathbf{C}_{10}, \mathrm{C}_{11}, \mathrm{C}_{12}, \mathrm{C}_{13} \end{aligned}$ |
| M 12 | M 13 | $\begin{aligned} & \mathrm{C}_{11}, \mathrm{C}_{12}, \mathrm{C}_{13}, \mathrm{C}_{14} \\ & \mathrm{C}_{12}, \mathrm{C}_{13}, \mathrm{C}_{14}, \mathrm{C}_{15} \\ & \hline \end{aligned}$ |
| M 14 | M15 | $\begin{aligned} & C_{13}, C_{14,} C_{15} \\ & C_{14,} C_{15} \end{aligned}$ |

either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or T-type, allowing for product-term optimization.
The flip-flops can individually select one of two clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.
The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is nol/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

## The I/O Cell

The I/O cell in the MACH210 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.


AMD

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
with Power Applied . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or
I/O Pin Voltage . . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Latchup Current
( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ ) . . . . . . . . . . . . . . . . . . . 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES

## Commercial (C) Devices

Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) Operating
in Free Air . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage (Vcc) with
Respect to Ground
+4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{IOH}=-3.2 \mathrm{~mA}, \mathrm{VCC}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 |  |  | V |
| Vol | Output LOW Voltage | $\begin{aligned} & \mathrm{IOL}=16 \mathrm{~mA}, \mathrm{~V} C \mathrm{CC}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{I}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.5 | V |
| VIH | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| liH | Input HIGH Leakage Current | $\mathrm{VIN}=5.25 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| ILL | Input LOW Leakage Current | $\mathrm{VIN}=0 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$ (Note 2) |  |  | -100 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & \text { Vout }=5.25 \mathrm{~V}, \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V} \text { IL }(\text { Note } 2) \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IozL | Off-State Output Leakage Current LOW | $\begin{aligned} & \text { VoUT }=0 \mathrm{~V}, \text { VCC }=\text { Max } \\ & \text { VIN }=\text { VIH or VIL } \text { (Note 2) } \end{aligned}$ |  |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | Vout $=0.5 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$ (Note 3) | -30 |  | -160 | mA |
| Icc | Supply Current (Typical) | $\begin{aligned} & V c \mathrm{~V}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz} \\ & \text { (Note 4) } \end{aligned}$ |  | 135 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozH).
3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{CIN}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{VIN}=2.0 \mathrm{~V}$ | $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, | 6 | pF |
| Cout | Output Capacitance | Vout $=2.0 \mathrm{~V}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 8 | pF |

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -10 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| tpD | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 10 | ns |
| ts | Setup Time from Input, I/O or Feedback to Clock |  |  | D-Type | 6.5 |  |  |
|  |  |  |  | T-Type | 7.5 |  | ns |
| $t \mathrm{H}$ | Register Data Hold Time |  |  |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  | 6 | ns |
| twL | Clock Width |  |  | LOW | 5 |  | ns |
| twh |  |  |  | HIGH | 5 |  | ns |
| $\mathrm{fmax}^{\text {m }}$ | Maximum Frequency (Note 1) | Exernal Feedback | $1 /\left(t_{s}+t_{c}\right)$ | D-Type | 80 |  | MHz |
|  |  | External Feedback |  | T-Type | 74 |  | MHz |
|  |  | Internal Feedback (font) |  | D-Type | 100 |  | MHz |
|  |  |  |  | T-Type | 91 |  | MHz |
|  |  | No Feedback | 1/(twL $+\mathrm{twh}^{\text {( }}$ ) |  | 100 |  | MHz |
| tsL | Setup Time from Input, I/O, or Feedback to Gate |  |  |  | 6.5 |  | ns |
| thL | Latch Data Hold Time |  |  |  | 0 |  | ns |
| tgo | Gate to Output (Note 3) |  |  |  |  | 7 | ns |
| tGWL | Gate Width LOW |  |  |  | 5 |  | ns |
| tPDL | Input, 1/O, or Feedback to Output Through Transparent Input or Output Latch |  |  |  |  | 12 | ns |
| tsir | Input Register Setup Time |  |  |  | 2 |  | ns |
| tHIR | Input Register Hold Time |  |  |  | 2 |  | ns |
| tico | Input Register Clock to Combinatorial Output |  |  |  |  | 13 | ns |
| tics | Input Register Clock to Output Register Setup |  |  | D-Type | 10 |  | ns |
|  |  |  |  | T-Type | 11 |  | ns |
| twicl | Input Register Clock Width |  |  | LOW | 5 |  | ns |
| twich |  |  |  | HIGH | 5 |  | ns |
| fMAXIR | Maximum Input Register Frequency $\quad 1 /(\mathrm{wl}$ |  |  |  | 100 |  | MHz |
| tSIL | Input Latch Setup Time |  |  |  | 2 |  | ns |
| thil | Input Latch Hold Time |  |  |  | 2 |  | ns |
| tigo | Input Latch Gate to Combinatorial Output |  |  |  |  | 14 | ns |
| tigol | Input Latch Gate to Output Through Transparent Output Latch |  |  |  |  | 16 | ns |
| tsLL | Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate |  |  |  | 8.5 |  | ns |
| tigs | Input Latch Gate to Output Latch Setup |  |  |  | 11 |  | ns |

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

| Parameter Symbol | Parameter Description | -10 |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| twigl | Input Latch Gate Width LOW | 5 |  | ns |
| tPDLL | Input, I/O, or Feedback to Output Through Transparent Input and Output Latches |  | 14 | ns |
| tar | Asynchronous Reset to Registered or Latched Output |  | 15 | ns |
| tarw | Asynchronous Reset Width (Note 1) | 10 |  | ns |
| tarR | Asynchronous Reset Recovery Time (Note 1) | 10 |  | ns |
| tap | Asynchronous Preset to Registered or Latched Output |  | 15 | ns |
| tapw | Asynchronous Preset Width (Note 1) | 10 |  | ns |
| tapR | Asynchronous Preset Recovery Time (Note 1) | 10 |  | ns |
| tea | Input, I/O, or Feedback to Output Enable (Note 3) |  | 10 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  | 10 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit for test conditions.
3. Parameters measured with 16 outputs switching.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
With Power Applied . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or I/O
Pin Voltage . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
Static Discharge Voltage . . . . . . . . . . . . . . . . 2001 V
Latchup Current
( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) . . . . . . . . . . . . . . . . . . 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## INDUSTRIAL OPERATING RANGES

Ambient Temperature ( $T_{A}$ )
Operating in Free Air . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage (Vcc)
with Respect to Ground
+4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output HIGH Voltage | $\begin{aligned} & \mathrm{I}_{O H}=-3.2 \mathrm{~mA}, \mathrm{~V}_{C C}=\mathrm{Min} \\ & \mathrm{~V}_{\mathbb{I N}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 |  |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & \mathrm{loL}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| ${ }_{1 H}$ | Input HIGH Leakage Current | $\mathrm{V}_{\mathbb{N}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=\mathrm{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| 1 l | Input LOW Leakage Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$ (Note 2) |  |  | -100 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {out }}=5.25 \mathrm{~V}, V_{\mathrm{CC}}=\operatorname{Max} \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| loz. | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {OUT }}=0 V_{,} V_{\text {CC }}=M a x \\ & V_{I N}=V_{I H} \text { or } V_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {Out }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=\mathrm{Max}$ (Note 3) | -30 |  | -160 | mA |
| Icc | Supply Current (Typical) | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz}$ (Note 4) |  | 135 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of $I_{I L}$ and lozL (or $I_{H+}$ and lozh).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. $V_{\text {out }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 16 -bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

AMD
CAPACITANCE (Note 1)

| Parameter Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\mathbb{N}}=2.0 \mathrm{~V}$ | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}, \\ & f=1 \mathrm{MHz} \end{aligned}$ | 6 | pF |
| Cout | Output Capacitance | $V_{\text {OUT }}=2.0 \mathrm{~V}$ |  | 8 | pF |

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| tpo | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 12 | ns |
| ts | Setup Time from Input, 1/O or Feedback to Clock |  |  | D-type | 8 |  |  |
|  |  |  |  | T-type | 9 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Register Data Hold Time |  |  |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  | 7.5 | ns |
| twL | Clock Width |  |  | LOW | 6 |  | ns |
| twh |  |  |  | HIGH | 6 |  | ns |
| $f_{\text {max }}$ | Maximum <br> Frequency <br> (Note 1) | E | 1/(ts $+t_{\text {c }}$ ) | D-type | 64 |  | MHz |
|  |  | External Feedback |  | T-type | 59 |  | MHz |
|  |  | Internal Feedback (fCNT) |  | D-type | 80 |  | MHz |
|  |  |  |  | T-type | 72.5 |  | MHz |
|  |  | No Feedback | 1/(twL $+t_{\text {wh }}$ ) |  | 80 |  | MHz |
| tst | Setup Time from Input, 1/O, or Feedback to Gate |  |  |  | 8 |  | ns |
| thi | Latch Data Hold Time |  |  |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{G} O}$ | Gate to Output (Note 3) |  |  |  |  | 8.5 | ns |
| tawl | Gate Width LOW |  |  |  | 6 |  | ns |
| tpol | Input, 1/O, or Feedback to Output Through Transparent Input or Output Latch |  |  |  |  | 14.5 | ns |
| $\mathrm{t}_{\text {IIR }}$ | Input Register Setup Time |  |  |  | 2.5 |  | ns |
| $t_{\text {Hir }}$ | Input Register Hold Time |  |  |  | 3 |  | ns |
| tico | Input Register Clock to Combinatorial Output |  |  |  |  | 16 | ns |
| tics | Input Register Clock to Output Register Setup |  |  | D-type | 12 |  | ns |
|  |  |  |  | T-type | 13 |  | ns |
| twicl | Input Register Clock Width |  |  | LOW | 6 |  | ns |
| twich |  |  |  | HIGH | 6 |  | ns |
| fmaxir | Maximum Input Register Frequency $\quad 1 /(\mathrm{twic}$ |  |  |  | 80 |  | MHz |
| tsil | Input Latch Setup Time |  |  |  | 2.5 |  | ns |
| thil | Input Latch Hold Time |  |  |  | 3 |  | ns |
| tigo | Input Latch Gate to Combinatorial Output |  |  |  |  | 17 | ns |
| tigol | Input Latch Gate to Output Through Transparent Output Latch |  |  |  |  | 19.5 | ns |
| tsLl | Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate |  |  |  | 10.5 |  | ns |
| tigs | Input Latch Gate to Output Latch Setup |  |  |  | 13.5 |  | ns |
| twigl | Input Latch Gate Width LOW |  |  |  | 6 |  | ns |
| tpDLL | Input, I/O, or Feedback to Output Through Transparent Input and Output Latches |  |  |  |  | 17 | ns |

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

| Parameter Symbol | Parameter Description | -12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $t_{\text {AR }}$ | Asynchronous Reset to Registered or Latched Output |  | 18 | ns |
| tarw | Asynchronous Reset Width (Note 1) | 12 |  | ns |
| $\mathrm{t}_{\text {ARR }}$ | Asynchronous Reset Recovery Time (Note 1) | 12 |  | ns |
| $t_{\text {AP }}$ | Asynchronous Preset to Registered or Latched Output |  | 18 | ns |
| tapw | Asynchronous Preset Width (Note 1) | 12 |  | ns |
| tAPR | Asynchronous Preset Recovery Time (Note 1) | 12 |  | ns |
| $t_{\text {EA }}$ | Input, 1/O, or Feedback to Output Enable (Note 3) |  | 12 | ns |
| ter | Input, 1/O, or Feedback to Output Disable (Note 3) |  | 12 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit for test conditions.
3. Parameters measured with 16 outputs switching.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
with Power Applied . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or
I/O Pin Voltage . . . . . . . . . . . . -0.5 V to Vcc +0.5 V
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Latchup Current ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ ) $\ldots . . .200 \mathrm{~mA}$
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.
OPERATING RANGES
Commercial (C) Devices
Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) Operating in Free Air . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage ( Vcc ) with
Respect to Ground +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Output HIGH Voltage | $\begin{aligned} & l_{\text {OH }}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathbb{I N}}=\mathrm{V}_{\mathbb{H}} \text { or } \mathrm{V}_{\mathbb{I L}} \end{aligned}$ |  | 2.4 |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & \text { loL }=16 \mathrm{~mA}, V_{c C}=\mathrm{Min} \\ & V_{I N}=V_{I H} \text { or } V_{\mathrm{IL}} \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| $\mathrm{l}_{1}$ | Input HIGH Leakage Current | $\mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=\mathrm{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| $1 / 2$ | Input LOW Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=\mathrm{Max}$ (Note 2) |  |  | -10 | $\mu \mathrm{A}$ |
| loz4 | Off-State Output Leakage Current HIGH | $\begin{aligned} & \hline V_{\text {out }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max } \\ & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }} \text { (Note 2) } \\ & \hline \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozi | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V}, V_{\text {CC }}=\operatorname{Max} \\ & V_{\text {IN }}=V_{\text {IH Or }} V_{I L} \text { (Note 2) } \end{aligned}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$ (Note 3) |  | -30 | -160 | mA |
| Icc | Supply Current (Typical) | $\begin{aligned} & \mathrm{VCC}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz} \\ & \text { (Note 4) } \end{aligned}$ |  | 120 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. I/O pin leakage is the worst case of ILL and lozl (or lim and lozH).
3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ | $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, | 6 | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\mathrm{I}} \mathrm{CuT}=2.0 \mathrm{~V}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 8 | pF |

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -12 |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| tpo | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 12 |  | 15 |  | 20 | ns |
|  | Setup Time from Input, I/O, or Feedback to Clock |  |  | D-type | 7 |  | 10 |  | 13 |  | ns |
| ts |  |  |  | T-type | 8 |  | 11 |  | 14 |  | ns |
| $\mathrm{tH}_{\mathrm{H}}$ | Register Data Hold Time |  |  |  | 0 |  | 0 |  | 0 |  | ns |
| too | Clock to Output (Note 3) |  |  |  |  | 8 |  | 10 |  | 12 | ns |
| twL | Clock <br> Width |  |  | LOW | 6 |  | 6 |  | 8 |  | ns |
| twh |  |  |  | HIGH | 6 |  | 6 |  | 8 |  | ns |
| $f_{\text {max }}$ | Maximum <br> Frequency <br> (Note 1) |  | 1/(ts + tco) | D-type | 66.7 |  | 50 |  | 40 |  | MHz |
|  |  | External Feedback |  | T-type | 62.5 |  | 47.6 |  | 38.5 |  | MHz |
|  |  | Internal Feedback (fcnt) |  | D-type | 83.3 |  | 66.6 |  | 50 |  | MHz |
|  |  |  |  | T-type | 76.9 |  | 62.5 |  | 47.6 |  | MHz |
|  |  | No Feedback | 1/(twL + twh) |  | 83.3 |  | 83.3 |  | 62.5 |  | MHz |
| tsL | Setup Time from Input, I/O, or Feedback to Gate |  |  |  | 7 |  | 10 |  | 13 |  | ns |
| thi | Latch Data Hold Time |  |  |  | 0 |  | 0 |  | 0 |  | ns |
| tao | Gate to Output (Note 3) |  |  |  |  | 10 |  | 11 |  | 12 | ns |
| tawl | Gate Width LOW |  |  |  | 6 |  | 6 |  | 8 |  | ns |
| tpol | Input, I/O, or Feedback to Output Through Transparent Input or Output Latch |  |  |  |  | 14 |  | 17 |  | 22 | ns |
| tsir | Input Register Setup Time |  |  |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{tHin}^{\text {r }}$ | Input Register Hold Time |  |  |  | 2 |  | 2.5 |  | 3 |  | ns |
| tico | Input Register Clock to Combinatorial Output |  |  |  |  | 15 |  | 18 |  | 23 | ns |
| tics | Input Register Clock to Output Register Setup |  |  | D-type | 12 |  | 15 |  | 20 |  | ns |
|  |  |  |  | T-type | 13 |  | 16 |  | 21 |  | ns |
| twicl | Input Register Clock Width |  |  | LOW | 6 |  | 6 |  | 8 |  | ns |
| twich |  |  |  | HIGH | 6 |  | 6 |  | 8 |  | ns |
| $\mathrm{fmaxir}^{\text {m }}$ | Maximum Input Register Frequency |  | cy 1 1/twicl | CH) | 83.3 |  | 83.3 |  | 62.5 |  | MHz |
| tsil | Input Latch Setup Time |  |  |  | 2 |  | 2 |  | 2 |  | ns |
| thil | Input Latch Hold Time |  |  |  | 2 |  | 2.5 |  | 3 |  | ns |
| tigo | Input Latch Gate to Combinatorial Output |  |  |  |  | 17 |  | 20 |  | 25 | ns |
| tigol | Input Latch Gate to Output Through Transparent Output Latch |  |  |  |  | 19 |  | 22 |  | 27 | ns |
| tsLl | Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate |  |  |  | 9 |  | 12 |  | 15 |  | ns |
| tigs | Input Latch Gate to Output Latch Setup |  |  |  | 13 |  | 16 |  | 21 |  | ns |

AMD

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

| Parameter <br> Symbol | Parameter Description | -12 |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| twigl | Input Latch Gate Width LOW | 6 |  | 6 |  | 8 |  | ns |
| tpdiL | Input, I/O, or Feedback to Output Through Transparent Input and Output Latches |  | 16 |  | 19 |  | 24 | ns |
| $\mathrm{taR}^{\text {a }}$ | Asynchronous Reset to Registered or Latched Output |  | 16 |  | 20 |  | 25 | ns |
| tarw | Asynchronous Reset Width (Note 1) | 12 |  | 15 |  | 20 |  | ns |
| tara | Asynchronous Reset Recovery Time (Note 1) | 8 |  | 10 |  | 15 |  | ns |
| tap | Asynchronous Preset to Registered or Latched Output |  | 16 |  | 20 |  | 25 | ns |
| tapw | Asynchronous Preset Width (Note 1) | 12 |  | 15 |  | 20 |  | ns |
| tapr | Asynchronous Preset Recovery Time (Note 1) | 8 |  | 10 |  | 15 |  | ns |
| tea | Input, $1 / \mathrm{O}$, or Feedback to Output Enable (Note 3) |  | 12 |  | 15 |  | 20 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  | 12 |  | 15 |  | 20 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit, for test conditions.
3. Parameters measured with 16 outputs switching.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
With Power Applied . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$
DC Output or I/O
Pin Voltage . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$
Static Discharge Voltage . . . . . . . . . . . . . . . 2001 V
Latchup Current
( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## INDUSTRIAL OPERATING RANGES

Ambient Temperature ( $T_{A}$ )
Operating in Free Air . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage (Vcc)
with Respect to Ground . . . . . . . . . . +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Output HIGH Voltage | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathbb{N}}=\mathrm{V}_{\mathbb{H}} \text { or } \mathrm{V}_{\mathbb{I L}} \end{aligned}$ | 2.4 |  |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & l_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathbb{I N}}=\mathrm{V}_{\mathbb{H}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| $\mathrm{IH}_{\text {H }}$ | Input HIGH Leakage Current | $\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\operatorname{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| 1 l | Input LOW Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=\mathrm{Max}$ (Note 2) |  |  | -10 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {OUT }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathbb{N}}=\mathrm{V}_{\mathbb{H}} \text { or } \mathrm{V}_{\mathbb{L}} \text { (Note 2) } \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozz | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\text { Max } \\ & \mathrm{V}_{\mathbb{I N}}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {Out }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$ ( Note 3) | -30 |  | -160 | mA |
| Icc | Supply Current (Typical) | $\mathrm{V}_{\text {cc }}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz}$ (Note 4) |  | 120 |  | mA |

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of $I_{1 L}$ and $l_{\text {OZL }}$ (or $I_{I H}$ and $l_{O Z H}$ ).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{N}}=2.0 \mathrm{~V}$ | $\mathrm{V} C \mathrm{C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, <br> $\mathrm{f}=1 \mathrm{MHz}$ | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ | $\mathrm{f}=1$ | 8 | pF |

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -14 |  | -18 |  | -24 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| tpo | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 14.5 |  | 18 |  | 24 | ns |
| ts | Setup Time from Input, I/O, or Feedback to Clock |  |  | D-type | 8.5 |  | 12 |  | 16 |  | ns |
| ts |  |  |  | T-type | 10 |  | 13.5 |  | 17 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Register Data Hold Time |  |  |  | 0 |  | 0 |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  | 10 |  | 12 |  | 14.5 | ns |
| twL | Clock Width |  |  | LOW | 7.5 |  | 7.5 |  | 10 |  | ns |
| twh |  |  |  | HIGH | 7.5 |  | 7.5 |  | 10 |  | ns |
| $f_{\text {max }}$ | Maximum <br> Frequency <br> (Note 1) | External Feedback | $1 /\left(t_{s}+t_{c o}\right)$ | D-type | 53 |  | 40 |  | 32 |  | MHz |
|  |  | External Feedba |  | T-type | 50 |  | 38 |  | 30.5 |  | MHz |
|  |  | Internal Feedback (fint) |  | D-type | 61.5 |  | 53 |  | 38 |  | MHz |
|  |  |  |  | T-type | 57 |  | 44 |  | 34.5 |  | MHz |
|  |  | No Feedback | 1/(twL + $\mathrm{twH}_{\text {( }}$ ) |  | 66.5 |  | 66.5 |  | 50 |  | MHz |
| tsL | Setup Time from Input, I/O, or Feedback to Gate |  |  |  | 8.5 |  | 12 |  | 16 |  | ns |
| $\mathrm{thL}^{\text {L }}$ | Latch Data Hold Time |  |  |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {go }}$ | Gate to Output (Note 3) |  |  |  |  | 12 |  | 13.5 |  | 14.5 | ns |
| tawl | Gate Width LOW |  |  |  | 7.5 |  | 7.5 |  | 10 |  | ns |
| tpol | Input, I/O, or Feedback to Output Through Transparent Input or Output Latch |  |  |  |  | 17 |  | 20.5 |  | 26.5 | ns |
| $\mathrm{ts}_{\text {SIR }}$ | Input Register Setup Time |  |  |  | 2.5 |  | 2.5 |  | 2.5 |  | ns |
| thir | Input Register Hold Time |  |  |  | 3 |  | 3.5 |  | 4 |  | ns |
| tico | Input Register Clock to Combinatorial Output |  |  |  |  | 18 |  | 22 |  | 28 | ns |
| tics | Input Register Clock to Output Register Setup |  |  | D-type | 14.5 |  | 18 |  | 24 |  | ns |
|  |  |  |  | T-type | 16 |  | 19.5 |  | 25.5 |  | ns |
| twicl | Input Register Clock Width |  |  | LOW | 7.5 |  | 7.5 |  | 10 |  | ns |
| twich |  |  |  | HIGH | 7.5 |  | 7.5 |  | 10 |  | ns |
| $\mathrm{fmaxir}^{\text {m }}$ | Maximum Input Register Frequency ${ }^{\text {a }}$ (/(twicl + twich) |  |  |  | 66.5 |  | 66.5 |  | 50 |  | MHz |
| $\mathrm{t}_{\text {SIL }}$ | Input Latch Setup Time |  |  |  | 2.5 |  | 2.5 |  | 2.5 |  | ns |
| thil | Input Latch Hold Time |  |  |  | 3 |  | 3.5 |  | 4 |  | ns |
| tigo | Input Latch Gate to Combinatorial Output |  |  |  |  | 20.5 |  | 24 |  | 30 | ns |
| tigol | Input Latch Gate to Output Through Transparent Output Latch |  |  |  |  | 23 |  | 26.5 |  | 32.5 | ns |
| tsLl | Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate |  |  |  | 11 |  | 14.5 |  | 18 |  | ns |
| tigs | Input Latch Gate to Output Latch Setup |  |  |  | 16 |  | 19.5 |  | 25.5 |  | ns |
| twigl | Input Latch Gate Width LOW |  |  |  | 7.5 |  | 7.5 |  | 10 |  | ns |
| tpdil | Input, I/O, or Feedback to Output Through Transparent Input and Output Latches |  |  |  |  | 19.5 |  | 23 |  | 29 | ns |

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

| Parameter Symbol | Parameter Description | -14 |  | -18 |  | -24 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {AR }}$ | Asynchronous Reset to Registered or Latched Output |  | 19.5 |  | 24 |  | 30 | ns |
| $t_{\text {anw }}$ | Asynchronous Reset Width (Note 1) | 14.5 |  | 18 |  | 24 |  | ns |
| $\mathrm{taRR}^{\text {a }}$ | Asynchronous Reset Recovery Time (Note 1) | 10 |  | 12 |  | 18 |  | ns |
| $t_{\text {AP }}$ | Asynchronous Preset to Registered or Latched Output |  | 19.5 |  | 24 |  | 30 | ns |
| tapw | Asynchronous Preset Width (Note 1) | 14.5 |  | 18 |  | 24 |  | ns |
| $t_{\text {APA }}$ | Asynchronous Preset Recovery Time (Note 1) | 10 |  | 12 |  | 18 |  | ns |
| tea | Input, I/O, or Feedback to Output Enable (Note 3) |  | 14.5 |  | 18 |  | 24 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  | 14.5 |  | 18 |  | 24 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit, for test conditions.
3. Parameters measured with 16 outputs switching.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
with Power Applied . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or
I/O Pin Voltage . . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Latchup Current ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ ) ..... 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.
OPERATING RANGES
Commercial (C) Devices
Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) Operating
in Free Air
$0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage (Vcc) with
Respect to Ground +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Output HIGH Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 |  |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathbb{N}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| ${ }_{1 H}$ | Input HIGH Leakage Current | $\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{~V}_{C C}=\mathrm{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| $1 / 2$ | Input LOW Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=\mathrm{Max}$ (Note 2) |  |  | -100 | $\mu \mathrm{A}$ |
| lozu | Off-State Output Leakage Current HIGH |  |  |  | 10 | $\mu \mathrm{A}$ |
| loz | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {out }}=0 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=\text { Max } \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {out }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$ (Note 3) | -30 |  | -160 | mA |
| Icc | Supply Current (Typical) | $\begin{aligned} & \mathrm{VCC}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz} \\ & \text { (Note 4) } \end{aligned}$ |  | 45 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. I/O pin leakage is the worst case of $I \mathrm{IL}$ and lozl (or IIH and lozH ).
3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{N}}=2.0 \mathrm{~V}$ | $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, <br> $\mathrm{f}=1 \mathrm{MHz}$ | 6 | pF |
| CouT | Output Capacitance | $V_{\text {OUT }=2.0 \mathrm{~V}}$ |  | 8 | pF |

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max |  |
| tpD | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 15 |  | 20 | ns |
| ts | Setup Time from Input, I/O, or Feedback to Clock |  |  | D-type | 13 |  | 17 |  | ns |
| ts |  |  |  | T-type | 14 |  | 18 |  | ns |
| $\mathrm{th}^{\text {}}$ | Register Data Hold Time |  |  |  | 0 |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  | 7 |  | 8 | ns |
| twL | Clock <br> Width |  |  | LOW | 6 |  | 8 |  | ns |
| twh |  |  |  | HIGH | 6 |  | 8 |  | ns |
| $f_{\text {max }}$ | Maximum <br> Frequency <br> (Note 1) |  | 1/(ts + tco) | D-type | 50 |  | 40 |  | MHz |
|  |  | External Feedb |  | T-type | 47.6 |  | 38.4 |  | MHz |
|  |  | Internal Feedback (fcNT) |  | D-type | 58.8 |  | 45.4 |  | MHz |
|  |  |  |  | T-type | 55.5 |  | 43.4 |  | MHz |
|  |  |  | $1 /\left(t_{s}+t_{\text {H }}\right.$ ) | D-type | 76.9 |  | 58.8 |  | MHz |
|  |  | No Feedback |  | T-type | 71.4 |  | 55.5 |  | MHz |
| tsL | Setup Time from Input, 1/O, or Feedback to Gate |  |  |  | 13 |  | 17 |  | ns |
| thL | Latch Data Hold Time |  |  |  | 0 |  | 0 |  | ns |
| tgo | Gate to Output (Note 3) |  |  |  |  | 8 |  | 8 | ns |
| tawl | Gate Width LOW |  |  |  | 6 |  | 8 |  | ns |
| tPDL | Input, I/O, or Feedback to Output Through Transparent Input or Output Latch |  |  |  |  | 17 |  | 22 | ns |
| tsin | Input Register Setup Time |  |  |  | 2 |  | 2 |  | ns |
| tHIR | Input Register Hold Time |  |  |  | 2.5 |  | 3 |  | ns |
| tico | Input Register Clock to Combinatorial Output |  |  |  |  | 18 |  | 23 | ns |
| tics | Input Register Clock to Output Register Setup |  |  | D-type | 17 |  | 22 |  | ns |
|  |  |  |  | T-type | 18 |  | 23 |  | ns |
| ${ }^{\text {WHCL }}$ | Input Register Clock Width |  |  | LOW | 6 |  | 8 |  | ns |
| twich |  |  |  | HIGH | 6 |  | 8 |  | ns |
| $f_{\text {maxir }}$ |  |  |  |  | 83.3 |  | 62.5 |  | MHz |
| tsil | Input Latch Setup Time |  |  |  | 2 |  | 2 |  | ns |
| thil | Input Latch Hold Time |  |  |  | 2.5 |  | 3 |  | ns |
| tigo | Input Latch Gate to Combinatorial Output |  |  |  |  | 20 |  | 25 | ns |
| tigol | Input Latch Gate to Output Through Transparent Output Latch |  |  |  |  | 22 |  | 27 | ns |
| tsLL | Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate |  |  |  | 15 |  | 19 |  | ns |
| tigs | Input Latch Gate to Output Latch Setup |  |  |  | 18 |  | 23 |  | ns |

AMD
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

| Parameter Symbol | Parameter Description | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| twigl | Input Latch Gate Width LOW | 6 |  | 8 |  | ns |
| tpdL | Input, I/O, or Feedback to Output Through Transparent Input and Output Latches |  | 19 |  | 24 | ns |
| tar | Asynchronous Reset to Registered or Latched Output |  | 25 |  | 30 | ns |
| tafw | Asynchronous Reset Width (Note 1) | 20 |  | 25 |  | ns |
| tara | Asynchronous Reset Recovery Time (Note 1) | 20 |  | 25 |  | ns |
| tAP | Asynchronous Preset to Registered or Latched Output |  | 25 |  | 30 | ns |
| tapw | Asynchronous Preset Width (Note 1) | 20 |  | 25 |  | ns |
| tapa | Asynchronous Preset Recovery Time (Note 1) | 20 |  | 25 |  | ns |
| tea | Input, I/O, or Feedback to Output Enable (Note 3) |  | 15 |  | 20 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  | 15 |  | 20 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit, for test conditions.
3. Parameters measured with 16 outputs switching.

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature . . . . . . . . . . - $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Ambient Temperature |  |
| With Power Applied . . . . . . . . . . . . - $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Supply Voltage with |  |
| Respect to Ground | -0.5 V to +7.0 V |
| DC Input Voltage | -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$ |
| DC Output or I/O |  |
| Pin Voltage | -0.5 V to $\mathrm{V} \mathrm{cc}+0.5 \mathrm{~V}$ |
| Static Discharge Voltage | 2001 V |
| Latchup Current $\left(T_{A}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)$ | 200 |

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## INDUSTRIAL OPERATING RANGES

Ambient Temperature $\left(T_{A}\right)$
Operating in Free Air . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage (Vcc)
with Respect to Ground . . . . . . . . . . +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output HIGH Voltage | $\begin{aligned} & I_{O H}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathbb{I N}}=\mathrm{V}_{\mathbb{H}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 |  |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & l_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathbb{I N}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| $\mathrm{IIH}^{\text {H}}$ | Input HIGH Leakage Current | $\mathrm{V}_{\mathbb{N}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| 11. | Input LOW Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}$ (Note 2) |  |  | -100 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {OUT }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\operatorname{Max} \\ & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { (Note 2) } \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozı | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {out }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{Max} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=\mathrm{Max}$ (Note 3) | -30 |  | -160 | mA |
| Icc | Supply Current (Typical) | $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz}$ (Note 4) |  | 45 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of $I_{L L}$ and $l_{\text {OZL }}$ (or $I_{H}$ and $l_{\text {ozH }}$ ).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. $V_{o u t}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 16 -bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

AMD
CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{N}}=2.0 \mathrm{~V}$ | $\mathrm{V} C \mathrm{C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, <br> $\mathrm{f}=1 \mathrm{MHz}$ | 6 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=2.0 \mathrm{~V}$ | 8 | pF |  |

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -1 |  | -24 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max |  |
| tPD | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 18 |  | 24 | ns |
| ts | Setup Time from Input, $1 / \mathrm{O}$, or Feedback to Clock |  |  | D-type | 16 |  | 20.5 |  | ns |
|  |  |  |  | T-type | 17 |  | 22 |  | ns |
| $t_{H}$ | Register Data Hold Time |  |  |  | 0 |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  | 8.5 |  | 10 | ns |
| twL | Clock Width |  |  | LOW | 7.5 |  | 10 |  | ns |
| twh |  |  |  | HIGH | 7.5 |  | 10 |  | ns |
| $f_{\text {max }}$ | Maximum <br> Frequency (Note 1) |  | $1 /\left(t_{s}+t_{c}\right.$ ) | D-type | 40 |  | 32 |  | MHz |
|  |  | External Feedback |  | T-type | 38 |  | 30.5 |  | MHz |
|  |  | Internal Feedback (font) |  | D-type | 47 |  | 36 |  | MHz |
|  |  |  |  | T-type | 44 |  | 34.5 |  | MHz |
|  |  | No Feedback | $1 /\left(t_{s}+t_{H}\right)$ | D-type | 61.5 |  | 47 |  | MHz |
|  |  | No Feedback |  | T-type | 57 |  | 47 |  | MHz |
| tsL | Setup Time from Input, I/O, or Feedback to Gate |  |  |  | 16 |  | 20.5 |  | ns |
| $\mathrm{t}_{\mathrm{HL}}$ | Latch Data Hold Time |  |  |  | 0 |  | 0 |  | ns |
| tao | Gate to Output (Note 3) |  |  |  |  | 10 |  | 10 | ns |
| tow | Gate Width LOW |  |  |  | 7.5 |  | 10 |  | ns |
| tpoL | Input, I/O, or Feedback to Output Through Transparent Input or Output Latch |  |  |  |  | 20.5 |  | 26.5 | ns |
| $\mathrm{tsIR}^{\text {l }}$ | Input Register Setup Time |  |  |  | 2.5 |  | 2.5 |  | ns |
| $\mathrm{t}_{\text {HIR }}$ | Input Register Hold Time |  |  |  | 3.5 |  | 4 |  | ns |
| tico | Input Register Clock to Combinatorial Output |  |  |  |  | 22 |  | 28 | ns |
| tics | Input Register Clock to Output Register Setup |  |  | D-type | 20.5 |  | 26.5 |  | ns |
|  |  |  |  | T-type | 22 |  | 28 |  | ns |
| $t_{\text {wicl }}$ | Input Register Clock Width |  |  | LOW | 7.5 |  | 10 |  | ns |
| twich |  |  |  | HIGH | 7.5 |  | 10 |  | ns |
| $f_{\text {maxir }}$ | Maximum Input Register Frequency ${ }^{\text {a }}$ 1/(twicl + twich $^{\text {a }}$ |  |  |  | 66.5 |  | 50 |  | MHz |
| $\mathrm{tsIL}^{\text {d }}$ | Input Latch Setup Time |  |  |  | 2.5 |  | 2.5 |  | ns |
| $\mathrm{t}_{\mathrm{HIL}}$ | Input Latch Hold Time |  |  |  | 3.5 |  | 4 |  | ns |
| tigo | Input Latch Gate to Combinatorial Output |  |  |  |  | 24 |  | 30 | ns |
| tigol | Input Latch Gate to Output Through Transparent Output Latch |  |  |  |  | 26.5 |  | 32.5 | ns |
| tsLl | Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate |  |  |  | 18 |  | 23 |  | ns |
| tigs | Input Latch Gate to Output Latch Setup |  |  |  | 22 |  | 28 |  | ns |
| $t_{\text {wigl }}$ | Input Latch Gate Width LOW |  |  |  | 7.5 |  | 10 |  | ns |
| tpdul | Input, I/O, or Feedback to Output Through Transparent Input and Output Latches |  |  |  |  | 23 |  | 29 | ns |

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

| Parameter Symbol | Parameter Description | -18 |  | -24 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{taR}_{\text {A }}$ | Asynchronous Reset to Registered or Latched Output |  | 30 |  | 36 | ns |
| $t_{\text {ARW }}$ | Asynchronous Reset Width (Note 1) | 24 |  | 30 |  | ns |
| $t_{\text {ARR }}$ | Asynchronous Reset Recovery Time (Note 1) | 24 |  | 30 |  | ns |
| $t_{A P}$ | Asynchronous Preset to Registered or Latched Output |  | 30 |  | 36 | ns |
| ${ }_{\text {A Paw }}$ | Asynchronous Preset Width (Note 1) | 24 |  | 30 |  | ns |
| $\mathrm{t}_{\text {APA }}$ | Asynchronous Preset Recovery Time (Note 1) | 24 |  | 30 |  | ns |
| teA | Input, 1/O, or Feedback to Output Enable (Note 3) |  | 18 |  | 24 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  | 18 |  | 24 | ns |

Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit, for test conditions.
3. Parameters measured with 16 outputs switching.

## TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS

$\mathrm{V} c \mathrm{C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Output, LOW


Output, HIGH


## TYPICAL SWITCHING CHARACTERISTICS

$\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. These parameters are not tested.

$14128 \mathrm{H}-7$

## Derating for Number of Outputs Switching

## Note:

Applies to tpd, tco. Calculate as:

$$
t_{\text {derated }}=t_{16} 0 / P+\Delta t_{o s}
$$

Data sheet numbers ( $\mathrm{t} 16 \mathrm{O} / \mathrm{P}$ ) are specified at 16 outputs switching

$14128 \mathrm{H}-8$

## Capacitive Load Derating

## Note:

Applies to all AC specifications and rise and fall times. Calculate as:
$t_{\text {derated }}=t_{35} \mathrm{pF}+\Delta$ tDL
Data sheet numbers ( t 35 pF ) are specified with 35 pF .
For typical rise and fall rates, use $1 \mathrm{~V} / \mathrm{ns}$ at 35 pF .

## TYPICAL Icc CHARACTERISTICS

$V_{c C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


14128H-9
The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.
Actual lcc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.
Maximum frequency shown uses internal feedback and a D-type register.

## AMD

## TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

| Parameter Symbol | Parameter Description |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 110 | mA |
| lcco | Base static loc | Q | 35 | mA |
| i | Incremental input current |  | 21 | $\mu \mathrm{AMMHz}$ |
| $i_{8}$ | Incremental current per PAL block |  | 18 | $\mu \mathrm{A} / \mathrm{MHz}$ |
| io | Incremental output current |  | 96 | $\mu \mathrm{A} M \mathrm{MHz}$ |
| iv | Voltage dependence |  | 40 | \%N |
| $\mathrm{i}_{\text {T }}$ | Temperature dependence |  | -0.18 | \%/ ${ }^{\circ} \mathrm{C}$ |

## TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

| Parameter Description | Typ | Unit |
| :---: | :---: | :---: |
| Delay Minimums (Note 1) |  |  |
| Combinatorial propagation delay minimum | 3 | ns |
| Clock-to-output delay minimum | 2 | ns |
| Edge Rates (Note 2) |  |  |
| Rise rate | 1 | V/ns |
| Fall rate | 1 | $\mathrm{V} / \mathrm{ns}$ |
| Skew (Note 3) |  |  |
| Clock-to-output skew, same clock polarity and same output polarity | 1 | ns |
| Clock-to-output skew, same clock polarity only | 2 | ns |
| Clock-to-output skew, same output polarity only | 2 | ns |
| Clock-to-output skew, different clock polarity and different output polarity | 2 | ns |
| Internal Delay Savings (Note 4) |  |  |
| Propagation delay savings | 2 | ns |
| Clock-to-output delay savings | 3 | ns |
| Ground Bounce (Note 5) |  |  |
| Ground bounce noise level on low output | 0.5 | V |

## Notes:

1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
2. Rise and fall rates are for unloaded outputs.
3. Skew values assume equal output loading.
4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
5. The ground bounce noise level should be added to the static VoL under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

TYPICAL THERMAL CHARACTERISTICS
Measured at $25^{\circ} \mathrm{C}$ ambient. These parameters are not tested.

| Parameter Symbol | Parameter Description |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | PLCC | CQFP |  |
| $\theta$ jc | Thermal impedance, junction to case |  | 15 | 11 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {ja }}$ | Thermal impedance, junction to ambient |  | 40 | 44 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
| Ojma | Thermal impedance, junction to ambient with air flow | 200 lfpm air | 36 | 39 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 400 Ifpm air | 33 | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 600 lfpm air | 31 | 31 | ${ }^{\circ} \mathrm{C}$ W |
|  |  | 800 lfpm air | 29 | 29 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |

## Plastic $\theta j c$ Considerations

The data listed for plastic $\theta j c$ are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the $\theta$ jc measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, $\theta j$ tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

## MACHLV210-15/20

High Density EE CMOS Programmable Logic

## DISTINCTIVE CHARACTERISTICS

- Low-voltage operation, 3.3-V JEDEC compatible

$$
-V_{c c}=+3.0 \mathrm{~V} \text { to }+3.6 \mathrm{~V}
$$

■ $<5 \mathrm{~mA}$ standby current

- Patented design allows minimal standby current without speed degradation
Exclusively designed for 3.3-V applications
图 44 Pins
. 64 Macrocells
- 15 ns tpD Commercial 18 ns tpo Industrial

50 MHz f max external Commercial $40 \mathrm{MHz} \mathrm{f}_{\text {max }}$ external Industrial

38 Inputs with advanced pull-up/pull-down resistors

- 32 Outputs
- 64 Flip-flops; 2 clock choices
- 4 "PAL22V16" blocks with buried macrocells
- Pin-, function-, and JEDEC-compatible with MACH210

国 Pin-compatible with MACH110, MACH215

## GENERAL DESCRIPTION

The MACHLV210 is a member of AMD's highperformance EE CMOS MACH 2 device family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 at an equal speed with a lower cost per macrocell. It is architecturally identical to the MACH210, with the addition of I/O pull-up/pull-down resistors and low-voltage, lowpower operation.

The MACHLV210 provides 3.3-V operation with lowpower CMOS technology. AMD's patented design allows for minimal standby current without speed degradation by limiting the leakage current when signals are not switching. At less than 5 mA maximum standby current, the MACHLV210 is ideal for low-power applications.

The MACHLV210 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells, including additional buried macrocells. The switch
matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACHLV210 has two kinds of macrocell: output and buried. The MACHLV210 output macrocell provides registered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACHLV210 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers or latches for use in synchronizing signals and reducing setup time requirements.

## BLOCK DIAGRAM



17908C-1

## CONNECTION DIAGRAM

Top View
PLCC


17908C-2

Note:
Pin-compatible with MACH110, MACH210, and MACH215.

## PIN DESIGNATIONS

CLKI = Clock or Input
GND = Ground
I = Input
$\mathrm{I} / \mathrm{O}=$ Input/Output
Vcc = Supply Voltage

## ORDERING INFORMATION

## Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valid Combinations |  |
| :---: | :---: |
| MACHLV210-15 | JC |
| MACHLV210-20 | J. |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION

## Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valid Combinations |  |
| :---: | :---: |
| MACHLV210-18 | JI |
| MACHLV210-24 |  |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

The MACHLV210 consists of four PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.
The MACHLV210 inputs and I/O pins have advanced pull-up/pull-down resistors that enable the inputs to be pulled to the last driven state. While it is always a good design practice to tie unused pins high or low, the MACHLV210 pull-up/pull-down resistors provide design security and stability in the event that unused pins are left disconnected.

## The PAL Blocks

Each PAL block in the MACHLV210 (Figure 12) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16" with 8 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

## The Switch Matrix

The MACHLV210 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and $8 \mathrm{I} / \mathrm{O}$ feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

## The Product-term Array

The MACHLV210 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable; one provides asynchronous reset, and one provides asynchronous preset.

## The Logic Allocator

The logic allocator in the MACHLV210 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 9 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 12 for cluster and macrocell numbers.

Table 9. Logic Allocation

| Macrocell |  | Avallable <br> Clusters |
| :---: | :---: | :---: |
| Output | Buried |  |
| $M_{0}$ | $M_{1}$ | $C_{0}, C_{1}, C_{2}$ <br> $C_{0}, C_{1}, C_{2}, C_{3}$ |
| $M_{2}$ | $M_{3}$ | $C_{1}, C_{2}, C_{3}, C_{4}$ <br> $C_{2}, C_{3}, C_{4}, C_{5}$ |
| $M_{4}$ | $M_{5}$ | $C_{3}, C_{4}, C_{5}, C_{6}$ <br> $C_{4}, C_{5}, C_{6}, C_{7}$ |
| $M_{6}$ | $M_{7}$ | $C_{5}, C_{6}, C_{7}, C_{8}$ <br> $C_{6}, C_{7}, C_{8}, C_{9}$ |
| $M_{8}$ | $M_{9}$ | $C_{7}, C_{8}, C_{9}, C_{10}$ <br> $C_{8}, C_{9}, C_{10}, C_{11}$ |
| $M_{10}$ | $M_{11}$ | $C_{9}, C_{10}, C_{11}, C_{12}$ <br> $C_{10}, C_{11}, C_{12}, C_{13}$ |
| $M_{12}$ | $M_{14}$ | $C_{11}, C_{12}, C_{13}, C_{14}$ <br> $C_{12}, C_{13}, C_{14}, C_{15}$ |
|  | $M_{15}$ | $C_{13}, C_{14}, C_{15}$ <br> $C_{14}, C_{15}$ |

## The Macrocell

The MACHLV210 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or $T$-type, allowing for product-term optimization.

The flip-flops can individually select one of two clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.
The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

## The I/O Cell

The I/O cell in the MACHLV210 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.

## Benefits of Lower Operating Voltage

The MACHLV210 has an operating voltage range of 3.0 V to 3.6 V . Low voltage allows for lower operating power consumption, longer battery life, and/or smaller batteries for portable applications.
Because power is proportional to the square of the voltage, reduction of the supply voltge from 5.0 V to 3.3 V significantly reduces power consumption. This directly translates to longer battery life for portable applications.

Lower power consumption can also be used to reduce the size and weight of the battery. Thus, 3.3-V designs facilitate a reduction in the form factor.

The MACHLV210 is not designed to interface between 3.3-V and 5.0-V logic. Latch-up may occur if $\mathrm{VOH}_{\mathrm{OH}}$ for the MACHLV210 is greater than $V_{I H}$ for the 5.0-V device. Although this scenario is unlikely, interfacing the MACHLV210 with $5.0-\mathrm{V}$ devices is not encouraged without necessary latch-up design precautions.

AMD

$17908 \mathrm{C}-4$
Figure 12. MACHLV210 PAL Block

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$
Ambient Temperature
with Power Applied . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . -0.5 V to +5.0 V
DC Input Voltage . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or
I/O Pin Voltage . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Latchup Current ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ ) . . . . . 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES

## Commercial (C) Devices

Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) Operating
in Free Air $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

Supply Voltage ( Vcc ) with
Respect to Ground
+3.0 V to +3.6 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{IOH}=-2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 |  |  | V |
| Vol | Output LOW Voltage | $\begin{aligned} & l_{\text {OL }}=2 \mathrm{~mA}, V_{C C}=\text { Min } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) |  | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  |  | 0.8 | V |
| IIH | Input HIGH Leakage Current | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=\mathrm{Max}$ (Note 2) |  |  |  | 10 | $\mu \mathrm{A}$ |
| $1 / 2$ | Input LOW Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{VCC}=\mathrm{Max}$ (Note 2) |  |  |  | -10 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & \mathrm{V}_{\text {out }}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max } \\ & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }}(\text { Note 2 }) \end{aligned}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| lozl | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {out }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max } \\ & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH Or }} \mathrm{V}_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  |  | -10 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{Max}$ (Note 3) |  | -30 |  | -160 | mA |
| lcc | Supply Current (Typical) | $\begin{aligned} & \mathrm{V}_{C C}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { (Note 4) } \end{aligned}$ | $\mathrm{f}=0 \mathrm{MHz}$ $\mathrm{f}=25 \mathrm{MHz}$ |  | 2 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. I/O pin leakage is the worst case of IIL and IoZL (or IIH and lozH).
3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

AMD
CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions | Typ | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V} C \mathrm{CC}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 6 | pF |
| Cour | Output Capacitance |  | 8 | pF |

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Min | Max | Min | Max |  |
| tPD | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  |  | 15 |  | 20 | ns |
| ts | Setup Time from Input, I/O, or Feedback to Clock |  |  |  | D-type | 10 |  | 14 |  | ns |
| is |  |  |  |  | T-type | 11 |  | 15 |  | ns |
| th | Register Data Hold Time |  |  |  |  | 0 |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  |  | 10 |  | 12 | ns |
| twL | Clock <br> Width |  |  |  | LOW | 5 |  | 7 |  | ns |
| twh |  |  |  |  | HIGH | 6 |  | 8 |  | ns |
| $f_{\text {max }}$ | Maximum <br> Frequency <br> (Note 1) | External Feedback | 1/(ts +tco ) |  | D-type | 50 |  | 38.5 |  | MHz |
|  |  | xemal |  |  | T-type | 47.6 |  | 37 |  | MHz |
|  |  | Internal Feedback (fcNT) |  |  | D-type | 66.6 |  | 50 |  | MHz |
|  |  |  |  |  | T-type | 62.5 |  | 47.6 |  | MHz |
|  |  | No Feedback | 1/(twL + twh) |  |  | 90.9 |  | 66.7 |  | MHz |
| tsL | Setup Time from Input, I/O, or Feedback to Gate |  |  |  |  | 10 |  | 14 |  | ns |
| tHL | Latch Data Hold Time |  |  |  |  | 0 |  | 0 |  | ns |
| tgo | Gate to Output (Note 3) |  |  |  |  |  | 11 |  | 15 | ns |
| town | Gate Width LOW |  |  |  |  | 5 |  | 7 |  | ns |
| tpol | Input, I/O, or Feedback to Output Through |  |  |  |  |  | 17 |  | 23 | ns |
| tsIA | Input Register Setup Time |  |  |  |  | 2.5 |  | 3 |  | ns |
| thir | Input Register Hold Time |  |  |  |  | 1.5 |  | 3 |  | ns |
| tico | Input Register Clock to Combinatorial Output |  |  |  |  |  | 18 |  | 24 | ns |
| tics | Input Register Clock to Output Register Setup |  |  |  | D-type | 13 |  | 27 |  | ns |
|  |  |  |  |  | T-type | 14 |  | 20 |  | ns |
| twicl | Input Register Clock Width |  |  |  | LOW | 5 |  | 7 |  | ns |
| twich |  |  |  |  | HIGH | 6 |  | 8 |  | ns |
| $\mathrm{f}_{\text {MAXIR }}$ | Maximum Input Register Frequency ${ }^{\text {a }}$ (1/(twicl + twich $)$ |  |  |  |  | 90.9 |  | 66.7 |  | MHz |
| tsIL | Input Latch Setup Time |  |  |  |  | 2.5 |  | 3 |  | ns |
| $\mathrm{thHL}^{\text {l }}$ | Input Latch Hold Time |  |  |  |  | 1.5 |  | 2 |  | ns |
| tigo | Input Latch Gate to Combinatorial Output |  |  |  |  |  | 19 |  | 25 | ns |
| tigol | Input Latch Gate to Output Through Transparent Output Latch |  |  |  |  |  | 22 |  | 29 | ns |
| tsLL | Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate |  |  |  |  | 12 |  | 16 |  | ns |
| tigs | Input Latch Gate to Output Latch Setup |  |  |  |  | 14 |  | 18 |  | ns |

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

| Parameter Symbol | Parameter Description | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| twigl | Input Latch Gate Width LOW | 5 |  | 7 |  | ns |
| tpDLL | Input, I/O, or Feedback to Output Through Transparent Input and Output Latches |  | 21 |  | 28 | ns |
| tar | Asynchronous Reset to Registered or Latched Output |  | 20 |  | 26 | ns |
| tasw | Asynchronous Reset Width (Note 1) | 15 |  | 20 |  | ns |
| tara | Asynchronous Reset Recovery Time (Note 1) | 15 |  | 20 |  | ns |
| tap | Asynchronous Preset to Registered or Latched Output |  | 20 |  | 26 | ns |
| tapw | Asynchronous Preset Width (Note 1) | 15 |  | 20 |  | ns |
| tAPR | Asynchronous Preset Recovery Time (Note 1) | 15 |  | 20 |  | ns |
| tea | Input, 1/O, or Feedback to Output Enable (Note 3) |  | 15 |  | 20 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  | 15 |  | 20 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit for test conditions.
3. Parameters measured with 16 outputs switching.

AMD

ABSOLUTE MAXIMUM RATINGS
Storage Temperature
. . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
with Power Applied
. . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground $\qquad$
DC Input Voltage -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or
I/O Pin Voltage -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Latchup Current ( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) .... 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## INDUSTRIAL OPERATING RANGES

Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) Operating
in Free Air . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage (Vcc) with
Respect to Ground
+3.0 V to +3.6 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{loH}=-2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{cc}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 2.4 |  |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & \mathrm{loL}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH <br> Voltage for all Inputs (Note 1) |  | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  |  | 0.8 | V |
| $\mathrm{IIH}^{\text {H}}$ | Input HIGH Leakage Current | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{C C}=$ Max (Note 2) |  |  |  | 10 | $\mu \mathrm{A}$ |
| ILL | Input LOW Leakage Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{VCC}=\mathrm{Max}$ (Note 2) |  |  |  | -10 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\mathrm{IL}} \text { (Note 2) } \end{aligned}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| lozl | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max } \\ & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  |  | -10 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$ (Note 3) |  | -30 |  | -160 | mA |
| Icc | Supply Current | $\begin{aligned} & V_{C C}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { (Note 4) } \end{aligned}$ | $\mathrm{f}=0 \mathrm{MHz}$ |  | 2 |  | mA |
|  | (Typical) |  | $\mathrm{f}=25 \mathrm{MHz}$ |  | 60 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and lozH).
3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions | Typ | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{N}}$ | Input Capacitance | $\mathrm{V} \mathrm{CC}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 6 | pF |
| CouT | Output Capacitance |  | 8 | pF |

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  |  | . 18 |  | -24 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Min | Max | Min | Max |  |
| tpd | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  |  | 18 |  | 24 | ns |
|  | Setup Time from Input, I/O, or Feedback to Clock |  |  |  | D-type | 12 |  | 17 |  | ns |
| ts |  |  |  |  | T-type | 13.5 |  | 18 |  | ns |
| $\mathrm{tH}_{4}$ | Register Data Hold Time |  |  |  |  | 0 |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  |  | 12 |  | 14.5 | ns |
| twL | Clock <br> Width |  |  |  | LOW | 6 |  | 8.5 |  | ns |
| twh |  |  |  |  | HIGH | 7.5 |  | 10 |  | ns |
| $f_{\text {max }}$ | Maximum Frequency (Note 1) | External Feedback | 1/(ts + tco) |  | D-type | 40 |  | 30.5 |  | MHz |
|  |  | External Feedback |  |  | T-type | 38 |  | 29.5 |  | MHz |
|  |  | Internal Feedback (fint) |  |  | D-type | 53 |  | 40 |  | MHz |
|  |  |  |  |  | T-type | 50 |  | 38 |  | MHz |
|  |  | No Feedback | 1/(tw | + + wh ) |  | 72.5 |  | 53 |  | MHz |
| tsL | Setup Time from Input, I/O, or Feedback to Gate |  |  |  |  | 12 |  | 17 |  | ns |
| thi | Latch Data Hold Time |  |  |  |  | 0 |  | 0 |  | ns |
| tao | Gate to Output (Note 3) |  |  |  |  |  | 13.5 |  | 18 | ns |
| taw | Gate Width LOW |  |  |  |  | 6 |  | 8.5 |  | ns |
| tpol | Input, I/O, or Feedback to Output Through Latch |  |  |  |  |  | 20.5 |  | 28 | ns |
| tsir | Input Register Setup Time |  |  |  |  | 3 |  | 4 |  | ns |
| thir | Input Register Hoid Time |  |  |  |  | 2.5 |  | 4 |  | ns |
| tico | Input Register Clock to Combinatorial Output |  |  |  |  |  | 22 |  | 29 | ns |
| tics | Input Register Clock to Output Register Setup |  |  |  | D-type | 16 |  | 32.5 |  | ns |
|  |  |  |  |  | T-type | 17 |  | 24 |  | ns |
| twicl | Input Register Clock Width |  |  |  | LOW | 6 |  | 8.5 |  | ns |
| twich |  |  |  |  | HIGH | 7.5 |  | 10 |  | ns |
|  | Maximum Input Register Frequency |  |  | 1/(twicL |  | 72.5 |  | 53 |  | MHz |
| tsil | Input Latch Setup Time |  |  |  |  | 3 |  | 4 |  | ns |
| thil | Input Latch Hold Time |  |  |  |  | 2.5 |  | 3 |  | ns |
| tigo | Input Latch Gate to Combinatorial Output |  |  |  |  |  | 23 |  | 30 | ns |
| 4 IGOL | Input Latch Gate to Output Through Transparent Output Latch |  |  |  |  |  | 26.5 |  | 34.5 | ns |
| tstu | Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate |  |  |  |  | 14.5 |  | 19.5 |  | ns |
| tigs | Input Latch Gate to Output Latch Setup |  |  |  |  | 17 |  | 22 |  | ns |

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

| Parameter Symbol | Parameter Description | -18 |  | -24 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| twigl | Input Latch Gate Width LOW | 6 |  | 8.5 |  | ns |
| tPDLL | Input, I/O, or Feedback to Output Through Transparent Input and Output Latches |  | 25.5 |  | 34 | ns |
| $t_{\text {AR }}$ | Asynchronous Reset to Registered or Latched Output |  | 24 |  | 31.5 | ns |
| tanw | Asynchronous Reset Width (Note 1) | 18 |  | 24 |  | ns |
| tara | Asynchronous Reset Recovery Time (Note 1) | 18 |  | 24 |  | ns |
| tap | Asynchronous Preset to Registered or Latched Output |  | 24 |  | 31.5 | ns |
| tapw | Asynchronous Preset Width (Note 1) | 18 |  | 24 |  | ns |
| tapr | Asynchronous Preset Recovery Time (Note 1) | 18 |  | 24 |  | ns |
| tea | Input, I/O, or Feedback to Output Enable (Note 3) |  | 18 |  | 24 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  | 18 |  | 24 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit, on page 14, for test conditions.
3. Parameters measured with 16 outputs switching.

KEYS TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
| :--- | :--- | :--- |
|  | Must be <br> Steady | Will be <br> Steady |
| May <br> Change <br> from H to L | Will be <br> Changing <br> from H to L |  |
| May <br> Change <br> from L to H | Will be <br> Changing <br> from L to H |  |
| Don't Care; <br> Any Change <br> Permitted | Changing, <br> State <br> Unknown |  |
| Does Not <br> Apply | Center <br> Line is High- <br> Impedance <br> "Off" State |  |

KS000010-PAL

## SWITCHING TEST CIRCUIT



| Specification | $\mathrm{S}_{1}$ | CL | Commercial |  | Measured Output Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R1 | $\mathbf{R}_{2}$ |  |
| tpd, too | Closed | 30 pF | 1.6 K | 1.6 K | 1.5 V |
| tea | $\begin{aligned} & \mathrm{Z} \rightarrow \mathrm{H}: \text { Open } \\ & \mathrm{Z} \rightarrow \mathrm{~L}: \text { Closed } \end{aligned}$ |  |  |  | 1.5 V |
| ter | $\begin{aligned} & \mathrm{H} \rightarrow \mathrm{Z} \text { : Open } \\ & \mathrm{L} \rightarrow \mathrm{Z} \text { : Closed } \end{aligned}$ | 5 pF . |  |  | $\begin{aligned} & \mathrm{H} \rightarrow \mathrm{Z}: \mathrm{VOH}_{\mathrm{O}}-0.5 \mathrm{~V} \\ & \mathrm{~L} \rightarrow \mathrm{Z}: \mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V} \end{aligned}$ |

## TYPICAL SWITCHING CHARACTERISTICS

$\mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. These parameters are not tested.


17908C-5

## Derating for Number of Outputs Switching

## Note:

Applies to tro, too. Calculate as:
$t_{\text {derated }}=t_{160 / \mathrm{P}}+\Delta t_{\text {os }}$
Data sheet numbers ( $t_{160, p)}$ are specified at 16 outputs switching


17908C-6

## Capacitive Load Derating

## Note:

Applies to all AC specifications and rise and fall times. Calculate as:
$t_{\text {derated }}=t_{35} p F+\Delta t_{D L}$
Data sheet numbers ( ${ }_{35 \rho F}$ ) are specified with 35 pF .
For typical rise and fall rates, use $1 \mathrm{~V} / n \mathrm{n}$ at 35 pF .

TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS
$\mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Output, LOW


Output, HIGH
17908C-8


17908C-9
Input

## 1 AMD

## TYPICAL Icc CHARACTERISTICS

$. \mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.
Actual Icc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.
Maximum frequency shown uses internal feedback and a D-type register.T-type

## ENDURANCE CHARACTERISTICS

The MACHLV210 is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar
parts. As a result, the device can be erased and reprogrammed, a feature which allows $100 \%$ testing at the factory.

| Parameter <br> Symbol | Parameter Description | Test Conditions | Min | Unit |
| :---: | :--- | :--- | :---: | :---: |
| tor | Min Pattern Data Retention Time | Max Storage <br> Temperature | Max Operating <br> Temperature | 20 |
| N | Min Reprogramming Cycles | Normal Programming <br> Conditions | 100 | Years |

INPUT/OUTPUT EQUIVALENT SCHEMATICS


Input


Output
17908C-11

AMD

## TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

| Parameter Description | Typ | Units |
| :---: | :---: | :---: |
| Delay Minimums (Note 1) |  |  |
| Combinatorial propagation delay minimum | 3 | ns |
| Clock-to-output delay minimum | 2 | ns |
| Edge Rates (Note 2) |  |  |
| Rise rate | 1 | $\mathrm{V} / \mathrm{ns}$ |
| Fall rate | 1 | V/ns |
| Skew (Note 3) |  |  |
| Clock-to-output skew, same clock polarity and same output polarity | 1 | ns |
| Clock-to-output skew, same clock polarity only | 2 | ns |
| Clock-to-output skew, same output polarity only | 2 | ns |
| Clock-to-output skew, different clock polarity and different output polarity | 2 | ns |
| Internal Delay Savings (Note 4) |  |  |
| Propagation delay savings | 2 | ns |
| Clock-to-output delay savings | 3 | ns |
| Ground Bounce (Note 5) |  |  |
| Ground bounce noise level on low output | 0.5 | V |

Notes:

1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
2. Rise and fall rates are for unloaded outputs.
3. Skew values assume equal output loading.
4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
5. The ground bounce noise level should be added to the static Vol under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

## TYPICAL THERMAL CHARACTERISTICS

Measured at $25^{\circ} \mathrm{C}$ ambient. These parameters are not tested.

| Parameter Symbol | Parameter Description |  | Typ | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | PLCC |  |
| $\theta$ jc | Thermal impedance, junction to case |  | 15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta \mathrm{ja}$ | Thermal impedance, junction to ambient |  | 40 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta$ jima | Thermal impedance, junction to ambient with air flow | 200 lfpm air | 36 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 400 lfpm air | 33 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 600 Ifpm air | 31 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 800 lfpm air | 29 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Plastic $\theta j \mathrm{c}$ Considerations

[^0]
## MACH220-12/15/20

## DISTINCTIVE CHARACTERISTICS

## - 68 Pins <br> - 96 Macrocells

- 12 ns tpD Commercial
14.5 ns tpd Industrial

■ 66.7 MHz fmax external Commercial 53 MHz fmax external Industrial

- 56 Inputs with pull-up resistors
- 48 Outputs

■ 96 Flip-flops; 4 clock choices

- 8 PAL blocks with buried macrocells
- Pin-compatible with MACH120


## GENERAL DESCRIPTION

The MACH220 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately nine times the logic macrocell capability of the popular PAL22V10 with no loss of speed.

The MACH220 consists of eight PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.
The MACH220 has two kinds of macrocell: output and buried. The output macrocell provides registered,
latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the l/O pin for use as an input.

The MACH220 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers for use in synchronizing signals and reducing setup time requirements.


CONNECTION DIAGRAMS

## Top View



## Note:

Pln-compatible with MACH120.

## PIN DESIGNATIONS

CLKII = Clock or Input
GND = Ground
I = Input
$\mathrm{I} / \mathrm{O}=$ Input/Output
Vcc = Supply Voltage

## ORDERING INFORMATION

## Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valid Combinations |  |
| :---: | :---: |
| MACH220-12 |  |
| MACH220-15 | JC |
| MACH220-20 |  |

## Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION

## Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valid Combinations |  |
| :---: | :---: |
| MACH220-14 |  |
| MACH220-18 | JI |
| MACH220-24 |  |

## Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

The MACH220 consists of eight PAL blocks connected by a switch matrix. There are 48 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.
All inputs and $1 / O$ pins have built-in pull-up resistors. While it is always good design practice to tie unused pins high or low, the pull-up resistors provide design security and stability in the event that unused pins are left disconnected.

## The PAL Blocks

Each PAL block in the MACH220 (Figure 13) contains a 48-product-term logic array, a logic allocator, 6 output macrocells, 6 buried macrocells, and 6 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V12" with 6 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

## The Switch Matrix

The MACH220 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 12 internal feedback signals and 6 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

## The Product-Term Array

The MACH220 product-term array consists of 48 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset.

## The Logic Allocator

The logic allocator in the MACH220 takes the 48 logic product terms and allocates them to the 12 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 10 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 13 for cluster and macrocell numbers.

Table 10. Logic Allocation

| Macrocell |  | Available Clusters |
| :---: | :---: | :---: |
| Output | Buried |  |
| Mo | $\mathrm{M}_{1}$ | $\begin{aligned} & \mathrm{C}_{0}, \mathrm{C}_{1}, \mathrm{C}_{2} \\ & \mathrm{C}_{0}, \mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3} \end{aligned}$ |
| $M_{2}$ | M3 | $\begin{aligned} & C_{1}, C_{2}, C_{3}, C_{4} \\ & C_{2}, C_{3}, C_{4}, C_{5} \end{aligned}$ |
| M | M5 | $\begin{aligned} & C_{3}, C_{4}, C_{5}, C_{6} \\ & C_{4}, C_{5}, C_{6}, C_{7} \end{aligned}$ |
| $M_{6}$ | $\mathrm{M}_{7}$ | $\begin{aligned} & C_{5}, C_{6}, C_{7}, C_{8} \\ & C_{6}, C_{7}, C_{8}, C_{9} \\ & \hline \end{aligned}$ |
| Ms | M9 | $\begin{aligned} & C_{7}, C_{8}, C_{9}, C_{10} \\ & C_{8}, C_{9}, C_{10}, C_{11} \end{aligned}$ |
| $M_{10}$ | M11 | $\begin{aligned} & C_{9,} C_{10}, C_{11} \\ & C_{10}, C_{11} \end{aligned}$ |

## The Macrocell

The MACH220 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or T-type, allowing for product-term optimization.
The flip-flops can individually select one of four clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

## The I/O Cell

The I/O cell in the MACH220 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.


Figure 13. MACH220 PAL Block

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
with Power Applied . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground $\ldots . . \ldots \ldots . .$.
DC Input Voltage . . . . . . . . . . . . -0.5 V to Vcc +0.5 V
DC Output or
I/O Pin Voltage . . . . . . . . . . . . . -0.5 V to Vcc +0.5 V
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Latchup Current
( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ ) . . . . . . . . . . . . . . . . . . . 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES<br>Commercial (C) Devices<br>Temperature ( $T_{A}$ ) Operating in Free Air $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$<br>Supply Voltage (Vcc) with<br>Respect to Ground . . . . . . . . . . . . +4.75 V to +5.25 V<br>Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{cc}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathbb{I N}}=\mathrm{V}_{\mathbb{H}} \text { or } \mathrm{V}_{\mathbb{I L}} \end{aligned}$ | 2.4 |  |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & l_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathbb{N}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.5 | V |
| $V_{\text {IH }}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH <br> Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW <br> Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| $1{ }_{\text {IH }}$ | Input HIGH Leakage Current | $\mathrm{V}_{\mathbb{N}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=\operatorname{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| ILL | Input LOW Leakage Current | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\operatorname{Max}$ (Note 2) |  |  | -100 | $\mu \mathrm{A}$ |
| lozn | Off-State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {out }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozı | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {OUT }}=0 V_{i} V_{C C}=M a x \\ & V_{I N}=V_{I H} \text { or } V_{I L} \text { (Note 2) } \end{aligned}$ |  |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=\mathrm{Max}$ (Note 3) |  | -30 | -130 | mA |
| Icc | Supply Current (Typical) | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz}$ (Note 4) |  | 205 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. I/O pin leakage is the worst case of IIL and IozL (or IIH and lozH).
3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

AMD
CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{I}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{N}}=2.0 \mathrm{~V}$ | $\mathrm{V} C \mathrm{C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, <br> $\mathrm{f}=1 \mathrm{MHz}$ | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $V_{\text {OUT }}=2.0 \mathrm{~V}$ | 8 | pF |  |

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Descriptlon |  |  |  | -12 |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| tpo | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 12 |  | 15 |  | 20 | ns |
| ts | Setup Time from Input, I/O, or Feedback to Clock |  |  | D-type | 7 |  | 10 |  | 13 |  | ns |
|  |  |  |  | T-type | 8 |  | 11 |  | 14 |  | ns |
| $\mathrm{tH}^{\text {}}$ | Register Data Hold Time |  |  |  | 0 |  | 0 |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  | 8 |  | 10 |  | 12 | ns |
| twL | Clock Width |  |  | LOW | 6 |  | 6 |  | 8 |  | ns |
| twh |  |  |  | HIGH | 6 |  | 6 |  | 8 |  | ns |
| $f_{\text {max }}$ | Maximum <br> Frequency <br> (Note 1) |  | 1/(ts + tco) | D-type | 66.7 |  | 50 |  | 40 |  | MHz |
|  |  | External Feedback |  | T-type | 62.5 |  | 47.6 |  | 38.5 |  | MHz |
|  |  | Internal Feedback (fcNT) |  | D-type | 83.3 |  | 66.6 |  | 50 |  | MHz |
|  |  |  |  | T-type | 76.9 |  | 62.5 |  | 47.6 |  | MHz |
|  |  | No Feedback | 1/(twL + twh) |  | 83.3 |  | 83.3 |  | 62.5 |  | MHz |
| tsL | Setup Time from Input, I/O, or Feedback to Gate |  |  |  | 7 |  | 10 |  | 13 |  | ns |
| this | Latch Data Hold Time |  |  |  | 0 |  | 0 |  | 0 |  | ns |
| tgo | Gate to Output (Note 3) |  |  |  |  | 10 |  | 11 |  | 12 | ns |
| tgw | Gate Width LOW |  |  |  | 6 |  | 6 |  | 8 |  | ns |
| tpDL | Input, I/O, or Feedback to Output Through Transparent Input or Output Latch |  |  |  |  | 14 |  | 17 |  | 22 | ns |
| tsir | Input Register Setup Time |  |  |  | 2 |  | 2 |  | 2 |  | ns |
| thin | Input Register Hold Time |  |  |  | 2 |  | 2.5 |  | 3 |  | ns |
| tico | Input Register Clock to Combinatorial Output |  |  |  |  | 15 |  | 18 |  | 23 | ns |
| tics | Input Register Clock to Output Register Setup |  |  | D-type | 12 |  | 15 |  | 20 |  | ns |
|  |  |  |  | T-type | 13 |  | 16 |  | 21 |  | ns |
| twICL | Input Register Clock Width |  |  | LOW | 6 |  | 6 |  | 8 |  | ns |
| twich |  |  |  | HIGH | 6 |  | 6 |  | 8 |  | ns |
| $f_{\text {maxir }}$ | Maximum Input Register Frequency |  | y $1 /(t w I C L+t w$ |  | 83.3 |  | 83.3 |  | 62.5 |  | MHz |
| tsIL | Input Latch Setup Time |  |  |  | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{thill}^{\text {l }}$ | Input Latch Hold Time |  |  |  | 2 |  | 2.5 |  | 3 |  | ns |
| tigo | Input Latch Gate to Combinatorial Output |  |  |  |  | 17 |  | 20 |  | 25 | ns |
| tigol | Input Latch Gate to Output Through Transparent Output Latch |  |  |  |  | 19 |  | 22 |  | 27 | ns |
| tstı | Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate |  |  |  | 9 |  | 12 |  | 15 |  | ns |
| tigs | Input Latch Gate to Output Latch Setup |  |  |  | 13 |  | 16 |  | 21 |  | ns |

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

| Parameter Symbol | Parameter Description | -12 |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| twigl | Input Latch Gate Width LOW | 6 |  | 6 |  | 8 |  | ns |
| tPDLL | Input, I/O, or Feedback to Output Through Transparent Input and Output Latches |  | 16 |  | 19 |  | 24 | ns |
| tar | Asynchronous Reset to Registered or Latched Output |  | 16 |  | 20 |  | 25 | ns |
| tarw | Asynchronous Reset Width (Note 1) | 12 |  | 15 |  | 20 |  | ns |
| tarr | Asynchronous Reset Recovery Time (Note 1) | 8 |  | 10 |  | 15 |  | ns |
| tap | Asynchronous Preset to Registered or Latched Output |  | 16 |  | 20 |  | 25 | ns |
| tapw | Asynchronous Preset Width (Note 1) | 12 |  | 15 |  | 20 |  | ns |
| tapR | Asynchronous Preset Recovery Time (Note 1) | 8 |  | 10 |  | 15 |  | ns |
| teA | Input, I/O, or Feedback to Output Enable (Note 3) |  | 12 |  | 15 |  | 20 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  | 12 |  | 15 |  | 20 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit for test conditions.
3. Parameters measured with 24 outputs switching.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
with Power Applied . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . -0.5 V to $\mathrm{V} c \mathrm{c}+0.5 \mathrm{~V}$
DC Output or
I/O Pin Voltage . . . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Latchup Current
( $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) . . . . . . . . . . . . . . . . . . 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

INDUSTRIAL OPERATING RANGES<br>Ambient Temperature ( $T_{A}$ ) Operating in Free Air . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$<br>Supply Voltage ( Vcc ) with<br>Respect to Ground<br>+4.5 V to +5.5 V<br>Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{cc}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathbb{N}}=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 |  |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Leakage Current | $\mathrm{V}_{\mathbb{N}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\operatorname{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| ILL | Input LOW Leakage Current | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cc}}=\operatorname{Max}$ (Note 2) |  |  | -100 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {out }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{cC}}=\mathrm{Max} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\mathrm{IL}}(\text { Note 2 }) \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozı | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V}, V_{C C}=M a x \\ & V_{I N}=V_{\text {IH }} \text { or } V_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=\mathrm{Max}$ (Note 3) | -30 |  | -130 | mA |
| Icc | Supply Current (Typical) | $\mathrm{V}_{c \mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz}$ (Note 4) |  | 205 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of $I_{I_{L}}$ and $l_{\text {ozl }}$ (or $I_{I H}$ and $l_{\text {OZHH }}$ ).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. $V_{o u t}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 12-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## CAPACITANCE (Note 1)

| Parameter Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \\ & f=1 \mathrm{MHz} \end{aligned}$ | 6 | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ |  | 8 | pF |

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -14 |  | -18 |  | -24 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| tpD | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 14.5 |  | 18 |  | 24 | ns |
| ts | Setup Time from Input, I/O, or Feedback to Clock |  |  | D-type | 8.5 |  | 12 |  | 16 |  | ns |
|  |  |  |  | T-type | 10 |  | 13.5 |  | 17 |  | ns |
| $\mathrm{th}^{\text {}}$ | Register Data Hold Time |  |  |  | 0 |  | 0 |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  | 10 |  | 12 |  | 14.5 | ns |
| twL | Clock Width |  |  | LOW | 7.5 |  | 7.5 |  | 10 |  | ns |
| twh |  |  |  | HIGH | 7.5 |  | 7.5 |  | 10 |  | ns |
| $f_{\text {max }}$ | Maximum <br> Frequency <br> (Note 1) |  | 1/(ts + tco) | D-type | 53 |  | 40 |  | 32 |  | MHz |
|  |  | External Feedback |  | T-type | 50 |  | 38 |  | 30.5 |  | MHz |
|  |  | Internal Feedback (fcNT) |  | D-type | 61.5 |  | 53 |  | 38 |  | MHz |
|  |  |  |  | T-type | 57 |  | 44 |  | 34.5 |  | MHz |
|  |  | No Feedback | $1 /\left(t_{\text {wL }}+t_{\text {wh }}\right)$ |  | 66.5 |  | 66.5 |  | 50 |  | MHz |
| tst | Setup Time from Input, I/O, or Feedback to Gate |  |  |  | 8.5 |  | 12 |  | 16 |  | ns |
| $\mathrm{t}_{\mathrm{HL}}$ | Latch Data Hold Time |  |  |  | 0 |  | 0 |  | 0 |  | ns |
| tgo | Gate to Output (Note 3) |  |  |  |  | 12 |  | 13.5 |  | 14.5 | ns |
| tawl | Gate Width LOW |  |  |  | 7.5 |  | 7.5 |  | 10 |  | ns |
| tpol | Input, I/O, or Feedback to Output Through Transparent Input or Output Latch |  |  |  |  | 17 |  | 20.5 |  | 26.5 | ns |
| tsir | Input Register Setup Time |  |  |  | 2.5 |  | 2.5 |  | 2.5 |  | ns |
| thir | Input Register Hold Time |  |  |  | 3 |  | 3.5 |  | 4 |  | ns |
| tico | Input Register Clock to Combinatorial Output |  |  |  |  | 18 |  | 22 |  | 28 | ns |
| tics | Input Register Clock to Output Register Setup |  |  | D-type | 14.5 |  | 18 |  | 24 |  | ns |
|  |  |  |  | T-type | 16 |  | 19.5 |  | 25.5 |  | ns |
| twicl | Input Register Clock Width |  |  | LOW | 7.5 |  | 7.5 |  | 10 |  | ns |
| ${ }_{\text {twich }}$ |  |  |  | HIGH | 7.5 |  | 7.5 |  | 10 |  | ns |
| $\mathrm{fmaxir}^{\text {m }}$ | Maximum Input Register Frequency ${ }^{\text {a }}$ (1/(twIcL $+\mathrm{t}_{\text {wICH }}$ ) |  |  |  | 66.5 |  | 66.5 |  | 50 |  | MHz |
| tsil | Input Latch Setup Time |  |  |  | 2.5 |  | 2.5 |  | 2.5 |  | ns |
| $\mathrm{t}_{\mathrm{HIL}}$ | Input Latch Hold Time |  |  |  | 3 |  | 3.5 |  | 4 |  | ns |
| tigo | Input Latch Gate to Combinatorial Output |  |  |  |  | 20.5 |  | 24 |  | 30 | ns |
| tigol | Input Latch Gate to Output Through Transparent Output Latch |  |  |  |  | 23 |  | 26.5 |  | 32.5 | ns |
| tsLL | Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate |  |  |  | 11 |  | 14.5 |  | 18 |  | ns |
| $t_{\text {IGS }}$ | Input Latch Gate to Output Latch Setup |  |  |  | 16 |  | 19.5 |  | 25.5 |  | ns |
| twigl | Input Latch Gate Width LOW |  |  |  | 7.5 |  | 7.5 |  | 10 |  | ns |
| tpdLL | Input, I/O, or Feedback to Output Through Transparent Input and Output Latches |  |  |  |  | 19.5 |  | 23 |  | 29 | ns |

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

| Parameter Symbol | Parameter Descriptlon | -14 |  | -18 |  | -24 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {AR }}$ | Asynchronous Reset to Registered or Latched Output |  | 19.5 |  | 24 |  | 30 | ns |
| $t_{\text {ARw }}$ | Asynchronous Reset Width (Note 1) | 14.5 |  | 18 |  | 24 |  | ns |
| $\mathrm{taRr}^{\text {a }}$ | Asynchronous Reset Recovery Time (Note 1) | 10 |  | 12 |  | 18 |  | ns |
| $t_{\text {AP }}$ | Asynchronous Preset to Registered or Latched Output |  | 19.5 |  | 24 |  | 30 | ns |
| tapw | Asynchronous Preset Width (Note 1) | 14.5 |  | 18 |  | 24 |  | ns |
| $\mathrm{t}_{\text {APR }}$ | Asynchronous Preset Recovery Time (Note 1) | 10 |  | 12 |  | 18 |  | ns |
| $t_{\text {EA }}$ | Input, I/O, or Feedback to Output Enable (Note 3) |  | 14.5 |  | 18 |  | 24 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  | 14.5 |  | 18 |  | 24 | ns |

Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
2. See Switching Test Circuit for test conditions.
3. Parameters measured with 24 outputs switching.

## TYPICAL SWITCHING CHARACTERISTICS

$\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. These parameters are not tested.

$14130 \mathrm{H}-4$

Derating for Number of Outputs Switching
Note:
Applies to tpd, tco. Calculate as:
$t_{\text {derated }}=t_{24} \mathrm{O} / \mathrm{P}+\Delta t_{\text {os }}$
Data sheet numbers ( $t_{24}$ op) are specified at 24 outputs switching

$14130 \mathrm{H}-5$

## Capacitive Load Derating

## Note:

Applies to all AC specifications and rise and fall times. Calculate as:

$$
t_{\text {derated }}=t_{35} \mathrm{pF}+\Delta t_{D L}
$$

Data sheet numbers ( $t 35 \mathrm{pF}$ ) are specified with 35 pF .
For typical rise and fall rates, use $1 \mathrm{~V} / n \mathrm{~ns}$ at 35 pF .

TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS
$\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Output, LOW



14130H-8

Input

TYPICAL lac CHARACTERISTICS
$\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

$14130 \mathrm{H}-9$
The selected "typical" pattern is a 12-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.
Actual lcc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic loc Characteristics" chart towards the end of this data sheet.
Maximum frequency shown uses internal feedback and a D-type register.

## TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

| Parameter <br> Symbol | Parameter Description | Typ | Units |
| :---: | :--- | :---: | :---: |
| Icco | Base static Icc | 175 | mA |
| $\mathrm{i}_{1}$ | Incremental input current | 29 | $\mu \mathrm{AMHz}$ |
| $\mathrm{i}_{\mathrm{B}}$ | Incremental current per PAL block | 26 | $\mu \mathrm{AMHz}$ |
| io | Incremental output current | 102 | $\mu \mathrm{AMHz}$ |
| iv | Voltage dependence | 38 | $\% \mathrm{~N}$ |
| $\mathrm{iT}_{\mathrm{T}}$ | Temperature dependence | -0.14 | $\% /{ }^{\circ} \mathrm{C}$ |

## TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

| Parameter Description | Typ | Units |
| :---: | :---: | :---: |
| Delay Minimums (Note 1) |  |  |
| Combinatorial propagation delay minimum | 3 | ns |
| Clock-to-output delay minimum | 2 | ns |
| Edge Rates (Note 2) |  |  |
| Rise rate | 1 | V/ns |
| Fall rate | 1 | $\mathrm{V} / \mathrm{ns}$ |
| Skew (Note 3) |  |  |
| Clock-to-output skew, same clock polarity and same output polarity | 1 | ns |
| Clock-to-output skew, same clock polarity only | 2 | ns |
| Clock-to-output skew, same output polarity only | 2 | ns |
| Clock-to-output skew, different clock polarity and different output polarity | 2 | ns |
| Internal Delay Savings (Note 4) |  |  |
| Propagation delay savings | 2 | ns |
| Clock-to-output delay savings | 3 | ns |
| Ground Bounce (Note 5) |  |  |
| Ground bounce noise level on low output | 0.5 | V |

## Notes:

1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
2. Rise and fall rates are for unloaded outputs.
3. Skew values assume equal output loading.
4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
5. The ground bounce noise level should be added to the static Vol under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

## TYPICAL THERMAL CHARACTERISTICS

Measured at $25^{\circ} \mathrm{C}$ ambient. These parameters are not tested.

| Parameter Symbol | Parameter Description |  | Typ | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | PLCC |  |
| $\theta \mathrm{jc}$ | Thermal impedance, junction to case |  | 10 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
| $\theta \mathrm{ja}$ | Thermal impedance, junction to ambient |  | 33 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
| $\theta_{\text {jima }}$ | Thermal impedance, junction to ambient with air flow | 200 lfpm air | 29 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
|  |  | 400 lfpm air | 27 | ${ }^{\circ} \mathrm{CN}$ |
|  |  | 600 lfpm air | 24 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
|  |  | 800 lfpm air | 23 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |

## Plastic $\theta$ jc Considerations

The data listed for plastic $\theta j c$ are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the $\theta j$ c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, 0jc tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

## MACH230-15/20

## DISTINCTIVE CHARACTERISTICS

- 84 Pins
- 70 Inputs
- 128 Macrocells
- 64 Outputs
- 15 ns tpD Commercial 18 ns tpo Industrial
- 50 MHz fmax external Commercial 40 MHz fmax external Industrial
- 128 Flip-flops; 4 clock choices
- 8 "PAL26V16" blocks with buried macrocells
- Pin-compatible with MACH130, MACH435


## GENERAL DESCRIPTION

The MACH230 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately twelve times the logic macrocell capability of the popular PAL22V10 with no loss of speed.
The MACH230 consists of eight PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.
The MACH230 has two kinds of macrocell: output and buried. The output macrocell provides registered, latched, or combinatorial outputs with programmable
polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the $I / O$ pin for use as an input.
The MACH230 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers for use in synchronizing signals and reducing setup time requirements.


CONNECTION DIAGRAM

## Top View



14132H-2

## Note:

Pin-compatible with MACH130, MACH435.

## PIN DESIGNATIONS

CLKII = Clock or Input
GND = Ground
$1=$ Input
I/O = Input/Output
Vcc = Supply Voltage

## ORDERING INFORMATION

## Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valid Combinations |  |
| :---: | :---: |
| MACH230-15 | JC |
| MACH230-20 |  |

## Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION

## Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valid Combinations |  |
| :---: | :---: |
| MACH230-18 <br> MACH230-24 | JI |

## Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

The MACH230 consists of eight PAL blocks connected by a switch matrix. There are 64 I/O pins and 2 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

## The PAL Blocks

Each PAL block in the MACH230 (Figure 14) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V16" with 8 buried macrocells.
In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

## The Switch Matrix

The MACH230 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.
The MACH230 places a restriction on buried macrocell feedback only. Buried macrocell feedback from one block can be used as an input only to that block or its "sibling" block. Sibling blocks are illustrated in the block diagram on page 80 and in Table 12. Output macrocell feedback is not restricted.

Table 12. Sibling Blocks

| PAL Block | Sibling Block |
| :---: | :---: |
| A | H |
| B | G |
| C | F |
| D | E |
| E | D |
| F | C |
| G | B |
| H | A |

## The Product-Term Array

The MACH230 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset.

## The Logic Allocator

The logic allocator in the MACH230 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 13 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 14 for cluster and macrocell numbers.

Table 13. Logic Allocation

| Macrocell |  | Avallable Clusters |
| :---: | :---: | :---: |
| Output | Buried |  |
| Mo | $\mathrm{M}_{1}$ | $\begin{aligned} & \mathrm{C}_{0}, \mathrm{C}_{1}, \mathrm{C}_{2} \\ & \mathrm{C}_{0}, \mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3} \end{aligned}$ |
| $M_{2}$ | M3 | $\begin{aligned} & \mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4} \\ & \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}, \mathrm{C}_{5} \\ & \hline \end{aligned}$ |
| M | M5 | $\begin{aligned} & C_{3}, C_{4}, C_{5}, C_{6} \\ & C_{4}, C_{5}, C_{6}, C_{7} \end{aligned}$ |
| M6 | $M_{7}$ | $\begin{aligned} & \mathrm{C}_{5}, \mathrm{C}_{6}, \mathrm{C}_{7}, \mathrm{C}_{8} \\ & \mathrm{C}_{6}, \mathrm{C}_{7}, \mathrm{C}_{8}, \mathrm{C}_{9} \end{aligned}$ |
| $\mathrm{MB}_{8}$ | M9 | $\begin{aligned} & \mathrm{C}_{7}, \mathrm{C}_{8}, C_{9}, C_{10} \\ & \mathrm{C}_{8}, \mathrm{C}_{9}, \mathrm{C}_{10}, \mathrm{C}_{11} \end{aligned}$ |
| M 10 | $M_{11}$ | $\begin{aligned} & \mathbf{C}_{9}, \mathbf{C}_{10}, \mathbf{C}_{11}, \mathbf{C}_{12} \\ & \mathbf{C}_{10}, \mathbf{C}_{11}, \mathrm{C}_{12}, \mathbf{C}_{13} \end{aligned}$ |
| M 12 | M ${ }_{13}$ | $\begin{aligned} & \mathrm{C}_{11}, \mathrm{C}_{12}, \mathrm{C}_{13}, \mathrm{C}_{14} \\ & \mathrm{C}_{12}, \mathrm{C}_{13}, \mathrm{C}_{14}, \mathrm{C}_{15} \\ & \hline \end{aligned}$ |
| M 14 | M 15 | $\begin{aligned} & C_{13}, C_{14,} C_{15} \\ & C_{14}, C_{15} \end{aligned}$ |

## The Macrocell

The MACH230 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or T-type, allowing for product-term optimization.
The flip-flops can individually select one of four clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.
The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

## The I/O Cell

The I/O cell in the MACH230 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.
These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.


Figure 14. MACH230 PAL Block

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
With Power Applied . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or I/O
Pin Voltage -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
Static Discharge Voltage . . . . . . . . . . . . . . . . 2001 V
Latchup Current
( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ ) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES

## Commercial (C) Devices

Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Operating in Free Air ................ $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage (Vcc)
with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{IOH}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 |  |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & \mathrm{l}_{\mathrm{L}}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| lih | Input HIGH Current | $\mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\operatorname{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| ILI | Input LOW Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$ (Note 2) |  |  | -10 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {OUT }}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=\operatorname{Max} \\ & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH Or }} \mathrm{V}_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozl | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max } \\ & V_{\text {IN }}=V_{\text {IH Or }} V_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {Out }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$ (Note 3) | -30 |  | -130 | mA |
| lce | Supply Current (Typical) | $\begin{aligned} & \mathrm{VCC}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz} \\ & \text { (Note 4) } \end{aligned}$ |  | 235 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of IIL and lozL (or IIH and lozH).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout $=0.5 V$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ | $\mathrm{~V} C \mathrm{C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 6 | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=2.0 \mathrm{~V}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 8 | pF |

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max |  |
| tpD | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 15 |  | 20 | ns |
|  | Setup Time from Input, I/O, or Feedback to Clock |  |  | D-type | 10 |  | 13 |  | ns |
| ts |  |  |  | T-type | 11 |  | 14 |  | ns |
| th | Register Data Hold Time |  |  |  | 0 |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  | 10 |  | 12 | ns |
| twL | Clock <br> Width |  |  | LOW | 6 |  | 8 |  | ns |
| twh |  |  |  | HIGH | 6 |  | 8 |  | ns |
| $f_{\text {max }}$ | Maximum <br> Frequency <br> (Note 1) | External Feedback | 1/(ts + tco) | D-type | 50 |  | 40 |  | MHz |
|  |  |  |  | T-type | 47.6 |  | 38.5 |  | MHz |
|  |  | Internal Feedback (font) |  | D-type | 66.6 |  | 50 |  | MHz |
|  |  |  |  | T-type | 62.5 |  | 47.6 |  | MHz |
|  |  | No Feedback | 1/(twL $+t_{w H}$ ) |  | 83.3 |  | 62.5 |  | MHz |
| tsL | Setup Time from Input, I/O, or Feedback to Gate |  |  |  | 10 |  | 13 |  | ns |
| tHL | Latch Data Hold Time |  |  |  | 0 |  | 0 |  | ns |
| tao | Gate to Output (Note 3) |  |  |  |  | 11 |  | 12 | ns |
| tawl | Gate Width LOW |  |  |  | 6 |  | 8 |  | ns |
| tpoL | Input, I/O, or Feedback to Output Through Transparent Input or Output Latch |  |  |  |  | 17 |  | 22 | ns |
| tsir | Input Register Setup Time |  |  |  | 2 |  | 2 |  | ns |
| thir | Input Register Hold Time |  |  |  | 2.5 |  | 3 |  | ns |
| tico | Input Register Clock to Combinatorial Output |  |  |  |  | 18 |  | 23 | ns |
| tics | Input Register Clock to Output Register Setup |  |  | D-type | 15 |  | 20 |  | ns |
|  |  |  |  | T-type | 16 |  | 21 |  | ns |
| twCL | Input Register Clock Width |  |  | LOW | 6 |  | 8 |  | ns |
| twich |  |  |  | HIGH | 6 |  | 8 |  | ns |
| $f_{\text {MAXIR }}$ | Maximum Input Register Frequency |  | 1/(twicL |  | 83.3 |  | 62.5 |  | MHz |
| tsil | Input Latch Setup Time |  |  |  | 2 |  | 2 |  | ns |
| $\mathrm{thill}^{\text {l }}$ | Input Latch Hold Time |  |  |  | 2.5 |  | 3 |  | ns |
| tigo | Input Latch Gate to Combinatorial Output |  |  |  |  | 20 |  | 25 | ns |
| tigot | Input Latch Gate to Output Through Transparent Output Latch |  |  |  |  | 22 |  | 27 | ns |
| tsu. | Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate |  |  |  | 12 |  | 15 |  | ns |
| tigs | Input Latch Gate to Output Latch Setup |  |  |  | 16 |  | 21 |  | ns |

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

| Parameter Symbol | Parameter Description | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| twigl | Input Latch Gate Width LOW | 6 |  | 8 |  | ns |
| tPDLL | Input, I/O, or Feedback to Output Through Transparent Input and Output Latches |  | 19 |  | 24 | ns |
| tar | Asynchronous Reset to Registered or Latched Output |  | 20 |  | 25 | ns |
| tarw | Asynchronous Reset Width (Note 1) | 15 |  | 20 |  | ns |
| tarr | Asynchronous Reset Recovery Time (Note 1) | 10 |  | 15 |  | ns |
| tap | Asynchronous Preset to Registered or Latched Output |  | 20 |  | 25 | ns |
| tapw | Asynchronous Preset Width (Note 1) | 15 |  | 20 |  | ns |
| tapR | Asynchronous Preset Recovery Time (Note 1) | 10 |  | 15 |  | ns |
| tea | Input, I/O, or Feedback to Output Enable (Note 3) |  | 15 |  | 20 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  | 15 |  | 20 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
2. See Switching Test Circuit for test conditions.
3. Parameters measured with 32 outputs switching.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\ldots \ldots . \ldots .,-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
with Power Applied .............. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground
-0.5 V to +7.0 V
DC Input Voltage
$\ldots . . . . .$.
DC Output or
$1 / O$ Pin Voltage $\ldots \ldots . . . .$.
Static Discharge Voltage . . . . . . . . . . . . . . . . . . 2001 V
Latchup Current
( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) $\ldots \ldots . . . . . . . . . . . . .200 \mathrm{~mA}$
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## INDUSTRIAL OPERATING RANGES

Ambient Temperature ( $T_{A}$ )
Operating in Free Air . ............ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage ( $V_{c c}$ ) with
Respect to Ground . . . . . . . . . . . . . . +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Output HIGH Voltage | $\begin{aligned} & l_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathbb{N}}=\mathrm{V}_{\mathbb{H}} \text { or } \mathrm{V}_{\mathbb{I}} \end{aligned}$ | 2.4 |  |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & l_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  | 0.8 | V |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Leakage Current | $\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}$ (Note 2) |  |  | 10 | $\mu \mathrm{A}$ |
| 1 l | Input LOW Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}$ (Note 2) |  |  | -10 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {OUT }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }}(\text { Note 2 }) \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozL | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V}, V_{\mathrm{CC}}=\text { Max } \\ & V_{I N}=V_{I H} \text { or } V_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=\mathrm{Max}$ ( Note 3 ) | -30 |  | -130 | mA |
| Icc | Supply Current (Typical) | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz}$ (Note 4) |  | 235 |  | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of $I_{L L}$ and $l_{\text {OzL }}$ (or $I_{H}$ and $l_{\text {ozH }}$ ).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

AMD
CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{N}}=2.0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{f}=1 \mathrm{MHz}$ | 6 | pF |
| $\mathrm{C}_{\mathrm{OU}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=2.0 \mathrm{~V}$ | 8 | pF |  |

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  |  |  | -24 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max |  |
| tPD | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 18 |  | 24 | ns |
| ts | Setup Time from Input, I/O, or Feedback to Clock |  |  | D-type | 12 |  | 16 |  | ns |
|  |  |  |  | T-type | 13.5 |  | 17 |  | ns |
| $\mathrm{th}_{\mathrm{H}}$ | Register Data Hold Time |  |  |  | 0 |  | 0 |  | ns |
| tco | Clock to Output (Note 3) |  |  |  |  | 12 |  | 14.5 | ns |
| twL | Clock Width |  |  | LOW | 7.5 |  | 10 |  | ns |
| twh |  |  |  | HIGH | 7.5 |  | 10 |  | ns |
| $f_{\text {max }}$ | Maximum Frequency (Note 1) | External Feedback | 1/(ts + too) | D-type | 40 |  | 32 |  | MHz |
|  |  |  |  | T-type | 38 |  | 30.5 |  | MHz |
|  |  | Internal Feedback (fcnt) |  | D-type | 53 |  | 38 |  | MHz |
|  |  |  |  | T-type | 44 |  | 34.5 |  | MHz |
|  |  | No Feedback | 1/(tw + twh ) |  | 66.5 |  | 50 |  | MHz |
| tsL | Setup Time from Input, I/O, or Feedback to Gate |  |  |  | 12 |  | 16 |  | ns |
| $\mathrm{t}_{\mathrm{HL}}$ | Latch Data Hold Time |  |  |  | 0 |  | 0 |  | ns |
| tgo | Gate to Output (Note 3) |  |  |  |  | 13.5 |  | 14.5 | ns |
| taw | Gate Width LOW |  |  |  | 7.5 |  | 10 |  | ns |
| tpol | Input, I/O, or Feedback to Output Through Transparent Input or Output Latch |  |  |  |  | 20.5 |  | 26.5 | ns |
| $\mathrm{tsIR}^{\text {d }}$ | Input Register Setup Time |  |  |  | 2.5 |  | 2.5 |  | ns |
| $t_{\text {HIR }}$ | Input Register Hold Time |  |  |  | 3.5 |  | 4 |  | ns |
| tico | Input Register Clock to Combinatorial Output |  |  |  |  | 22 |  | 28 | ns |
| tics | Input Register Clock to Output Register Setup |  |  | D-type | 18 |  | 24 |  | ns |
|  |  |  |  | T-type | 19.5 |  | 25.5 |  | ns |
| twicl | Input Register Clock Width |  |  | LOW | 7.5 |  | 10 |  | ns |
| twich |  |  |  | HIGH | 7.5 |  | 10 |  | ns |
| $\mathrm{f}_{\text {MAXIR }}$ | Maximum Input Register Frequency |  | 1/(twicl + twic |  | 66.5 |  | 50 |  | MHz |
| tsil | Input Latch Setup Time |  |  |  | 2.5 |  | 2.5 |  | ns |
| tHHL | Input Latch Hold Time |  |  |  | 3.5 |  | 4 |  | ns |
| tigo | Input Latch Gate to Combinatorial Output |  |  |  |  | 24 |  | 30 | ns |
| tigol | Input Latch Gate to Output Through Transparent Output Latch |  |  |  |  | 26.5 |  | 32.5 | ns |
| tsul | Setup Time from Input, I/O, or Feedback Through Transparent input Latch to Output Latch Gate |  |  |  | 14.5 |  | 18 |  | ns |
| tigs | Input Latch Gate to Output Latch Setup |  |  |  | 19.5 |  | 25.5 |  | ns |
| twigl | Input Latch Gate Width LOW |  |  |  | 7.5 |  | 10 |  | ns |
| tpdil | Input, I/O, or Feedback to Output Through Transparent Input and Output Latches |  |  |  |  | 23 |  | 29 | ns |

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

| Parameter Symbol | Parameter Description | -18 |  | -24 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $t_{\text {AR }}$ | Asynchronous Reset to Registered or Latched Output |  | 24 |  | 30 | ns |
| tarw | Asynchronous Reset Width (Note 1) | 18 |  | 24 |  | ns |
| tanR | Asynchronous Reset Recovery Time (Note 1) | 12 |  | 18 |  | ns |
| tap | Asynchronous Preset to Registered or Latched Output |  | 24 |  | 30 | ns |
| tapw | Asynchronous Preset Width (Note 1) | 18 |  | 24 |  | ns |
| tapr | Asynchronous Preset Recovery Time (Note 1) | 12 |  | 18 |  | ns |
| tea | Input, I/O, or Feedback to Output Enable (Note 3) |  | 18 |  | 24 | ns |
| ter | Input, 1/O, or Feedback to Output Disable (Note 3) |  | 18 |  | 24 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
2. See Switching Test Circuit for test conditions.
3. Parameters measured with 32 outputs switching.

## TYPICAL SWITCHING CHARACTERISTICS

$\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. These parameters are not tested.


14132H-4

## Derating for Number of Outputs Switching

## Note:

Applies to tpd, tco. Calculate as:
$t_{\text {derated }}=t_{32} \mathrm{O} / \mathrm{P}+\Delta t_{\text {os }}$
Data sheet numbers ( $\mathrm{t} 32 \mathrm{O} / \mathrm{P}$ ) are specified at 32 outputs switching


14132F-005A

## Capacitive Load Derating

## Note:

Applies to all AC specifications and rise and fall times. Calculate as:
$t_{\text {derated }}=t_{35} \mathrm{pF}+\Delta t_{D L}$
Data sheet numbers ( t 35 pF ) are specified with 35 pF .
For typical rise and fall rates, use $1 \mathrm{~V} / \mathrm{ns}$ at 35 pF .

TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS
$V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Output, LOW


Output, HIGH


Input

## TYPICAL Icc CHARACTERISTICS

## $\mathrm{V} c \mathrm{c}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.
Actual Icc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.
Maximum frequency shown uses internal feedback and a D-type register.

## TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

| Parameter <br> Symbol | Parameter Description | Typ | Units |
| :---: | :--- | :---: | :---: |
| Icco | Base static Icc | 210 | mA |
| is | Incremental input current | 29 | $\mu \mathrm{~A} / \mathrm{MHz}$ |
| is | Incremental current per PAL block | 26 | $\mu \mathrm{AMHz}$ |
| io | Incremental output current | 102 | $\mu \mathrm{~A} / \mathrm{MHz}$ |
| iv | Voltage dependence | 38 | $\% \mathrm{~N}$ |
| iT | Temperature dependence | -0.13 | $\% /{ }^{\circ} \mathrm{C}$ |

## TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

| Parameter Description | Typ | Units |
| :---: | :---: | :---: |
| Delay Minimums (Note 1) |  |  |
| Combinatorial propagation delay minimum | 3 | ns |
| Clock-to-output delay minimum | 2 | ns |
| Edge Rates (Note 2) |  |  |
| Rise rate | 1 | $\mathrm{V} / \mathrm{ns}$ |
| Fall rate | 1 | V/ns |
| Skew (Note 3) |  |  |
| Clock-to-output skew, same clock polarity and same output polarity | 1 | ns |
| Clock-to-output skew, same clock polarity only | 2 | ns |
| Clock-to-output skew, same output polarity only | 2 | ns |
| Clock-to-output skew, different clock polarity and different output polarity | 2 | ns |
| Internal Delay Savings (Note 4) |  |  |
| Propagation delay savings | 2 | ns |
| Clock-to-output delay savings | 3 | ns |
| Ground Bounce (Note 5) |  |  |
| Ground bounce noise level on low output | 0.5 | V |

## Notes:

1. Minimum delays shown anticipate some future technology improvements, but it cannot be guaranteed that process and design changes will not increase the best-case performance beyond the values below.
2. Rise and fall rates are for unloaded outputs.
3. Skew values assume equal output loading.
4. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
5. The ground bounce noise level should be added to the static Vol under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

## TYPICAL THERMAL CHARACTERISTICS

Measured at $25^{\circ} \mathrm{C}$ ambient. These parameters are not tested.

| Parameter Symbol | Parameter Description |  | Typ | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | PLCC |  |
| $\theta_{\mathrm{j}}$ | Thermal impedance, junction to case |  | 5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8ja | Thermal impedance, junction to ambient |  | 20 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {jma }}$ | Thermal impedance, junction to ambient with air flow | 200 lfpm air | 17 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
|  |  | 400 lfpm air | 14 | ${ }^{\circ} \mathrm{C} M$ |
|  |  | 600 lfpm air | 12 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 800 Ifpm air | 10 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Plastic $\theta j$ c Considerations

The data listed for plastic $\theta j c$ are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the $\theta j \mathrm{c}$ measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, 0jc tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

# Asynchronous MACH Devices 

## ASYNCHRONOUS MACH DEVICES

The MACH215 is a MACH device designed for use in asynchronous applications as well as in synchronous ones. In addition to having the two global clocks present in the MACH210, each output macrocell can also be clocked by its own individual product term. The polarity of all clock signals, including the global clocks, is programmable for each macrocell. Individual asynchronous reset, asynchronous preset, and three-state prod-uct-term controls are also provided for each macrocell.

Each I/O pin is also capable of being registered or latched as an input, with the register or latch being driven by one of the two global clock signals. The polarity of the clock signals is also programmable for each input macrocell.

The MACH215 is a 44-pin device with 32 output macrocells and 32 input macrocells. It is provided in a PLCC package.

## Functional Description

The MACH215 has a structure fundamentally very similar to that of the other MACH devices.
The fundamental architecture of the MACH devices consists of several PAL blocks interconnected by a switch matrix. The switch matrix allows communication between PAL blocks, and routes inputs to the PAL blocks. Together the PAL blocks and switch matrix allow the logic designer to create large designs in a single device instead of multiple devices.
Most pins are I/O pins that can be used as inputs, outputs, or bidirectional pins. There are some dedicated input pins, but all macrocells have internal feedback, allowing the pin to be used as an input if the macrocell signal is not needed externally.

The key to being able to make effective use of these devices lies in the interconnect schemes used. Because of the use of programmable interconnections, the productterm arrays have been decoupled from the switch matrix, the macrocells, and the I/O pins. This provides much greater flexibility, and allows designs to be placed and routed efficiently and quickly.
The internal architecture is such that all signals incur the same delays, regardless of routing. This means that the performance of a design is design-independent, and is known before the design is even begun.

## The PAL Blocks

The PAL blocks can be viewed as independent PAL devices on the chip. This provides for logic functions that need the complete interconnect that a PAL device provides. The PAL blocks communicate with each other only through the switch matrix.

Each PAL block contains a product-term array, a logic allocator, macrocells, and I/O cells. The product-term array generates the basic logic, although the number of product terms per macrocell is variable. The logic allocator distributes the product terms to the macrocells. This allows the distribution of product terms as required by the design. The macrocell configures the signal, and the I/O cell delivers the final signal to the output pin.

## The Switch Matrix

The switch matrix takes all dedicated inputs, I/O feedback signals, and buried feedback signals and routes them as needed to the various PAL blocks. Feedback signals that only return to the same PAL block still go through the switch matrix. This provides a way for the PAL blocks to communicate with each other with consistent, predictable delays. It is the switch matrix which makes the MACH devices more than just multiple PAL devices on a single chip.
For designs that consist of smaller functional units that are connected together, the PAL blocks provide the routing software with local full connectivity for each unit, connected by the switch matrix. For designs that are larger in scope, the switch matrix allows the designer to think of the device not as a collection of blocks, but as a single programmable device; the software partitions the design into the PAL blocks through the switch matrix so that the designer does not have to be concerned with the internal organization.

## The Product-Term Array

The product-term array consists of a number of product terms that form the basis of the logic being implemented. The inputs to the AND gates come from the switch matrix, and are provided in both true and complement forms for efficient logic implementation.
Because the number of product terms allocated to each macrocell is not fixed, the full sum of products is not realized in the array. The product terms drive the logic allocator, which allocates the product terms to the appropriate macrocells.

In addition to product terms for use in generating logic, product terms are also provided for clock, asynchronous reset, asynchronous preset, and output enable controls for each output macrocell.

## The Logic Allocator

The logic allocator (Figure 15) is a block within which different product terms are allocated to the appropriate macrocells in groups of four product terms called "product term clusters". The availability and distribution of product term clusters is automatically considered by the software as it places and routes functions within the PAL block. The size of the product term clusters has been designed to provide high utilization of product terms. Complex functions using many product terms are possible. Yet when functions use few product terms, there will be a minimal number of unused-or wasted-product terms left over.
The product term clusters do not "wrap" around the logic block. This means that the macrocells at the ends of the block have fewer product terms available. Please refer to the individual product data sheets for details.

## The Macrocell

There are two types of macrocell in the MACH215: output macrocells and input macrocells. The output macrocell takes the logic of the device and provides it to I/O pins and/or provides feedback for additional logic generation. The input macrocell allows I/O pins to be configured as registered or latched inputs.
The output macrocell (Figure 16) can generate registered or combinatorial outputs. In addition, a transpar-ent-low latched configuration is provided. If used, the register can be configured as a T-type or a D-type flip-flop. Register and latch functionality is defined in Table 14. Programmable polarity and the T-type flip-flop both give the software a way to minimize the number of product terms needed. These choices can be made automatically by the software when it fits the design into the device.

Table 14. Register/Latch Operation

| Configuration | D/T | CLK/LE | $\mathbf{Q}_{+}$ |
| :--- | :---: | :---: | :---: |
| D-Register | X | $0,1, \downarrow(\uparrow)$ | Q |
|  | 0 | $\uparrow(\downarrow)$ | 0 |
|  | 1 | $\uparrow(\downarrow)$ | 1 |
| T-Register | X | $0,1, \downarrow(\uparrow)$ | Q |
|  | 0 | $\uparrow(\downarrow)$ | Q |
|  | 1 | $\uparrow(\downarrow)$ | Q |
| Latch | X | $1(0)$ | Q |
|  | 0 | $0(1)$ | 0 |
|  | 1 | $0(1)$ | 1 |

*Polarity of CLKILE can be programmed.

The output macrocell sends its output back to the switch matrix, via internal feedback, and to the I/O cell. The feedback is always available regardless of the configuration of the I/O cell. This allows for buried combinatorial or registered functions, freeing up the I/O pins for use as inputs if not needed as outputs. The basic output macrocell configurations are shown in Figure 17.

The clock/latch-enable for each individual output macrocell can be driven by one of four signals. Two of the signals are provided by the global clock pin CLKo/LE; either polarity may be chosen. The other two signals come from a product term provided for each output macrocell. Either polarity of the logic generated by the product term can be chosen. The global clock pin is also available as an input, although care must be taken when a signal acts as both clock and input to the same device.
Each individual output macrocell also has a product term for asynchronous reset and a product term for asynchronous preset. This means that any register or latch may be reset or preset without affecting any other register or latch in the device. The functionality of the flip-flops with respect to initialization is illustrated in Table 15.

Table 15. Asynchronous Reset/Preset Operation

| AR | AP | CLK/LE | Q+ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $X$ | See Table 12 |
| 0 | 1 | $X$ | 1 |
| 1 | 0 | $X$ | 0 |
| 1 | 1 | $X$ | 0 |

The input macrocell (Figure 18) consists of a flip-flop that can be used to provide registered or latched inputs. The flip-flop can be clocked by either polarity of one of the two global clock/latch-enable pins.
No reset or preset is provided for these flip-flops. If combinatorial inputs are desired, this macrocell is not used, and the feedback from the I/O pin is used directly. Both the I/O pin feedback and the output of the input register or latch are always available to the switch matrix.
Possible input macrocell configurations are shown in Figure 19.


Figure 15. Product Term Clusters and the Logic Allocator


Figure 16. Output Macrocell

The I/O cell (Figure 20) provides a three-state output buffer. The three-state control is provided by an individual product term for each I/O cell. Depending on the logic programmed onto this product term, the I/O pin can be configured as an output, an input, or a bidirectional pin. The feedback from the l/O pin is always available to the switch matrix, regardless of the state of the output buffer or the output macrocell.

## Register Preload

All registers on the MACH devices can be preloaded from the I/O pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

## Observability

In addition to the control offered by preload, testing requires observability of the internal state of the device following a sequence of vectors. The MACH devices offer an observability feature that allows the user to send hidden buried register values to observable output pins.

For macrocells that are configured as combinatorial, the observability function suppresses the selection of the combinatorial output by forcing the macrocell output multiplexer into registered output mode. The observability function allows observation of the associated registers by overriding the output enable control and enabling the output buffer.

## Power-up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. The actual values of the outputs of

## amd

the MACH devices will depend on the configuration of the macrocell. The Vcc rise must be monotonic and the reset delay time is $10 \mu \mathrm{~s}$ maximum.

## Security Bit

A security bit is provided on the MACH devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit, but test vectors containing preload can be used independently of the security bit. The bit can only be erased in conjunction with the array during an erase cycle.

## Programming and Erasing

The MACH devices can be programmed on standard logic programmers. They may also be erased to reprogram a previously configured device with a new program. Erasure is automatically performed by the programming hardware. No special erase operation is required.

## Quality and Testability

The MACH devices offer a very high level of built-in quality. The fact that the device is erasable allows direct
verification of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

## Technology

The MACH devices are fabricated with AMD's advanced electrically-erasable floating-gate $0.8-\mu \mathrm{m}$ CMOS technology. This provides the devices with performance and power consumption that are unmatched in the industry. The floating gate cells rely on Fowler-Nordheim tunneling to charge the gate, and have long proven their endurance and reliability. 20 -year data retention is provided over operating conditions when devices are programmed on approved programmers.
The substrate of these devices is grounded, providing for a more efficient circuit. In addition, this provides substrate clamp diodes at all inputs, making them more immune to noisy input signals.
Input and I/O pins all have built-in pull-up resistors that provide a default input value when a pin is disconnected, although it is recommended that unused pins be tied HIGH or LOW.


Figure 17. Output Macrocell Configurations


14051H-11
Figure 18. Input Macrocell


Figure 19. Input Macrocell Configurations


Figure 20. I/O Cell

## FINAL

## MACH215-12/15/20

## DISTINCTIVE CHARACTERISTICS

- 44 Pins
- 32 Output Macrocells
- 32 Input Macrocells
- Product terms for:
- Individual flip-flop clock
- Individual asynchronous reset, preset
- Individual output enable
- 12 ns tpd Commercial
14.5 ns tpo Industrial

67 MHz fmax external Commercial 42 MHz fmax external Industrial<br>38 Inputs with pull-up resistors<br>32 Outputs<br>64 Flip-flops<br>- 4 "PAL22RA8" blocks with buried macrocells<br>Pin-compatible with MACH110, MACH210

## GENERAL DESCRIPTION

The MACH215 is a member of AMD's high-performance EE CMOS MACH device family. This device has approximately three times the capability of the popular PAL20RA10 with no loss of speed.

The MACH215 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL22RA8" structures complete with product-term arrays and programmable macrocells, individual register control product terms, and input registers. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH215 has two kinds of macrocell: output and input. The MACH215 output macrocell provides registered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. Each macrocell has its own dedicated clock, asynchronous reset, and asynchronous preset control. The polarity of the clock signal is programmable. All output macrocells can be connected to an I/O cell.
The MACH215 has dedicated input macrocells which provide input registers or latches for synchronizing input signals and reducing setup time requirements.

AMD
BLOCK DIAGRAM


16751D-1

CONNECTION DIAGRAM
Top View


16751D-2

Note:
Pin-compatible with MACH110, MACH210.

## PIN DESIGNATIONS

```
CLKI = Clock or Input
GND = Ground
I = Input
I/O = Input/Output
Vcc = Supply Voltage
```


## ORDERING INFORMATION

## Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valid Combinations |  |
| :--- | :---: |
| MACH215-12 |  |
| MACH215-15 | JC |
| MACH215-20 |  |

## Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION

## Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valid Combinations |  |
| :--- | :---: |
| MACH215-14 |  |
| MACH215-18 | JI |
| MACH215-24 |  |

## Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

AMD

## FUNCTIONAL DESCRIPTION

The MACH215 consists of four asynchronous PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are also two additional global clock pins that can be used as dedicated inputs. This device provides two kinds of macrocell: output macrocells and input macrocells. This adds greater logic density without affecting the number of pins.

## The PAL Blocks

Each PAL block in the MACH215 (Figure 21) contains a 64-product-term array, a logic allocator, 8 output macrocells, 8 input macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22RA8" with 8 input macrocells. All flip-flops within the device can operate independently.

## The Switch Matrix

The MACH215 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

## The Product-term Array

The MACH215 product-term array consists of 32 product terms for logic use and 32 product terms for generating macrocell control signals.

## The Logic Allocator

The logic allocator in the MACH215 takes the 32 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 16 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 21 for cluster and macrocell numbers.

Table 16. Logic Allocation

| Output Macrocell | Avallable <br> Clusters |
| :---: | :---: |
| $M_{0}$ | $\mathrm{C}_{0}, \mathrm{C}_{1}$ |
| $\mathrm{M}_{1}$ | $\mathrm{C}_{0}, \mathrm{C}_{1}, \mathrm{C}_{2}$ |
| $\mathrm{M}_{2}$ | $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}$ |
| $\mathrm{M}_{3}$ | $\mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}$ |
| $\mathrm{M}_{4}$ | $\mathrm{C}_{3}, \mathrm{C}_{4}, \mathrm{C}_{5}$ |
| $\mathrm{M}_{5}$ | $\mathrm{C}_{4}, \mathrm{C}_{5}, \mathrm{C}_{6}$ |
| $M_{6}$ | $\mathrm{C}_{5}, \mathrm{C}_{6}, \mathrm{C}_{7}$ |
| $\mathrm{M}_{7}$ | $\mathrm{C}_{6}, \mathrm{C}_{7}$ |

## The Macrocell

The MACH215 has two types of macrocell: output and input. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flip-flop. The registers can be configured as D-type or T-type, allowing for product-term optimization.
The flip-flops can individually select either polarity of one of two clock/gate sources: a dedicated product term and a global clock pin. The registers can therefore be clocked on either edge of the clock signal. The latch can hold its data when the gate input is LOW, and be transparent when the gate input is HIGH; or the opposite relationship can be used. The flip-flops can also be asynchronously initialized with the individual asynchronous reset and preset product terms.

The input macrocells can be used to register or latch the input signal. The clock or latch enable can be driven by either polarity of either of the two global clock/latchenable pins.

## The I/O Cell

The I/O cell in the MACH215 consists of a three-state output buffer. The three-state buffer is controlled by a separate product term. This choice makes it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus. The choice can be made independently for each pin.


Figure 21. MACH215 PAL Block

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
with Power Applied . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or I/O
Pin Voltage -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Latchup Current
( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ ) 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES

## Commercial (C) Devices

Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) Operating
in Free Air
$0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage (Vcc) with
Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{IOH}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 |  |  | V |
| Vol | Output LOW Voltage | $\begin{aligned} & \text { loL }=24 \mathrm{~mA}, \mathrm{~V}_{\mathrm{cC}}=\mathrm{Min} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } V_{\text {IL }} \text { (Note 1) } \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2) | 2.0 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW <br> Voltage for all Inputs (Note 2) |  |  | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$ (Note 3) |  |  | 10 | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$ ( Note 3) |  |  | -100 | $\mu \mathrm{A}$ |
| lozH | Off-State Output Leakage Current HIGH | $\begin{aligned} & \text { Vout }=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH O }} \mathrm{V}_{\text {IL }}(\text { Note } 3) \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozz | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max } \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V_{\text {IL }} \text { (Note 3) } \end{aligned}$ |  |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=\mathrm{Max}$ (Note 4) | -30 |  | -160 | mA |
| lce | Supply Current (Typical) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz} \\ & \text { (Note 5) } \end{aligned}$ |  | 95 |  | mA |

## Notes:

1. Total loL for one PAL block should not exceed 128 mA.
2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
3. I/O pin leakage is the worst case of IIL and lozl (or IIH and lozH).
4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
5. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ | $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, <br> $\mathrm{f}=1 \mathrm{MHz}$ | 6 | pF |
| Cour | Output Capacitance | $\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}$ |  | 8 | pF |

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -12 |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| tpD | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  | 3 | 12 | 3 | 15 | 3 | 20 | ns |
| tsA | Setup Time from Input, I/O, or Feedback to Product Term Clock |  |  | D-type | 5 |  | 6 |  | 8 |  | ns |
|  |  |  |  | T-type | 6 |  | 7 |  | 9 |  | ns |
| $\mathrm{t}_{\text {HA }}$ | Register Data Hold Time Using Product Term Clock |  |  |  | 5 |  | 6 |  | 8 |  | ns |
| tcoa | Product Term Clock to Output (Note 3) |  |  |  | 4 | 14 | 4 | 18 | 4 | 22 | ns |
| twha | Product Term, Clock Width |  |  | LOW | 8 |  | 9 |  | 12 |  | ns |
| twha |  |  |  | HIGH | 8 |  | 9 |  | 12 |  | ns |
| $f_{\text {maxa }}$ | Maximum <br> Frequency Using <br> Product <br> Term Clock <br> (Note 1) | ter | $1 /(t a s+\operatorname{tcos})$ | D-type | 52.6 |  | 41.7 |  | 33.3 |  | MHz |
|  |  |  | (tsa + tcoa | T-type | 50 |  | 40 |  | 32.2 |  | MHz |
|  |  |  |  | D-type | 58.8 |  | 45.5 |  | 35.7 |  | MHz |
|  |  | Internal Feedback (f) | CNTA) | T-type | 55.6 |  | 43.5 |  | 34.5 |  | MHz |
|  |  | No Feedback | 1/(twLA + twha) |  | 62.5 |  | 55.6 |  | 41.7 |  | MHz |
| tss | Setup Time from Input, I/O, or Feedback to Global Clock |  |  | D-type | 7 |  | 10 |  | 13 |  | ns |
|  |  |  |  | T-type | 8 |  | 11 |  | 14 |  | ns |
| ths | Register Data Hold Time Using Global Clock |  |  |  | 0 |  | 0 |  | 0 |  | ns |
| tcos | Global Clock to Output (Note 3) |  |  |  | 2 | 8 | 2 | 10 | 2 | 12 | ns |
| twis | Global Clock Width |  |  | LOW | 6 |  | 6 |  | 8 |  | ns |
| twhs |  |  |  | HIGH | 6 |  | 6 |  | 8 |  | ns |
| $f_{\text {maxs }}$ | Maximum <br> Frequency <br> Using <br> Global <br> Clock <br> (Note 1) |  |  | D-type | 66.7 |  | 50 |  | 40 |  | MHz |
|  |  | External Feedback | 1/(tss + tcos) | T-type | 62.5 |  | 47.6 |  | 38.5 |  | MHz |
|  |  | Internal Feedback (fCNTS) |  | D-type | 83.3 |  | 66.6 |  | 50 |  | MHz |
|  |  |  |  | T-type | 76.9 |  | 62.5 |  | 47.6 |  | MHz |
|  |  | No Feedback | 1/(twLs + twhs) |  | 83.3 |  | 83.3 |  | 62.5 |  | MHz |
| tsLA | Setup Time from Input, I/O, or Feedback to Product Term Gate |  |  |  | 5 |  | 6 |  | 8 |  | ns |
| thla | Latch Data Hold Time Using Product Term Clock |  |  |  | 5 |  | 6 |  | 8 |  | ns |
| tGoa | Product Term Gate to Output (Note 3) |  |  |  |  | 16 |  | 19 |  | 22 | ns |
| tawa | Product Term Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent) |  |  |  | 8 |  | 9 |  | 12 |  | ns |
| tsts | Setup Time from Input, I/O, or Feedback to Global Gate |  |  |  | 7 |  | 10 |  | 13 |  | ns |
| this | Latch Data Hold Time Using Global Gate |  |  |  | 0 |  | 0 |  | 0 |  | ns |
| tgos | Gate to Output (Note 3) |  |  |  |  | 10 |  | 11 |  | 12 | ns |
| taws | Global Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent) |  |  |  | 6 |  | 6 |  | 8 |  | ns |

AMD

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)

| Parameter Symbol | Parameter Description |  |  | -12 |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| tpDL | Input, I/O, or Feedback to Output Through Transparent Input or Output Latch |  |  |  | 14 |  | 17 |  | 22 | ns |
| tsIR | Input Register Setup Time |  |  | 2 |  | 2 |  | 2 |  | ns |
| thir | Input Register Hold Time |  |  | 2 |  | 2.5 |  | 3 |  | ns |
| tico | Input Register Clock to Combinatorial Output |  |  |  | 15 |  | 18 |  | 23 | ns |
| tics | Input Register Clock to Output Register Setup |  | D-type | 12 |  | 15 |  | 20 |  | ns |
|  |  |  | T-type | 13 |  | 16 |  | 21 |  | ns |
| twict | Input Register Clock Width |  | LOW | 6 |  | 6 |  | 8 |  | ns |
| twich |  |  | HIGH | 6 |  | 6 |  | 8 |  | ns |
| $\mathrm{fmaxiR}^{\text {a }}$ | Maximum Input Register Frequency ${ }^{\text {a }}$ 1/(twICL + twich) |  |  | 83.3 |  | 83.3 |  | 62.5 |  | MHz |
| tsil | Input Latch Setup Time |  |  | 2 |  | 2 |  | 2 |  | ns |
| thil | Input Latch Hold Time |  |  | 2 |  | 2.5 |  | 3 |  | ns |
| tigo | Input Latch Gate to Combinatorial Output |  |  |  | 17 |  | 20 |  | 25 | ns |
| tigol | Input Latch Gate to Output Through Transparent Output Latch |  |  |  | 19 |  | 22 |  | 27 | ns |
| tsLLA | Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate |  |  | 7 |  | 8 |  | 10 |  | ns |
| tigsa | Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate |  |  | 7 |  | 8 |  | 10 |  | ns |
| tsus | Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Global Output Latch Gate |  |  | 9 |  | 12 |  | 15 |  | ns |
| tigss | Input Latch Gate to Output Latch Setup Using Global Output Latch Gate |  |  | 13 |  | 16 |  | 21 |  | ns |
| twigl | Input Latch Gate Width LOW |  |  | 6 |  | 6 |  | 8 |  | ns |
| tpdL | Input, I/O, or Feedback to Output Through Transparent Input and Output Latches |  |  |  | 16 |  | 19 |  | 24 | ns |
| taR | Asynchronous Reset to Registered or Latched Output |  |  |  | 16 |  | 20 |  | 25 | ns |
| tarw | Asynchronous Reset Width (Note 1) |  |  | 12 |  | 15 |  | 20 |  | ns |
| tara | Asynchronous Reset Recovery Time (Note 1) |  |  | 8 |  | 10 |  | 15 |  | ns |
| $\mathrm{tap}_{\text {P }}$ | Asynchronous Preset to Registered or Latched Output |  |  |  | 16 |  | 20 |  | 25 | ns |
| tapw | Asynchronous Preset Width (Note 1) |  |  | 12 |  | 15 |  | 20 |  | ns |
| tapa | Asynchronous Preset Recovery Time (Note 1) |  |  | 8 |  | 10 |  | 15 |  | ns |
| tea | Input, 1/O, or Feedback to Output Enable (Note 3) |  |  | 2 | 12 | 2 | 15 | 2 | 20 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  |  | 2 | 12 | 2 | 15 | 2 | 20 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
2. See Switching Test Circuit for test conditions. Switching waveforms illustrate true clocks only. Switching waveforms can be used to illustrate both synchronous and asynchronous clock timing. For example, tss is the ts parameter for synchronous clocks and tSA is the $t_{S}$ parameter for asynchronous clocks.
3. Parameters measured with 16 outputs switching.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
with Power Applied . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$
DC Output or
I/O Pin Voltage -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$
Static Discharge Voltage 2001 V
Latchup Current

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## INDUSTRIAL OPERATING RANGES

Ambient Temperature ( $T_{A}$ )
Operating in Free Air $\qquad$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Supply Voltage ( $V_{c c}$ ) with
Respect to Ground . . . . . . . . . . . . . . +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{IOH}_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathbb{N}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 2.4 |  |  | V |
| VoL | Output LOW Voltage | $\begin{aligned} & \mathrm{IOL}^{2}=24 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { (Note 1) } \end{aligned}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2) | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 2) |  |  | 0.8 | V |
| lit | Input HIGH Leakage Current | $\mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=\mathrm{Max}$ (Note 3) |  |  | 10 | $\mu \mathrm{A}$ |
| ILL | Input LOW Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=\mathrm{Max}$ (Note 3) |  |  | -100 | $\mu \mathrm{A}$ |
| lozH | Off-State Output Leakage Current HIGH | $\begin{aligned} & \begin{array}{l} V_{\text {out }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\ \mathrm{~V}_{\text {IN }} \end{array} \mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}(\text { Note } 3) \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozz | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {OUT }}=0 V_{,} V_{\text {CC }}=\text { Max } \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$ (Note 4) | -30 |  | -160 | mA |
| Icc | Supply Current (Typical) | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=25 \mathrm{MHz}$ (Note 5) |  | 95 |  | mA |

## Notes:

1. Total loL for one PAL block should not exceed 128 mA .
2. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
3. I/O pin leakage is the worst case of $I_{I L}$ and $l_{\text {ozl }}$ (or $I_{I_{H}}$ and $l_{O Z H}$ ).
4. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. Vout $=0.5 V$ has been chosen to avoid test problems caused by tester ground degradation.
5. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

AMD
CAPACITANCE (Note 1)

| Parameter Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Clin}^{\text {N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{N}}=2.0 \mathrm{~V}$ | $\begin{aligned} & V_{c C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \\ & f=1 \mathrm{MHz} \end{aligned}$ | 6 | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\text {Out }}=2.0 \mathrm{~V}$ |  | 8 | pF |

SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -14 |  | -18 |  | -24 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| tpD | Input, I/O, or Feedback to Combinatorial Output (Note 3) |  |  |  |  | 14.5 |  | 18 |  | 24 | ns |
| tsa | Setup Time from Input, I/O, or Feedback to Product Term Clock |  |  | D-type | 6 |  | 7.5 |  | 10 |  | ns |
|  |  |  |  | T-type | 7.5 |  | 8.5 |  | 11 |  | ns |
| $t_{\text {HA }}$ | Register Data Hold Time Using Product Term Clock |  |  |  | 6 |  | 7.5 |  | 10 |  | ns |
| $t_{\text {coa }}$ | Product Term Clock to Output (Note 3) |  |  |  |  | 17 |  | 22 |  | 26.5 | ns |
| twLa | Product Term, Clock Width |  |  | LOW | 10 |  | 11 |  | 15 |  | ns |
| twha |  |  |  | HIGH | 10 |  | 11 |  | 15 |  | ns |
| $f_{\text {maxs }}$ | Maximum <br> Frequency <br> Using <br> Product <br> Term Clock <br> (Note 1) | Exter | $1 /(t s a+t+0 a)$ | D-type | 42 |  | 33 |  | 26.5 |  | MHz |
|  |  |  | ( | T-type | 40 |  | 32 |  | 25.5 |  | MHz |
|  |  |  |  | D-type | 47 |  | 36 |  | 28.5 |  | MHz |
|  |  | Internal Feedback | CNTA) | T-type | 44 |  | 34.5 |  | 27.5 |  | MHz |
|  |  | No Feedback | 1/(twL + twha $^{\text {a }}$ |  | 50 |  | 44.5 |  | 33 |  | MHz |
| tss | Setup Time from Input, I/O, or Feedback to Global Clock |  |  | D-type | 8.5 |  | 12 |  | 16 |  | ns |
|  |  |  |  | T-type | 10 |  | 13.5 |  | 17 |  | ns |
| $t_{\text {HS }}$ | Register Data Hold Time Using Global Clock |  |  |  | 0 |  | 0 |  | 0 |  | ns |
| tcos | Global Clock to Output (Note 3) |  |  |  |  | 10 |  | 12 |  | 14.5 | ns |
| twis | Global Clock Width |  |  | LOW | 7.5 |  | 7.5 |  | 10 |  | ns |
| twhs |  |  |  | HIGH | 7.5 |  | 7.5 |  | 10 |  | ns |
| $f_{\text {maxs }}$ | Maximum <br> Frequency Using Global Clock (Note 1) |  |  | D-type | 53 |  | 40 |  | 32 |  | MHz |
|  |  | External Feedback | 1/(tss $+1 \cos$ ) | T-type | 50 |  | 38 |  | 30.5 |  | MHz |
|  |  |  |  | D-type | 66.5 |  | 53 |  | 40 |  | MHz |
|  |  | Internal Feedback | cnts) | T-type | 61.5 |  | 50 |  | 38 |  | MHz |
|  |  | No Feedback | 1/(twLs + $\mathrm{twhs}^{\text {( }}$ |  | 66.5 |  | 66.5 |  | 50 |  | MHz |
| tsla | Setup Time from Input, I/O, or Feedback to Product Term Gate |  |  |  | 6 |  | 7.5 |  | 10 |  | ns |
| thiA | Latch Data Hold Time Using Product Term Clock |  |  |  | 6 |  | 7.5 |  | 10 |  | ns |
| tgoa | Product Term Gate to Output (Note 3) |  |  |  |  | 19.5 |  | 23 |  | 26.5 | ns |
| tawa | Product Term Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent) |  |  |  | 10 |  | 11 |  | 14.5 |  | ns |
| ts.s | Setup Time from Input, I/O, or Feedback to Global Gate |  |  |  | 8.5 |  | 12 |  | 16 |  | ns |
| thls | Latch Data Hold Time Using Global Gate |  |  |  | 0 |  | 0 |  | 0 |  | ns |
| tgos | Gate to Output (Note 3) |  |  |  |  | 12 |  | 13.5 |  | 14.5 | ns |
| taws | Global Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent) |  |  |  | 7.5 |  | 7.5 |  | 10 |  | ns |

## SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)

| Parameter Symbol | Parameter Description |  |  | -14 |  | -18 |  | -24 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| tpol | Input, I/O, or Feedback to Output Through Transparent Input or Output Latch |  |  |  | 17 |  | 20.5 |  | 26.5 | ns |
| ${ }_{\text {tSIR }}$ | Input Register Setup Time |  |  | 2.4 |  | 2.4 |  | 2.4 |  | ns |
| thir | Input Register Hold Time |  |  | 3 |  | 3.5 |  | 4 |  | ns |
| tico | Input Register Clock to Combinatorial Output |  |  |  | 18 |  | 22 |  | 28 | ns |
| tics | Input Register Clock to Output Register Setup |  | D-type | 14.5 |  | 18 |  | 24 |  | ns |
|  |  |  | T-type | 16 |  | 19.5 |  | 25.5 |  | ns |
| $t_{\text {wicl }}$ | Input Register Clock Width |  | LOW | 7.5 |  | 7.5 |  | 10 |  | ns |
| twich |  |  | HIGH | 7.5 |  | 7.5 |  | 10 |  | ns |
| $\mathrm{f}_{\text {Maxir }}$ | Maximum Input Register Frequency ${ }^{\text {a }}$ (1/(twICL $+\mathrm{t}_{\text {wICH }}$ ) |  |  | 66.5 |  | 66.5 |  | 50 |  | MHz |
| tsIL | Input Latch Setup Time |  |  | 2.5 |  | 2.5 |  | 2.5 |  | ns |
| thil | Input Latch Hold Time |  |  | 3 |  | 3.5 |  | 4 |  | ns |
| tigo | Input Latch Gate to Combinatorial Output |  |  |  | 20.5 |  | 24 |  | 30 | ns |
| $\mathrm{t}_{1 \mathrm{GO}}$ | Input Latch Gate to Output Through Transparent Output Latch |  |  |  | 23 |  | 26.5 |  | 32.5 | ns |
| tslua | Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate |  |  | 8.5 |  | 10 |  | 12 |  | ns |
| tigsa | Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate |  |  | 8.5 |  | 10 |  | 12 |  | ns |
| tsus | Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Global Output Latch Gate |  |  | 11 |  | 14.5 |  | 18 |  | ns |
| tigss | Input Latch Gate to Output Latch Setup Using Global Output Latch Gate |  |  | 16 |  | 19.5 |  | 25.5 |  | ns |
| twigl | Input Latch Gate Width LOW |  |  | 7.5 |  | 7.5 |  | 10 |  | ns |
| tpdL | Input, I/O, or Feedback to Output Through Transparent Input and Output Latches |  |  |  | 19.5 |  | 23 |  | 29 | ns |
| $\mathrm{taR}_{\text {A }}$ | Asynchronous Reset to Registered or Latched Output |  |  |  | 19.5 |  | 24 |  | 30 | ns |
| $\mathrm{t}_{\text {ARW }}$ | Asynchronous Reset Width (Note 1) |  |  | 14.5 |  | 18 |  | 24 |  | ns |
| $\mathrm{taRR}^{\text {A }}$ | Asynchronous Reset Recovery Time (Note 1) |  |  | 10 |  | 12 |  | 18 |  | ns |
| $\mathrm{t}_{\text {AP }}$ | Asynchronous Preset to Registered or Latched Output |  |  |  | 19.5 |  | 24 |  | 30 | ns |
| tapw | Asynchronous Preset Width (Note 1) |  |  | 14.5 |  | 18 |  | 24 |  | ns |
| tapR | Asynchronous Preset Recovery Time (Note 1) |  |  | 10 |  | 12 |  | 18 |  | ns |
| teA | Input, I/O, or Feedback to Output Enable (Note 3) |  |  |  | 14.5 |  | 18 |  | 24 | ns |
| ter | Input, I/O, or Feedback to Output Disable (Note 3) |  |  |  | 14.5 |  | 18 |  | 24 | ns |

## Notes:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
2. See Switching Test Circuit for test conditions. Switching waveforms illustrate true clocks only. Switching waveforms can be used to illustrate both synchronous and asynchronous clock timing. For example, tss is the ts parameter for synchronous clocks and $t_{S A}$ is the ts parameter for asynchronous clocks.
3. Parameters measured with 16 outputs switching.

## TYPICAL SWITCHING CHARACTERISTICS

$\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. These parameters are not tested.


16751D-4

## Derating for Number of Outputs Switching

## Note:

Applies to tpd, tco. Calculate as:
$t_{\text {derated }}=t_{160 / P}+\Delta t_{\text {os }}$
Data sheet numbers ( 116 O/P) are specified at 16 outputs switching


16751D-5

## Capacitive Load Derating

## Note:

Applies to all AC specifications and rise and fall times. Calculate as:
$t_{\text {derated }}=t_{35} \mathrm{pF}+\Delta t_{D L}$
Data sheet numbers ( t 35 pF ) are specified with 35 pF .
For typical rise and fall rates, use $1 \mathrm{~V} / \mathrm{ns}$ at 35 pF .

TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS
$\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Output, LOW
16751D-6


Output, HIGH
16751D-7


16751D-8
Input

TYPICAL Icc CHARACTERISTICS
$\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.
Actual Icc values vary with the selected pattern. An actual Icc value can be calculated using the "Typical Dynamic Icc Characteristics" chart towards the end of this data sheet.
Maximum frequency shown uses internal feedback and a D-type register.

TYPICAL DYNAMIC Icc CHARACTERISTICS
These parameters are not tested. Please refer to the General Information section for a discussion on the usage of these parameters.

| Parameter Symbol | Parameter Description | Typ | Units |
| :---: | :---: | :---: | :---: |
| Icco | Base static lcc | 85 | mA |
| $i_{1}$ | Incremental input current | 29 | $\mu \mathrm{A} / \mathrm{MHz}$ |
| $\mathrm{I}_{8}$ | Incremental current per PAL block | 26 | $\mu \mathrm{AMHz}$ |
| lo | Incremental output current | 102 | $\mu \mathrm{AMHz}$ |
| $i_{v}$ | Voltage dependence | 38 | \%N |
| $i_{T}$ | Temperature dependence | -0.13 | \%/ ${ }^{\circ} \mathrm{C}$ |

## TYPICAL DATA DESIGN GUIDELINES

The following parameters are provided in response to questions from designers. They are intended only as design guidelines, and should be used with care. They are not guaranteed or tested.

| Parameter Description | Typ | Units |
| :---: | :---: | :---: |
| Edge Rates (Note 1) |  |  |
| Rise rate | 1 | V/ns |
| Fall rate | 1 | $\mathrm{V} / \mathrm{ns}$ |
| Skew (Note 2) |  |  |
| Global clock-to-output skew, same clock polarity and same output polarity | 1 | ns |
| Global clock-to-output skew, same clock polarity only | 2 | ns |
| Global clock-to-output skew, same output polarity only | 2 | ns |
| Global clock-to-output skew, different clock polarity and different output polarity | 2 | ns |
| Internal Delay Savings (Note 3) |  |  |
| Propagation delay savings | 2 | ns |
| Clock-to-output delay savings | 3 | ns |
| Ground Bounce (Note 4) |  |  |
| Ground bounce noise level on low output | 0.5 | V |

## Notes:

1. Rise and fall rates are for unloaded outputs.
2. Skew values assume equal output loading.
3. Internal delay savings gives the typical amount of delay saved by not going through an output buffer.
4. The ground bounce noise level should be added to the static Vol under normal load conditions as applied to a silent low output when all other I/O pins are switching from high to low.

AMD
TYPICAL THERMAL CHARACTERISTICS
Measured at $25^{\circ} \mathrm{C}$ ambient. These parameters are not tested.

| Parameter Symbol | Parameter Description |  | Typ | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | PLCC |  |
| $\theta_{j c}$ | Thermal impedance, junction to case |  | 15 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
| Өja | Thermal impedance, junction to ambient |  | 40 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {jima }}$ | Thermal impedance, junction to ambient with air flow | 200 lfpm air | 36 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
|  |  | 400 lfpm air | 33 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
|  |  | 600 lfpm air | 31 | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
|  |  | 800 lfpm air | 29 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Plastic $\theta$ jc Considerations

The data listed for plastic $\theta$ jc are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the $\theta j$ c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, $\theta j$ c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

## GENERAL INFORMATION

Switching Waveforms ..... 170
fmax Parameters ..... 174
Approximating Actual Application Supply Current ..... 175
Endurance Characteristics ..... 178
Input/Output Equivalent Schematics ..... 178
Power-Up Reset ..... 179
Using Preload and Observability ..... 180
Development Systems ..... 181
Approved Programmers ..... 183
Programmer Socket Adapters ..... 184
Physical Dimensions ..... 185

AMD

## SWITCHING WAVEFORMS





Clock Width


14051H-18
Gate Width (MACH 2 only)


Registered Input (MACH 2 only)

## Notes:



1. $V_{T}=1.5 \mathrm{~V}$.
2. Input pulse amplitude 0 V to 3.0 V .
3. Input rise and fall times $2 \mathrm{~ns}-4 \mathrm{~ns}$ typical.

SWITCHING WAVEFORMS


Latched Input (MACH 2 only)


## Notes:

1. $V T=1.5 \mathrm{~V}$.
2. Input pulse amplitude 0 V to 3.0 V .
3. Input rise and fall times $2 \mathrm{~ns}-4 \mathrm{~ns}$ typical.

## SWITCHING WAVEFORMS



## Notes:

1. $V_{T}=1.5 \mathrm{~V}$.
2. Input pulse amplitude 0 V to 3.0 V .
3. Input rise and fall times $2 \mathrm{~ns}-4 \mathrm{~ns}$ typical.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
| :--- | :--- | :--- |
|  | Must be <br> Steady | Will be <br> Steady |
| May <br> Change <br> from H to L | Will be <br> Changing <br> from H to L |  |
| May <br> Change <br> from L to H | Will be <br> Changing <br> from L to H |  |
| Don't Care; <br> Any Change <br> Permitted | Changing, <br> State <br> Unknown |  |
| Does Not <br> Apply | Center <br> Line is High- <br> Impedance <br> "Off" State |  |

## SWITCHING TEST CIRCUIT



| Specification | $S_{1}$ | C | Commercial |  | Measured Output Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathbf{R}_{1}$ | $\mathrm{R}_{2}$ |  |
| tpo, tco | Closed | 35 pF | $300 \Omega$ | 390 ת | 1.5 V |
| tea | $\begin{aligned} & \mathrm{Z} \rightarrow \mathrm{H}: \text { Open } \\ & \mathrm{Z} \rightarrow \mathrm{~L}: \text { Closed } \end{aligned}$ |  |  |  | 1.5 V |
| ter | $\mathrm{H} \rightarrow \mathrm{Z}$ : Open <br> L $\rightarrow$ Z: Closed | 5 pF |  |  | $\begin{aligned} & \mathrm{H} \rightarrow \mathrm{Z}: \mathrm{VOH}-0.5 \mathrm{~V} \\ & \mathrm{~L} \rightarrow \mathrm{Z}: V_{\mathrm{OL}}+0.5 \mathrm{~V} \end{aligned}$ |

## $f_{\text {max }}$ PARAMETERS

The parameter $f_{\text {max }}$ is the maximum clock rate at which the device is guaranteed to operate. Because the flexibility inherent in programmable logic devices offers a choice of clocked flip-flop designs, fmax is specified for three types of synchronous designs.

The first type of design is a state machine with feedback signals sent off-chip. This external feedback could go back to the device inputs, or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input setup time for the external signals (ts +tco ). The reciprocal, fMAx, is the maximum frequency with external feedback or in conjunction with an equivalent speed device. This $\mathrm{fmax}_{\text {m }}$ is designated "fmax external".

The second type of design is a single-chip state machine with internal feedback only. In this case, flip-flop inputs are defined by the device inputs and flip-flop outputs. Under these conditions, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic to the flip-flop inputs. This fmax is designated "fmax internal". A simple internal counter is a good example of this type of design; therefore, this parameter is sometimes called "fCNT".

The third type of design is a simple data path application. In this case, input data is presented to the flip-flop and clocked through; no feedback is employed. Under these conditions, the period is limited by the sum of the data setup time and the data hold time (ts +t ). However, a lower limit for the period of each fmax type is the minimum clock period (twh + twL). Usually, this minimum clock period determines the period for the third fmax, designated "fmax no feedback".

For devices with input registers, one additional fmax parameter is specified: fmaxir. Because this involves no feedback, it is calculated the same way as fmax no feedback. The minimum period will be limited either by the sum of the setup and hold times ( $\mathrm{tSIR}+\mathrm{t}_{\text {HIR }}$ ) or the sum of the clock widths (twicl + twich). The clock widths are normally the limiting parameters, so that $f_{\text {MAXIR }}$ is specified as $1 /\left(\right.$ twicl + twich $^{2}$ ). Note that if both input and output registers are used in the same path, the overall frequency will be limited by tics.

All frequencies except fmax internal are calculated from other measured AC parameters. fmax internal is measured directly.

fmax External; $1 /(\mathrm{ts}+\mathrm{tc}$ )

fmax No Feedback; $1 /(\mathrm{ts}+\mathrm{tH})$ or $1 /(\mathrm{twH}+\mathrm{twL})$

fmax Internal (fCNT)

fMAXIR ; $1 /($ tSIR + tHIR $)$ or $1 /($ twICL + twICH $)$
$14051 \mathrm{H}-29$

## APPROXIMATING ACTUAL APPLICATION SUPPLY CURRENT

## Introduction

The approach shown below will allow you to estimate the current consumption for your application. It does require some work, but the variation in current between applications can be significant.

## Parameters and Formulas

Dynamic operation is important, especially on large devices like MACH that have many signals. However, using simple lcc vs Frequency curves is difficult, since there is great variation in behavior between a few outputs switching and all outputs switching. In addition, real-life devices have outputs that switch at different frequencies, making it difficult to assess an actual frequency for the device as a whole. Breaking the current down into its components gives a much more accurate result than trying to define a "typical" pattern.
The following formula gives you a way to approximate the actual supply current that your application will require. It is not necessary to go through all of the calculations if you do not desire to. Each component is independent, and only those components you are concerned with need be calculated.
Note that the concept of frequency used below is a little different from that normally discussed with PLDs: it generally does not refer to the clock frequency. The frequency of each individual signal must be considered, since in most designs, the different signals operate at widely differing frequencies. In many cases, a signal is not even periodic. In that case, an approximation as to the "average" frequency should be made.
There are six new parameters that are used in this formula. Values for the parameters for each product are given at the end of each individual data sheet. Note that they are typical numbers, and are not tested. The new parameters are:
Icco The base static Icc at $25^{\circ} \mathrm{C}$ and 5.0 V Vcc, in mA.
i) The incremental current for a single input switching, but not driving logic, in $\mu \mathrm{A} / \mathrm{MHz}$.
$i_{B}$ The incremental current for each PAL block that an input or feedback signal drives, in $\mu \mathrm{A} / \mathrm{MHz}$.
io The incremental current for a single output switching an unloaded output, but not driving feedback logic, in $\mu \mathrm{A} / \mathrm{MHz}$.
iv The current change due to changes in $\mathrm{Vcc}_{\mathrm{c}}$, in \%N.
it The change in current due to changes in temperature, in $\% /{ }^{\circ} \mathrm{C}$.

The following components of the total current are considered:

* The basic DC current, Icco
- The AC components for the inputs
- The AC components for the outputs
- Vcc derating
- Temperature derating
- The output load


## Calculating the AC Components

The AC components are a result of inputs and outputs switching.

## Contribution of Inputs

The incremental current due to a switching input or buried feedback signal $x$ can be calculated as:

$$
i_{I X}=\left(i_{I}+N_{B X} i_{B}\right) f_{I X}
$$

where
$i_{x}$ is the total incremental current for input $x$
$N_{B X}$ is the number of PAL blocks that input $x$ drives
$f_{1 x}$ is the average frequency of input $x$ (not the clock frequency)
The number of blocks driven by an input, also known as the block fanout, can be determined from the MACH Report generated by the MACH Fitter after the design has been successfully fit. The fanout for each individual input is in the "Blocks" column on the far right of the "Signals-Tabular Information" table. Each block that the input drives is listed here. Note that with some devices you may see blocks in this list that you would not expect from the logic equations and signal placement. This is a normal part of the fitting process, and does not affect the logic in any way, but should be accounted for in the current calculation.

The current is calculated for each switching input and buried feedback signal; the results for each input should be summed to give the total incremental current due to switching inputs:

$$
\begin{aligned}
& \text { inputs \& buried } \\
& i_{I T}=\sum_{X} i_{I X}
\end{aligned}
$$

A short-cut calculation is also possible if you can determine an "average" frequency that you can apply to all inputs, and if you can tolerate less accuracy than that given by the calculation above. Given such a single
average frequency $f_{A}$, you can estimate the input contribution to current with the calculation

$$
i_{I T}=\left(N_{I} i_{I}+N_{T B F} i_{B}\right) f_{A}
$$

where
$N_{i}$ is the number of inputs used
NTBF is the total block fanout

The total block fanout is listed in the MACH Report that the AMD Fitter generates, just before the "SignalsTabular Information" table. It is simply the sum of all the fanouts of the individual inputs.

An example of the part of the report that gives fanout information is shown below.

In this example, $N_{T F B}$ is 40 for the short-cut calculation. If input contributions are to be considered individually, then $\mathrm{N}_{\mathrm{B}}$ for inputs COUNT and LOAD is 2 , since both inputs drive blocks $A$ and $B$. So out of the total fanout of 40, COUNT and LOAD account for 4.

## Contribution of Outputs

The incremental current for an output $y$ is calculated as

$$
i_{O Y}=i_{o f} f_{Y}
$$

where
ioy is the incremental current for output $y$
$f_{0} y$ is the average frequency at which output $y$ is switching (not the clock frequency)
This is calculated for each switching output; the results for each output should be summed to give the total incremental current due to switching outputs:

$$
i_{o r}=\sum_{y}^{\text {outputs }} i_{o y}
$$

The total AC current under nominal conditions $(5.0 \mathrm{~V}$ $\mathrm{Vcc}, 25^{\circ} \mathrm{C}, 35-\mathrm{pF}$ load) is then

$$
I_{C C N}=I_{C C O}+i_{I T}+i_{O T}
$$

## Derating for VCC

The current will change with applied Vcc. To estimate the current at a given applied $V_{c c}\left(V_{a}\right)$, calculate the following:

$$
I_{C C V}=I_{C C N}\left[1+i v\left(V_{a}-5.0 \mathrm{~V}\right)\right]
$$

where
Iccvis the total dynamic current derated only for Vcc


## Derating for Temperature

To estimate the current at an applied temperature $T_{a}$, calculate the following:

$$
I_{C C T}=I_{C C N}\left[1+i_{T}\left(T_{a}-25^{\circ} \mathrm{C}\right)\right]
$$

or
$I_{C C V T}=I_{C C V}\left[1+i_{T}\left(T_{a}-25^{\circ} \mathrm{C}\right)\right]$
where
$I_{c c t}$ is the total current derated only for temperature
Iccvt is the total current derated for both Vcc and temperature

Note that $i_{T}$ will be a negative number, since current increases as temperature decreases.

## Calculating the Load Current

A load may have both capacitive and resistive portions, both of which draw current.

## Capacitive Load Contribution

The dynamic current of a purely capacitive output load on an output $w$ can be calculated as:

$$
i_{C L W}=C_{L W} V_{S W} f_{0 w}
$$

where
$i C L w$ is the incremental current due to the capacitive load on output $w$
$C_{L w}$ is the amount of capacitance on output $w$
$V_{s w}$ is the voltage swing of output $w$
fow is the average frequency at which output $w$ is switching (not the clock frequency)

## Resistive Load Contribution

If there is a resistive component to the load, then there will be a current component that can be calculated as follows for an output $w$ with a single resistor:

$$
i_{R L W}=K_{D C W} \frac{V_{0}}{R_{W}}
$$

where
$i_{\text {RLw }}$ is the current due to the resistive load on output w
$K_{D C w}$ is the average duty cycle for output $w$ being HIGH in the case of a resistor to ground, or LOW in the case of a resistor to $\mathrm{V}_{\mathrm{cc}}$
$V_{O}$ is $V_{O H}$ in the case of a resistor to ground, or $V_{o l}$ in the case of a resistor to $V_{c c}$
$R w$ is the value of the terminating resistor on output $w$
If there is a resistor network with Thévenin equivalent resistance $R_{e q}$ and voltage $V_{e q,}$, then the current can be calculated as:

$$
i_{R L W}=\frac{K_{D C H}\left(V_{o H}-V_{e q}\right)+\left(1-K_{D C H}\right)\left(V_{e q}-V_{O L}\right)}{R_{e q}}
$$

where
$\mathrm{KoCr}^{\mathrm{O}}$ is the average duty cycle for output $w$ being HIGH
The total current due to the load is then

$$
i_{L T}=\sum_{W}^{\text {outputs }} i_{C L W}+i_{R L W}
$$

Load currents can be derated for temperature, but the behavior of the load with temperature may not be available.

## Summary

To get the best approximation of supply current, two fundamental components must be added: current drawn by the chip, and current drawn by the load. The former is a combination of static current and dynamic current from inputs and outputs switching. The latter is a function of the voltage swing and the kind of load. The sum of the two should give a reasonable idea of the actual supply current requirements for your application.

## 1 AMD

## ENDURANCE CHARACTERISTICS

The MACH 1 and MACH 2 families are manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link
used in bipolar parts. As a result, the device can be erased and reprogrammed, a feature which allows $100 \%$ testing at the factory.

| Parameter <br> Symbol | Parameter Description | Test Conditions | Min | Unit |
| :---: | :--- | :--- | :---: | :---: |
| toR | Min Pattern Data Retention Time | Max Storage <br> Temperature | 10 | Years |
|  | Max Operating <br> Temperature (Military) | 20 | Years |  |
|  | Min Reprogramming Cycles | Normal Programming <br> Conditions | 100 | Cycles |

## INPUT/OUTPUT EQUIVALENT SCHEMATICS



Input


Output
*Pull-up resistor circuit on MACH210A, MACH220 and MACH215 only

## POWER-UP RESET

The MACH devices have been designed with the capability to reset during system power-up. Following powerup, all flip-flops will be reset to LOW. The output state will depend on the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the
wide range of ways $V c c$ can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

- The Vcc rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

| Parameter <br> Symbol | Parameter Descriptions | Max | Unit |
| :---: | :--- | :---: | :---: |
| tpa | Power-Up Reset Time | 10 | $\mu \mathrm{~s}$ |
| ts | Input or Feedback Setup Time | See <br> Switching <br> Characteristics |  |
| iwL | Clock Width LOW |  |  |



14051H-31

Power-Up Reset Waveform

## USING PRELOAD AND OBSERVABILITY

In order to be testable, a circuit must be both controllable and observable. To achieve this, the MACH devices incorporate register preload and observability.

In preload mode, each flip-flop in the MACH device can be loaded from the I/O pins, in order to perform functional testing of complex state machines. Register preload makes it possible to run a series of tests from a known starting state, or to load illegal states and test for proper recovery. This ability to control the MACH device's internal state can shorten test sequences, since it is easier to reach the state of interest.

The observability function makes it possible to see the internal state of the buried registers during test by overriding each register's output enable and activating the output buffer. The values stored in output and buried registers can then be observed on the I/O pins. Without this feature, a thorough functional test would be impossible for any designs with buried registers.

While the implementation of the testability features is fairly straightforward, care must be taken in certain instances to insure valid testing.
One case involves asynchronous reset and preset. If the MACH registers drive asynchronous reset or preset lines and are preloaded in such a way that reset or preset are asserted, the reset or preset may remove the preloaded data. This is illustrated in Figure 22. Care should be taken when planning functional tests, so that states that will cause unexpected resets and presets are not preloaded.

Another case to be aware of arises in testing combinatorial logic. When an output is configured as combinatorial, the observability feature forces the output into registered mode. When this happens, all product terms are forced to zero, which eliminates all combinatorial data. For a straight combinatorial output, the correct value will be restored after the preload or observe function, and there will be no problem. If the function implements a combinatorial latch, however, it relies on feedback to hold the correct value, as shown in Figure 23. As this value may change during the preload or observe operation, you cannot count on the data being correct after the operation. To insure valid testing in these cases, outputs that are combinatorial latches should not be tested immediately following a preload or observe sequence, but should first be restored to a known state.

All MACH 1 devices support preload and all MACH 2 devices support both preload and observability.
Contact individual programming vendors in order to verify programmer support.


Figure 22. Preload/Reset Conflict
14051H-32


Figure 23. Combinatorial Latch

DEVELOPMENT SYSTEMS (subject to change)
For more information on the products listed below, please consult the AMD FusionPLD catalog.

| MANUFACTURER | SOFTWARE DEVELOPMENT SYSTEM |  |
| :---: | :---: | :---: |
| Advanced Micro Devices, Inc. P.O. Box 3453 MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400 | PALASM 4 Software <br> MicroSim Design Center/AMD Software Viewlogic ProDeveloper/AMD Software Data I/O AMD-ABEL Software | Rev. 1.5 |
| Aldec Company, Inc. 3525 Old Conejo Rd., Suite 111 Newbury Park, CA 91320 (805) 499-6867 | SUSIE ${ }^{\text {TM }}$ Simulator | Rev. 6.12 |
| Cadence Design Systems 555 River Oaks Pkwy San Jose, CA 95134 (408) 943-1234 | ComposerPIC ${ }^{\text {TM }}$ Designer (Requires MINC-developed MACH Fitter) | Rev. 3.2 |
| Capilano Computing 960 Quayside Dr., Suite 406 <br> New Westminster, B.C. <br> Canada V3M 6G2 <br> (800) 444-9064 or (604) 552-6200 | MacABELTM Software <br> (Requires Data I/O SmartPart MACH Fitter) | Rev. 5 |
| CINA, Inc. P.O. Box 4872 Mountain View, CA 94040 (415) 940-1723 | SmartCAT Circuit Analyzer | Rev. 2.1 |
| Data I/O Corporation 10525 Willows Road N.E. <br> P.O. Box 97046 <br> Redmond, WA 98053 <br> (800) 332-8246 or (206) 881-6444 | ABEL ${ }^{\text {TM }}$ Software <br> (Requires Data I/O SmartPart MACH Fitter) | Rev. 5 |
| iNT GmbH Bunsenstrasse 6 D-8033 Martinsried Germany (89) 857-6667 | PLDlab 90/PLD Sim 90 PLDlab 90/PLD Check 90 | Rev. 2.6 Rev. 2.6 |
| ISDATA GmbH Daimlerstr. 51 D7500 Karlsruhe 21 Germany 0721751087 or (510) 531-8553 | LOG/iC ${ }^{\text {TM }}$ Software (Requires MACH Fitter) | Rev. 3.4 |
| Logical Devices Inc. 692 S. Military Trail Deerfield Beach, FL 33442 (800) 331-7766 or (305) 428-6868 | CUPL ${ }^{\text {TM }} /$ Total Designer-386 Software (Requires AMD MACH Fitter) | Rev. 4.3 |
| Logic Modeling 19500 NW Gibbs Dr. <br> P.O. Box 310 <br> Beaverton, OR 97075 <br> (503) 690-6900 | SmartModel ${ }^{\text {( }}$ Simulation Library | Contact Logic Modeling |
| Mentor Graphics Corp. 8005 S.W. Boeckman Rd. Wilsonville, OR 97070-7777 (800) 547-3000 or (503) 685-7000 | PLDSynthesis ${ }^{\text {TM }} \\|$ (Requires MINC-developed MACH Fitter) | Rev. 8.1 |
| MicroSim Corporation 20 Fairbanks Invine, CA 92718 (714) 770-3022 | Design Center | Rev. 6.0 |
| MINC Incorporated 6755 Earl Drive, Suite 200 Colorado Springs, CO 80918 (719) 590-1 155 | PLDesigner-XL ${ }^{\text {TM }}$ Software <br> (Requires MINC-developed MACH Fitter) | Rev. 3.2 |

DEVELOPMENT SYSTEMS (subject to change) (continued)

| MANUFACTURER | SOFTWARE DEVELOPMENT SYSTEM |  |
| :---: | :---: | :---: |
| OrCAD <br> 9300 SW Nimbus Ave. Beaverton, OR 97005 (503) 671-9500 | Schematic Design Tools Programmable Logic Design Tools-386+ (Requires AMD MACH Fitter) Digital Simulation Tools | Contact OrCAD |
| Teradyne EDA 321 Harrison Ave. Boston, MA 02118 (800) 777-2432 or (617) 422-3169 | MultiSim Interactive Simulator LASAR | Contact Teradyne |
| Viewlogic Systems, Inc. 293 Boston Post Road West Marlboro, MA 01752 (800) 456-VIEW or (508) 480-0881 | ViewPLD Synthesis <br> (Requires Data I/O SmartPart MACH Fitter) <br> Viewdraw | Contact Viewlogic |
| MANUFACTURER | TEST GENERATION SYSTEM |  |
| Acugen Software, Inc. 427-3 Amherst St., Suite 391 Nashua, NH 03063 (603) 891-1995 | ATGEN ${ }^{\text {™ }}$ Test Generation Software | Contact Acugen |

Advanced Micro Devices is not responsible for any information relating to the products of third parties. The inclusion of such information is not a representation nor an endorsement by AMD of these products.

APPROVED PROGRAMMERS (subject to change)
For more information on the products listed below, please consult the AMD FusionPLD catalog.

| MANUFACTURER | PROGRAMMER CONFIGURATION |  |  |
| :---: | :---: | :---: | :---: |
| Advin Systems, Inc. 1050 East Duane Ave., Building L Sunnyvale, CA 94086 $\text { (408) } 243-7000$ | Pilot U4  <br> MACH110:  <br> MACH120:  <br> MACH130:  <br> MACH210:  <br> MACHLV210:  <br> MACH215:  <br> MACH220:  <br> MACH230:  | 40 <br> Rev. 10.10 <br> Rev. 10.53B <br> Rev. 10.21 <br> Rev. 10.21 <br> Rev. 10.75A <br> Rev. 10.53B <br> Rev. 10.53B <br> Rev. 10.22 | Pilot U84  <br> MACH110: Rev. 10.10 <br> MACH120: Rev. $10.53 B$ <br> MACH130: Rev. 10.21 <br> MACH210: Rev. 10.21 <br> MACHLV210: Rev. 10.75A <br> MACH215: Rev. 10.53B <br> MACH220: Rev. 10.53B <br> MACH230: Rev. 10.22 |
| BP Microsystems 1000 N. Post Oak Rd Houston, TX 77055-7237 (800) 225-2102 or (713) 688-4600 | BP-MICRO 1200 <br> MACH110: <br> MACH120: <br> MACH130: <br> MACH210: <br> MACHLV210: <br> MACH215: <br> MACH220: <br> MACH230: | 00 <br> Rev. 2.05 <br> Rev. 2.05 <br> Rev. 2.05 <br> Rev. 2.05 <br> Rev. 2.25 <br> Rev. 2.15 <br> Rev. 2.05 <br> Rev. 2.05 | CP-1128/PLD-1128 (Note 1) <br> MACH110: Rev. 1.55 <br> MACH120: Rev. 1.86 <br> MACH130: Rev. 1.86 <br> MACH210: Rev. 1.86 <br> MACHLV210: Rev. 2.25 <br> MACH215: Rev. 2.15 <br> MACH220: Rev. 1.94 <br> MACH230: Rev. 1.94 |
| Data I/O Corporation <br> 10525 Willows Road N.E. <br> P.O. Box 97046 <br> Redmond, WA 98073-9746 <br> (800) 247-5700 or (206) 881-6444 | UniSite ${ }^{\text {TM }}$ (Note MACH110: <br> MACH120: <br> MACH130: <br> MACH210: <br> MACHLV210: <br> MACH215: <br> MACH220: <br> MACH230: <br> Model 2900 <br> MACH110: <br> MACH120: <br> MACH130: <br> MACH210: <br> MACHLV210: MACH220: MACH230: | 2) <br> Rev. 3.2 <br> Rev. 3.6 <br> Rev. 3.4 <br> Rev. 3.3 <br> Rev. 4.3 <br> Rev. 4.0 <br> Rev. 3.8 <br> Rev. 3.6 <br> Rev. 1.2 <br> Rev. 2.2 (Note 3) <br> Rev. 1.9 <br> Rev. 1.4 <br> Rev. 3.1 <br> Rev. 2.2 (Note 3) <br> Rev. 1.9 | Family-Pinout Codes: <br> MACH110: 17F-0BD <br> MACH120: 1F1-1F1 <br> MACH130: 194-0F6 <br> MACH210: 194-0C1 <br> MACHLV210: 094-0C1 <br> MACH215: 194-3F1 <br> MACH220: 194-2F1 <br> MACH230: 194-0F2 <br> Model 3900 <br> MACH110: Rev. 1.3 <br> MACH120: Rev. 1.3 <br> MACH130: Rev. 1.3 <br> MACH210: Rev. 1.3 <br> MACHLV210: Rev. 2.1 <br> MACH215: Rev. 1.5 <br> $\begin{array}{ll}\text { MACH220: } & \text { Rev. } 1.5 \\ \text { MACH230: } & R e v .1 .3\end{array}$ |
| Logical Devices Inc. 692 S. Military Trail Deerfield Beach, FL 33442 (800) 331-7766 or (305) 428-6868 | ALLPRO ${ }^{\text {TM }}$ (No MACH110: MACH210: | ote 1) <br> Rev. 2.1 <br> Rev. 2.1 | ALLPRO88  <br> MACH110: Rev. 2.1 <br> MACH210: Rev. 2.1 <br> MACH130: Rev. 2.1B |
| Micropross <br> Parc d'Activite des Pres <br> 5, rue Denis-Papin <br> 59650 Villeneuve-d'Ascq, France <br> (20) 47.90 .40 |  | ROM 300B/5000B |  |
| SMS North America, Inc. <br> 17411 NE Union Hill Rd., \#100 <br> Redmond, WA 98042 <br> (800) 722-4122 or (206) 883-8447 <br> or <br> SMS <br> Im Grund 15 <br> D-7988 Wangen, Germany <br> 011-4975-225018 |  | Sprint Expert MACH110: Rev. 1/92 MACH120: Rev. 3/92 MACH130: Rev. 1/92 MACH210: Rev. 1/92 MACH215: Rev. 3/93 MACH230: Rev. 1/92 |  |

## Notes:

1. Requires socket adapter and appropriate programmer revision. See next page for socket adapters.
2. Requires 17-pin driver boards.
3. Requires Data I/O PPI-0223 and PPI-0204 test modules.

APPROVED PROGRAMMERS (subject to change) (continued)

| MANUFACTURER | PROGRAMMER CONFIGURATION |
| :--- | ---: |
| Stag Microsystems Inc. |  |
| 1600 Wyatt Dr. Suite 3 |  |
| Santa Clara, CA 95054 |  |
| (408) 988-1118 |  |
| or |  |
| Stag House | Fuasar 1040 |
| Martinfield, Welwyn Garden City |  |
| Herfordshire UK AL7 1JT | MACH110: 25253 |
| 707-332148 | MACH210: 25256 |
| System General | Turpro-1 |
| 1603A S. Main St. |  |
| Milpitas, CA 95035 |  |
| (408) 263-6667 |  |
| or |  |
| 3F, No. 1, Alley 8, Lane 45 | MACH110: Rev. 1.50 |
| Bao Shing Rd., Shin Diau | MACH210: Rev. 1.50 |
| Taipei, Taiwan | MACH230: Rev. 1.68B |
| 2-917-3005 |  |

PROGRAMMER SOCKET ADAPTERS (subject to change)

| MANUFACTURER | PART NUMBER |
| :--- | :---: |
|  | MACH110/210: (44-Pin to 28-Pin) |
| Emulation Technology | PLCC: AS-44-28-01P-3 |
| 2344 Walsh Ave., Bldg. F | CQFP: AS-44-28-01F2-3 |
| Santa Clara, CA 95051 | MACH120/220: (68-Pin to 28-Pin) |
| (408) 982-0660 | PLCC: 682802P300-YAM |
|  | MACH130/230: (84-Pin to 28-Pin) |
| PLCC: AS-84-28-01P-6 |  |
| Logical Systems | 28 PLCC to 24 DIP: 282405P300-YAM |
| P.O. Box 6184 | MACH110/210: (44-Pin to 28-Pin) |
| Syracuse, NY 13217-6184 | PLCC: PA-MACH210 |
| (315) 478-0722 | MACH120/220: (68-Pin to 28-Pin) |
|  | MACH130/230: (84-Pin to 28-Pin) |
| Procon Technologies, Inc. | MACH110/210: (44-Pin to 28-Pin) |
| 1333 Lawrence Expwy, Suite 207 | PLCC: 325-044-1221-028A |
| Santa Clara, CA 95051 | CQFP: 327-044-1121-028A |
| (408) 246-4456 | MACH120/220: (68-Pin to 28-Pin) |
|  | PLCC: 325-068-1221-028A |
|  | MACH130/230: (84-Pin to 28-Pin) |

PHYSICAL DIMENSIONS*
PL 044
44-Pin Plastic Leaded Chip Carrier (measured in inches)


PL 068
68-Pin Plastic Leaded Chip Carrier (measured in inches)


## PHYSICAL DIMENSIONS*

PL 084
84-Pin Plastic Leaded Chip Carrier (measured in inches)


# MACH Device Design Planning Guide 

## Application Note

### 1.0 INTRODUCTION

This technical brief provides planning guidelines for a MACH device design that will lead to its successful implementation. The method presented estimates whether logic will fit in a MACH device before the design has been entered.
The tutorial in this brief is an exhaustive device resource analysis. For many designs, an analysis like this is not practical, and instead, a rough estimation of pins, product term clusters (see definition in section 3.2), reset, preset, and tristate resources is used to predict fitting.

- The planning-process overview in discussion 2 introduces you to the differences between planning PAL device designs and MACH-device designs.
- A counter design is used in discussion 3 to illustrate the MACH design planning process.
- Discussion 4 is a summary.
- The appendices provide the complete PALASM ${ }^{\otimes} 4$ software, .PDS design file and MACH Fitter report.
As a reader, you should be familiar with the MACH devices and architectures described in the MACH Family Data Book. You should also know how to count/estimate the number of product terms (PTs) in a design.


### 2.0 DESIGN PLANNING PROCESS OVERVIEW

The MACH design planning process applied in it's full detail differs from a standard PAL device design process as shown in Figure 24.
PAL devices have a universal internal interconnect while MACH devices provide a reduced interconnect through the switch matrix. The block partitioning steps used when you're estimating with a high degree of detail (as in the following tutorial) are not required when estimating a single PAL device design. Note, however, that if multiple PAL devices are used in a design, similar partitioning steps between PAL devices are necessary.
Both the PAL and MACH device planning processes begin with a well-defined high-level design. You analyze and count the resources required for the design and select an appropriate device.

Block Partitioning Steps (optional, for detailed planning):

- Once a MACH device is selected, you begin design partitioning by determining which of the partitioning constraints apply to the design.
- Then you place logic into blocks in a way that maximizes common inputs of equations within the blocks without exceeding the limits of block partitioning constraints.
Lastly, the resources used in each block are counted.

Manual partitioning is discussed in more detail in the MACH Manual Partitioning Technical Brief.
If the block partitioning steps are performed, you can calculate device and block resources precisely, from which an informed decision may be made as to whether the design will fit. If the block partitioning steps aren't performed, a less reliable decision is made using the information gathered in step 3.2.

### 3.0 PLANNING A MACH-DEVICE COUNTER DESIGN

The following example illustrates the MACH device planning process in detail. The level of detail in your planning process may vary due to individual design styles and time constraints. Since the design must be entered and the software run to guarantee that the design will fit even if the block partitioning steps have been completed, many users skip the block partitioning steps.

### 3.1 High-Level Design

Planning begins with a high-level definition of the design. Figure 25 illustrates an 8 -bit counter that can be parallel-loaded from I/O pins which also output the count value. The counter counts up or down, based on the control bits, and may be reset or preset. The counter output is decoded to generate several pulse and clockdivide outputs (decoded equations are described and shown in the BUSCNTR.PDS design file in Appendix A).


Figure 24. MACH, PAL Device Planning Processes

The counter in this design is implemented using T-type flip-flops rather than D-type because T-type flip-flops require fewer PTs for the hold and count states of each counter bit. Since PTs are required for a T flip-flop only when it changes state, and the most significant bits of a counter do not change during most count states, few PTs are used.

Figure 26 identifies the implementation of each bit in the counter. AT-type flip-flop requires only four PTs: onePT each for counting up and counting down, and two PTs
for parallel loading; no PTs are required to hold the macrocell in the same state. In this case, a T-type flip-flop uses less PTs; however, it also reduces the maximum clock frequency of the counter from 76.9 MHz to $71.4 \mathrm{MHz}^{1}$.

The count bits are fed back from the counter macrocells via internal feedback and parallel-loaded count values are input via the I/O pins. Each counter macrocell therefore feeds two array inputs simultaneously.

[^1]

Figure 25. Bus Loadable Up/Down Counter with Decoded Outputs

### 3.2 Determine Resource Requirements/ Select Device

You must count design resource requirements and match these to an appropriate MACH device. Counting the number of pins, clocks, asynchronous resets and presets, and output enables is a straightforward process. Array input utilization cannot be calculated at this point because the design hasn't been partitioned into blocks.

The group of four PTs associated with each macrocell in a MACH device is called a product-term cluster. One cluster is allocated when from one to four PTs are required by an equation. Each counter bit requires four PTs, or one PT cluster.
Two of the decoded outputs, XORXNOR and Pulse 16, each require more than four PTs. Additional clusters of four product terms each are allocated as needed when the 5th, 9th, etc. PTs are used in an equation. At this point, you must decide whether to estimate the number of PTs used by these equations or reduce the equations to the fewest number of PTs and count them ${ }^{2}$. If you can estimate with a high degree of confidence, the detailed calculation of product terms can be eliminated.
One asynchronous reset PT is available per MACH110 block. In this design, the reset input uses more than one product term and requires an additional product-term cluster, which adds an extra feedback delay to it. The output enable and preset inputs use only one product term; additional product-term clusters are not required.

| Resource | Used |
| :--- | :---: |
| Pins | 24 |
| PT Clusters | $?$ |
| Clock | 1 |
| Reset | 1 |
| Preset | 1 |
| Output Enable | 1 |
| Array Inputs | $?$ |

### 3.2.1 Product-Term Calculations

When planining your own design, an estimation of product-term requirements may be sufficient. As you use these estimations to analyze device utilization, you should account for the minimization of PTs which will be performed during compilation and may result in fewer PTs than you expected.

Note: This discussion explains PT estimation in detail. However, counting PT resources in your own designs, for example, in a complicated state-machine design written in high-level syntax, may not prove as straightforward. If counting PTs is difficult, or estimation can be done with a high degree of confidence, you should estimate the number of PT clusters used in your design rather than count them.
Optional steps to calculate the number of PTs required by the sample XORXNOR and Pulse 16 equations are shown below. The sample XORXNOR equation is discussed first.

$$
\begin{aligned}
\mathrm{XORXNOR} & =\left(\left(\left(\mathrm{Q}_{0}{ }^{*} \mathrm{Q}_{1}{ }^{*} \mathrm{Q}_{2}{ }^{*} \mathrm{Q}_{3}{ }^{*} \mathrm{Q}_{4}{ }^{*} \mathrm{Q}_{5}\right):+: \mathrm{Q}_{6}\right)\right. \\
& \left.:{ }^{*}: \mathrm{Q}_{7}\right) ;
\end{aligned}
$$

[^2]

Figure 26. Counter Macrocell

To simplify the equation you set the following, then expand XORXNOR into a sum-of-products form as shown below.

Set

$$
A=\left(Q_{0}{ }^{*} Q_{1}{ }^{*} Q_{2}{ }^{*} Q_{3}{ }^{*} Q_{4}{ }^{*} Q_{5}\right)
$$

## XOR Expansion

XORXNOR Expansion

$$
\begin{aligned}
\mathrm{XORXNOR} & =\left(A^{*} / \mathrm{Q}_{6}+/ A^{*} \mathrm{Q}_{6}\right)^{*} \mathrm{Q}_{7} \\
& +\left(/ A+Q_{6}\right)^{*}\left(\mathrm{~A}+/ \mathrm{Q}_{6}\right) \star / \mathrm{Q}_{7}
\end{aligned}
$$

Sum-of-products form

$$
\begin{aligned}
\mathrm{XORXNOR} & =A^{*} / \mathrm{Q}_{6}{ }^{*} \mathrm{Q}_{7} \\
& +A^{*} \mathrm{Q}_{6}{ }^{*} \mathrm{Q}_{7} \\
& +/ A^{*} \mathrm{Q}_{6}{ }^{*} \mathrm{Q}_{7} \\
& +/ A^{*} / Q_{6}{ }^{*} / Q_{7}
\end{aligned}
$$

/A requires 6 PTs. Therefore, the two latter equations expand into six product terms each.
Since

$$
/ A=/ Q_{0}+/ Q_{1}+/ Q_{2}+/ Q_{3}+/ Q_{4}+/ Q_{5}
$$

6 PTs are required for each of the following

$$
\begin{aligned}
& / A * Q_{6}^{*} Q_{7} \\
& / A * / Q_{6} * / Q_{7}
\end{aligned}
$$

The sample XORXNOR equation requires a total of 14 product terms, or four PT clusters. Clearly, terms using XOR and XNOR operators may require many product terms.

Note: The XORXNOR equation uses more than 12 product terms. Gate splitting and an extra feedback path are required to implement it in a MACH110 device. The maximum clock speed of the counter is reduced if tim-ing-critical signals route through this feedback path.
The Pulse 16 equation is shown next. This equation requires five product terms, or two product-term clusters.

Pulse16 $=\mathrm{Q}_{0}{ }^{*} \mathrm{Q}_{1}{ }^{*} \mathrm{Q}_{2}{ }^{*} \mathrm{Q}_{3}{ }^{*} / \mathrm{Q}_{4}{ }^{*} \mathrm{Q}_{5}{ }^{*} \mathrm{Q} 6$
$+\mathrm{Q} 0^{*} \mathrm{Q}_{1}{ }^{*} \mathrm{Q}_{2}{ }^{*} \mathrm{Q}_{3}{ }^{*} \mathrm{Q}_{4}{ }^{*} / \mathrm{Q} 6$
$+\mathrm{Q}_{0}{ }^{*} \mathrm{Q}_{1}{ }^{*} \mathrm{Q}_{2}{ }^{*} \mathrm{Q}_{3}{ }^{*} / \mathrm{Q}_{5}{ }^{*} / \mathrm{Q}_{6}$
$+Q_{0}{ }^{*} Q_{1}{ }^{*} Q_{2}{ }^{*} Q_{3}{ }^{*} / Q_{1}$
$+\mathrm{Q}_{0}{ }^{*} \mathrm{Q}_{1}{ }^{*} \mathrm{Q}_{2}{ }^{*} \mathrm{Q}_{3}{ }^{*} \mathrm{Q}_{4}{ }^{*} / \mathrm{Q}_{5}$

### 3.2.2 Product-Term Cluster Summary

Following are the product-term cluster requirements for this counter design.

| Bus counter | 9 PT clusters |
| :--- | :--- |
| Decoded outputs | $8+3+1=12$ PT clusters |
| Reset | 1 PT cluster |
| Total | 22 PT clusters used, $69 \%$ |
|  | of the 32 available |

### 3.2.3 Select a Device

A summary of device-resource requirements for this design is shown below. Based on the $70 \%$ recommended utilization guideline, it appears this design will fit in a MACH110 device. The only unknown is the number of array inputs, which will be determined using the block partitioning steps.

| Resource | Used | MACH110 | Utilization |
| :--- | :---: | :---: | :---: |
| Pins | 24 | 38 | $63 \%$ |
| PT Clusters | 22 | 32 | $69 \%$ |
| Clock | 1 | 2 | OK |
| Reset | 1 | 2 | OK |
| Preset | 1 | 2 | OK |
| Output Enable | 1 | 8 | OK |
| Array Inputs | $?$ | 22 per block | $?$ |

### 3.3 Determine Partitioning Constraints (optional)

Once the device has been selected, you can determine block partitioning constraints. Reset, preset, and output enable signals constrain block partitioning if you use more of the resource than will fit in 1 block. In this design, however, the single reset, preset, and output enable do not constrain logic to a certain block.
The total number of product terms and array inputs used in this design won't fit into one block. Therefore, these resource requirements constrain the partitioning of logic into blocks. A summary of possible partitioning constraints, and those that impact this design, appear next. Note that MACH2XX devices have 7 possible constraints. Pins are a constraint since the user must differentiate between buried and I/O macrocell resources. Macrocells are also a constraint if input registers are used.
In this design, since array inputs and product term clusters are constraints, they will be considered when partitioning the design. The reset, preset, and output enable resources can be ignored.

### 3.4 Partition Logic into Blocks (optional)

Once partitioning constraints have been determined, the logic can be partitioned into blocks within those constraints so array inputs will be minimized.

To minimize array inputs, equations with similar inputs are placed in the same block. If all equations driven by a signal are in one block, the input signal uses only one array input. An additional array input is needed for each additional block a signal drives.
The block diagram in Figure 25 shows a distinct division of logic between the counter and the output decoder. This helps direct the partitioning process. This design can be partitioned in two ways.
A. Place the counter in one block and the decoder in the other.
B. Divide the counter and decoder into bit slices and place half of each into a single block.
Note that the two presets and the ORed reset are not inputs to the output decoder, so grouping the counter logic in one block uses three fewer array inputs than splitting it into two blocks. Therefore, the first partition will be used.

### 3.5 Count Resources Used, Calculate Utilization (optional)

The constraining resources used in each block (product term clusters and array inputs) are now counted.

### 3.5.1 Count Resources

Counter-block resources are determined before de-coder-block resources because the counter block uses more array inputs than the decoder block ( 8 extra inputs from counter pins), so the logic is more difficult to place. The following analysis applies to the counter block.

Product-term clusters in counter block

$$
\begin{aligned}
8 & \text { Q(7...0) } \\
+1 & \text { carry out }
\end{aligned}
$$

Array inputs in counter block

| $8 * 2$ | IO_Q(7...), $Q_{(7 . . .0)}$ |
| ---: | :--- |
| 3 | reset, preset1, preset2 |
| $+\quad 2$ | control signals |
| 21 |  |


| Possible Constraints | Used | \# Provided in 1 block | Constraint in Counter? <br> (more than will fit in 1 block) |
| :--- | :---: | :---: | :---: |
| Product-Term Clusters | 24 | 16 | Yes |
| Asynchronous Resets | 1 | 2 | No |
| Asynchronous Presets | 1 | 2 | No |
| Output Enables | 1 | at least 2 | No |
| Array Inputs | $?$ | 22 | Yes |
| Pins (MACH2XX only) | N/A | N/A | N/A |
| Macrocells (MACH2XX only) | N/A | N/A | N/A |

Note: If the fitting process cannot place all 21 array inputs into this block, they may be reduced in one of the following ways.

- Moving Q[7] to the decoder block reduces array inputs to this block by two. Since it is the counter MSB, it's not used in any other equations within the block. When it's moved to the decoder block, 10 _Q[7] and $Q[7]$ drive the decoder block instead of the counter block.
- "ANDing" preset1 and preset2 in the decoder block reduces array inputs to this block by one. This will cause the counter block to have only 1 preset input instead of 2.

Refer to Figure 25 and section 3.2 as you count the product-term clusters and array inputs in the decoder block.

| Product-term | clusters in decoder block |
| :---: | :--- |
| 8 | output equations |
| 1 | carry out |
| 1 | reset |
| 3 | extra for XORXNOR |
| +1 | extra for pulse 16 |

Array inputs in decoder block

| 8 | $Q_{(7 . .0)}$ |
| ---: | :--- |
| 2 | control |
| 2 | reset1, reset2 |
| +1 | XORXNOR gate splitting |
| 13 |  |

Though 14 of the 16 product-term clusters in this block are used, only 13 of the 22 array inputs are used. Placing this logic should pose no problem.

### 3.5.2 Calculate Total Utilization

At this point, you can calculate total utilization (as listed in the MACH Fitter report file) for the design. This is not a necessary planning step but is shown for clarification and to provide you with an additional planning tool. Total utilization is the average of the following itemized utilizations.

- Pinutilization: defined as the number of pins used divided by the number available.
- Product-term utilization: defined as the number of allocated product-term clusters divided by the number available.
- Array input utilization: defined as the number of array inputs used divided by the total available.

The following utilizations apply to this counter design.

| Pin Utilization | 24 used, or $63 \%$ of the <br> 38 available |
| :--- | :--- |
| Product-term Utilization | $(8+14)=22$ PT Clusters <br> or $69 \%$ of the 32 available |
| Array Input Utilization | $(21+13)=34$ or $77 \%$ of <br> the 44 available |
| Total Utilization | $(63 \%+69 \%+77 \%) / 3=$ <br> $70 \%$ |

### 3.6 Determine if Utilization is Too High

$70 \%$ utilization is within MACH device general recommendations ( $70 \%$ is the recommended maximum). Although this design should fit, it is possible that additional logic won't. Designs with higher utilizations are less likely to accommodate changes, particularly after their pinout has been fixed. If no changes are expected to this design, $70 \%$ is an appropriate utilization. If changes are expected, modify the design to lower utilization if possible.

### 4.0 SUMMARY

Overall utilization is only one measure of the likelihood of achieving a successful fit during implementation. Individual resource utilization within blocks must also be taken into account. Partitioning minimizes the total number of array inputs. However, at 21 array inputs, the counter block's switch-matrix utilization in this design is high even after partitioning. This design meets overall device-utilization guidelines and should fit in a MACH110 device.

Note: In this brief, a detailed pre-entry analysis of the device resources used in a MACH device design was performed. When estimating whether your own design will fit, you may execute a detailed analysis using the block partitioning steps detailed in this document, or simply estimate the resources used as was done in sections 3.1 and 3.2.

## APPENDIX

# A. SOFTWARE: BUSCNTR. PDS 

```
TITLE
REVISION
PATTERN
AUTHOR
COMPANY
DATE
CHIP cntr_reg MACH110
; This design is a bus-loadable, up/down counter, with outputs generated from
the decoded count value and control inputs. The following MACH constructs are
illustrated in the design: grouping, output pairing, gate splitting,
registered logic, combinatorial logic, xor operator, xnor operator, tristate
input, reset input, and preset input. Also, PALASAM 4 software-specific string
statements and vector notation are used.
The counter counts up, down or is loaded based on the value of the mode bits.
The outputs CNT7, CNT7REG, PULSE16, DIV16, and XORXNOR are decoded from the
; count bits Q[7..0]. CNT15UP, CNT15DN, and LD0 are decoded from Q[7..0] and
mode[1..0]. The count bits are fed back at their node to the switch matrix,
; and also output to pins as IO_Q[7..0].
; This design falls within suggested macrocell, product term and switch matrix
specifications for successful MACH110 fitting. It has been implemented
; and fitted using PALASM 4 and at least one other 3rd party software tool.
Note: suggested fitting options are: expand small - on, max packing -on,
and expand all - off.
PIN ? CLK ; Inputs: Counter clock
PIN ? mode[1..0] ; Inputs: Count up, count down, load control
PIN ? IO_Q[7..0] ; Outputs: Count value
PIN ? CARRYO ; Output: Carry look-ahead
PIN ? CNT7 ; Output: Pulses high on count of 7
PIN ? CNT7REG ; Output: Set high on count of }
PIN ? CNT15UP ; Output: Pulses high when counting up to 15
PIN ? CNT15DN ; Output: Pulses high when counting down to 15
PIN ? PULSE16 ; Output: Pulses high on certain multiples of 16
PIN ? DIV16 ; Output: Divides clock rate by 16
PIN ? LDO ; Output: Pulses high on load of 0
PIN ? XORXNOR ; Output: Uses xor, xnor operators
PIN ? RESET1 ; Input: If both resets are high, resets counter
PIN ? RESET2 ; Input: If both resets are high, resets counter
PIN ? PRESET1 ; Input: If both presets are high, presets counter
PIN ? PRESET2 ; Input: If both presets are high, presets counter
NODE ? Q[7..0] PAIR IO_Q[7..0] ; Nodes: count value feedback
NODE ? RESET ; Node: asynchronous reset signal
```

```
; Group statements partitioned so design will fit: notice count values in one
```

; Group statements partitioned so design will fit: notice count values in one
block.
block.
group mach_seg_a IO_Q[7..0]
group mach_seg_a IO_Q[7..0]
group mach_seg_b CNT7 CNT7REG CNT15UP CNT15DN LDO PULSE16 DIV16 XORXNOR
group mach_seg_b CNT7 CNT7REG CNT15UP CNT15DN LDO PULSE16 DIV16 XORXNOR
RESET
RESET
***************************************************************************
***************************************************************************
***************************************************************************
; String statements improve readability of equations
; String statements improve readability of equations
; String statements improve readability of equations
string CNT_UP '(/mode[1] * /mode[0])'
string CNT_UP '(/mode[1] * /mode[0])'
string CNT_UP '(/mode[1] * /mode[0])'
string CNT_DN '(/mode[1] * mode[0])'
string CNT_DN '(/mode[1] * mode[0])'
string CNT_DN '(/mode[1] * mode[0])'
string LOAD '( mode[1] * /mode[0])'
string LOAD '( mode[1] * /mode[0])'
string LOAD '( mode[1] * /mode[0])'
string Q3_Q0 '(Q[0] * Q[1] * Q[2] * Q[3])
string Q3_Q0 '(Q[0] * Q[1] * Q[2] * Q[3])
string Q3_Q0 '(Q[0] * Q[1] * Q[2] * Q[3])
***********************************************************************************
***********************************************************************************
***********************************************************************************
; Counter equations

```
; Counter equations
```

; Counter equations

```
```

EQUATIONS

```
```

Q[ 0].T := CNT_UP +
CNT_DN +
LOAD*(Q[ 0] :+: IO_Q[ 0]);
Q[ 1].T := CNT_UP* Q[0] +
CNT_DN*/Q[0] +
LOAD*(Q[ 1] :+: IO_Q[ 1]);
Q[ 2].T := CNT_UP* Q[0]* Q[1] +
CNT_DN*/Q[0]*/Q[1] +
LOAD*(Q[ 2] :+: IO_Q[ 2]);
Q{ 3].T := CNT_UP* Q[0]* Q[1]* Q[2] +
CNT_DN*/Q[0]*/Q[1]*/Q[2] +
LOAD*(Q[ 3] :+: IO_Q[ 3]);
Q[ 4].T := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3] +
CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3] +
LOAD*(Q[ 4] :+: IO_Q[ 4]);
Q[ 5].T := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3]* Q[4] +
CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3]*/Q[4] +
LOAD*(Q[ 5] :+: IO_Q( 5]);
Q[ 6].T := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3]* Q[4]* Q[5] +
CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3]*/Q[4]*/Q[5] +
LOAD*(Q[ 6] :+: IO_Q[ 6]);
Q[ 7].T := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3]* Q[4]* Q[5]* Q[6] +
CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3]*/Q[4]*/Q[5]*/Q[6] +
LOAD*(Q[ 7] :+: IO_Q[ 7]);

```
CARRYO ':= CNT_UP*
    \(Q[0]^{*} Q[1]^{*} Q[2]^{*} Q[3]^{*} Q[4]^{*} Q\{5]^{*} Q[6]^{*} Q[7]+\)
        CNT_DN*
        \(Q[\) 0]*/Q[ 1]*/Q[ 2]*/Q[ 3]*/Q[ 4]*/Q[ 5]*/Q[ 6]*/Q[ 7];

; DECODED OUTPUTS
CNT7 \(=\quad Q[0] * Q[1] * Q[2] * / Q[3] * / Q[4] * / Q[5] * / Q[6] * / Q[7] ;\)
CNT7REG : = \(Q[0]^{*} Q[1]^{*} Q[2] * / Q[3] * / Q[4] * / Q[5] * / Q[6] * / Q[7]\);
CNT15UP \(=Q[0] * Q[1] * Q[2] * Q[3] * / Q[4] * / Q[5] * / Q[6] * / Q[7] *\)
    CNT_UP;
\(C N T 15 D N=Q[0] * Q[1] * Q[2] * Q[3] * / Q[4] * / Q[5] * / Q[6] * / Q[7] *\)
    CNT_DN;
PULSE16 \(=Q 3-Q 0 * / Q[4] * Q[5] * Q[6]+\)
    Q3_Q0 * \(Q[4] * / Q[6]+\)
    Q3_Q0 * \(1 Q[5] * / Q[6]+\)
    Q3_Q0 * \(/ Q(7)+\)
    Q3_Q0 * \(Q[4] * / Q[5] ;\)
DIV16 = Q[3];
\(X O R X N O R=((Q[0] * Q[1] * Q[2] * Q[3] * Q[4] *\)
    Q( 5]):+: Q[ 6]):*: Q[ 7]):
\(\operatorname{LDO}=\quad 1 Q[0] * / Q[1] * / Q[2] * / Q[3] * / Q[4] * / Q[5] * / Q[6] * / Q[7] *\)
RESET = RESET1 + RESET2;
; **************************
IO_Q [ 0].T := \{Q[ 0].T\};
IO_Q 1\(] . T:=\{Q[1] . T\} ;\)
IO_Q[ 2].T := \{Q[ 2].T\};
IO_Q! 3].T \(:=\{Q[3] . T\} ;\)
IO_Q( 4].T := \{Q[4].T\};
IO_Q[ 5].T := \(\{Q[5] . T\} ;\)
```

IO_Q[ 6].T := {Q{ 6].T};
IO_Q[ 7].T := {Q[ 7].T};
; Reset, preset, and tristate equations
IO_Q[7..0].trst = CNT_UP + CNT_DN;
Q[7..0].RSTF = RESET;
CNT7REG.RSTF = GND;
CARRYO.RSTF = GND;
Q[7..0].SETF = PRESET1 * PRESET2;
CNT7REG.SETF = GND;
CARRYO.SETF = GND;
Q[7..0].CLKF = CLK;
CARRYO.CLKF = CLK;
CNT7REG.CLKF = CLK;

```

APPENDIX

\title{
D PALASM 4 MACH FITTER REPORT BUSCNTR.RPT
}

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{Key:} \\
\hline \multicolumn{6}{|l|}{Tpd - Combinatorial propagation delay, input to output} \\
\hline \multicolumn{6}{|l|}{Tsu - Combinatorial setup delay before clock} \\
\hline \multicolumn{6}{|l|}{Tco - Register clock to combinatorial output} \\
\hline \multicolumn{6}{|l|}{Tcr - Register thru combinatorial logic to setup} \\
\hline \multicolumn{6}{|l|}{All delay values are expressed in terms of array passes} \\
\hline \multicolumn{6}{|l|}{*** Device Resource Checks} \\
\hline & Available & Used & Remaini & & \\
\hline Clocks: & 2 & 1 & 1 & & \\
\hline Pins: & 38 & 24 & 14 & -> & \(63 \%\) \\
\hline I/O Macro: & 32 & 17 & 15 & & \\
\hline Total Macro: & 32 & 19 & 13 & & \\
\hline Product Terms: & 128 & 61 & 40 & -> & 68\% \\
\hline
\end{tabular}

MACH-PLD Resource Checks OK!

Partitioning Design into Blocks...
*** Last.Equations Placed in Blocks

Weakly -


\footnotetext{
|> INFORMATION F050 - Device Utilization....... *: 68 \%
}
```

Assigning Resources...
*** Macro Block A
I/O Macros> IO_Q[1] IO_Q[2] IO_Q{3] IO_Q[4]
Targets> 0( 2) 6( 8) 9(15) 12(18)
IO_Q[1] (A 0) ->( (A 3) (A 0) ( (B 0
IO_Q[2] (A 6) ->( (A 5) (A 6) ( (B 6)
IO_Q[3] (A 9) -> (A 10) (A 9) (B 9)
IO_Q[4] (A 12) ->( (A 15) (A 12) (B 12)
I/O Macros> IO_Q[5] IO_Q[6] IO_Q[7]
Targets> 1( 3) 7( 9) 13(19)
IO_Q[5] (A 1) -> (A 2) (A 1) (B 1)
IO_Q[6] (A 7 7) ->> (A 4) (A 7) (A 7)
IO_Q[7] (A 13) -> (A 14) (A 13) (B 13)
I/O Macros> IO_Q[0]
Targets> 2(4) 10(16) 14(20)
IO_Q[0] (A 2) ->( (A 18) (A 21) (B 2)
*** Macro Block Inputs

```

```

        PULSE16 (B 0)
    ```

```

* Retry Mapping
* Retry Mapping
* Retry Mapping
RESET2 (A 11) -> (B 8)
*** Signals - Tabular Information

```

\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
IO_Q(2): \\
\{AA\}
\end{tabular} & IO_Q[2] & Q[2] \\
\hline \begin{tabular}{l}
IO_Q(1): \\
(AA)
\end{tabular} & IO_Q(1] & Q[1] \\
\hline \begin{tabular}{l}
IO_Q[0]: \\
(AA)
\end{tabular} & 10_Q 0 (0) & Q[0] \\
\hline RESET1: (B) & RESET & \\
\hline RESET2: & RESET & \\
\hline
\end{tabular}
(B) IO \(0[7]\) IO 16\(]\)

\begin{tabular}{rr} 
IO_Q[7] & IO_Q[6] \\
IO_Q[3] & 10_Q[2] \\
\(Q[7]\) & \(Q[6]\) \\
\(Q[3]\) & \(Q[2]\)
\end{tabular}
\{AAAA AAAA AAAA AAAA\}
Q[2]

\section*{CARRYO}

CNT15DN
Q(7)
(ABBB BBBB BAB)
\(Q[6]\) :
\begin{tabular}{rrr}
\(:\) & IO_Q[7] & IO_Q[6] \\
\(:\) & CNT7REG & CNT15UP \\
\(:\) & LDD0 & XORXNOR \\
\(:\) & _NODE0 &
\end{tabular}
\{AABB BBBB BBAA B\}
\(Q[5]:\)
\begin{tabular}{cc}
\(:\) & IO_Q[7] \\
\(:\) & CNT7 \\
\(:\) & PULSE16 \\
\(:\) & Q[6] \\
(AAAB & BBBB BBBA AAB \\
\(1:\) & IO_Q[7] \\
\(:\) & CARRYO \\
\(:\) & CNT15DN \\
\(:\) & Q[7] \\
\(:\) & _NODEO
\end{tabular}
\{AAAA BBBB BBBB AAAA B\}
Q[3]:
\begin{tabular}{lr}
\(:\) & IO_Q[7] \\
\(:\) & IO@[3] \\
\(:\) & CNT15UP \\
\(:\) & LDO \\
& Q[5]
\end{tabular}
IO_Q[6]
CRRRYO
CNT15DN
XORXNOR
Q[4]
\{AAAA ABBB BBBB BBAA AAAB\}
\begin{tabular}{|c|c|c|}
\hline Q[2] : & IO_Q[7] & IO_8 \\
\hline : & IO_Q \({ }^{\text {[ }}\) ] & IO_( \\
\hline : & CNT7REG & CNT1 \\
\hline : & LD0 & xo \\
\hline : & Q[5] & \\
\hline : & _NODE0 & \\
\hline & BB BBBB & \\
\hline
\end{tabular}

Q[1]: \(\quad\) Io \(0[7]\) ABAA
: IO_Q[3] IO_Q[2]
\(\begin{array}{lrr}: & \text { CNT7 } & \text { CNT7 }\end{array}\)
PULSE16
\(Q[6]\)
BBBB BBBA AAAA AAB
Q[0]:
AAAA AAAB bBBB BBBA AAAA AAB\}
\begin{tabular}{rr} 
IO_Q[7] & IO_Q[6] \\
IO_Q[3] & IO_Q[2] \\
CARRY0 & CNT7 \\
CNT15DN & PULSE16 \\
\(Q[7]\) & \(Q[6]\) \\
\(Q[3]\) & \(Q[2]\) \\
NODE0 &
\end{tabular}
\{AAAA AAAA BBBB BBBB AAAA AAAA B\}
RESET: IO_Q[7] IO_Q[6]
\begin{tabular}{lcr}
\(:\) & \(I O \_Q[7]\) & \(I O \_Q[6]\) \\
\(:\) & \(I O \_Q[3]\) & \(I O \_Q[2]\) \\
\(:\) & \(Q[7]\) & \(Q[6]\) \\
\{AAAA AAAA AAAA AAAA\} & \(Q[2]\)
\end{tabular}
_NODEO: XORXNOR
(B)
*** Outputs with no feedback

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{13}{|c|}{IO_Q[1]} \\
\hline \multicolumn{13}{|c|}{IO_Q[5]} \\
\hline \multicolumn{13}{|c|}{IO_Q[0]} \\
\hline & & & & 1 & I & & & 1 & 1 & - & & \\
\hline \multicolumn{13}{|r|}{. | | | l l | l CNT15UP} \\
\hline \multicolumn{13}{|c|}{11111} \\
\hline \multicolumn{13}{|l|}{1} \\
\hline 1 & 6 & 5 & 4 & 3 & 2 & 1 & 4 & 3 & 2 & 1 & 0 & 1 \\
\hline \multicolumn{13}{|c|}{17 391} \\
\hline \multicolumn{13}{|l|}{IO_Q[2] 8 G V 38।DIV16} \\
\hline \multicolumn{13}{|l|}{IO_Q[6] 9 n c 371} \\
\hline \multicolumn{13}{|l|}{MODE[0]I10 d c 361XORXNOR} \\
\hline \multicolumn{13}{|l|}{MODE[1]111 351CLK} \\
\hline \multicolumn{13}{|l|}{Gnd 112 MACH-110 34। Gnd} \\
\hline \multicolumn{13}{|l|}{PRESET1113 33\|RESET1} \\
\hline \multicolumn{13}{|r|}{114 V G 32।PRESET2} \\
\hline \multicolumn{13}{|l|}{IO_Q[3]15 c 311} \\
\hline \multicolumn{13}{|r|}{116 c d 30|CNT15DN} \\
\hline \multicolumn{13}{|l|}{RESET2117 29/CARRYO} \\
\hline \multicolumn{13}{|c|}{\(\begin{array}{lllllllllllll}1 & 1 & 1 & 2 & 2 & 2 & 2 & 2 & 2 & 2 & 2 & 2\end{array}\)} \\
\hline \multicolumn{13}{|c|}{\(\begin{array}{llllllllllllll}1 & 8 & 9 & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8\end{array}\)} \\
\hline \multicolumn{13}{|l|}{\(1 \begin{array}{llll}1 & 1 & 1\end{array}\)} \\
\hline \multicolumn{13}{|l|}{IO_Q[4] | | | | | | | LDO} \\
\hline \multicolumn{13}{|l|}{IO_Q[7]} \\
\hline \multicolumn{13}{|c|}{, 1 I I CNT7REG} \\
\hline \multicolumn{13}{|c|}{CNT7} \\
\hline & & & & & & & ULSE & & & & & \\
\hline
\end{tabular}

The Design Doc is stored in \(===>\) Buscntr.Rpt
The Jedec Data is stored in \(===>\) Buscntr. Jed
The Placements are stored in \(===>\) Buscntr. Plc
\%\% FITR \%\% Error Count: 0, Warning Count: 0
\%\% FITR \%\% File Processed Successfully. - File: Buscntr

\section*{DATA BOOK REVISION SUMMARY}

The following list represents the key differences between revision 14051G, 4/93 and 14051H, 4/94.
All MACH 1 and 2 Family Products are now available in Industrial operating ranges.
Data sheets are included for each Industrial device.
MACH products are no longer available for Military specifications, and the information has been omitted.
The MACH220-12 data sheet is now final.
The MACHLV210 data sheet is now final.
Dynamic loc characteristics for each device have been included.

North American


International (Continued)
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{LATIN AMERICA, Ft. Lauderdale} \\
\hline & FAX .............................. (305) 485-9736 \\
\hline SINGAPOR & TEL ............................ (65) 3481188 \\
\hline & FAX ........................... (65) 3480161 \\
\hline \multicolumn{2}{|l|}{SWEDEN,} \\
\hline Stockholm area .......... & TEL .......................... (08) 98 \\
\hline (Bromma) & FAX........................... (08) 980906 \\
\hline IWAN, Taipei & . TEL ....................... (886) 2-7153536 \\
\hline & FAX....................... (886) 2-7122183 \\
\hline \multicolumn{2}{|l|}{UNITED KINGDOM,} \\
\hline \multicolumn{2}{|l|}{Manchester area......... TEL .......................... (0925) 83038} \\
\hline (Warrington) & FAX ......................... (0925) 830204 \\
\hline London area & .TEL .......................... (0483) 740440 \\
\hline (Woking) & FAX.......................... (0483) 756196 \\
\hline
\end{tabular}

\section*{North American Representatives}

\section*{CANADA}

Burnaby, B.C. - DAVETEK MARKETING ..... (604) 430-3680
Kanata, Ontario - VITEL ELECTRONICS
(613) 592-0060

Mississauga, Ontario -
VITEL ELECTRONICS.
(905) 564-9720

Lachine, Quebec - VITEL ELECTRONICS ........ (514) 636-5951
ILLINOIS
Skokie - INDUSTRIAL
REPRESENTATIVES,INC
(708) 967-8430

IOWA
LORENZ SALES ................................................(319) 377-4666
KANSAS
Merriam - LORENZ SALES ............................ (913) 469-1312
Wichita - LORENZ SALES .......................................(316) 721-0500
MEXICO
Chula Vista - SONIKA ELECTRONICA
(619) 498-8340

Guadalajara - SONIKA ELECTRONICA (523) 647-4250

Mexico City - SONIKA ELECTRONICA (523) 754-6480

Monterrey - SONIKA ELECTRONICA ........... (523) 358-9280
MICHIGAN
Holland - COM-TEK SALES, INC .................. (616) 335-8418
Brighton - COM-TEK SALES, INC ................ (313) 227-0007
MINNESOTA
Mel Foster Tech. Sales, Inc. ........................... (612) 941-9790
MISSOURI
LORENZ SALES ............................................... (314) 997-4558
NEBRASKA
LORENZ SALES ............................................... (402) 475-4660
NEW MEXICO
THORSON DESERT STATES ........................ (505) 883-4343
NEW YORK
East Syracuse - NYCOM, INC ....................... (315) 437-8343
Hauppauge - COMPONENT
CONSULTANTS, INC
(516) 273-5050

OHIO
Centerville - DOLFUSS ROOT \& CO ............ (513) 433-6776
Westlake - DOLFUSS ROOT \& CO .............. (216) 899-9370
PENNSYLVANIA
RUSSELL F. CLARK CO.,INC........................ (412) 242-9500
PUERTO RICO COMP REP ASSOC, INC ................................ (809) 746-6550
UTAH
FRONT RANGE MARKETING ........................ (801) 288-2500
WASHINGTON ELECTRA TECHNICAL SALES ..................... (206) 821-7442
WISCONSIN
Brookfield - INDUSTRIAL
REPRESENTATIVES,INC
(414) 574-9393

Advanced Micro Devices resorvos tho right to maku chiongus in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this documenl aro guationtenct ty cpocific tosts. guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales represuntativo. The compruly wisumos no responsiblity for the use of any circuits described herein.

TOLL FREE USA (800) 222-9323
FRANCE 0590-8621
GERMANY 0130-813875
ITALY 1678-77224
USA (800) 2929-AMD


RECYCLED \& RECYCLABLE```


[^0]:    The data listed for plastic $\theta j \mathrm{c}$ are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the $\theta j$ c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, $\theta j c$ tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

[^1]:    ${ }^{1}$ See the MACH Family Data Book for all timing specifications.

[^2]:    ${ }^{2}$ Because this is a non-trivial task, it is explained in detail under discussion 3.2.1.

