


High Performance CMOS Bus Interface Products

Advanced Micro Devices

1989 Data Book



•		•

"Increasing integration and performance on the system level now requires corresponding improvements in bus interface. AMD's Am29C800A family meets this challenge, offering the designer innovative solutions to his interface needs. We are confident that you will find these devices suitable for your most demanding applications."

> Fred J. Roeder Vice-President and Managing Director Logic Products Division

Ful J. Roeder

Table of Contents

Numerical Device Index	iii
Introduction	iv
Switching Test Circuits	V
Switching Test Waveforms	vi
Physical Dimensions	viii
Product Specifications	
Am29C821A/Am29C823A High-Performance CMOS Bus Interface Registers	1
Am29C827A/Am29C828A High-Performance CMOS Buffers	9
Am29C833A/Am29C853A/Am29C855A CMOS Parity Bus Transceivers	16
Am29C841A/Am29C843A High-Performance CMOS Bus Interface Latches	27
Am20C861A/Am20C863A High-Performance CMOS Rue Transceivers	35



Numerical Device Index

Am29C821A High-Performance CMOS Bus Interface Registers	1
Am29C823A High-Performance CMOS Bus Interface Registers	1
Am29C827A High-Performance CMOS Buffers	9
Am29C828A High-Performance CMOS Buffers	9
Am29C833A CMOS Parity Bus Transceivers	16
Am29C841A High-Performance CMOS Bus Interface Latches	27
Am29C843A High-Performance CMOS Bus Interface Latches	27
Am29C853A CMOS Parity Bus Transceivers	16
Am29C855A CMOS Parity Bus Transceivers	16
Am29C861A High-Performance CMOS Bus Transceivers	35
Am29C863A High-Performance CMOS Rus Transceivers	35

Introduction

This document contains preliminary product specifications for the Am29C800A High-Performance Bus interface devices. This newest Am29800 Family provides wide datapath solutions in a variety of functions for use in various system applications.


The Am29C800A High-Performance CMOS Bus Interface Family provides bipolar-comparable performance while consuming much less power. Pin-for-pin compatible with the Am29800A/Am29C800 Families, the Am29C800A Family provides the same functionality and features with 48-mA output drive. The Am29C800A devices offer lower propagation delays and consume less power than their predecessors. Built with AMD's advanced CS-11SA 1.0 micron process, you obtain the necessary output drive for driving heavily loaded buses while achieving the fast switching speeds required for high-performance systems.

The family is available in a variety of packages, including 24-Pin Slim (300-mil) Ceramic and Plastic DIPs, a 28-Pin Ceramic Leadless Chip Carrier (LCC), and a 28-Pin Plastic Leaded Chip Carrier (PLCC). Physical Dimensions for these packages, as well as a common Switching Test Circuit, with associated waveforms, are provided on the following pages.


For further information, please contact the nearest AMD Sales Office or Representative listed on the back cover.

SWITCHING TEST CIRCUITS

THREE-STATE OUTPUTS




OPEN-DRAIN OUTPUTS




SWITCH POSITIONS FOR PARAMETER TESTING

Parameter	S Position
t _{PLH}	OPEN
t _{PHL}	OPEN
t _{HZ}	OPEN
t _{zH}	OPEN
t _{LZ}	CLOSED
tzL	CLOSED


SWITCHING TEST WAVEFORMS



Enable and Disable Times




Pulse Width




Propagation Delay for Buffers, Transceivers, and Latches in the Transparent Mode


Am29C841A, Am29C843A, Am29C833A, Am29C853A, Am29C855A




Switching Parameters for Circuits with Latches
Am29C841A, Am29C843A, Am29C853A, Am29C855A





Switching Parameters for Circuits with Registers
Am29C821A, Am29C823A, Am29C833A






PHYSICAL DIMENSIONS (cont'd) PL 028





PID # 06751E



PID #06595F

Am29C821A/Am29C823A

High-Performance CMOS Bus Interface Registers


PRELIMINARY

DISTINCTIVE CHARACTERISTICS


- High-speed parallel positive edge-triggered registers with D-type flip-flops
 - CP-Y propagation delay = 5 ns typical
- · Low standby power
- JEDEC FCT-compatible specs
- Very high output drive
 - IOL = 48 mA Commercial, 32 mA Military
- Extra-wide (9- and 10-bit) data paths
- Proprietary edge-rate controlled outputs
- · Power-up/down disable circuit provides for glitch-free power supply sequencing

BLOCK DIAGRAMS

Am29C821A



Am29C823A



Publication 11227 <u>Amendment</u> Issue Date: November 1988

GENERAL DESCRIPTION

The Am29C821A and Am29C823A CMOS Bus Interface Registers are designed to eliminate the extra devices required to buffer stand alone registers and to provide extra data width for wider address/data paths or buses carrying parity. The Am29C800A registers are produced with AMD's exclusive CS11SA CMOS process, and feature typical propagation delays of 5 ns, as well as an output current drive of 48 mA.

The Am29C821A is a buffered, 10-bit version of the popular '374/'534 function. The Am29C823A is a 9-bit buffered register with Clock Enable (EN) and Clear (CLR) — ideal for parity bus interfacing in high-performance microprogrammed systems.

The Am29C821A and Am29C823A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce). By controlling the output transient currents, ground bounce and ouput ringing

have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a non-controlled output.

Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits of edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*


A unique I/O circuitry provices for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.


The Am29C821A and Am29C823A are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks.

*For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).

CONNECTION DIAGRAMS Top View

Am29C821A







- * Also available in 24-Pin Flatpack and Small Outline packages; pinout identical to DIPs.
- **Also available in 28-Pin PLCC; pinout identical to LCC.

LOGIC SYMBOLS

Am29C821A



Am29C823A



FUNCTION TABLES

Am29C821A

Inputs		internal	Outputs	!	
ŌĒ	Dį	СР	Qi	Yį	Function
H	L H	†	H L	Z Z	Hi-Z
L	LH	† †	ΗL	ıΙ	Load

Am29C823A

	In	puts			Internal	Outputs	
ŌĒ	CLR	EN	Di	СР	Qi	Yi	Function
H	H	L	L	† †	H	Z Z	Hi-Z
H L	L L	X	X X	X X	H H	Z L	Clear
H	H	H	X X	X	NC NC	Z NC	Hold
HLLL	IIII	ـ ـ ـ ـ ـ ـ	LHLH	† † †	HUHU	Z Z L H	Load

H = HIGH

L = LOW X = Don't Care


NC = No Change ↑ = LOW-to-HIGH Transition Z = High Impedance

ORDERING INFORMATION

Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Cor	mbinations
AM29C821A	DC DCD CC IC IC
AM29C823A	PC, PCB, SC, JC, LC

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Co	mbinations
AM29C821A	/BLA, /BKA, /B3A
AM29C823A	7 /BLA, /BKA, /BSA

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C821A/Am29C823A

D_i Data Input (Input)D_i are the register data inputs.

CP Clock Pulse (Input, LOW-to-HIGH Transition) Clock Pulse is the clock input for the registers. Data is entered into the registers on the LOW-to-HIGH transitions.

Y_i Data Outputs (Output) Y_i are the three-state outputs.

OE Output Enable (Input, Active LOW)

When the $\overline{\text{OE}}$ input is HIGH, the Y_i outputs are in the high-impedance state. When $\overline{\text{OE}}$ is LOW, the register data is present at the Y_i outputs.

Am29C823A only:

EN Clock Enable (Input, Active LOW)

When $\overline{\text{EN}}$ is LOW, data on the D_i inputs are transferred to the $\overline{\text{Q}}_i$ outputs on the LOW-to-HIGH clock transition. When $\overline{\text{EN}}$ is HIGH, the $\overline{\text{Q}}_i$ outputs do not change state, regardless of the data or clock input transitions.

CLR Clear (Input, Active LOW)

When CLR is LOW, the internal register is cleared. When CLR is LOW and OE is LOW, the Oi outputs are HIGH. When CLR is HIGH, data can be entered into the register.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Supply Voltage to Ground Potential
Continuous0.5 V to -6 V
DC Output Voltage0.5 V to -6 V
DC Input Voltage0.5 V to -6 V
DC Output Diode Current: Into Output+50 mA
Out of Output50 mA
DC Input Diode Current: Into Input +20 mA
Out of Input20 mA
DC Output Current per Pin: ISink+70 mA
I _{Source} 30 mA
Total DC Ground Current .(n x I _{OL} + m x I _{CCT}) mA (Note 1)
Total DC V _{CC} Current (n x I _{OH} + m x I _{CCT}) mA (Note 1)
Stresses above those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent device failure. Functionality
at or above these limits is not implied. Exposure to absolute
maximum ratings for extended periods may affect device

reliability.

OPERATING RANGES

Commercial (C) Devices Ambient Temperature (T _A)
Military (M) Devices Ambient Temperature (T _A)55 to +125°C Supply Voltage (V _{CC})+4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions			Min.	Max.	Units
Voн	Output HIGH Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}	I _{OH} = -15 mA		2.4		Volts
Vol	Output LOW Voltage	V _{CC} = 4.5 V	MIL I _{OL} = 32 r			0.5	Volts
	·	V _{IN} = V _{IH} or V _{IL}	COM'L IOL = 4	8 mA		0.5	Volts
VIH	Input HIGH Voltage	Guaranteed Input Logic Voltage for All Inputs (I			2.0		Volts
V _{IL}	Input LOW Voltage	Guaranteed Input Logic Voltage for All Inputs (I				0.8	Volts
VI	Input Clamp Voltage	$V_{CC} = 4.5 \text{ V}, I_{IN} = -18$	mA			-1.2	Volts
IIL	Input LOW Current	V _{CC} = 5.5 V, V _{IN} = GND				-10	μΑ ι
	J '	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0.4 \text{ V}$				-5	
liH	Input HIGH Current	$V_{CC} = 5.5 \text{ V}, V_{IN} = 2.7 \text{ V}$				5	μΑ
-11.1		V _{CC} = 5.5 V, V _{IN} = 5.5 V				10	,
lоzн	Output Off-State Current	$V_{CC} = 5.5 \text{ V}, V_0 = 5.5 \text{ V}$	or 2.7 V (Note	3)		+10	μΑ
I _{OZL}	(High Impedance)	V _{CC} = 5.5 V, V ₀ = 0.4 V or GND (Note 3)				-10	μΑ
Isc	Output Short-Circuit Current	$V_{CC} = 5.5 \text{ V}, V_0 = 0 \text{ V}$	(Note 4)		-60		mA
loop		V _{CC} = 5.5 V Outputs Open	V _{IN} = V _{CC} or GND	MiL		1.5	mA
lcca				COM'L		1.2	111/2
	Static Supply Current			Data Input		1.5	
Ісст			V _{IN} = 3.4 V	OE, CLR, CP, EN		3.0	mA/Bit
lccpt	Dynamic Supply Current	V _{CC} = 5.5 V (Note 5)			275	μΑ/MHz/ Bit	

Notes: 1. n = number of outputs, m = number of inputs.
2. Input thresholds are tested in combination with other DC parameters or by correlation.
3. Off-state currents are only tested at worst-case conditions of V_{OUT} = 5.5 V or 0.0 V.
4. Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
5. Measured at a frequency ≤ 10 MHz with 50% duty cycle.

[†] Not included in Group A tests.

SWITHCING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

				СОММ	ERCIAL	MILITARY			
Parameter Symbol	Parameter Description		Test Conditions*	Min.	Max.	Min.	Max.	Units	
tpLH	Propagation Delay Clock to	Yi			8.5		9.5	ns	
tPHL	(OE = LOW) (Note 1)				8.5		9.5	ns	
ts	Data to CP Setup Time			3		3		ns	
tH	Data to CP Hold Time			1.5		1.5		ns	
ts	Enable (EN L) to CP Set	ıp Time		3		3		ns	
ts	Enable (EN J) to CP Set	up Time		3		3		ns	
t _H	Enable (EN) Hold Time		C _L = 50 pF	0		0		ns	
t _{PHL}	Propagation Delay, Clear to	Yi	$C_L = 50 \text{ pF}$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega$		10		10.5	ns	
t _{REC}	Clear (CLR _) to CP Set	p Time		6		6		ns	
tpwH	Clock Pulse Width	HIGH		6		6		ns	
tPWL	Clock Pulse Width	LOW		6		6		ns	
tpWL	Clear Pulse Width	LOW		6		6		ns	
t _{ZH}					8.5		9	ns	
tzL	Output Enable Time OE L to Yi				8.5		9	ns	
tHZ					7.5		8	ns	
tLZ	Output Disable Time OE	to Y _i			7.5		8	ns	

^{*}See Test Circuit and Waveforms.

Notes: 1. For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).

Am29C827A/Am29C828A

High-Performance CMOS Bus Buffers


PRELIMINARY

DISTINCTIVE CHARACTERISTICS

- · High-speed CMOS buffers and inverters - D-Y delay = 4 ns typical
- Low standby power
- JEDEC FCT-compatible specs
- Very high output drive
 - IOL = 48 mA Commercial, 32 mA Military
- 200-mV typical hysteresis on data input ports
- · Proprietary edge-rate controlled outputs
- · Power-up/down disable circuit provides for glitch-free power supply sequencing


BLOCK DIAGRAMS

Am29C827A (Noninverting)



BD001092

Am29C828A (Inverting)



BD001093

Amendment Publication # Rev. Issue Date: November 1988

GENERAL DESCRIPTION

The Am29C827A and Am29C828A CMOS Bus Buffers provide high-performance bus interface buffering for wide address/data paths or buses carrying parity. Both devices feature 10-bit wide data paths and NORed output enables for maximum control flexibility. The Am29C827A has non-inverting outputs, while the Am29C828A has inverting outputs. Each device has data inputs with 200-mV typical input hysteresis to provide improved noise immunity. The Am29C827A and Am29C828A are produced with AMD's exclusive CS11SA CMOS process, and feature typical propagation delays of 4 ns, as well as an output current drive of 48 mA.

The Am29C827A and Am29C828A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce). By controlling the output transient currents, ground bounce and ouput ringing

have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a non-controlled output.

Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits or edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*


A unique I/O circuitry provides for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.

The Am29C827A and Am29C828A are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks.

*For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A)

CONNECTION DIAGRAMS Top View


Am29C827A/Am29C828A




- *Also available in 24-Pin Flatpack and Small Outline packages; pinout identical to DIPs.
- **Also available in 28-Pin PLCC; pinout identical to LCC.

LOGIC SYMBOLS

Am29C827A



Am29C828A



FUNCTION TABLES

Am29C827A

	Inputs		Outputs	
ŌĒ ₁	OE ₁ OE ₂ D _i		Yi	Function
L	L	Н	Н	Transparent
L	L	L	L	Transparent
Х	Н	Х	Z	Hi-Z
Н	Х	X	Z	Hi-Z

Am29C828A

	inputs		Outputs			
ŌE ₁	ŌĒ ₂ D _i		Yi	Function		
L	L	н	L	Transparent		
L	L	Г	Н	Transparent		
Х	Н	Х	Z	Hi-Z		
Н	Х	Х	Z	Hi-Z		


H = HIGH L = LOW X = Don't Care Z = Hi-Z

ORDERING INFORMATION

Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Cor	mbinations
AM29C827A	PC, PCB, SC, JC,
AM29C828A	LC .

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. **Device Number**

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations									
AM29C827A	/BLA, /BKA, /B3A								
AM29C828A	/BLA, /BKA, /BSA								

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

OE_i Output Enables (Input, Active LOW)

When \overline{OE}_1 and \overline{OE}_2 are both LOW, the outputs are enabled. When either one or both are HIGH, the outputs are in the Hi-Z state.

D_i Data Inputs (Input)
D_i are the 10-bit data inputs.

Y_i Data Output (Output) Y_i are the 10-bit data outputs.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C Supply Voltage to Ground Potential
Continuous0.5 V to +6.0 V
DC Output Voltage0.5 V to +6.0 V
DC Input Voltage0.5 V to +6.0 V
DC Output Diode Current: Into Output+50 mA
Out of Output50 mA
DC Input Diode Current: Into Input +20 mA
Out of Input20 mA
DC Output Current per Pin:
ISINK + 70 mA
ISOURCE30 mA
Total DC Ground Current .(n x IOL + m x ICCT) mA (Note 1)
Total DC V _{CC} Current (n x I _{OH} + m x I _{CCT}) mA (Note 1)

OPERATING RANGES

Commercial (C) Devices Temperature (T _A)
Military (M) Devices Temperature (T _A)55 to +125°C Supply Voltage (V _{CC})+4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Tes	Test Conditions					
V _{OH}	Output HIGH Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}	I _{OH} = -15 mA	2.4		٧		
V _{OL}	Output LOW Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}	MIL I _{OL} = 32 COM'L I _{OL} = 4			0.5	٧	
V _{IH}	Input HIGH Voltage	Guaranteed Input Log Voltage for All Inputs			2.0		V	
V _{IL}	Input LOW Voltage		Guaranteed Input Logical LOW Voltage for All Inputs (Note 2)					
VI	Input Clamp Voltage	V _{CC} = 4.5 V, I _{IN} = -1	B mA			-1.2	V	
I _{IL}	Input LOW Current	V _{CC} = 5.5 V, V _{IN} = GI	V _{CC} = 5.5 V, V _{IN} = GND				μА	
'IL	Impar 2017 Garrent	V _{CC} = 5.5 V, V _{IN} = 0.4	V _{CC} = 5.5 V, V _{IN} = 0.4 V					
hн	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 2.	V _{CC} = 5.5 V, V _{IN} = 2.7 V				μΑ	
חוי	input man contin	V _{CC} = 5.5 V, V _{IN} = 5.5	5 V			10	1 ~~``	
lozн	Output Off-State Current	V _{CC} = 5.5 V, V ₀ = 5.5	V or 2.7 V (Note	∍ 3)		+10	μΑ	
lozL	(High Impedance)	$V_{CC} = 5.5 \text{ V}, V_0 = 0.4$	V or GND (Note	3)		-10	μΑ	
Isc	Output Short-Circuit Current	V _{CC} = 5.5 V, V ₀ = 0 \	/ (Note 4)		-60		mA	
			V _{IN} = V _{CC}	MIL		1.5		
Icco	Statia Supply Correct	V _{CC} = 5.5 V	or GND	COM'L		1.2	mA	
1	Static Supply Current	Outputs Open	V = 2.4.V	Data Input		1.5	mA/Bi	
ССТ			V _{IN} = 3.4 V			3.0] ""^"	
Iccpt	Dynamic Supply Current	V _{CC} = 5.5 V (Note 5)		275	μΑ/ΜΗ: Bit			

Notes: 1. n = number of outputs, <math>m = number of inputs.

Input thresholds are tested in combination with other DC parameters or by correlation.
 Off-state currents are only tested at worst-case conditions of V_{OUT} = 5.5 V or 0.0 V.
 Not more than one output should be shorted at a time. Duration should not exceed 100 milliseconds.
 Measured at a frequency ≤ 10 MHz with 50% duty cycle.

† Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

			СОММ	ERCIAL	MILI		
Parameter Symbol	Parameter Description	Test Conditions*	Min.	Max.	Min.	Max.	Units
tpLH	Data (D _i) to Output (Y _i)		I	6.5		7.5	ns
tpHL	Am29C827A (Noninverting) (Note 1)			6.5		7.5	ns
tpLH	Data (D _i) to Output (Y _i)			6.5		7.5	ns
tPHL	Am29C828A (Inverting) (Note 1)	$C_L = 50 \text{ pF}$ $R_1 = 500 \Omega$		6.5		7.5	ns
tzH	Output Enable Time OE to Yi	$R_2 = 500 \Omega$		9		10	ns
t _{ZL}	Output Enable Time OE to 11	_		9		10	ns
tHZ	Cutaut Disable Time OF to V.]		8		9	ns
tLZ	Output Disable Time OE to Yi			8		9	ns

^{*}See Test Circuit and Waveforms.

Notes: 1. For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).

Am29C833A/Am29C853A/Am29C855A



High-Performance CMOS Parity Bus Transceivers

PRELIMINARY

DISTINCTIVE CHARACTERISTICS

- High-speed CMOS bidirectional bus transceivers
 - T-R delay = 5 ns typical
 - R-Parity delay = 8 ns typical
- Error flag with open-drain output
- · Generates odd parity for all-zero protection
- Low standby power
- Am29C855A adds new functionality

- 200-mV typical input hysteresis on input data ports
- Very high output drive
- IOL = 48 mA Commercial, 32 mA Military
- JEDEC FCT-compatible specs
- Proprietary edge-rate controlled outputs
- Power-up/down disable circuit provides for glitch-free power supply sequencing

GENERAL DESCRIPTION

The Am29C833A, Am29C853A, and Am29C855A are high-performance CMOS parity bus transceivers designed for two-way communications. Each device can be used as an 8-bit transceiver, as well as a 9-bit parity checker/generator. In the transmit mode, data is read at the R port and output at the T port with a parity bit. In the receive mode, data and parity are read at the T port, and the data is output at the R port along with the $\overline{\rm ERR}$ flag showing the results of the parity test. Each of these devices is produced with AMD's exclusive CS11SA CMOS process, and features a typical propagation delay of 5 ns, as well as an output current drive of 48 mA.

In the Am29C833A, the error flag is clocked and stored in a register which is read at the open-drain \overline{ERR} output. The \overline{CLR} input is used to clear the error flag register. In the Am29C853A, a latch replaces this register, and the \overline{EN} and \overline{CLR} controls are used to pass, store, sample or clear the error flag output. When both output enables are disabled in the Am29C853A and Am29C833A, parity logic defaults to the transmit mode, so that the \overline{ERR} pin reflects the parity of the R port. The Am29C853A, a variation of the Am29C853A, is designed so that when both output enables are HIGH, the \overline{ERR} pin retains its current state.

The output enables, $\overline{\text{OER}}$ and $\overline{\text{OET}}$, are used to force the port outputs to the high-impedance state so that other

devices can drive bus lines directly. In addition, the user can force a parity error by enabling both $\overline{\text{OET}}$ and $\overline{\text{OET}}$ simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability.

The Am29C833A, Am29C853A, and Am29C855A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce). By controlling the output transient currents, ground bounce and ouput ringing have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a non-controlled output.


Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits of edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*

A unique I/O circuitry provices for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.


The Am29C833A, Am29C853A, and Am29C855A are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks.


*For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).


SIMPLIFIED BLOCK DIAGRAM




Publication # Rev. Amendment
11229 A /0
Issue Date: November 1988







Am29C853A/Am29C855A



^{*}Also available in 24-Pin Flatpack and Small Outline packages; pinout identical to DIPs.

^{**}Also available in 28-Pin PLCC; pinout identical to LCC.

FUNCTION TABLES

Am29C833A (Register Option)

	ı	nputs			Out	puts						
 OET	ŌER	CLR	CLK	Rį	Sum of H's of R _i	Tį	Sum of H's (T _i + Parity)	Rį	Τį	Parity	ERR	Function
L L	H H H	X X X	X X X	HLL	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	H H L	LHLH	NA NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
1111	L L L	== ==	† † †	NA NA NA NA	NA NA NA NA	HHUU	ODD EVEN ODD EVEN	H H L L	NA NA NA NA	NA NA NA	HLHL	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
X H H H	. X Н Н	L H L H H	X X t	X X L H	X X X ODD EVEN	X X X X	X X X X	Z Z Z Z	X Z Z Z Z	X Z Z Z Z	н н н	Clear error flag register. Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
L L L		X X X	X X X	TILL	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	HLL	LILI	NA NA NA NA	Forced-error checking.

ODD = Odd Number EVEN = Even Number i = 0, 1, 2, 3, 4, 5, 6, 7

TRUTH TABLE

Error Flag Output

Am29C833A

Inputs		Internal to Device	Outputs Pre-state	Output	
CLR	CLK	Point "P"	ERR _{n - 1}	ERR	Function
Н	t	Н	Н	Н	Sample
н	ı	X	L	L	(1's
Н	t	L	Х	L	Capture)
L	х	х	Х	Н	Clear

Note: OET is HIGH and OER is LOW.

H = HIGH L = LOW t = LOW-to-HIGH Transition of Clock X = Don't Care or Irrelevant

Z = High Impedance
NA = Not Applicable
* = Store the State of the Last
Receive Cycle

FUNCTION TABLES (Cont'd.)

Am29C853A (Latch Option)

	Inputs								Out	puts		
OET	ŌER	CLR	ĒÑ	Rį	Sum of H's of R _i	Tį	Sum of H's (T _i + Parity)	Rį	T _i	Parity	ERR	Function
L L L	= = = =	××××	×××	IIJJ	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA	IIJJ	LLTI	NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
HHHH	ا د د د	ل ل ل ل ل	ندرد	NA NA NA NA	NA NA NA NA	IIJJ	ODD EVEN ODD EVEN	IIJJ	NA NA NA	NA NA NA	H - H - L	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
H H H	L L L	# # # # # # #	ا د د د د	NA NA NA NA	NA NA NA NA	II	ODD EVEN ODD EVEN	IIJJ	NA NA NA NA	NA NA NA NA	H L H L	Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
Н	٦	H	Ι	NA	NA	Х	х	Х	NA	NA	•	Store the state of error flag latch.
Х	Х	۲	Ι	X	Х	Х	X	X	NA	NA	H	Clear error flag latch.
H H H	# # # # # # # # # # # # # # # # # # #	HUXX	エエーム	XXLI	X X ODD EVEN	×××	X X X	Z Z Z Z	Z Z Z Z	Z Z Z Z	• II-	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
L L L		×××	X X X	IIJJ	ODD EVEN ODD EVEN	. NA NA NA NA	NA NA NA NA	NA NA NA NA	HHLL	HLHL	NA NA NA NA	Forced-error checking

Am29C855A (Latch Option)

Inputs						Outputs						
<u>OET</u>	ÖER	CLR	ĒN	Rį	Sum of H's of R _i	Τį	Sum of L's (T _i + Parity)	Rį	Tį	Parity	ERR	Function
L L L	1111	X X X	X X X	H H L	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	H H L L	LHLH	•	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
Н Н Н	L	1111	L L L	NA NA NA NA	NA NA NA NA	H H L	ODD EVEN ODD EVEN	HHLL	NA NA NA NA	NA NA NA NA	HLHL	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
H H H				NA NA NA NA	NA NA NA NA	H	ODD EVEN ODD EVEN	HHLL	NA NA NA NA	NA NA NA NA	L L	Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
н	L	Н	Н	NA	NA	Х	х	Х	NA	NA	*	Store the state of error flag latch.
X	X	L	Н	X	×	X	X	X	NA	NA	Н	Clear error flag latch.
H	H	ΗL	ΗH	×	×	X	X	Z Z	Z Z	Z	н	Both transmitting and receiving paths are disabled.
L L L	L L L	X X X	X X X	H H L	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA	H H L	HLHL	:	Forced-error checking.

H = HIGH L = LOW X = Don't Care or Irrelevant

Z = High Impedance
NA = Not Applicable
* = Store the State of the Last
Receive Cycle

ODD = Odd Number EVEN = Even Number i = 0, 1, 2, 3, 4, 5, 6, 7

TRUTH TABLE Error Flag Output

Am29C853A/Am29C855A

Inputs		Internal to Device	Outputs Pre-state	Output	
EN	CLR	Point "P"	ERR _{n - 1}	ERR	Function
L	L L	ΗL	X X	L H	Pass
L L	H	L X H	X L H	L L H	Sample (1's Capture)
Н	L	Х	X	Н	Clear
H	H	X X	L H	L H	Store


Note: OET is HIGH and OER is LOW.

ORDERING INFORMATION

Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid (Valid Combinations					
AM29C833A						
AM29C853A	PC, PCB, SC, JC, LC					
AM29C855A						

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations

Valid Combinations						
AM29C833A						
AM29C853A	/BLA, /BKA, /B3A					
AM29C855A						

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C833A/Am29C853A/Am29C855A

OER Output Enable-Receive (Input, Active LOW)

When LOW in conjunction with \overrightarrow{OET} HIGH, the devices are in the Receive mode (R_i are outputs, T_i and Parity are inputs).

OET Output Enable-Transmit (Input, Active LOW) When LOW in conjunction with OER HIGH, the devices are in the Transmit mode (R_i are inputs, T_i and Parity are outputs).

R_i Receive Port (Input/Output, Three-State)

R_i are the 8-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

Ti Transmit Port (Input/Output, Three-State)

T_i are the 8-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Parity Parity Flag (Input/Output, Three-State)

In the Transmit mode, the Parity signal is an active output used to generate odd parity. In the Receive mode, the Ti and Parity inputs are combined and checked for odd parity. When both output enables are HIGH, the Parity Flag is in the high impedance state. When both output enables are LOW, the Parity bit forces a parity error.

Am29C833A Only

ERR Error Flag (Output, Open Drain)

In the Receive mode, the parity of the T_i bits is calculated and compared to the Parity input. \overline{ERR} goes LOW when the comparison indicates a parity error. \overline{ERR} stays LOW until the register is cleared.

CLR Clear (Input, Active LOW)

When CLR goes LOW, the Error Flag Register is cleared (ERR goes HIGH).

CLK Clock (Input, Positive Edge-Triggered)

This pin is the clock input for the Error Flag register.

Am29C853A/Am29C855A Only

ERR Error Flag (Output, Open Drain)

In the Receive mode, the parity of the T_i bits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the latch is cleared. In the Am29C855A, the error flag will retain its previous state when $\overline{\text{OET}}$ and $\overline{\text{OER}}$ are HIGH.

CLR Clear (Input, Active LOW)

When CLR goes LOW and EN is HIGH, the Error Flag latch is cleared (ERR goes HIGH).

EN Latch Enable (Input, Active LOW)

This pin is the latch enable for the Error Flag latch.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C Supply Voltage to Ground Potential
Continuous0.5 V to +6 V
DC Output Voltage0.5 V +6 V
DC Input Voltage0.5 V +6 V
DC Output Diode Current: Into Output+50 mA
Out of Output50 mA
DC Input Diode Current: Into Input +20 mA
Out of Input20 mA
DC Output Current per Pin: ISINK+70 mA
ISOURCE30 mA
Total DC Ground Current .(n x IOL + m x ICCT) mA (Note 1)
Total DC VCC Current (n x IOH + m x ICCT) mA (Note 1)

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices Temperature (T _A)	
Military (M) Devices Temperature (T _A)Supply Voltage	

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description		Min.	Max.	Units				
Voн	Output HIGH Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}			l _{OH} = -15 mA			Volts	
Va	Output LOW Voltage	V _{CC} = 4.5 V,		MIL IOL = 3	32 mA		0.5	Volts	
V _{OL}	Output LOW Voltage	VIN = VIH or VIL		COM'L IOL	= 48 mA		0.5	Volts	
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage (Note 2)	Am29	C853A C855A C833A	- All Inputs	2		Volts	
V _{IL}	Input LOW Voltage	Guaranteed Inpu Voltage for All I					0.8	Volts	
VI	Input Clamp Voltage	V _{CC} = 4.5 V, I _{IN}	= - 18	mA			-1.2	Volts	
l _{IL}	Input LOW Current	V _{CC} = 5.5 V		V _{IN} = 0.0 V			-10	μΑ	
-112		Input Only		V _{IN} = 0.4 V			-5	,	
hн	Input HIGH Current	V _{CC} = 5.5 V	$V_{CC} = 5.5 \text{ V}$ $V_{IN} = 2.7 \text{ V}$			5	μА		
	<u> </u>	Input Only		V _{IN} = 5.5 V			10	·	
ЮZН		I/O Port Vout		V _{OUT} = 2.7 V			15	μΑ	
-0211	Output Off-State Current			V _{OUT} = 5.5 V			20		
lozL	(High Impedance)	V _{CC} = 5.5 V			V _{OUT} = 0.4 V		-15	μΑ	
		I/O Port		V _{OUT} = 0.0 V			-20		
loff	Off-State Current (ERR Only)	V _{CC} = 5.5 V V _O = 5.5 V					20	μΑ	
Isc	Output Short-Circuit Current	V _{CC} = 5.5 V, V _C	V _{CC} = 5.5 V, V _O = 0 V (Note 3)			-60		mA	
loca			V _{IN} =	V _{CC} or	MIL		1.5	mA.	
,ccu		V _{CC} = 5.5 V	GND	<u> </u>	COM'L		1.2		
		Outputs Open	Outputs Open		R _i , T _i , Parity		1.5		
ICCT					CLR, EN, OET, OER		3.0	mA/Bit	
Iccot	Dynamic Supply Current	V _{CC} = 5.5 V (No	te 4)				275	μΑ/Bit/ MHz	

Notes: 1. n = number outputs, m = number of inputs.

^{2.} Input thresholds are tested in combination with other DC parameters or by correlation.
3. Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
4. Measured at a frequency ≤ 10 MHz with 50% duty cycle.

[†] Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

				co	M'L	М	IL	
Parameter Symbol	Parameter Description		Test Conditions*	Min.	Max.	Min.	Max.	Units
tpLH		5 41.4 6			10.5		12	ns
^t PHL	Propagation Delay R _i to T _i , T _i to I	H _i (Note 3)			10.5		12	ns
t _{PLH}	Barrandia Balan B ta Baite				13		12	ns
t _{PHL}	Propagation Delay R _i to Parity				13		14.5	ns
^t zн	Output Enable Time OER, OET to	R _i , T _i and			10.5		12	ns
t _{ZL}	Parity				10.5		12	ns
tHZ	Output Disable Time OER, OET to	R _i , T _i and			10.5	<u> </u>	12	ns
tLZ	parity		ļ		10.5		12	ns
ts	T _i , Parity to CLK Setup Time (Note 1)			12		14	l	ns
t _H	T _i , Parity to CLK Hold Time (Note 1)		C _L = 50 pF	0		2		ns
tREC	Clear (CLR _) to CLK Setup Time (Note 2)		$C_L = 50 \text{ pF}$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega$	0		2		ns
tpwH	Clock Pulse Width (Note 1)		$R_3 = 360 \Omega$	6		9		ns
t _{PWL}	Clock Fulse Width (Note 1)	LOW		6		9		ns
t _{PWL}	Clear Pulse Width	LOW		6		9		ns
tPHL	Propagation Delay CLK to ERR (N	lote 1)			10		14	ns
t _{PLH}	Propagation Delay CLR to ERR	Propagation Delay CLR to ERR			18		21	ns
tplH	Propagation-Delay T _i , Parity to ER	Propagation-Delay T: Parity to FRR			19		21	ns
tPHL	(PASS Mode Only) Am29C853A/8	55A]		19		21	ns
tpLH]		13		15	ns
tpHL	Propagation Delay OER to Parity				15		17	ns

^{*}See test circuit and waveforms.

Notes: 1. For Am29C853A/Am29C855A, replace CLK with EN.

2. Applies only to Am29C833A.

3. *For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).

Am29C841A/Am29C843A

High-Performance CMOS Bus Interface Latches


PRELIMINARY

DISTINCTIVE CHARACTERISTICS


- High-speed parallel latches
- D-Y propagation delay = 5 ns typical
- Low standby power
- · Very high output drive
 - IOL = 48 mA Commercial, 32 mA Military
- JEDEC FCT-compatible specs
 - Extra-wide (9- and 10-bit) data paths
 - · Proprietary edge-rate controlled outputs
 - Power-up/down disable circuit provides for glitch-free power supply sequencing

BLOCK DIAGRAMS

Am29C841A



Am29C843A



Publication # Rev. Amendment
11230 A /0
Issue Date: November 1988

GENERAL DESCRIPTION

The Am29C841A and Am29C843A CMOS Bus Interface Latches are designed to eliminate the extra devices required to buffer stand alone latches and to provide extra data width for wider address/data paths or buses carrying parity. The Am29C800A latches are produced with AMD's exclusive CS11SA CMOS process, and feature typical propagation delays of 5 ns, as well as an output current drive of 48 mA.

The Am29C841A is a buffered, 10-bit version of the popular '373 function. The Am29C843A is a 9-bit buffered latch with Preset (PRE) and Clear (CLR) - ideal for parity bus interfacing in high-performance microprogrammed systems.

The Am29C841A and Am29C843A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce). By controlling the have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a non-controlled output.


Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits of edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*

A unique I/O circuitry provices for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.

The Am29C841A and Am29C843A are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks.

output transient currents, ground bounce and ouput ringing *For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).

CONNECTION DIAGRAMS Top View Am29C841A DIPs* LCC** Š ٥ മ 18 Vcc ŌE [D₀ [23 27 D_2 25 D1 [22 Y3 D₂ [D_3 24 21 D₃ [**Y**3 20 D_4 23 D4 [19 22 NC NC D₅ [18 21 Y5 D₅] Y₆ 17 Y₆ 20 D_6 10 D7 [16 D8 [7 10 15 D_7 13 14 15 16 17 D9 [14 GND [۶ GND å ž ۳ CD001380 CD001390 Am29C843A




- * Also available in 24-Pin Flatpack and Small Outline package; pinout identical to DIPs.
- **Also available in 28-Pin PLCC; pinout identical to LCC.


CD001401

CD001410

LOGIC SYMBOLS

Am29C841A





FUNCTION TABLES

Am29C841A

	Inputs		Internal	Outputs	
ŌĒ	LE	Di	Qi	Yı	Function
Н	Х	Х	Х	Z	Hi-Z
Н	Н	L	Н	Z	Hi-Z
Н	Н	Н	L	Z	Hi-Z
Н	L	х	NC	Z	Latched (Hi-Z)
L	Н	L	Н	L	Transparent
L	Н	Н	L	Н	Transparent
L	L	Х	NC	NC	Latched

Am29C843A

Inputs		Internal	Outputs				
CLR	PRE	ŌĒ	LE	Dį	Qi	Yi	Function
Н	Н	Н	Х	Х	Х	Z	Hi-Z
Н	Н	Н	Н	Н	L	Z	Hi-Z
Н	Н	Н	Н	L	н	Z	Hi-Z
н	н	н	L	x	. NC Z		Latched (Hi-Z)
Н	Н	L	Н	Н	L	Н	Transparent
Н	Н	L	Н	L	Н	L	Transparent
Н	Н	L	L	Х	NC	NC	Latched
Н	L	L	Х	Х	L	Н	Preset
L	Н	L	Х	Х	Н	L	Clear
. L	L	L	Х	Х	Н	Н	Preset
L	н	Н	L	Х	L	z	Latched (Hi-Z)
Н	L	Н	L	х	L	z	Latched (Hi-Z)

H = HIGH L = LOW X = Don't Care


NC = No Change Z = High Impedance

ORDERING INFORMATION

Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Com	binations
AM29C841A	PC, PCB, SC, JC,
AM29C843A	LC

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Cor	mbinations
AM29C841A	/BLA, /BKA, /B3A
AM29C843A	/BLA, /BNA, /B3A

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C841A/Am29C843A

D_i Data Inputs (Input)

Di are the latch data inputs.

Y_i Data Outputs (Output)

Yi are the three state data outputs.

LE Latch Enable (Input, Active HIGH)

The latches are transparent when LE is HIGH. Input data is latched on a HIGH-to-LOW transition.

OE Output Enable (Input, Active LOW)

When \overline{OE} is LOW, the latch data is passed to the Y_i outputs. When \overline{OE} is HIGH, the Y_i outputs are in the high impedance state.

Am29C843A Only

PRE Preset (Input, Active LOW)

When \overline{PRE} is LOW, the outputs are HIGH if \overline{OE} is LOW. \overline{PRE} overrides the \overline{CLR} pin. \overline{PRE} will set the latch independent of the state of \overline{OE} .

CLR Clear (Input, Active LOW)

When CLR is LOW, the internal latch is cleared. When CLR is LOW, the outputs are LOW if OE is LOW and PRE is HIGH. When CLR is HIGH, data can be entered into the latch.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C Supply Voltage to Ground Potential	
Continuous0.5 V to +6 V	
DC Output Voltage0.5 V to +6 V	
DC Input Voltage0.5 V to +6 V	
DC Output Diode Current: Into Output+50 mA	
Out of Output50 mA	
DC Input Diode Current: Into Input +20 mA	
Out of Input20 mA	
DC Output Current per Pin: ISINK +70 mA	
ISOURCE	
Total DC Ground Current .(n x IOL + m x ICCT) mA (Note 1)	
Total DC V _{CC} Current (n x I _{OH} + m x I _{CCT}) mA (Note 1)	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices Temperature (T _A)
Military (M) Devices Temperature (T _A)55 to +125°C Supply Voltage (V _{CC})+4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Tes	Test Conditions				Units
V _{OH}	Output HIGH Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}					Volts
Vol	Output LOW Voltage	V _{CC} = 4.5 V	MIL I _{OL} = 32	mA		0.5	Volts
VOL	Output LOW Voltage	V _{IN} = V _{IH} or V _{IL}	COM'L IOL =	48 mA		0.5	Volts
V _{IH}	Input HIGH Voltage	Guaranteed Input Log Voltage for All Inputs			2.0		Volts
V _{iL}	Input LOW Voltage	Guaranteed Input Log Voltage for All Inputs				0.8	Volts
VI	Input Clamp Voltage	V _{CC} = 4.5 V, I _{IN} = -18	3 mA			-1.2	Volts
lu.	Input LOW Current	V _{CC} = 5.5 V, V _{IN} = GND				-10	μΑ
lı∟	Imput LOW Current	V _{CC} = 5.5 V, V _{IN} = 0.4 V				-5] #^
ſıн	Input HIGH Current	$V_{CC} = 5.5 \text{ V}, V_{IN} = 2.7$	V _{CC} = 5.5 V, V _{IN} = 2.7 V			5	μΑ
чн		$V_{CC} = 5.5 \text{ V}, V_{IN} = 5.5$	5 V			10	μ^
¹ OZH	Output Off-State Current	$V_{CC} = 5.5 \text{ V}, V_0 = 5.5$	V or 2.7 V (Note	3)		+ 10	μΑ
lozL	(High Impedance)	$V_{CC} = 5.5 \text{ V}, V_0 = 0.4$	V or GND (Note	3)		-10	μΑ
Isc	Output Short-Circuit Current	$V_{CC} = 5.5 \text{ V}, V_0 = 0 \text{ V}$	(Note 4)		-60		mA
!cco			V _{IN} = V _{CC} or	MIL		1.5	mA
		V _{CC} = 5.5 V	GND	COM'L		1.2	
	Static Supply Current	Outputs Open		Data Input		1.5	
ICCT			V _{IN} = 3.4 V	OE, PRE, CLR, LE		3.0	mA/Bit
Iccot	Dynamic Supply Current	V _{CC} = 5.5 V (Note 5)		275	μΑ/MHz/ Bit		

Notes: 1. n = number of outputs, m = number of inputs.

- 2. Input thresholds are tested in combination with other DC parameters or by correlation.

 3. Off-state currents are only tested at worst-case conditions of V_{OUT} = 5.5 V or 0.0 V.

 4. Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.

 5. Measured at a frequency < 10 MHz with 50% duty cycle.

[†] Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

	,			СОММ	ERCIAL	MILITARY		
Parameter Symbol			Test Conditions*	Min.	Max.	Min.	Max.	Units
tpLH					7.5		8.5	ns
tPHL	Data (D _i) to Output Y _i (LE = HIGH)	(Note 1)			7.5		8.5	ns
ts	Data to LE Setup Time			2.5		2.5		ns
tн	Data to LE Hold Time			2.5		2.5		ns
tpLH	Latch Enable (LE) to Yi				8		9	ns
tpHL	7 (, 10 1)			. 8		9	ns	
tpLH	Propagation Delay,	Propagation Delay.			9		11	ns
t _{PHL}	Preset to Yi				9		11	ns
t _{REC}	Preset (PRE _) to LE Setup Tir	Preset (PRE _) to LE Setup Time		4		4		ns
t _{PLH}	Propagation Delay,		$C_L = 50 \text{ pF}$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega$		11		12	ns
t _{PHL}	Clear to Yi				11		12	ns
tREC	Clear (CLR _) to LE Setup Tim	e		3		3		ns
tpWH	LE Pulse Width	HIGH		4		4		ns
tpWL	Preset Pulse Width	LOW		4		4		ns
tpWL	Clear Pulse Width	LOW		4		4		ns
^t zH	Output Enable Time OE L to Yi				9		9.5	ns
tzL	Output Enable Time OE 1 to 11				9		9.5	ns
tHZ	Output Disable Time OE to Yi				8		8.5	ns
tLZ	Output Disable Time OE to Y				8		8.5	ns

^{*}See Test Circuit and Waveforms.

Notes: 1. For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A)

Am29C861A/Am29C863A



High-Performance CMOS Bus Transceivers


PRELIMINARY

DISTINCTIVE CHARACTERISTICS


- High-speed CMOS bidirectional bus transceivers
 T-R delay = 4 ns typical
- Low standby power
- JEDEC FCT-compatible specs
- Very high output drive
 - IOL = 48 mA Commercial, 32 mA Military
- 200-mV typical hysteresis on data input ports
- Proprietary edge-rate controlled outputs
- Power-up/down disable circuit provides for glitch-free power supply sequencing

BLOCK DIAGRAMS

Am29C861A



Am29C863A



Publication # Rev. Amendment
11231 A /0
Issue Date: November 1988

GENERAL DESCRIPTION

The Am29C861A and Am29C863A CMOS Bus Transceivers provide high-performance bus interface buffering for wide address/data paths or buses carrying parity. The Am29C861A is a 10-bit bidirectional transceiver; the Am29C863A is a 9-bit transceiver with NORed output enables for maximum control flexibility. Each device features data inputs with 200-mV typical input hysteresis to provide improved noise immunity. The Am29C861A and Am29C863A are produced with AMD's exclusive CS11SA CMOS process, and features a typical propagation delay of 4 ns, as well as an output current drive of 48 mA.

The Am29C861A and Am29C863A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce). By controlling the output transient currents, ground bounce and ouput ringing


have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a non-controlled output.

Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits of edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*

A unique I/O circuitry provices for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.

The Am29C861A and Am29C863A are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks.

	i laipacks.
*For more details refer to a Minimization of Ground Bounce Thro	ugh Output Edge-Rate Control Application Note (PID #10181A).



- * Also available in 24-Pin Flatpack and Small Outline Package; pinout identical to DIPs.
- **Also available in 28-Pin PLCC; pinout identical to LCC.

13

GND [


OET₁

CD001140


CD001397

LOGIC SYMBOLS

Am29C861A







FUNCTION TABLES

Am29C861A

	Inp	uts	Outputs			
OET	OER	Ri	Ti	Ri	Τį	Function
L	Н	L	N/A	N/A	L	Transmit
L	Н	Н	N/A	N/A	Н	Transmit
Н	L	N/A	. L	L	N/A	Receive
Н	L	N/A	Н	Н	N/A	Receive
Н	Н	Х	Х	Z	Z	Hi-Z

Am29C863A

	Inputs							
OET ₁	OET ₂	OER ₁	OER ₂	Ri	Tı	Rį	Ti	Function
L	L	Н	Х	L	N/A	N/A	L	Transmit
L	L	X	Н	L	N/A	N/A	L	Transmit
Н	Х	L	L	N/A	L	L	N/A	Receive
Х	Н	L	L	N/A	L	L	N/A	Receive
L	L	Н	Х	Н	N/A	N/A	Н	Transmit
L	L	X	Н	Н	N/A	N/A	Н	Transmit
Н	Х	L	L	N/A	Н	Н	N/A	Receive
Х	Н	L	L	N/A	Н	Н	N/A	Receive
Н	Х	Н	Х	Х	Х	Z	Z	Hi-Z
Х	Н	Х	Н	х	×	Z	Z	Hi-Z

H = HIGH L = LOW Z = High Impedance


X = Don't Care N/A = Not Applicable

ORDERING INFORMATION

Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations					
AM29C861A	PC, PCB, SC, JC,				
AM29C863A	LC				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations						
AM29C861A	/DIA /DI/A /DOA					
AM29C863A	/BLA, /BKA, /B3A					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C861A Only

OER Output Enable-Receive (Input, Active LOW)

When LOW in conjunction with OET HIGH, the devices are in the Receive mode (Ri are outputs, Ti are inputs).

OET Output Enable-Transmit (Input, Active LOW)

When LOW in conjunction with OER HIGH, the devices are in the Transmit mode (R_i are inputs, T_i are output).

Ri Receive Port (Input/Output)

 \mathbf{R}_{i} are the 10-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

T_i Transmit Port (input/Output)

T_i are the 10-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Am29C863A Only

OER₁ Output Enables-Receive (Input, Active LOW)
When both OER₁ and OER₂ are LOW while OET₁ or OET₂
(or both) are HIGH, the device is in the Receive mode (R_i are outputs, T_i are inputs).

OET₁ Output Enables-Transmit (Input, Active LOW)
When both OET₁ and OET₂ are LOW while OER₁ or OER₂
(or both) are HIGH, the device is in the Transmit mode (R_i are inputs. T_i are outputs).

Ri Receive Port (Input/Output)

R_i are the 9-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

Ti Transmit Port (Input/Output)

T_i are the 9-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Supply Voltage to Ground Potential
Continuous0.5 V to +6 V
DC Output Voltage0.5 V to +6 V
DC Input Voltage0.5 V to +6 V
DC Output Diode Current: Into Output+50 mA
Out of Output50 mA
DC Input Diode Current: Into Input +20 mA
Out of Input20 mA
DC Output Current per Pin: ISINK+70 mA
ISOURCE30 mA
Total DC Ground Current .(n x IOL + m x ICCT) mA (Note 1)
Total DC V _{CC} Current (n x I _{OH} + m x I _{CCT}) mA (Note 1)
Stresses above those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent device failure. Functionality
at or above these limits is not implied. Exposure to absolute

maximum ratings for extended periods may affect device

reliability.

OPERATING RANGES

	0 to +70°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V
Military (M) Devices	
Temperature (T _A)	55 to +125°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V
Operating ranges define the	ose limits between which the

functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbols	Parameter Description		Test Conditions		Min.	Max.	Units	
V _{OH}	Output HIGH Voltage	V _{CC} = 4.5 V, V _{IN} = V _{IH} or V _I	L	I _{OH} = -15 mA		2.4		Volts
Vol	Output LOW Voltage	V _{CC} = 4.5 V,		MIL IOL = 3	2 mA		0.5	Volts
*OL	Output 2017 Voltago	V _{IN} = V _{IH} or V _I	L	COM'L IOL	= 48 mA		0.5	Volts
V _{IH}	Input HIGH Voltage	Guaranteed Inp Voltage for All				2.0		Volts
VIL	Input LOW Voltage	Guaranteed Inp Voltage for All					0.8	Volts
VI	Input Clamp Voltage	V _{CC} = 4.5 V, I _{II}	N = -	18 mA			-1.2	Volts
	Input LOW Current		V _{CC} = 5.5 V Input V _{IN} = 0.0 V V _{IN} = 0.4 V				-10	μА
'IL					V _{IN} = 0.4 V		-5]
hн	Input HIGH Current		C = 5.5 V Input V _{IN} = 2.7 V			5	μΑ	
·IН	input riidir Guirent	Only		V _{IN} = 5.5 V			10	
lozh		V _{CC} = 5.5 V			V _{OUT} = 2.7 V		15	μΑ
·02h	Output Off-State Current	I/O Port		V _{OUT} = 5.5 V			20	μ.
lozL	(High Impedance)	V _{CC} = 5.5 V		V _{OUT} = 0.4 V		<u> </u>	-15	μA
		I/O Port		V _{OUT} = 0.0 V			-20	
lsc	Output Short-Circuit Current	V _{CC} = 5.5 V, V	$V_{CC} = 5.5 \text{ V}, V_0 = 0 \text{ V (Note 3)}$		-60		mA	
Icco	ļ			= V _{CC} or	MIL		1.5	mA
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		V _{CC} = 5.5 V.	GNI)	COM'L	i	1.2	
	Static Supply Current	Outputs Open			Data Input	<u> </u>	1.5	
ССТ			VIN	= 3.4 V	OER ₁ , OER ₂ , OET ₁ , OET ₂		3.0	mA/Bit
lccpt	Dynamic Supply Current	V _{CC} = 5.5 V (N	V _{CC} = 5.5 V (Note 4)				275	μΑ/ MHz/Bit

Notes: 1. n = number of outputs, m = number of inputs.

In the number of outputs, in = number of inputs.
 Input thresholds are tested in combination with other DC parameters or by correlation.
 Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
 Measured at a frequency ≤10 MHz with 50% duty cycle.

[†] Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

			сомм	COMMERCIAL MILIT		TARY	
Parameter Symbol	Parameter Description	Test Conditions*	Min.	Max.	Min.	Max.	Units
tpLH	Propagation Delay from (Note 1) Ri to Ti or Ti to Ri			6.5		7.5	ns
tPHL	Am29C861A/Am29C863A (Non-inverting)			6.5		7.5	ns
^t zH	Output Enable Time OET to	$C_L = 50 \text{ pF}$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega$		9		10	ns
t _{ZL}	Ti or OER to Ri	$R_2 = 500 \Omega$		9		10	ns
tHZ	Output Disable Time OET to]		8		9	ns
tLZ	Ti or OER to Ri			8		9	ns

^{*}See Test Circuit and Waveforms.

Notes: 1 *For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).

				•

Sales Offices

		International (Continued)
North American		Tokyo(03) 345-8241
ALABAMA		FAX (03) 342-5196 TLX J24064AMDTKOJ
ARIZONA	(602) 242-4400	TLXJ24064AMDTKOJ
CALIFORNIA.	` '	OsakaTEL06-243-3250 FAX06-243-3253
Culver City	(213) 645-1524	KOREA, SeoulTEL82-2-784-7598
Culver City Newport Beach	(714) 752-6262	FAX82-2-784-8014
San Diego	(619) 560-7030	LATIN AMERICA
San Jose	(408) 452-0500	Ft. LauderdaleTEL(305) 484-8600
	(818) 992-4155	Ft. Lauderdale TEL (305) 484-8600 FAX (305) 485-9736
CANADA, Ontario,	(0.10) 500 0000	IEL5109554261 AMDFIL
Kanata Willowdale	(613) 592-0060	NORWAY, HovikTEL(02) 537810
		FAX(02) 591959
COLORADOCONNECTICUT	(303) 741-2900	TLX79079
CONNECTICUT	(203) 264-7800	SINGAPORETEL65-2257544
FLORIDA,	(0.40) 500 0074	FAX
ClearwaterFt. Lauderdale	(813) 530-99/1	SWEDEN.
Orlando	(303) 776-2001 (407) 930 9100	
		StockholmTEL(08) 733 03 50 FAX(08) 733 22 85
GEORGIA	(404) 449-7920	TI Y 11602
ILLINOIS,	(212) 772 4422	TLX
Chicago Naperville	/312\ 505-0517	FAX 886-2-7122017
Naperville	(312) 303-9317	UNITED KINGDOM,
INDIANA	(317) 244-7207	Manchester areaTEL(0925) 828008
INDIANAKANSASMARYLAND	(301) 706-0210	Manchester areaTEL(0925) 828008 FAX(0925) 827693
MASSACHUSETTS	(617) 272-3070	TIY 628524
MINNESOTA	(612) 938-0001	London area TEL (04862) 22121 FAX (0483) 756196
MISSOURI	(913) 451-3115	FAX(0483) 756196
NEW JERSEY.		TLX859103
Cherry Hill	(609) 662-2900	North American Representatives
Cherry Hill Parsippany	(201) 299-0002	
NEW YORK,	,	CANADA
Liverpool	(315) 457-5400	Burnaby, B.C. DAVETEK MARKETING(604) 430-3680
LiverpoolPoughkeepsie	(914) 471-8180	DAVETEK MARKETING(604) 430-3680
Woodbury	(516) 364-8020	Calgary, Alberta VITEL ELECTRONICS(403) 278-5833
NORTH CAROLINA		VITEL ELECTRONICS(403) 278-5833
OHIO	• •	Kanata, Ontario VITEL ELECTRONICS(613) 592-0090
Columbus	(614) 891-6455	Mississauge Ostaria
Dayton	(513) 439-0470	Mississauga, Ontario VITEL ELECTRONICS(416) 676-9720
OREGON PENNSYLVANIA SOUTH CAROLINA	(503) 245-0080	Quebec (410) 676-3720
PENNSYLVANIA	(215) 398-8006	VITEL ELECTRONICS(514) 636-5951
SOUTH CAROLINA	(803) 772-6760	IDAHO
TEXAS.		INTERMOUNTAIN TECH MKTG(208) 888-6071
Austin Dallas	(512) 346-7830	ILLINOIS
Dallas	(214) 934-9099	HEARTLAND TECHNICAL MARKETING (312) 577-9222
Houston		INDIANA
WASHINGTONWISCONSIN	(206) 455-3600	ELECTRONIC MARKETING
WISCONSIN	(414) 792-0590	CONSULTANTS, INC(317) 921-3452
International		IOWA LORENZ SALES(319) 377-4666
III(eiiiatioiiai		LUHENZ SALES(319) 377-4666
BELGIUM, BruxellesTELFAX	(02) 771-91-42	KANSAS Merriam – LORENZ SALES(913) 384-6556
<u>FAX</u>	(02) 762-37-12	Wichita – LORENZ SALES(913) 364-6556
FRANCE, ParisTEL	(1) 49-75-10-10	KENTUCKY
FAX	(1) 49-75-10-13	ELECTRONIC MARKETING CONSULTANTS, INC(317) 921-3452
WEST CERMANY	263282	
WEST GERMANY,	(0544) 700005	MICHIGAN
Hannover areaTELFAX	(0511) /36085	Birmingham - MIKE RAICK ASSOCIATES (313) 644-5040
TAX		Holland – COM-TEK SALES, INC(616) 399-7273 Novi – COM-TEK SALES, INC(313) 344-1409
Münahan TEI	(000) 4114 0	
MünchenTELFAX	(089) 4114-0	MISSOURI
TI X	523883	LORENZ SALES(314) 997-4558
Stuttgart TEI	(0711) 62 33 77	NEBRASKA
Stuttgart TLX TEL FAX	(0711) 625187	LORENZ SALES(402) 475-4660
I LX		NEW MEXICO THORSON DESERT STATES(505) 293-8555
HONG KONGTEL	852-5-8654525	
HONG KONGTEL	852-5-8654335	NEW YORK NYCOM, INC(315) 437-8343
TLX	67955AMDAPHX	OHIO
ITALY. MilanTELTEL	(02) 3390541	Centerville - DOLFUSS ROOT & CO(513) 433-6776
	(02) 3533241 (02) 3498000	Columbus - DOLFUSS ROOT & CO(614) 885-4844
FAX	(02) 3498000	Strongsville – DOLFUSS ROOT & CO (216) 238-0300
TLX	315286	PENNSYLVANIA
JAPAN,	466.48.66.	DOLFUSS ROOT & CO(412) 221-4420
KanagawaTEL		UTAH
FAX	462-47-1729	R ² MARKETING (801) 595-0631
		UTAH R ² MARKETING(801) 595-0631 WISCONSIN
		HEARTLAND TECHNICAL MARKETING (414) 796-1128

International (Continued)

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.







ADVANCED
MICRO
DEVICES, INC.
901 Thompson Place
P.O. Box 3453
Sunnyvale,
California 94088-3453
(408) 732-2400
TWX: 910-339-9280
TELEX: 34-6306
TOLL-FREE
(800) 538-8450

APPLICATIONS HOTLINE (800) 222-9323 (408) 749-5703

> Printed in USA 11128A